#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008dc910 .scope module, "bist_tb" "bist_tb" 2 2;
 .timescale -9 -9;
P_0000000000861530 .param/l "BYPASS" 1 2 16, C4<1111>;
P_0000000000861568 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000100000000>;
P_00000000008615a0 .param/l "EXTEST" 1 2 18, C4<0010>;
P_00000000008615d8 .param/l "GETTEST" 1 2 22, C4<0101>;
P_0000000000861610 .param/l "IDCODE" 1 2 15, C4<0111>;
P_0000000000861648 .param/l "INTEST" 1 2 19, C4<0011>;
P_0000000000861680 .param/l "RUNBIST" 1 2 21, C4<0100>;
P_00000000008616b8 .param/l "SAMPLE" 1 2 17, C4<0001>;
P_00000000008616f0 .param/l "USERCODE" 1 2 20, C4<1000>;
v0000000002b752d0_0 .var "TCK", 0 0;
v0000000002b75230_0 .var "TDI", 0 0;
v0000000002b757d0_0 .net "TDO", 0 0, v0000000002b76130_0;  1 drivers
v0000000002b74b50_0 .var "TMS", 0 0;
v0000000002b75190_0 .var "TRST", 0 0;
v0000000002b74830_0 .var "clk", 0 0;
S_000000000086c840 .scope module, "TOPMODULE_sample" "TOPMODULE" 2 28, 3 21 0, S_00000000008dc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "TCK"
    .port_info 3 /INPUT 1 "TDI"
    .port_info 4 /OUTPUT 1 "TDO"
    .port_info 5 /OUTPUT 1 "TMS_LA"
    .port_info 6 /OUTPUT 1 "TCK_LA"
    .port_info 7 /OUTPUT 1 "TDI_LA"
    .port_info 8 /OUTPUT 1 "TDO_LA"
    .port_info 9 /OUTPUT 4 "state"
    .port_info 10 /OUTPUT 8 "LEDs"
    .port_info 11 /INPUT 4 "TUMBLERS"
P_000000000086c9c0 .param/l "BYPASS" 1 3 246, C4<1111>;
P_000000000086c9f8 .param/l "DEPTH" 0 3 30, +C4<00000000000000000000000100000000>;
P_000000000086ca30 .param/l "EXTEST" 1 3 248, C4<0010>;
P_000000000086ca68 .param/l "IDCODE" 1 3 245, C4<0111>;
P_000000000086caa0 .param/l "INTEST" 1 3 249, C4<0011>;
P_000000000086cad8 .param/l "RUNBIST" 1 3 251, C4<0100>;
P_000000000086cb10 .param/l "SAMPLE" 1 3 247, C4<0001>;
P_000000000086cb48 .param/l "USERCODE" 1 3 250, C4<1000>;
L_00000000008cc5b0 .functor BUFZ 1, v0000000002b74b50_0, C4<0>, C4<0>, C4<0>;
L_00000000008cc930 .functor BUFZ 1, v0000000002b752d0_0, C4<0>, C4<0>, C4<0>;
L_00000000008663d0 .functor BUFZ 1, v0000000002b75230_0, C4<0>, C4<0>, C4<0>;
L_00000000008661a0 .functor BUFZ 1, v0000000002b76130_0, C4<0>, C4<0>, C4<0>;
L_0000000000866360 .functor OR 1, v00000000008d79c0_0, L_0000000002b75c30, C4<0>, C4<0>;
L_00000000008664b0 .functor OR 1, L_0000000000866360, v00000000008f3920_0, C4<0>, C4<0>;
L_0000000000865db0 .functor OR 1, v00000000008d79c0_0, v00000000008f39c0_0, C4<0>, C4<0>;
L_00000000008c2d70 .functor AND 1, L_0000000002bbe990, L_0000000002bbfed0, C4<1>, C4<1>;
L_00000000008c2c20 .functor AND 1, L_0000000000865db0, L_00000000008c2d70, C4<1>, C4<1>;
v0000000002b73e00_0 .net "BIST_CORE_LOGIC", 3 0, L_0000000002b75050;  1 drivers
v0000000002b72be0_0 .net "BIST_DATA", 15 0, L_0000000002bc03d0;  1 drivers
v0000000002b73cc0_0 .net "BIST_OUT", 4 0, L_0000000002bc0150;  1 drivers
v0000000002b73d60_0 .net "BSR", 9 0, v00000000008d7560_0;  1 drivers
v0000000002b73360_0 .net "BSR_TDO", 0 0, v00000000008d6020_0;  1 drivers
v0000000002b73040_0 .net "BYPASS_SELECT", 0 0, v00000000008f3b00_0;  1 drivers
v0000000002b73f40_0 .net "BYPASS_TDO", 0 0, v0000000002b155c0_0;  1 drivers
v0000000002b72dc0_0 .net "CAPTUREDR", 0 0, v00000000008d77e0_0;  1 drivers
v0000000002b73720_0 .net "CAPTUREIR", 0 0, v00000000008d67a0_0;  1 drivers
v0000000002b74080_0 .net "CL_INPUT", 4 0, L_0000000002b74e70;  1 drivers
v0000000002b74580_0 .net "CORE_LOGIC", 3 0, v00000000008f2f20_0;  1 drivers
v0000000002b73400_0 .net "DR_CORE_LOGIC", 3 0, L_0000000002b75cd0;  1 drivers
v0000000002b72c80_0 .var "EXTEST_IO", 3 0;
v0000000002b734a0_0 .net "EXTEST_SELECT", 0 0, v00000000008f3600_0;  1 drivers
v0000000002b73540_0 .net "GETTEST_SELECT", 0 0, v00000000008f3920_0;  1 drivers
v0000000002b730e0_0 .net "IDCODE_SELECT", 0 0, v00000000008f3e20_0;  1 drivers
v0000000002b73220_0 .net "ID_REG_TDO", 0 0, v0000000002b73b80_0;  1 drivers
v0000000002b732c0_0 .net "INSTR_TDO", 0 0, v00000000008f4500_0;  1 drivers
v0000000002b735e0_0 .var "INTEST_CL", 3 0;
v0000000002b726e0_0 .net "INTEST_SELECT", 0 0, v00000000008f39c0_0;  1 drivers
o0000000002b200a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b73ea0_0 .net "IR_REG_OUT", 7 0, o0000000002b200a8;  0 drivers
v0000000002b73680_0 .net "LATCH_JTAG_IR", 3 0, v00000000008f3380_0;  1 drivers
v0000000002b74120_0 .var "LEDs", 7 0;
v0000000002b737c0_0 .net "RESET_SM", 0 0, v0000000002b14120_0;  1 drivers
v0000000002b741c0_0 .net "RUNBIST_SELECT", 0 0, v00000000008d79c0_0;  1 drivers
v0000000002b73fe0_0 .net "SAMPLE_SELECT", 0 0, v00000000008d7a60_0;  1 drivers
v0000000002b74260_0 .net "SHIFTDR", 0 0, v00000000008d5da0_0;  1 drivers
v0000000002b74300_0 .net "SHIFTIR", 0 0, v00000000008d6480_0;  1 drivers
v0000000002b72780_0 .net "TCK", 0 0, v0000000002b752d0_0;  1 drivers
v0000000002b72820_0 .net "TCK_LA", 0 0, L_00000000008cc930;  1 drivers
v0000000002b728c0_0 .net "TDI", 0 0, v0000000002b75230_0;  1 drivers
v0000000002b75a50_0 .net "TDI_LA", 0 0, L_00000000008663d0;  1 drivers
v0000000002b76130_0 .var "TDO", 0 0;
v0000000002b746f0_0 .net "TDO_LA", 0 0, L_00000000008661a0;  1 drivers
v0000000002b74970_0 .net "TLR", 0 0, v00000000008d7240_0;  1 drivers
v0000000002b74ab0_0 .net "TMS", 0 0, v0000000002b74b50_0;  1 drivers
v0000000002b76310_0 .net "TMS_LA", 0 0, L_00000000008cc5b0;  1 drivers
o0000000002b1fb98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002b74f10_0 .net "TUMBLERS", 3 0, o0000000002b1fb98;  0 drivers
v0000000002b74d30_0 .net "UPDATEDR", 0 0, v00000000008d7880_0;  1 drivers
v0000000002b75eb0_0 .net "UPDATEIR", 0 0, v00000000008d68e0_0;  1 drivers
v0000000002b75ff0_0 .net "UR_OUT", 7 0, L_0000000000866440;  1 drivers
v0000000002b75e10_0 .net "USERCODE_SELECT", 0 0, v00000000008d71a0_0;  1 drivers
v0000000002b75f50_0 .net *"_s11", 0 0, L_0000000002b75c30;  1 drivers
v0000000002b75550_0 .net *"_s12", 0 0, L_0000000000866360;  1 drivers
v0000000002b759b0_0 .net *"_s14", 0 0, L_00000000008664b0;  1 drivers
L_0000000002b76700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b755f0_0 .net/2u *"_s16", 0 0, L_0000000002b76700;  1 drivers
v0000000002b76090_0 .net *"_s18", 4 0, L_0000000002b754b0;  1 drivers
L_0000000002b76748 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000002b761d0_0 .net/2u *"_s22", 3 0, L_0000000002b76748;  1 drivers
v0000000002b75690_0 .net *"_s27", 0 0, L_0000000002b75b90;  1 drivers
L_0000000002b76790 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000002b75730_0 .net/2u *"_s28", 3 0, L_0000000002b76790;  1 drivers
v0000000002b76270_0 .net *"_s32", 0 0, L_0000000000865db0;  1 drivers
v0000000002b763b0_0 .net *"_s35", 0 0, L_0000000002bbe990;  1 drivers
v0000000002b74bf0_0 .net *"_s37", 0 0, L_0000000002bbfed0;  1 drivers
v0000000002b750f0_0 .net *"_s38", 0 0, L_00000000008c2d70;  1 drivers
v0000000002b76450_0 .net *"_s40", 0 0, L_00000000008c2c20;  1 drivers
L_0000000002b76940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b764f0_0 .net/2u *"_s42", 0 0, L_0000000002b76940;  1 drivers
L_0000000002b76988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b74fb0_0 .net/2u *"_s44", 0 0, L_0000000002b76988;  1 drivers
v0000000002b75370_0 .net "clk", 0 0, v0000000002b74830_0;  1 drivers
v0000000002b75870_0 .net "clock", 0 0, L_0000000002b75410;  1 drivers
v0000000002b74c90_0 .net "enable", 0 0, L_0000000002bbe7b0;  1 drivers
v0000000002b74790_0 .net "error", 0 0, v0000000002b14d00_0;  1 drivers
v0000000002b74dd0_0 .net "state", 3 0, L_0000000000866050;  1 drivers
L_0000000002b75410 .functor MUXZ 1, v0000000002b752d0_0, v0000000002b74830_0, v00000000008d79c0_0, C4<>;
L_0000000002b75c30 .reduce/nor v00000000008f39c0_0;
L_0000000002b754b0 .concat [ 1 4 0 0], L_0000000002b76700, v0000000002b735e0_0;
L_0000000002b74e70 .functor MUXZ 5, L_0000000002b754b0, L_0000000002bc0150, L_00000000008664b0, C4<>;
L_0000000002b75050 .functor MUXZ 4, L_0000000002b76748, v00000000008f2f20_0, v00000000008d79c0_0, C4<>;
L_0000000002b75b90 .reduce/nor v00000000008d79c0_0;
L_0000000002b75cd0 .functor MUXZ 4, L_0000000002b76790, v00000000008f2f20_0, L_0000000002b75b90, C4<>;
L_0000000002bbe990 .reduce/nor v00000000008d7240_0;
L_0000000002bbfed0 .reduce/nor v0000000002b14120_0;
L_0000000002bbe7b0 .functor MUXZ 1, L_0000000002b76988, L_0000000002b76940, L_00000000008c2c20, C4<>;
S_0000000000891160 .scope module, "BIST_INST" "Bist" 3 216, 4 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TLR"
    .port_info 3 /INPUT 1 "RUNBIST_SELECT"
    .port_info 4 /INPUT 1 "GETTEST_SELECT"
    .port_info 5 /INPUT 4 "BIST_IN"
    .port_info 6 /OUTPUT 5 "BIST_OUT"
    .port_info 7 /OUTPUT 1 "RESET_SM"
    .port_info 8 /OUTPUT 1 "error"
    .port_info 9 /OUTPUT 16 "BIST_DATA"
    .port_info 10 /INPUT 1 "UPDATEDR"
    .port_info 11 /INPUT 10 "BSR"
P_00000000008912e0 .param/l "BIT_STATE_FLAG" 1 4 45, +C4<00000000000000000000000000000000>;
P_0000000000891318 .param/l "BIT_STOP_FLAG" 1 4 44, +C4<00000000000000000000000000000000>;
P_0000000000891350 .param/l "DEPTH" 0 4 10, +C4<00000000000000000000000100000000>;
P_0000000000891388 .param/l "SET_STATE_FLAG" 1 4 46, C4<1>;
P_00000000008913c0 .param/l "STOP_BIT_FLAG" 1 4 47, C4<1>;
P_00000000008913f8 .param/l "WIDTH" 1 4 43, +C4<00000000000000000000000000001000>;
L_0000000000865e90 .functor AND 1, v0000000002b14120_0, L_0000000002bbe710, C4<1>, C4<1>;
v0000000002b15fc0_0 .net "BIST_DATA", 15 0, L_0000000002bc03d0;  alias, 1 drivers
v0000000002b15a20_0 .net "BIST_IN", 3 0, L_0000000002b75050;  alias, 1 drivers
v0000000002b15b60_0 .net "BIST_OUT", 4 0, L_0000000002bc0150;  alias, 1 drivers
v0000000002b15ca0_0 .net "BSR", 9 0, v00000000008d7560_0;  alias, 1 drivers
v0000000002b149e0_0 .net "GETTEST_SELECT", 0 0, v00000000008f3920_0;  alias, 1 drivers
v0000000002b14120_0 .var "RESET_SM", 0 0;
v0000000002b158e0_0 .net "RUNBIST_SELECT", 0 0, v00000000008d79c0_0;  alias, 1 drivers
v0000000002b15480_0 .net "TCK", 0 0, v0000000002b752d0_0;  alias, 1 drivers
v0000000002b15c00_0 .net "TLR", 0 0, v00000000008d7240_0;  alias, 1 drivers
v0000000002b15980_0 .net "UPDATEDR", 0 0, v00000000008d7880_0;  alias, 1 drivers
L_0000000002b76820 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002b14800_0 .net/2u *"_s10", 4 0, L_0000000002b76820;  1 drivers
v0000000002b15d40_0 .net *"_s15", 0 0, L_0000000002bbe710;  1 drivers
v0000000002b15160_0 .net *"_s16", 0 0, L_0000000000865e90;  1 drivers
L_0000000002b76868 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000002b146c0_0 .net/2u *"_s18", 15 0, L_0000000002b76868;  1 drivers
v0000000002b15e80_0 .net *"_s20", 15 0, L_0000000002bbfb10;  1 drivers
L_0000000002b768b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002b14c60_0 .net *"_s23", 7 0, L_0000000002b768b0;  1 drivers
L_0000000002b768f8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002b14260_0 .net/2u *"_s24", 15 0, L_0000000002b768f8;  1 drivers
v0000000002b15200_0 .net *"_s26", 15 0, L_0000000002bbed50;  1 drivers
v0000000002b14940_0 .net *"_s4", 4 0, L_0000000002bbf2f0;  1 drivers
v0000000002b153e0_0 .net *"_s6", 9 0, L_0000000002bbef30;  1 drivers
L_0000000002b767d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002b157a0_0 .net *"_s9", 1 0, L_0000000002b767d8;  1 drivers
v0000000002b148a0 .array "bist_check", 255 0, 4 0;
v0000000002b141c0 .array "bist_config", 255 0, 4 0;
v0000000002b14a80_0 .net "check_bsr", 4 0, L_0000000002b75d70;  1 drivers
v0000000002b14b20_0 .net "clk", 0 0, v0000000002b74830_0;  alias, 1 drivers
v0000000002b14bc0_0 .net "config_bsr", 4 0, L_0000000002b74a10;  1 drivers
v0000000002b14d00_0 .var "error", 0 0;
v0000000002b14e40_0 .var "pc", 7 0;
v0000000002b152a0_0 .var "pc_load", 7 0;
v0000000002b14ee0_0 .var "pc_safe", 7 0;
v0000000002b15340_0 .var "signal_stop", 0 0;
E_0000000002b07910 .event posedge, v0000000002b14b20_0;
E_0000000002b00690 .event posedge, v0000000002b15480_0;
L_0000000002b74a10 .part v00000000008d7560_0, 5, 5;
L_0000000002b75d70 .part v00000000008d7560_0, 0, 5;
L_0000000002bbf2f0 .array/port v0000000002b141c0, L_0000000002bbef30;
L_0000000002bbef30 .concat [ 8 2 0 0], v0000000002b14e40_0, L_0000000002b767d8;
L_0000000002bc0150 .functor MUXZ 5, L_0000000002b76820, L_0000000002bbf2f0, v00000000008d79c0_0, C4<>;
L_0000000002bbe710 .reduce/nor v0000000002b14d00_0;
L_0000000002bbfb10 .concat [ 8 8 0 0], v0000000002b14e40_0, L_0000000002b768b0;
L_0000000002bbed50 .arith/sub 16, L_0000000002bbfb10, L_0000000002b768f8;
L_0000000002bc03d0 .functor MUXZ 16, L_0000000002bbed50, L_0000000002b76868, L_0000000000865e90, C4<>;
S_000000000087fee0 .scope function, "clog2" "clog2" 4 34, 4 34 0, S_0000000000891160;
 .timescale -9 -12;
v0000000002b15700_0 .var/i "clog2", 31 0;
v0000000002b15de0_0 .var/i "value", 31 0;
TD_bist_tb.TOPMODULE_sample.BIST_INST.clog2 ;
    %load/vec4 v0000000002b15de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002b15de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002b15700_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002b15de0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000000002b15de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002b15de0_0, 0, 32;
    %load/vec4 v0000000002b15700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002b15700_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000000000880060 .scope module, "bypass_tar" "bypass" 3 193, 5 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "SHIFTDR"
    .port_info 3 /OUTPUT 1 "BYPASS_TDO"
v0000000002b15520_0 .var "BYPASS", 0 0;
v0000000002b155c0_0 .var "BYPASS_TDO", 0 0;
v00000000008f32e0_0 .net "SHIFTDR", 0 0, v00000000008d5da0_0;  alias, 1 drivers
v00000000008f3f60_0 .net "TCK", 0 0, v0000000002b752d0_0;  alias, 1 drivers
v00000000008f2de0_0 .net "TDI", 0 0, v0000000002b75230_0;  alias, 1 drivers
E_0000000002b01010 .event negedge, v0000000002b15480_0;
S_0000000000882700 .scope module, "core_logic_inst" "core_logic" 3 201, 6 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "X"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 4 "Y"
P_00000000008cb780 .param/l "BIT_STATE_FLAG" 1 6 10, +C4<00000000000000000000000000000000>;
P_00000000008cb7b8 .param/l "SET_STATE_FLAG" 1 6 11, C4<1>;
L_0000000002b766b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008662f0 .functor XNOR 1, L_0000000002b748d0, L_0000000002b766b8, C4<0>, C4<0>;
v00000000008f40a0_0 .net "X", 4 0, L_0000000002b74e70;  alias, 1 drivers
v00000000008f3880_0 .net "XXX", 0 0, L_00000000008662f0;  1 drivers
v00000000008f3100_0 .net "Y", 3 0, v00000000008f2f20_0;  alias, 1 drivers
v00000000008f4640_0 .net *"_s5", 0 0, L_0000000002b748d0;  1 drivers
v00000000008f2fc0_0 .net/2u *"_s6", 0 0, L_0000000002b766b8;  1 drivers
v00000000008f4320_0 .net "assign_X", 3 0, L_0000000002b75910;  1 drivers
v00000000008f43c0_0 .net "clk", 0 0, L_0000000002b75410;  alias, 1 drivers
v00000000008f4460_0 .net "enable", 0 0, L_0000000002bbe7b0;  alias, 1 drivers
v00000000008f2f20_0 .var "state", 3 0;
E_0000000002b00450 .event posedge, v00000000008f43c0_0;
L_0000000002b75910 .part L_0000000002b74e70, 1, 4;
L_0000000002b748d0 .part L_0000000002b74e70, 0, 1;
S_0000000000882880 .scope module, "instruction_register" "ir" 3 143, 7 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TDI"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TLR"
    .port_info 3 /INPUT 1 "UPDATEIR"
    .port_info 4 /INPUT 1 "SHIFTIR"
    .port_info 5 /INPUT 1 "CAPTUREIR"
    .port_info 6 /OUTPUT 1 "INSTR_TDO"
    .port_info 7 /OUTPUT 4 "LATCH_JTAG_IR"
P_0000000002b00990 .param/l "IDCODE" 1 7 13, C4<0111>;
v00000000008f2e80_0 .net "CAPTUREIR", 0 0, v00000000008d67a0_0;  alias, 1 drivers
v00000000008f4500_0 .var "INSTR_TDO", 0 0;
v00000000008f3740_0 .var "JTAG_IR", 3 0;
v00000000008f3380_0 .var "LATCH_JTAG_IR", 3 0;
v00000000008f3420_0 .net "SHIFTIR", 0 0, v00000000008d6480_0;  alias, 1 drivers
v00000000008f3d80_0 .net "TCK", 0 0, v0000000002b752d0_0;  alias, 1 drivers
v00000000008f3ba0_0 .net "TDI", 0 0, v0000000002b75230_0;  alias, 1 drivers
v00000000008f3c40_0 .net "TLR", 0 0, v00000000008d7240_0;  alias, 1 drivers
v00000000008f34c0_0 .net "UPDATEIR", 0 0, v00000000008d68e0_0;  alias, 1 drivers
S_000000000089a1c0 .scope module, "state_decoder_sample" "state_decoder" 3 155, 8 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "LATCH_JTAG_IR"
    .port_info 1 /OUTPUT 1 "IDCODE_SELECT"
    .port_info 2 /OUTPUT 1 "BYPASS_SELECT"
    .port_info 3 /OUTPUT 1 "SAMPLE_SELECT"
    .port_info 4 /OUTPUT 1 "EXTEST_SELECT"
    .port_info 5 /OUTPUT 1 "INTEST_SELECT"
    .port_info 6 /OUTPUT 1 "USERCODE_SELECT"
    .port_info 7 /OUTPUT 1 "RUNBIST_SELECT"
    .port_info 8 /OUTPUT 1 "GETTEST_SELECT"
P_000000000089a340 .param/l "BYPASS" 1 8 16, C4<1111>;
P_000000000089a378 .param/l "EXTEST" 1 8 18, C4<0010>;
P_000000000089a3b0 .param/l "GETTEST" 1 8 22, C4<0101>;
P_000000000089a3e8 .param/l "IDCODE" 1 8 15, C4<0111>;
P_000000000089a420 .param/l "INTEST" 1 8 19, C4<0011>;
P_000000000089a458 .param/l "RUNBIST" 1 8 21, C4<0100>;
P_000000000089a490 .param/l "SAMPLE" 1 8 17, C4<0001>;
P_000000000089a4c8 .param/l "USERCODE" 1 8 20, C4<1000>;
v00000000008f3b00_0 .var "BYPASS_SELECT", 0 0;
v00000000008f3600_0 .var "EXTEST_SELECT", 0 0;
v00000000008f3920_0 .var "GETTEST_SELECT", 0 0;
v00000000008f3e20_0 .var "IDCODE_SELECT", 0 0;
v00000000008f39c0_0 .var "INTEST_SELECT", 0 0;
v00000000008f3ce0_0 .net "LATCH_JTAG_IR", 3 0, v00000000008f3380_0;  alias, 1 drivers
v00000000008d79c0_0 .var "RUNBIST_SELECT", 0 0;
v00000000008d7a60_0 .var "SAMPLE_SELECT", 0 0;
v00000000008d71a0_0 .var "USERCODE_SELECT", 0 0;
E_0000000002b00d50 .event edge, v00000000008f3380_0;
S_0000000000895db0 .scope module, "test_access_port" "tap_controller" 3 127, 9 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /OUTPUT 4 "state_out"
    .port_info 3 /OUTPUT 1 "CAPTUREIR"
    .port_info 4 /OUTPUT 1 "SHIFTIR"
    .port_info 5 /OUTPUT 1 "UPDATEIR"
    .port_info 6 /OUTPUT 1 "CAPTUREDR"
    .port_info 7 /OUTPUT 1 "SHIFTDR"
    .port_info 8 /OUTPUT 1 "UPDATEDR"
    .port_info 9 /OUTPUT 1 "TLR"
P_00000000008c27d0 .param/l "STATE_CAPTURE_DR" 1 9 29, C4<0110>;
P_00000000008c2808 .param/l "STATE_CAPTURE_IR" 1 9 36, C4<1110>;
P_00000000008c2840 .param/l "STATE_EXIT1_DR" 1 9 31, C4<0001>;
P_00000000008c2878 .param/l "STATE_EXIT1_IR" 1 9 38, C4<1001>;
P_00000000008c28b0 .param/l "STATE_EXIT2_DR" 1 9 33, C4<0000>;
P_00000000008c28e8 .param/l "STATE_EXIT2_IR" 1 9 40, C4<1000>;
P_00000000008c2920 .param/l "STATE_PAUSE_DR" 1 9 32, C4<0011>;
P_00000000008c2958 .param/l "STATE_PAUSE_IR" 1 9 39, C4<1011>;
P_00000000008c2990 .param/l "STATE_RUN_TEST_IDLE" 1 9 27, C4<1100>;
P_00000000008c29c8 .param/l "STATE_SELECT_DR_SCAN" 1 9 28, C4<0111>;
P_00000000008c2a00 .param/l "STATE_SELECT_IR_SCAN" 1 9 35, C4<0100>;
P_00000000008c2a38 .param/l "STATE_SHIFT_DR" 1 9 30, C4<0010>;
P_00000000008c2a70 .param/l "STATE_SHIFT_IR" 1 9 37, C4<1010>;
P_00000000008c2aa8 .param/l "STATE_TEST_LOGIC_RESET" 1 9 26, C4<1111>;
P_00000000008c2ae0 .param/l "STATE_UPDATE_DR" 1 9 34, C4<0101>;
P_00000000008c2b18 .param/l "STATE_UPDATE_IR" 1 9 41, C4<1101>;
L_0000000000866050 .functor BUFZ 4, v00000000008d7920_0, C4<0000>, C4<0000>, C4<0000>;
v00000000008d77e0_0 .var "CAPTUREDR", 0 0;
v00000000008d67a0_0 .var "CAPTUREIR", 0 0;
v00000000008d5da0_0 .var "SHIFTDR", 0 0;
v00000000008d6480_0 .var "SHIFTIR", 0 0;
v00000000008d6980_0 .net "TCK", 0 0, v0000000002b752d0_0;  alias, 1 drivers
v00000000008d7240_0 .var "TLR", 0 0;
v00000000008d6840_0 .net "TMS", 0 0, v0000000002b74b50_0;  alias, 1 drivers
v00000000008d7880_0 .var "UPDATEDR", 0 0;
v00000000008d68e0_0 .var "UPDATEIR", 0 0;
v00000000008d7920_0 .var "state", 3 0;
v00000000008d7420_0 .net "state_out", 3 0, L_0000000000866050;  alias, 1 drivers
S_0000000000895f30 .scope module, "test_data_register" "dr" 3 168, 10 1 0, S_000000000086c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "CAPTUREDR"
    .port_info 3 /INPUT 1 "SHIFTDR"
    .port_info 4 /INPUT 1 "UPDATEDR"
    .port_info 5 /OUTPUT 1 "ID_REG_TDO"
    .port_info 6 /OUTPUT 1 "USERCODE_REG_TDO"
    .port_info 7 /OUTPUT 1 "BSR_TDO"
    .port_info 8 /INPUT 1 "IDCODE_SELECT"
    .port_info 9 /INPUT 1 "SAMPLE_SELECT"
    .port_info 10 /INPUT 1 "EXTEST_SELECT"
    .port_info 11 /INPUT 1 "INTEST_SELECT"
    .port_info 12 /INPUT 1 "USERCODE_SELECT"
    .port_info 13 /INPUT 1 "RUNBIST_SELECT"
    .port_info 14 /INPUT 1 "GETTEST_SELECT"
    .port_info 15 /INPUT 4 "EXTEST_IO"
    .port_info 16 /INPUT 4 "INTEST_CL"
    .port_info 17 /INPUT 4 "CORE_LOGIC"
    .port_info 18 /INPUT 16 "BIST_DATA"
    .port_info 19 /OUTPUT 10 "BSR"
    .port_info 20 /OUTPUT 16 "STATUS_BIST_REG"
    .port_info 21 /INPUT 4 "TUMBLERS"
    .port_info 22 /OUTPUT 8 "UR_OUT"
P_00000000008cb480 .param/l "LSB" 1 10 34, C4<01>;
P_00000000008cb4b8 .param/l "PRELOAD_DATA" 1 10 36, C4<10000001>;
L_0000000000866440 .functor BUFZ 8, v0000000002b73c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000008d74c0_0 .net "BIST_DATA", 15 0, L_0000000002bc03d0;  alias, 1 drivers
v00000000008d7560_0 .var "BSR", 9 0;
v00000000008d6020_0 .var "BSR_TDO", 0 0;
v00000000008d7ba0_0 .net "CAPTUREDR", 0 0, v00000000008d77e0_0;  alias, 1 drivers
v00000000008d60c0_0 .net "CORE_LOGIC", 3 0, L_0000000002b75cd0;  alias, 1 drivers
v00000000008d6340_0 .net "EXTEST_IO", 3 0, v0000000002b72c80_0;  1 drivers
v00000000008d63e0_0 .net "EXTEST_SELECT", 0 0, v00000000008f3600_0;  alias, 1 drivers
v0000000002b72e60_0 .net "GETTEST_SELECT", 0 0, v00000000008f3920_0;  alias, 1 drivers
v0000000002b73ae0_0 .net "IDCODE_SELECT", 0 0, v00000000008f3e20_0;  alias, 1 drivers
v0000000002b73a40_0 .var "ID_REG", 7 0;
v0000000002b73860_0 .var "ID_REG_COPY", 7 0;
v0000000002b73b80_0 .var "ID_REG_TDO", 0 0;
v0000000002b72960_0 .net "INTEST_CL", 3 0, v0000000002b735e0_0;  1 drivers
v0000000002b72f00_0 .net "INTEST_SELECT", 0 0, v00000000008f39c0_0;  alias, 1 drivers
v0000000002b72fa0_0 .net "RUNBIST_SELECT", 0 0, v00000000008d79c0_0;  alias, 1 drivers
v0000000002b73180_0 .net "SAMPLE_SELECT", 0 0, v00000000008d7a60_0;  alias, 1 drivers
v0000000002b74440_0 .net "SHIFTDR", 0 0, v00000000008d5da0_0;  alias, 1 drivers
v0000000002b72d20_0 .var "STATUS_BIST_REG", 15 0;
v0000000002b73900_0 .net "TCK", 0 0, v0000000002b752d0_0;  alias, 1 drivers
v0000000002b743a0_0 .net "TDI", 0 0, v0000000002b75230_0;  alias, 1 drivers
v0000000002b72b40_0 .net "TUMBLERS", 3 0, o0000000002b1fb98;  alias, 0 drivers
v0000000002b739a0_0 .net "UPDATEDR", 0 0, v00000000008d7880_0;  alias, 1 drivers
v0000000002b744e0_0 .net "UR_OUT", 7 0, L_0000000000866440;  alias, 1 drivers
v0000000002b73c20_0 .var "USERCODE_REG", 7 0;
v0000000002b72a00_0 .var "USERCODE_REG_TDO", 0 0;
v0000000002b72aa0_0 .net "USERCODE_SELECT", 0 0, v00000000008d71a0_0;  alias, 1 drivers
S_0000000000fc7680 .scope task, "command" "command" 2 54, 2 54 0, S_00000000008dc910;
 .timescale -9 -9;
v0000000002b75af0_0 .var "cmd", 3 0;
TD_bist_tb.command ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b75af0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b75af0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b75af0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b75af0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %end;
S_00000000008b46b0 .scope task, "data" "data" 2 75, 2 75 0, S_00000000008dc910;
 .timescale -9 -9;
v0000000002b76590_0 .var "data", 9 0;
TD_bist_tb.data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b76590_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %end;
S_000000000090df80 .scope task, "reset" "reset" 2 111, 2 111 0, S_00000000008dc910;
 .timescale -9 -9;
TD_bist_tb.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %wait E_0000000002b01010;
    %end;
    .scope S_0000000000895db0;
T_4 ;
    %wait E_0000000002b00690;
    %load/vec4 v00000000008d7920_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.19 ;
    %jmp T_4.17;
T_4.1 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.21 ;
    %jmp T_4.17;
T_4.2 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.23 ;
    %jmp T_4.17;
T_4.3 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.25 ;
    %jmp T_4.17;
T_4.4 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.27 ;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.29 ;
    %jmp T_4.17;
T_4.6 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.31 ;
    %jmp T_4.17;
T_4.7 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.33 ;
    %jmp T_4.17;
T_4.8 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.35 ;
    %jmp T_4.17;
T_4.9 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.37 ;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.39 ;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.41 ;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.43 ;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.45 ;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.47;
T_4.46 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.47 ;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v00000000008d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.48, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
    %jmp T_4.49;
T_4.48 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008d7920_0, 0;
T_4.49 ;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000895db0;
T_5 ;
    %wait E_0000000002b01010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d68e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d6480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d7880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d5da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d67a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d77e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d7240_0, 0;
    %load/vec4 v00000000008d7920_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d68e0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d6480_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d7880_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d5da0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d77e0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d67a0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d7240_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000882880;
T_6 ;
    %wait E_0000000002b00690;
    %load/vec4 v00000000008f3420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008f3ba0_0;
    %load/vec4 v00000000008f3740_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008f3740_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000882880;
T_7 ;
    %wait E_0000000002b01010;
    %load/vec4 v00000000008f3740_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000008f4500_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000882880;
T_8 ;
    %wait E_0000000002b00690;
    %load/vec4 v00000000008f3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008f3380_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000008f34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000008f3740_0;
    %assign/vec4 v00000000008f3380_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000089a1c0;
T_9 ;
    %wait E_0000000002b00d50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f3600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f39c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d71a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008d79c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f3920_0, 0;
    %load/vec4 v00000000008f3ce0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f3e20_0, 0;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f3e20_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f3b00_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d7a60_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f3600_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f39c0_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d71a0_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f3920_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008d79c0_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000895f30;
T_10 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0000000002b73a40_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0000000000895f30;
T_11 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000002b73c20_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0000000000895f30;
T_12 ;
    %wait E_0000000002b00690;
    %load/vec4 v0000000002b73ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v0000000002b73860_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0000000002b73a40_0;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0000000002b73860_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002b73180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000000008d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 517, 0, 10;
    %assign/vec4 v00000000008d7560_0, 0;
T_12.6 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000000008d63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v00000000008d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v00000000008d6340_0;
    %load/vec4 v0000000002b72b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000008d7560_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v00000000008d7560_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008d7560_0, 0;
T_12.12 ;
T_12.11 ;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0000000002b72f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v00000000008d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %load/vec4 v00000000008d60c0_0;
    %load/vec4 v0000000002b72960_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000008d7560_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v00000000008d7560_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008d7560_0, 0;
T_12.18 ;
T_12.17 ;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0000000002b72aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %load/vec4 v00000000008d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %load/vec4 v0000000002b73c20_0;
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000008d7560_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v00000000008d7560_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008d7560_0, 0;
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0000000002b739a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %load/vec4 v00000000008d7560_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v0000000002b73c20_0, 0;
T_12.26 ;
T_12.25 ;
T_12.23 ;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0000000002b72fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.28, 8;
    %load/vec4 v00000000008d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %load/vec4 v00000000008d74c0_0;
    %assign/vec4 v0000000002b72d20_0, 0;
    %jmp T_12.31;
T_12.30 ;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.32, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v0000000002b72d20_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b72d20_0, 0;
T_12.32 ;
T_12.31 ;
T_12.28 ;
T_12.21 ;
T_12.15 ;
T_12.9 ;
T_12.5 ;
T_12.1 ;
    %load/vec4 v0000000002b72e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %load/vec4 v0000000002b74440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.36, 8;
    %load/vec4 v0000000002b743a0_0;
    %load/vec4 v00000000008d7560_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008d7560_0, 0;
T_12.36 ;
T_12.34 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000895f30;
T_13 ;
    %wait E_0000000002b01010;
    %load/vec4 v00000000008d7560_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000008d6020_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000895f30;
T_14 ;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b73860_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000002b73b80_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000880060;
T_15 ;
    %wait E_0000000002b00690;
    %load/vec4 v00000000008f32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000008f2de0_0;
    %assign/vec4 v0000000002b15520_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000880060;
T_16 ;
    %wait E_0000000002b01010;
    %load/vec4 v0000000002b15520_0;
    %assign/vec4 v0000000002b155c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000882700;
T_17 ;
    %wait E_0000000002b00450;
    %load/vec4 v00000000008f4460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000008f40a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000000008f4320_0;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000000008f2f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.21;
T_17.4 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.23;
T_17.22 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_17.24, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.28, 4;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.28 ;
T_17.27 ;
T_17.25 ;
T_17.23 ;
    %jmp T_17.21;
T_17.5 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.30, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_17.32, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.33;
T_17.32 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.34, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.35;
T_17.34 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.36, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.36 ;
T_17.35 ;
T_17.33 ;
T_17.31 ;
    %jmp T_17.21;
T_17.6 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_17.38, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.39;
T_17.38 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.40, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.41;
T_17.40 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_17.42, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.43;
T_17.42 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.44, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.45;
T_17.44 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.46, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.46 ;
T_17.45 ;
T_17.43 ;
T_17.41 ;
T_17.39 ;
    %jmp T_17.21;
T_17.7 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.48, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_17.50, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.50 ;
T_17.49 ;
    %jmp T_17.21;
T_17.8 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.52, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.53;
T_17.52 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.54, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.55;
T_17.54 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.56, 4;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.56 ;
T_17.55 ;
T_17.53 ;
    %jmp T_17.21;
T_17.9 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.58, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.59;
T_17.58 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.60, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.61;
T_17.60 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.62, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.63;
T_17.62 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.64, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.64 ;
T_17.63 ;
T_17.61 ;
T_17.59 ;
    %jmp T_17.21;
T_17.10 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.66, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.67;
T_17.66 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.68, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.69;
T_17.68 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.70, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.71;
T_17.70 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.72, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.73;
T_17.72 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.74, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.75;
T_17.74 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_17.76, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.76 ;
T_17.75 ;
T_17.73 ;
T_17.71 ;
T_17.69 ;
T_17.67 ;
    %jmp T_17.21;
T_17.11 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.78, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.79;
T_17.78 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.80, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.81;
T_17.80 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.82, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.83;
T_17.82 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.84, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.84 ;
T_17.83 ;
T_17.81 ;
T_17.79 ;
    %jmp T_17.21;
T_17.12 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.86, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.87;
T_17.86 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_17.88, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.89;
T_17.88 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.90, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.91;
T_17.90 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_17.92, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.93;
T_17.92 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.94, 4;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.94 ;
T_17.93 ;
T_17.91 ;
T_17.89 ;
T_17.87 ;
    %jmp T_17.21;
T_17.13 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.96, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.97;
T_17.96 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.98, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.99;
T_17.98 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_17.100, 4;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.101;
T_17.100 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.102, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.102 ;
T_17.101 ;
T_17.99 ;
T_17.97 ;
    %jmp T_17.21;
T_17.14 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.104, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.105;
T_17.104 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.106, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.107;
T_17.106 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.108, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.109;
T_17.108 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.110, 4;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.110 ;
T_17.109 ;
T_17.107 ;
T_17.105 ;
    %jmp T_17.21;
T_17.15 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.112, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.113;
T_17.112 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.114, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.115;
T_17.114 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_17.116, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.117;
T_17.116 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.118, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.118 ;
T_17.117 ;
T_17.115 ;
T_17.113 ;
    %jmp T_17.21;
T_17.16 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_17.120, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.121;
T_17.120 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.122, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.123;
T_17.122 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.124, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.125;
T_17.124 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.126, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.127;
T_17.126 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.128, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.128 ;
T_17.127 ;
T_17.125 ;
T_17.123 ;
T_17.121 ;
    %jmp T_17.21;
T_17.17 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.130, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.131;
T_17.130 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.132, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.133;
T_17.132 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.134, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.135;
T_17.134 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_17.136, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.137;
T_17.136 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.138, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.138 ;
T_17.137 ;
T_17.135 ;
T_17.133 ;
T_17.131 ;
    %jmp T_17.21;
T_17.18 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.140, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.141;
T_17.140 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_17.142, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.143;
T_17.142 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.144, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.144 ;
T_17.143 ;
T_17.141 ;
    %jmp T_17.21;
T_17.19 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_17.146, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.147;
T_17.146 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_17.148, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.149;
T_17.148 ;
    %load/vec4 v00000000008f4320_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.150, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
    %jmp T_17.151;
T_17.150 ;
    %load/vec4 v00000000008f4320_0;
    %pushi/vec4 12, 0, 4;
    %and;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_17.152, 4;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008f2f20_0, 0;
T_17.152 ;
T_17.151 ;
T_17.149 ;
T_17.147 ;
    %jmp T_17.21;
T_17.21 ;
    %pop/vec4 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000891160;
T_18 ;
    %vpi_call 4 50 "$readmemb", "bistconfig.io", v0000000002b141c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000000000891160;
T_19 ;
    %vpi_call 4 53 "$readmemb", "bistcheck.io", v0000000002b148a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000000000891160;
T_20 ;
    %wait E_0000000002b00690;
    %load/vec4 v0000000002b15c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b152a0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000000002b14ee0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000002b149e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000002b15980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000000002b14bc0_0;
    %load/vec4 v0000000002b152a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b141c0, 0, 4;
    %load/vec4 v0000000002b14a80_0;
    %load/vec4 v0000000002b152a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b148a0, 0, 4;
    %load/vec4 v0000000002b152a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002b152a0_0, 0;
    %load/vec4 v0000000002b152a0_0;
    %assign/vec4 v0000000002b14ee0_0, 0;
T_20.4 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b152a0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000891160;
T_21 ;
    %wait E_0000000002b07910;
    %load/vec4 v0000000002b14e40_0;
    %load/vec4 v0000000002b14ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b14e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002b148a0, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0000000002b15340_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000891160;
T_22 ;
    %wait E_0000000002b07910;
    %load/vec4 v0000000002b15c00_0;
    %load/vec4 v0000000002b15340_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b14e40_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000002b158e0_0;
    %load/vec4 v0000000002b14120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000002b14e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002b14e40_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000891160;
T_23 ;
    %wait E_0000000002b07910;
    %load/vec4 v0000000002b15c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b14d00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000002b14e40_0;
    %load/vec4 v0000000002b14e40_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002b148a0, 4;
    %parti/s 1, 0, 2;
    %nor/r;
    %pad/u 8;
    %and;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0000000002b15a20_0;
    %load/vec4 v0000000002b14e40_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002b148a0, 4;
    %parti/s 4, 1, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %assign/vec4 v0000000002b14d00_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000891160;
T_24 ;
    %wait E_0000000002b07910;
    %load/vec4 v0000000002b15c00_0;
    %load/vec4 v0000000002b158e0_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b14120_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000002b15340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b14120_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000086c840;
T_25 ;
    %wait E_0000000002b00690;
    %load/vec4 v0000000002b74d30_0;
    %load/vec4 v0000000002b73fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000002b73d60_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000002b72c80_0, 0;
    %load/vec4 v0000000002b73d60_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000002b735e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000002b74d30_0;
    %load/vec4 v0000000002b734a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000002b73d60_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000002b72c80_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0000000002b74d30_0;
    %load/vec4 v0000000002b726e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0000000002b73d60_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000002b735e0_0, 0;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000000000086c840;
T_26 ;
    %wait E_0000000002b00690;
    %load/vec4 v0000000002b74260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000002b73680_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %load/vec4 v0000000002b73220_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.2 ;
    %load/vec4 v0000000002b73220_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.3 ;
    %load/vec4 v0000000002b73f40_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.4 ;
    %load/vec4 v0000000002b73360_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.5 ;
    %load/vec4 v0000000002b73360_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.6 ;
    %load/vec4 v0000000002b73360_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.7 ;
    %load/vec4 v0000000002b73360_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.8 ;
    %load/vec4 v0000000002b73360_0;
    %assign/vec4 v0000000002b76130_0, 0;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000002b74300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v0000000002b732c0_0;
    %assign/vec4 v0000000002b76130_0, 0;
T_26.11 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000000000086c840;
T_27 ;
    %wait E_0000000002b00690;
    %load/vec4 v0000000002b73680_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %load/vec4 v0000000002b72c80_0;
    %load/vec4 v0000000002b735e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0000000002b73ea0_0;
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0000000002b72c80_0;
    %load/vec4 v0000000002b735e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0000000002b72c80_0;
    %load/vec4 v0000000002b74f10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000000002b74580_0;
    %load/vec4 v0000000002b735e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0000000002b75ff0_0;
    %assign/vec4 v0000000002b74120_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000008dc910;
T_28 ;
    %delay 10000, 0;
    %load/vec4 v0000000002b752d0_0;
    %inv;
    %assign/vec4 v0000000002b752d0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_00000000008dc910;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0000000002b74830_0;
    %inv;
    %assign/vec4 v0000000002b74830_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000008dc910;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b752d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b74830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b74b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75230_0, 0, 1;
    %wait E_0000000002b00690;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b75190_0, 0, 1;
    %wait E_0000000002b00690;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b75190_0, 0, 1;
    %wait E_0000000002b00690;
    %end;
    .thread T_30;
    .scope S_00000000008dc910;
T_31 ;
    %pushi/vec4 5, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002b01010;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000002b75af0_0, 0, 4;
    %fork TD_bist_tb.command, S_0000000000fc7680;
    %join;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 706, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 68, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 970, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 36, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 706, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 68, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 970, 0, 10;
    %store/vec4 v0000000002b76590_0, 0, 10;
    %fork TD_bist_tb.data, S_00000000008b46b0;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002b75af0_0, 0, 4;
    %fork TD_bist_tb.command, S_0000000000fc7680;
    %join;
    %pushi/vec4 100, 0, 32;
T_31.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.3, 5;
    %jmp/1 T_31.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002b07910;
    %jmp T_31.2;
T_31.3 ;
    %pop/vec4 1;
    %vpi_call 2 219 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_00000000008dc910;
T_32 ;
    %vpi_call 2 223 "$dumpfile", "bist_tb.vcd" {0 0 0};
    %vpi_call 2 224 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000000008dc910 {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Testbenches/bist_tb.v";
    "TAP/TOPMODULE.v";
    "TAP/Bist.v";
    "TAP/bypass.v";
    "TAP/core_logic.v";
    "TAP/ir.v";
    "TAP/state_decoder.v";
    "TAP/tap_controller.v";
    "TAP/dr.v";
