Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Aug 19 18:42:13 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    935         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (959)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1942)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (959)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 933 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1942)
---------------------------------------------------
 There are 1942 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.470        0.000                      0                   96        0.173        0.000                      0                   96        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.470        0.000                      0                   96        0.173        0.000                      0                   96        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.489%)  route 3.213ns (79.511%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.883     9.133    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[13]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.489%)  route 3.213ns (79.511%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.883     9.133    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.489%)  route 3.213ns (79.511%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.883     9.133    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[15]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.489%)  route 3.213ns (79.511%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.883     9.133    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y49         FDRE                                         r  seg_clk/counter_reg[16]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.216%)  route 3.075ns (78.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.744     8.995    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[10]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.216%)  route 3.075ns (78.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.744     8.995    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[11]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.216%)  route 3.075ns (78.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.744     8.995    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[12]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.216%)  route 3.075ns (78.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.744     8.995    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.452    14.793    seg_clk/CLK
    SLICE_X48Y48         FDRE                                         r  seg_clk/counter_reg[9]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.603    seg_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.270%)  route 3.065ns (78.730%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.735     8.985    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  seg_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.451    14.792    seg_clk/CLK
    SLICE_X48Y46         FDRE                                         r  seg_clk/counter_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    seg_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.270%)  route 3.065ns (78.730%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571     5.092    seg_clk/CLK
    SLICE_X48Y47         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.261     6.810    seg_clk/counter_reg_n_0_[5]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.934 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.415     7.349    seg_clk/counter[16]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.654     8.127    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.735     8.985    seg_clk/counter[16]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  seg_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.451    14.792    seg_clk/CLK
    SLICE_X48Y46         FDRE                                         r  seg_clk/counter_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    seg_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.696    db_up/shift_reg[3]
    SLICE_X15Y65         FDRE                                         r  db_up/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.955    db_up/CLK
    SLICE_X15Y65         FDRE                                         r  db_up/shift_reg_reg[4]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X15Y65         FDRE (Hold_fdre_C_D)         0.066     1.523    db_up/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    db_down/CLK
    SLICE_X30Y66         FDRE                                         r  db_down/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  db_down/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.094     1.697    db_down/shift_reg_reg_n_0_[6]
    SLICE_X31Y66         FDRE                                         r  db_down/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.950    db_down/CLK
    SLICE_X31Y66         FDRE                                         r  db_down/shift_reg_reg[7]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.055     1.507    db_down/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    db_down/CLK
    SLICE_X28Y66         FDRE                                         r  db_down/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db_down/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.130     1.710    db_down/shift_reg_reg_n_0_[14]
    SLICE_X28Y66         FDRE                                         r  db_down/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    db_down/CLK
    SLICE_X28Y66         FDRE                                         r  db_down/shift_reg_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.075     1.514    db_down/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.555     1.438    db_left/CLK
    SLICE_X13Y70         FDRE                                         r  db_left/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  db_left/shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.127     1.706    db_left/shift_reg_reg_n_0_[11]
    SLICE_X12Y70         FDRE                                         r  db_left/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.950    db_left/CLK
    SLICE_X12Y70         FDRE                                         r  db_left/shift_reg_reg[12]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.059     1.510    db_left/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.127     1.711    db_up/shift_reg[12]
    SLICE_X12Y65         FDRE                                         r  db_up/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.955    db_up/CLK
    SLICE_X12Y65         FDRE                                         r  db_up/shift_reg_reg[13]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.059     1.515    db_up/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.555     1.438    db_right/CLK
    SLICE_X28Y67         FDRE                                         r  db_right/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  db_right/shift_reg_reg[13]/Q
                         net (fo=2, routed)           0.132     1.711    db_right/shift_reg_reg_n_0_[13]
    SLICE_X28Y67         FDRE                                         r  db_right/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.950    db_right/CLK
    SLICE_X28Y67         FDRE                                         r  db_right/shift_reg_reg[14]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.075     1.513    db_right/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.648%)  route 0.168ns (54.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    db_left/CLK
    SLICE_X11Y71         FDRE                                         r  db_left/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.168     1.746    db_left/shift_reg_reg_n_0_[4]
    SLICE_X13Y71         FDRE                                         r  db_left/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    db_left/CLK
    SLICE_X13Y71         FDRE                                         r  db_left/shift_reg_reg[5]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.070     1.541    db_left/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X12Y65         FDRE                                         r  db_up/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  db_up/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     1.736    db_up/shift_reg[1]
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.955    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.070     1.526    db_up/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X15Y65         FDRE                                         r  db_up/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.153     1.737    db_up/shift_reg[10]
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.955    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[11]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.070     1.527    db_up/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db_right/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.145     1.725    db_right/shift_reg_reg_n_0_[7]
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.075     1.514    db_right/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y65   db_down/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y66   db_down/shift_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   db_down/shift_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   db_down/shift_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   db_down/shift_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   db_down/shift_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   db_down/shift_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y65   db_down/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y65   db_down/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y65   db_down/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y65   db_down/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66   db_down/shift_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66   db_down/shift_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y65   db_down/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y65   db_down/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66   db_down/shift_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66   db_down/shift_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66   db_down/shift_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1963 Endpoints
Min Delay          1963 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][4][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.897ns  (logic 15.958ns (26.205%)  route 44.938ns (73.795%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.068    58.562    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.893 r  game/gm_memory[19][4][3]_i_1/O
                         net (fo=4, routed)           2.004    60.897    game/gm_memory[19][4][3]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  game/gm_memory_reg[19][4][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][4][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.897ns  (logic 15.958ns (26.205%)  route 44.938ns (73.795%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.068    58.562    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.893 r  game/gm_memory[19][4][3]_i_1/O
                         net (fo=4, routed)           2.004    60.897    game/gm_memory[19][4][3]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  game/gm_memory_reg[19][4][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][4][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.717ns  (logic 15.958ns (26.282%)  route 44.759ns (73.718%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.068    58.562    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.893 r  game/gm_memory[19][4][3]_i_1/O
                         net (fo=4, routed)           1.825    60.717    game/gm_memory[19][4][3]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  game/gm_memory_reg[19][4][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][4][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.717ns  (logic 15.958ns (26.282%)  route 44.759ns (73.718%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.068    58.562    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.893 r  game/gm_memory[19][4][3]_i_1/O
                         net (fo=4, routed)           1.825    60.717    game/gm_memory[19][4][3]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  game/gm_memory_reg[19][4][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][5][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.348ns  (logic 15.958ns (26.444%)  route 44.389ns (73.556%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.069    58.563    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.894 r  game/gm_memory[19][5][3]_i_1/O
                         net (fo=4, routed)           1.453    60.348    game/gm_memory[19][5][3]_i_1_n_0
    SLICE_X17Y103        FDRE                                         r  game/gm_memory_reg[19][5][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][5][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.348ns  (logic 15.958ns (26.444%)  route 44.389ns (73.556%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.069    58.563    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.894 r  game/gm_memory[19][5][3]_i_1/O
                         net (fo=4, routed)           1.453    60.348    game/gm_memory[19][5][3]_i_1_n_0
    SLICE_X17Y103        FDRE                                         r  game/gm_memory_reg[19][5][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][5][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.348ns  (logic 15.958ns (26.444%)  route 44.389ns (73.556%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.069    58.563    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.894 r  game/gm_memory[19][5][3]_i_1/O
                         net (fo=4, routed)           1.453    60.348    game/gm_memory[19][5][3]_i_1_n_0
    SLICE_X17Y103        FDRE                                         r  game/gm_memory_reg[19][5][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][5][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.348ns  (logic 15.958ns (26.444%)  route 44.389ns (73.556%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          2.069    58.563    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.894 r  game/gm_memory[19][5][3]_i_1/O
                         net (fo=4, routed)           1.453    60.348    game/gm_memory[19][5][3]_i_1_n_0
    SLICE_X17Y103        FDRE                                         r  game/gm_memory_reg[19][5][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][8][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.964ns  (logic 15.958ns (26.612%)  route 44.006ns (73.388%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          1.853    58.346    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X34Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.677 r  game/gm_memory[19][8][3]_i_1/O
                         net (fo=4, routed)           1.287    59.964    game/gm_memory[19][8][3]_i_1_n_0
    SLICE_X33Y103        FDRE                                         r  game/gm_memory_reg[19][8][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[17][4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[19][8][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.950ns  (logic 15.958ns (26.619%)  route 43.992ns (73.381%))
  Logic Levels:           48  (CARRY4=21 FDRE=1 LUT1=13 LUT2=1 LUT4=4 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE                         0.000     0.000 r  game/gm_memory_reg[17][4][0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  game/gm_memory_reg[17][4][0]/Q
                         net (fo=8, routed)           4.733     5.192    game/gm_memory_reg_n_0_[17][4][0]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.124     5.316 f  game/gm_score0_i_141/O
                         net (fo=2, routed)           1.373     6.689    game/gm_score0_i_141_n_0
    SLICE_X22Y121        LUT5 (Prop_lut5_I4_O)        0.150     6.839 f  game/gm_score0_i_66/O
                         net (fo=1, routed)           0.969     7.808    game/gm_score0_i_66_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I3_O)        0.326     8.134 r  game/gm_score0_i_36/O
                         net (fo=58, routed)          3.872    12.006    game/gm_score0_i_36_n_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.150    12.156 r  game/gm_memory[15][9][3]_i_51/O
                         net (fo=2, routed)           0.485    12.641    game/gm_memory[17][9][3]_i_109_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    13.380 f  game/gm_memory_reg[17][9][3]_i_57/O[2]
                         net (fo=27, routed)          1.349    14.729    game/gm_memory_reg[17][9][3]_i_57_n_5
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.302    15.031 r  game/gm_memory[17][9][3]_i_59/O
                         net (fo=1, routed)           0.000    15.031    game/gm_memory[17][9][3]_i_59_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.383 f  game/gm_memory_reg[17][9][3]_i_22/O[3]
                         net (fo=8, routed)           1.450    16.834    game/gm_memory_reg[17][9][3]_i_22_n_4
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.307    17.141 r  game/gm_memory[17][9][3]_i_44/O
                         net (fo=1, routed)           0.000    17.141    game/gm_memory[17][9][3]_i_44_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.542 r  game/gm_memory_reg[17][9][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.542    game/gm_memory_reg[17][9][3]_i_18_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.876 f  game/gm_memory_reg[17][9][3]_i_17/O[1]
                         net (fo=10, routed)          1.060    18.936    game/gm_memory_reg[17][9][3]_i_17_n_6
    SLICE_X38Y74         LUT1 (Prop_lut1_I0_O)        0.303    19.239 r  game/gm_memory[18][9][3]_i_138/O
                         net (fo=1, routed)           0.000    19.239    game/gm_memory[18][9][3]_i_138_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.772 r  game/gm_memory_reg[18][9][3]_i_85/CO[3]
                         net (fo=1, routed)           0.009    19.781    game/gm_memory_reg[18][9][3]_i_85_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.104 f  game/gm_memory_reg[18][9][3]_i_134/O[1]
                         net (fo=6, routed)           1.304    21.408    game/gm_memory_reg[18][9][3]_i_134_n_6
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.306    21.714 r  game/gm_memory[16][9][3]_i_94/O
                         net (fo=1, routed)           0.000    21.714    game/gm_memory[16][9][3]_i_94_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.294 f  game/gm_memory_reg[16][9][3]_i_80/O[2]
                         net (fo=10, routed)          0.987    23.281    game/gm_memory_reg[16][9][3]_i_80_n_5
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.302    23.583 r  game/gm_memory[19][0][3]_i_44/O
                         net (fo=1, routed)           0.000    23.583    game/gm_memory[19][0][3]_i_44_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.935 f  game/gm_memory_reg[19][0][3]_i_35/O[3]
                         net (fo=10, routed)          1.512    25.446    game/gm_memory_reg[19][0][3]_i_35_n_4
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.307    25.753 r  game/gm_memory[9][0][3]_i_51/O
                         net (fo=1, routed)           0.000    25.753    game/gm_memory[9][0][3]_i_51_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.129 r  game/gm_memory_reg[9][0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.129    game/gm_memory_reg[9][0][3]_i_40_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.348 f  game/gm_memory_reg[9][0][3]_i_37/O[0]
                         net (fo=9, routed)           1.601    27.949    game/gm_memory_reg[9][0][3]_i_37_n_7
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.295    28.244 r  game/gm_memory[14][9][3]_i_73/O
                         net (fo=1, routed)           0.000    28.244    game/gm_memory[14][9][3]_i_73_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    28.788 f  game/gm_memory_reg[14][9][3]_i_58/O[2]
                         net (fo=7, routed)           1.172    29.960    game/gm_memory_reg[14][9][3]_i_58_n_5
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.301    30.261 r  game/gm_memory[19][9][3]_i_123/O
                         net (fo=1, routed)           0.000    30.261    game/gm_memory[19][9][3]_i_123_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.659 r  game/gm_memory_reg[19][9][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.659    game/gm_memory_reg[19][9][3]_i_75_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.993 f  game/gm_memory_reg[19][9][3]_i_107/O[1]
                         net (fo=12, routed)          1.662    32.655    game/gm_memory_reg[19][9][3]_i_107_n_6
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.303    32.958 r  game/gm_memory[12][9][3]_i_106/O
                         net (fo=1, routed)           0.000    32.958    game/gm_memory[12][9][3]_i_106_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.601 f  game/gm_memory_reg[12][9][3]_i_59/O[3]
                         net (fo=12, routed)          1.473    35.074    game/gm_memory_reg[12][9][3]_i_59_n_4
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.307    35.381 r  game/gm_memory[12][9][3]_i_60/O
                         net (fo=1, routed)           0.000    35.381    game/gm_memory[12][9][3]_i_60_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.782 r  game/gm_memory_reg[12][9][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.782    game/gm_memory_reg[12][9][3]_i_35_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.004 f  game/gm_memory_reg[12][9][3]_i_58/O[0]
                         net (fo=8, routed)           1.193    37.197    game/gm_memory_reg[12][9][3]_i_58_n_7
    SLICE_X62Y96         LUT1 (Prop_lut1_I0_O)        0.299    37.496 r  game/gm_memory[8][9][3]_i_57/O
                         net (fo=1, routed)           0.000    37.496    game/gm_memory[8][9][3]_i_57_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.028 r  game/gm_memory_reg[8][9][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.028    game/gm_memory_reg[8][9][3]_i_38_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.362 f  game/gm_memory_reg[8][9][3]_i_21/O[1]
                         net (fo=8, routed)           1.665    40.027    game/gm_memory_reg[8][9][3]_i_21_n_6
    SLICE_X57Y101        LUT1 (Prop_lut1_I0_O)        0.303    40.330 r  game/gm_memory[3][0][1]_i_15/O
                         net (fo=1, routed)           0.000    40.330    game/gm_memory[3][0][1]_i_15_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.880 r  game/gm_memory_reg[3][0][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.880    game/gm_memory_reg[3][0][1]_i_6_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.214 f  game/gm_memory_reg[2][9][3]_i_13/O[1]
                         net (fo=11, routed)          1.342    42.556    game/gm_memory_reg[2][9][3]_i_13_n_6
    SLICE_X56Y108        LUT1 (Prop_lut1_I0_O)        0.303    42.859 r  game/gm_memory[2][9][1]_i_28/O
                         net (fo=1, routed)           0.000    42.859    game/gm_memory[2][9][1]_i_28_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.437 f  game/gm_memory_reg[2][9][1]_i_16/O[2]
                         net (fo=8, routed)           0.960    44.397    game/gm_memory_reg[2][9][1]_i_16_n_5
    SLICE_X57Y111        LUT4 (Prop_lut4_I3_O)        0.301    44.698 f  game/gm_memory[18][4][3]_i_28/O
                         net (fo=1, routed)           0.638    45.337    game/gm_memory[18][4][3]_i_28_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I4_O)        0.124    45.461 f  game/gm_memory[18][4][3]_i_24/O
                         net (fo=1, routed)           0.817    46.278    game/gm_memory[18][4][3]_i_24_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124    46.402 r  game/gm_memory[18][4][3]_i_18/O
                         net (fo=1, routed)           0.943    47.345    game/gm_memory[18][4][3]_i_18_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.124    47.469 r  game/gm_memory[18][4][3]_i_13/O
                         net (fo=5, routed)           0.939    48.408    game/gm_memory[18][4][3]_i_13_n_0
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.119    48.527 f  game/gm_memory[18][9][3]_i_19/O
                         net (fo=8, routed)           1.197    49.724    game/gm_memory[18][9][3]_i_19_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I4_O)        0.332    50.056 r  game/gm_memory[19][9][3]_i_22/O
                         net (fo=33, routed)          4.479    54.535    game/gm_memory[19][9][3]_i_22_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  game/gm_memory[19][9][3]_i_12/O
                         net (fo=1, routed)           1.682    56.341    game/gm_memory[19][9][3]_i_12_n_0
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.153    56.494 r  game/gm_memory[19][9][3]_i_4/O
                         net (fo=10, routed)          1.853    58.346    game/gm_memory[19][9][3]_i_4_n_0
    SLICE_X34Y122        LUT6 (Prop_lut6_I5_O)        0.331    58.677 r  game/gm_memory[19][8][3]_i_1/O
                         net (fo=4, routed)           1.273    59.950    game/gm_memory[19][8][3]_i_1_n_0
    SLICE_X33Y105        FDRE                                         r  game/gm_memory_reg[19][8][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[8][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.191ns (65.808%)  route 0.099ns (34.192%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[5]_rep__2/C
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  game/FSM_onehot_gm_state_reg[5]_rep__2/Q
                         net (fo=96, routed)          0.099     0.245    game/FSM_onehot_gm_state_reg[5]_rep__2_n_0
    SLICE_X54Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.290 r  game/gm_memory[8][2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    game/gm_memory[8][2][0]_i_1_n_0
    SLICE_X54Y119        FDRE                                         r  game/gm_memory_reg[8][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[8][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.194ns (66.158%)  route 0.099ns (33.842%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[5]_rep__2/C
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  game/FSM_onehot_gm_state_reg[5]_rep__2/Q
                         net (fo=96, routed)          0.099     0.245    game/FSM_onehot_gm_state_reg[5]_rep__2_n_0
    SLICE_X54Y119        LUT3 (Prop_lut3_I2_O)        0.048     0.293 r  game/gm_memory[8][2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    game/gm_memory[8][2][1]_i_1_n_0
    SLICE_X54Y119        FDRE                                         r  game/gm_memory_reg[8][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[4][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE                         0.000     0.000 r  game/gm_memory_reg[0][0][0]/C
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  game/gm_memory_reg[0][0][0]/Q
                         net (fo=28, routed)          0.105     0.272    game/gm_memory_reg_n_0_[0][0][0]
    SLICE_X53Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  game/gm_memory[4][0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    game/gm_memory[4][0][0]_i_1_n_0
    SLICE_X53Y132        FDRE                                         r  game/gm_memory_reg[4][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[4]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/FSM_onehot_gm_state_reg[5]_rep__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.167ns (48.787%)  route 0.175ns (51.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[4]_rep/C
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  game/FSM_onehot_gm_state_reg[4]_rep/Q
                         net (fo=108, routed)         0.175     0.342    game/FSM_onehot_gm_state_reg[4]_rep_n_0
    SLICE_X54Y105        FDRE                                         r  game/FSM_onehot_gm_state_reg[5]_rep__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/FSM_onehot_gm_state_reg[5]_rep__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.167ns (48.787%)  route 0.175ns (51.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[4]/C
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  game/FSM_onehot_gm_state_reg[4]/Q
                         net (fo=109, routed)         0.175     0.342    game/FSM_onehot_gm_state_reg_n_0_[4]
    SLICE_X54Y111        FDRE                                         r  game/FSM_onehot_gm_state_reg[5]_rep__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_block_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/active_block_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.191ns (54.554%)  route 0.159ns (45.446%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE                         0.000     0.000 r  game/active_block_reg[1]/C
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  game/active_block_reg[1]/Q
                         net (fo=87, routed)          0.159     0.305    game/active_block_reg_n_0_[1]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  game/active_block[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    game/active_block[0]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  game/active_block_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_block_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/active_block_reg[0]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.191ns (53.937%)  route 0.163ns (46.063%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE                         0.000     0.000 r  game/active_block_reg[1]/C
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  game/active_block_reg[1]/Q
                         net (fo=87, routed)          0.163     0.309    game/active_block_reg_n_0_[1]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  game/active_block[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.354    game/active_block[0]_rep__1_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  game/active_block_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_gm_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/FSM_onehot_gm_state_reg[5]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.167ns (47.008%)  route 0.188ns (52.992%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE                         0.000     0.000 r  game/FSM_onehot_gm_state_reg[4]/C
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  game/FSM_onehot_gm_state_reg[4]/Q
                         net (fo=109, routed)         0.188     0.355    game/FSM_onehot_gm_state_reg_n_0_[4]
    SLICE_X53Y113        FDRE                                         r  game/FSM_onehot_gm_state_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.388%)  route 0.167ns (46.612%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE                         0.000     0.000 r  dsply/h_count_reg[6]/C
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dsply/h_count_reg[6]/Q
                         net (fo=20, routed)          0.167     0.313    dsply/h_count_reg_n_0_[6]
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.358 r  dsply/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.358    dsply/h_count[9]
    SLICE_X29Y67         FDCE                                         r  dsply/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.936%)  route 0.170ns (47.064%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE                         0.000     0.000 r  dsply/h_count_reg[8]/C
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dsply/h_count_reg[8]/Q
                         net (fo=69, routed)          0.170     0.316    dsply/h_count_reg_n_0_[8]
    SLICE_X29Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  dsply/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.361    dsply/h_count[8]
    SLICE_X29Y67         FDCE                                         r  dsply/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.779ns  (logic 2.032ns (12.110%)  route 14.747ns (87.890%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          2.504    21.846    game/rotate[1]_i_1_n_0
    SLICE_X12Y139        FDRE                                         r  game/active_x_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.083ns  (logic 2.032ns (12.635%)  route 14.051ns (87.365%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.808    21.150    game/rotate[1]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  game/active_x_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.083ns  (logic 2.032ns (12.635%)  route 14.051ns (87.365%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.808    21.150    game/rotate[1]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  game/active_x_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.083ns  (logic 2.032ns (12.635%)  route 14.051ns (87.365%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.808    21.150    game/rotate[1]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  game/active_x_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.729ns  (logic 2.032ns (12.919%)  route 13.697ns (87.081%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.454    20.796    game/rotate[1]_i_1_n_0
    SLICE_X8Y121         FDRE                                         r  game/active_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.603ns  (logic 2.032ns (13.023%)  route 13.571ns (86.977%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.328    20.670    game/rotate[1]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  game/active_x_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.603ns  (logic 2.032ns (13.023%)  route 13.571ns (86.977%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          1.328    20.670    game/rotate[1]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  game/active_x_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.159ns  (logic 2.032ns (13.405%)  route 13.127ns (86.595%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          0.884    20.226    game/rotate[1]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  game/active_x_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.159ns  (logic 2.032ns (13.405%)  route 13.127ns (86.595%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          0.884    20.226    game/rotate[1]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  game/active_x_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.158ns  (logic 2.032ns (13.406%)  route 13.126ns (86.594%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.546     5.067    db_right/CLK
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  db_right/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.246     6.769    db_right/shift_reg_reg_n_0_[5]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.893 r  db_right/right_prev_i_3/O
                         net (fo=1, routed)           0.737     7.630    db_right/right_prev_i_3_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           3.085    10.839    game/right_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.150    10.989 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.703    11.692    game/active_x[0]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.355    12.047 r  game/rotate[1]_i_104/O
                         net (fo=45, routed)          2.614    14.661    game/rotate[1]_i_104_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I2_O)        0.327    14.988 f  game/rotate[1]_i_196/O
                         net (fo=1, routed)           1.308    16.296    game/rotate[1]_i_196_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.420 f  game/rotate[1]_i_64/O
                         net (fo=1, routed)           1.041    17.461    game/rotate[1]_i_64_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I1_O)        0.124    17.585 f  game/rotate[1]_i_19/O
                         net (fo=1, routed)           0.844    18.429    game/rotate[1]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.124    18.553 f  game/rotate[1]_i_5/O
                         net (fo=1, routed)           0.665    19.218    game/rotate[1]_i_5_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    19.342 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          0.883    20.225    game/rotate[1]_i_1_n_0
    SLICE_X1Y109         FDRE                                         r  game/active_x_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/left_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.099ns  (logic 0.186ns (16.931%)  route 0.913ns (83.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    db_left/CLK
    SLICE_X11Y71         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     1.692    db_left/shift_reg_reg_n_0_[1]
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  db_left/left_prev_i_1/O
                         net (fo=10, routed)          0.799     2.536    game/left_clean
    SLICE_X1Y111         FDRE                                         r  game/left_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rott_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.186ns (16.765%)  route 0.923ns (83.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.653    db_up/shift_reg[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  db_up/rott_prev_i_1/O
                         net (fo=4, routed)           0.855     2.553    game/up_clean
    SLICE_X2Y110         FDRE                                         r  game/rott_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/down_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.186ns (16.140%)  route 0.966ns (83.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.557     1.440    db_down/CLK
    SLICE_X28Y65         FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.163     1.744    db_down/shift_reg_reg_n_0_[1]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  db_down/down_prev_i_1/O
                         net (fo=2, routed)           0.804     2.593    game/down
    SLICE_X4Y95          FDRE                                         r  game/down_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 0.276ns (21.118%)  route 1.031ns (78.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.653    db_up/shift_reg[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  db_up/rott_prev_i_1/O
                         net (fo=4, routed)           0.793     2.490    game/up_clean
    SLICE_X2Y110         LUT5 (Prop_lut5_I3_O)        0.045     2.535 f  game/rotate[1]_i_7/O
                         net (fo=12, routed)          0.170     2.705    game/rotate[1]_i_7_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.750 r  game/rotate[1]_i_2/O
                         net (fo=1, routed)           0.000     2.750    game/rotate[1]
    SLICE_X3Y110         FDRE                                         r  game/rotate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.553ns  (logic 0.276ns (17.768%)  route 1.277ns (82.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.653    db_up/shift_reg[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  db_up/rott_prev_i_1/O
                         net (fo=4, routed)           0.939     2.637    game/up_clean
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.045     2.682 r  game/rotate[0]_i_2/O
                         net (fo=13, routed)          0.270     2.952    game/rotate[0]_i_2_n_0
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.045     2.997 r  game/rotate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.997    game/rotate[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  game/rotate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/right_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 0.209ns (13.082%)  route 1.389ns (86.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.442    db_right/CLK
    SLICE_X14Y66         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.701    db_right/shift_reg_reg_n_0_[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  db_right/right_prev_i_1/O
                         net (fo=8, routed)           1.294     3.040    game/right_clean
    SLICE_X1Y110         FDRE                                         r  game/right_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 0.276ns (17.217%)  route 1.327ns (82.783%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    db_left/CLK
    SLICE_X11Y71         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     1.692    db_left/shift_reg_reg_n_0_[1]
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  db_left/left_prev_i_1/O
                         net (fo=10, routed)          0.895     2.632    game/left_clean
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.045     2.677 r  game/active_x[1]_i_2/O
                         net (fo=62, routed)          0.205     2.882    game/active_x[1]_i_2_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.045     2.927 r  game/active_x[1]_rep_i_1/O
                         net (fo=1, routed)           0.113     3.040    game/active_x[1]_rep_i_1_n_0
    SLICE_X1Y109         FDRE                                         r  game/active_x_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 0.366ns (21.353%)  route 1.348ns (78.647%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.653    db_up/shift_reg[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  db_up/rott_prev_i_1/O
                         net (fo=4, routed)           0.793     2.490    game/up_clean
    SLICE_X2Y110         LUT5 (Prop_lut5_I3_O)        0.045     2.535 r  game/rotate[1]_i_7/O
                         net (fo=12, routed)          0.129     2.664    game/rotate[1]_i_7_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.045     2.709 f  game/rotate[1]_i_14/O
                         net (fo=1, routed)           0.159     2.867    game/rotate[1]_i_14_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.045     2.912 f  game/rotate[1]_i_4/O
                         net (fo=1, routed)           0.051     2.964    game/rotate[1]_i_4_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.045     3.009 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          0.149     3.157    game/rotate[1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  game/active_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rotate_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 0.366ns (21.353%)  route 1.348ns (78.647%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    db_up/CLK
    SLICE_X13Y65         FDRE                                         r  db_up/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_up/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.653    db_up/shift_reg[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.698 r  db_up/rott_prev_i_1/O
                         net (fo=4, routed)           0.793     2.490    game/up_clean
    SLICE_X2Y110         LUT5 (Prop_lut5_I3_O)        0.045     2.535 r  game/rotate[1]_i_7/O
                         net (fo=12, routed)          0.129     2.664    game/rotate[1]_i_7_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.045     2.709 f  game/rotate[1]_i_14/O
                         net (fo=1, routed)           0.159     2.867    game/rotate[1]_i_14_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.045     2.912 f  game/rotate[1]_i_4/O
                         net (fo=1, routed)           0.051     2.964    game/rotate[1]_i_4_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.045     3.009 r  game/rotate[1]_i_1/O
                         net (fo=17, routed)          0.149     3.157    game/rotate[1]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  game/rotate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 0.337ns (19.146%)  route 1.423ns (80.854%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    db_left/CLK
    SLICE_X11Y71         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     1.692    db_left/shift_reg_reg_n_0_[1]
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  db_left/left_prev_i_1/O
                         net (fo=10, routed)          0.979     2.716    game/left_clean
    SLICE_X1Y110         LUT5 (Prop_lut5_I1_O)        0.044     2.760 r  game/active_x[0]_i_2/O
                         net (fo=146, routed)         0.330     3.090    game/active_x[0]_i_2_n_0
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.107     3.197 r  game/active_x[0]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     3.197    game/active_x[0]_rep__4_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  game/active_x_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.452ns (32.264%)  route 3.049ns (67.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.049     4.502    db_down/D[0]
    SLICE_X28Y65         FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.431     4.772    db_down/CLK
    SLICE_X28Y65         FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.451ns (34.311%)  route 2.778ns (65.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    db_right/D[0]
    SLICE_X14Y66         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.433     4.774    db_right/CLK
    SLICE_X14Y66         FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.208ns  (logic 1.451ns (34.489%)  route 2.757ns (65.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.757     4.208    db_left/D[0]
    SLICE_X10Y71         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.429     4.770    db_left/CLK
    SLICE_X10Y71         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.019ns  (logic 1.454ns (36.171%)  route 2.565ns (63.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.565     4.019    db_up/D[0]
    SLICE_X8Y64          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.435     4.776    db_up/CLK
    SLICE_X8Y64          FDRE                                         r  db_up/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.222ns (16.817%)  route 1.097ns (83.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.319    db_up/D[0]
    SLICE_X8Y64          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.956    db_up/CLK
    SLICE_X8Y64          FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.219ns (15.703%)  route 1.178ns (84.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.178     1.397    db_left/D[0]
    SLICE_X10Y71         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    db_left/CLK
    SLICE_X10Y71         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.219ns (15.523%)  route 1.193ns (84.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.193     1.413    db_right/D[0]
    SLICE_X14Y66         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.826     1.954    db_right/CLK
    SLICE_X14Y66         FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.221ns (13.777%)  route 1.380ns (86.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.380     1.601    db_down/D[0]
    SLICE_X28Y65         FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.825     1.952    db_down/CLK
    SLICE_X28Y65         FDRE                                         r  db_down/shift_reg_reg[0]/C





