
assignment5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1e8  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  0800e2a8  0800e2a8  0000f2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e8b8  0800e8b8  000101f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e8b8  0800e8b8  0000f8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e8c0  0800e8c0  000101f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e8c0  0800e8c0  0000f8c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e8c4  0800e8c4  0000f8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800e8c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015a8  200001f0  0800eab8  000101f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001798  0800eab8  00010798  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a259  00000000  00000000  00010218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000409f  00000000  00000000  0002a471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  0002e510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000139e  00000000  00000000  0002fe60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000155d1  00000000  00000000  000311fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00007caa  00000000  00000000  000467cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0004e479  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007108  00000000  00000000  0004e4bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000050  00000000  00000000  000555c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e290 	.word	0x0800e290

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	0800e290 	.word	0x0800e290

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ffdb 	bl	80023f8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 ff1b 	bl	8002288 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 ffcd 	bl	80023f8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ffc3 	bl	80023f8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff45 	bl	8002310 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff3b 	bl	8002310 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc8d 	bl	8000dd0 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fc0d 	bl	8000ce0 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc7f 	bl	8000dd0 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc75 	bl	8000dd0 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc1b 	bl	8000d30 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc11 	bl	8000d30 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f852 	bl	80005f4 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1824      	adds	r4, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	42a3      	cmp	r3, r4
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c23      	lsrs	r3, r4, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0424      	lsls	r4, r4, #16
 80005aa:	1960      	adds	r0, r4, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)

080005b8 <__aeabi_d2uiz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <__aeabi_d2uiz+0x38>)
 80005be:	0004      	movs	r4, r0
 80005c0:	000d      	movs	r5, r1
 80005c2:	f7ff ff67 	bl	8000494 <__aeabi_dcmpge>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d104      	bne.n	80005d4 <__aeabi_d2uiz+0x1c>
 80005ca:	0020      	movs	r0, r4
 80005cc:	0029      	movs	r1, r5
 80005ce:	f002 fe0b 	bl	80031e8 <__aeabi_d2iz>
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <__aeabi_d2uiz+0x38>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	0020      	movs	r0, r4
 80005da:	0029      	movs	r1, r5
 80005dc:	f002 fa46 	bl	8002a6c <__aeabi_dsub>
 80005e0:	f002 fe02 	bl	80031e8 <__aeabi_d2iz>
 80005e4:	2380      	movs	r3, #128	@ 0x80
 80005e6:	061b      	lsls	r3, r3, #24
 80005e8:	469c      	mov	ip, r3
 80005ea:	4460      	add	r0, ip
 80005ec:	e7f1      	b.n	80005d2 <__aeabi_d2uiz+0x1a>
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	41e00000 	.word	0x41e00000

080005f4 <__udivmoddi4>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	4657      	mov	r7, sl
 80005f8:	464e      	mov	r6, r9
 80005fa:	4645      	mov	r5, r8
 80005fc:	46de      	mov	lr, fp
 80005fe:	b5e0      	push	{r5, r6, r7, lr}
 8000600:	0004      	movs	r4, r0
 8000602:	000d      	movs	r5, r1
 8000604:	4692      	mov	sl, r2
 8000606:	4699      	mov	r9, r3
 8000608:	b083      	sub	sp, #12
 800060a:	428b      	cmp	r3, r1
 800060c:	d830      	bhi.n	8000670 <__udivmoddi4+0x7c>
 800060e:	d02d      	beq.n	800066c <__udivmoddi4+0x78>
 8000610:	4649      	mov	r1, r9
 8000612:	4650      	mov	r0, sl
 8000614:	f002 ff60 	bl	80034d8 <__clzdi2>
 8000618:	0029      	movs	r1, r5
 800061a:	0006      	movs	r6, r0
 800061c:	0020      	movs	r0, r4
 800061e:	f002 ff5b 	bl	80034d8 <__clzdi2>
 8000622:	1a33      	subs	r3, r6, r0
 8000624:	4698      	mov	r8, r3
 8000626:	3b20      	subs	r3, #32
 8000628:	d434      	bmi.n	8000694 <__udivmoddi4+0xa0>
 800062a:	469b      	mov	fp, r3
 800062c:	4653      	mov	r3, sl
 800062e:	465a      	mov	r2, fp
 8000630:	4093      	lsls	r3, r2
 8000632:	4642      	mov	r2, r8
 8000634:	001f      	movs	r7, r3
 8000636:	4653      	mov	r3, sl
 8000638:	4093      	lsls	r3, r2
 800063a:	001e      	movs	r6, r3
 800063c:	42af      	cmp	r7, r5
 800063e:	d83b      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 8000640:	42af      	cmp	r7, r5
 8000642:	d100      	bne.n	8000646 <__udivmoddi4+0x52>
 8000644:	e079      	b.n	800073a <__udivmoddi4+0x146>
 8000646:	465b      	mov	r3, fp
 8000648:	1ba4      	subs	r4, r4, r6
 800064a:	41bd      	sbcs	r5, r7
 800064c:	2b00      	cmp	r3, #0
 800064e:	da00      	bge.n	8000652 <__udivmoddi4+0x5e>
 8000650:	e076      	b.n	8000740 <__udivmoddi4+0x14c>
 8000652:	2200      	movs	r2, #0
 8000654:	2300      	movs	r3, #0
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	2301      	movs	r3, #1
 800065c:	465a      	mov	r2, fp
 800065e:	4093      	lsls	r3, r2
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2301      	movs	r3, #1
 8000664:	4642      	mov	r2, r8
 8000666:	4093      	lsls	r3, r2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	e029      	b.n	80006c0 <__udivmoddi4+0xcc>
 800066c:	4282      	cmp	r2, r0
 800066e:	d9cf      	bls.n	8000610 <__udivmoddi4+0x1c>
 8000670:	2200      	movs	r2, #0
 8000672:	2300      	movs	r3, #0
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	9301      	str	r3, [sp, #4]
 8000678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <__udivmoddi4+0x8e>
 800067e:	601c      	str	r4, [r3, #0]
 8000680:	605d      	str	r5, [r3, #4]
 8000682:	9800      	ldr	r0, [sp, #0]
 8000684:	9901      	ldr	r1, [sp, #4]
 8000686:	b003      	add	sp, #12
 8000688:	bcf0      	pop	{r4, r5, r6, r7}
 800068a:	46bb      	mov	fp, r7
 800068c:	46b2      	mov	sl, r6
 800068e:	46a9      	mov	r9, r5
 8000690:	46a0      	mov	r8, r4
 8000692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000694:	4642      	mov	r2, r8
 8000696:	469b      	mov	fp, r3
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	4652      	mov	r2, sl
 800069e:	40da      	lsrs	r2, r3
 80006a0:	4641      	mov	r1, r8
 80006a2:	0013      	movs	r3, r2
 80006a4:	464a      	mov	r2, r9
 80006a6:	408a      	lsls	r2, r1
 80006a8:	0017      	movs	r7, r2
 80006aa:	4642      	mov	r2, r8
 80006ac:	431f      	orrs	r7, r3
 80006ae:	4653      	mov	r3, sl
 80006b0:	4093      	lsls	r3, r2
 80006b2:	001e      	movs	r6, r3
 80006b4:	42af      	cmp	r7, r5
 80006b6:	d9c3      	bls.n	8000640 <__udivmoddi4+0x4c>
 80006b8:	2200      	movs	r2, #0
 80006ba:	2300      	movs	r3, #0
 80006bc:	9200      	str	r2, [sp, #0]
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	4643      	mov	r3, r8
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d0d8      	beq.n	8000678 <__udivmoddi4+0x84>
 80006c6:	07fb      	lsls	r3, r7, #31
 80006c8:	0872      	lsrs	r2, r6, #1
 80006ca:	431a      	orrs	r2, r3
 80006cc:	4646      	mov	r6, r8
 80006ce:	087b      	lsrs	r3, r7, #1
 80006d0:	e00e      	b.n	80006f0 <__udivmoddi4+0xfc>
 80006d2:	42ab      	cmp	r3, r5
 80006d4:	d101      	bne.n	80006da <__udivmoddi4+0xe6>
 80006d6:	42a2      	cmp	r2, r4
 80006d8:	d80c      	bhi.n	80006f4 <__udivmoddi4+0x100>
 80006da:	1aa4      	subs	r4, r4, r2
 80006dc:	419d      	sbcs	r5, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	1924      	adds	r4, r4, r4
 80006e2:	416d      	adcs	r5, r5
 80006e4:	2100      	movs	r1, #0
 80006e6:	3e01      	subs	r6, #1
 80006e8:	1824      	adds	r4, r4, r0
 80006ea:	414d      	adcs	r5, r1
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d006      	beq.n	80006fe <__udivmoddi4+0x10a>
 80006f0:	42ab      	cmp	r3, r5
 80006f2:	d9ee      	bls.n	80006d2 <__udivmoddi4+0xde>
 80006f4:	3e01      	subs	r6, #1
 80006f6:	1924      	adds	r4, r4, r4
 80006f8:	416d      	adcs	r5, r5
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	d1f8      	bne.n	80006f0 <__udivmoddi4+0xfc>
 80006fe:	9800      	ldr	r0, [sp, #0]
 8000700:	9901      	ldr	r1, [sp, #4]
 8000702:	465b      	mov	r3, fp
 8000704:	1900      	adds	r0, r0, r4
 8000706:	4169      	adcs	r1, r5
 8000708:	2b00      	cmp	r3, #0
 800070a:	db24      	blt.n	8000756 <__udivmoddi4+0x162>
 800070c:	002b      	movs	r3, r5
 800070e:	465a      	mov	r2, fp
 8000710:	4644      	mov	r4, r8
 8000712:	40d3      	lsrs	r3, r2
 8000714:	002a      	movs	r2, r5
 8000716:	40e2      	lsrs	r2, r4
 8000718:	001c      	movs	r4, r3
 800071a:	465b      	mov	r3, fp
 800071c:	0015      	movs	r5, r2
 800071e:	2b00      	cmp	r3, #0
 8000720:	db2a      	blt.n	8000778 <__udivmoddi4+0x184>
 8000722:	0026      	movs	r6, r4
 8000724:	409e      	lsls	r6, r3
 8000726:	0033      	movs	r3, r6
 8000728:	0026      	movs	r6, r4
 800072a:	4647      	mov	r7, r8
 800072c:	40be      	lsls	r6, r7
 800072e:	0032      	movs	r2, r6
 8000730:	1a80      	subs	r0, r0, r2
 8000732:	4199      	sbcs	r1, r3
 8000734:	9000      	str	r0, [sp, #0]
 8000736:	9101      	str	r1, [sp, #4]
 8000738:	e79e      	b.n	8000678 <__udivmoddi4+0x84>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d8bc      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 800073e:	e782      	b.n	8000646 <__udivmoddi4+0x52>
 8000740:	4642      	mov	r2, r8
 8000742:	2320      	movs	r3, #32
 8000744:	2100      	movs	r1, #0
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	2200      	movs	r2, #0
 800074a:	9100      	str	r1, [sp, #0]
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	2201      	movs	r2, #1
 8000750:	40da      	lsrs	r2, r3
 8000752:	9201      	str	r2, [sp, #4]
 8000754:	e785      	b.n	8000662 <__udivmoddi4+0x6e>
 8000756:	4642      	mov	r2, r8
 8000758:	2320      	movs	r3, #32
 800075a:	1a9b      	subs	r3, r3, r2
 800075c:	002a      	movs	r2, r5
 800075e:	4646      	mov	r6, r8
 8000760:	409a      	lsls	r2, r3
 8000762:	0023      	movs	r3, r4
 8000764:	40f3      	lsrs	r3, r6
 8000766:	4644      	mov	r4, r8
 8000768:	4313      	orrs	r3, r2
 800076a:	002a      	movs	r2, r5
 800076c:	40e2      	lsrs	r2, r4
 800076e:	001c      	movs	r4, r3
 8000770:	465b      	mov	r3, fp
 8000772:	0015      	movs	r5, r2
 8000774:	2b00      	cmp	r3, #0
 8000776:	dad4      	bge.n	8000722 <__udivmoddi4+0x12e>
 8000778:	4642      	mov	r2, r8
 800077a:	002f      	movs	r7, r5
 800077c:	2320      	movs	r3, #32
 800077e:	0026      	movs	r6, r4
 8000780:	4097      	lsls	r7, r2
 8000782:	1a9b      	subs	r3, r3, r2
 8000784:	40de      	lsrs	r6, r3
 8000786:	003b      	movs	r3, r7
 8000788:	4333      	orrs	r3, r6
 800078a:	e7cd      	b.n	8000728 <__udivmoddi4+0x134>

0800078c <__aeabi_fadd>:
 800078c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800078e:	46ce      	mov	lr, r9
 8000790:	4647      	mov	r7, r8
 8000792:	0243      	lsls	r3, r0, #9
 8000794:	0a5a      	lsrs	r2, r3, #9
 8000796:	024e      	lsls	r6, r1, #9
 8000798:	0045      	lsls	r5, r0, #1
 800079a:	0fc4      	lsrs	r4, r0, #31
 800079c:	0048      	lsls	r0, r1, #1
 800079e:	4691      	mov	r9, r2
 80007a0:	0e2d      	lsrs	r5, r5, #24
 80007a2:	0a72      	lsrs	r2, r6, #9
 80007a4:	0e00      	lsrs	r0, r0, #24
 80007a6:	4694      	mov	ip, r2
 80007a8:	b580      	push	{r7, lr}
 80007aa:	099b      	lsrs	r3, r3, #6
 80007ac:	0fc9      	lsrs	r1, r1, #31
 80007ae:	09b6      	lsrs	r6, r6, #6
 80007b0:	1a2a      	subs	r2, r5, r0
 80007b2:	428c      	cmp	r4, r1
 80007b4:	d021      	beq.n	80007fa <__aeabi_fadd+0x6e>
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	dd0d      	ble.n	80007d6 <__aeabi_fadd+0x4a>
 80007ba:	2800      	cmp	r0, #0
 80007bc:	d12d      	bne.n	800081a <__aeabi_fadd+0x8e>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	d100      	bne.n	80007c4 <__aeabi_fadd+0x38>
 80007c2:	e08d      	b.n	80008e0 <__aeabi_fadd+0x154>
 80007c4:	1e51      	subs	r1, r2, #1
 80007c6:	2a01      	cmp	r2, #1
 80007c8:	d100      	bne.n	80007cc <__aeabi_fadd+0x40>
 80007ca:	e11d      	b.n	8000a08 <__aeabi_fadd+0x27c>
 80007cc:	2aff      	cmp	r2, #255	@ 0xff
 80007ce:	d100      	bne.n	80007d2 <__aeabi_fadd+0x46>
 80007d0:	e0ab      	b.n	800092a <__aeabi_fadd+0x19e>
 80007d2:	000a      	movs	r2, r1
 80007d4:	e027      	b.n	8000826 <__aeabi_fadd+0x9a>
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d04d      	beq.n	8000876 <__aeabi_fadd+0xea>
 80007da:	1b42      	subs	r2, r0, r5
 80007dc:	2d00      	cmp	r5, #0
 80007de:	d000      	beq.n	80007e2 <__aeabi_fadd+0x56>
 80007e0:	e0cc      	b.n	800097c <__aeabi_fadd+0x1f0>
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fadd+0x5c>
 80007e6:	e079      	b.n	80008dc <__aeabi_fadd+0x150>
 80007e8:	1e54      	subs	r4, r2, #1
 80007ea:	2a01      	cmp	r2, #1
 80007ec:	d100      	bne.n	80007f0 <__aeabi_fadd+0x64>
 80007ee:	e128      	b.n	8000a42 <__aeabi_fadd+0x2b6>
 80007f0:	2aff      	cmp	r2, #255	@ 0xff
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fadd+0x6a>
 80007f4:	e097      	b.n	8000926 <__aeabi_fadd+0x19a>
 80007f6:	0022      	movs	r2, r4
 80007f8:	e0c5      	b.n	8000986 <__aeabi_fadd+0x1fa>
 80007fa:	2a00      	cmp	r2, #0
 80007fc:	dc00      	bgt.n	8000800 <__aeabi_fadd+0x74>
 80007fe:	e096      	b.n	800092e <__aeabi_fadd+0x1a2>
 8000800:	2800      	cmp	r0, #0
 8000802:	d04f      	beq.n	80008a4 <__aeabi_fadd+0x118>
 8000804:	2dff      	cmp	r5, #255	@ 0xff
 8000806:	d100      	bne.n	800080a <__aeabi_fadd+0x7e>
 8000808:	e08f      	b.n	800092a <__aeabi_fadd+0x19e>
 800080a:	2180      	movs	r1, #128	@ 0x80
 800080c:	04c9      	lsls	r1, r1, #19
 800080e:	430e      	orrs	r6, r1
 8000810:	2a1b      	cmp	r2, #27
 8000812:	dd51      	ble.n	80008b8 <__aeabi_fadd+0x12c>
 8000814:	002a      	movs	r2, r5
 8000816:	3301      	adds	r3, #1
 8000818:	e018      	b.n	800084c <__aeabi_fadd+0xc0>
 800081a:	2dff      	cmp	r5, #255	@ 0xff
 800081c:	d100      	bne.n	8000820 <__aeabi_fadd+0x94>
 800081e:	e084      	b.n	800092a <__aeabi_fadd+0x19e>
 8000820:	2180      	movs	r1, #128	@ 0x80
 8000822:	04c9      	lsls	r1, r1, #19
 8000824:	430e      	orrs	r6, r1
 8000826:	2101      	movs	r1, #1
 8000828:	2a1b      	cmp	r2, #27
 800082a:	dc08      	bgt.n	800083e <__aeabi_fadd+0xb2>
 800082c:	0031      	movs	r1, r6
 800082e:	2020      	movs	r0, #32
 8000830:	40d1      	lsrs	r1, r2
 8000832:	1a82      	subs	r2, r0, r2
 8000834:	4096      	lsls	r6, r2
 8000836:	0032      	movs	r2, r6
 8000838:	1e50      	subs	r0, r2, #1
 800083a:	4182      	sbcs	r2, r0
 800083c:	4311      	orrs	r1, r2
 800083e:	1a5b      	subs	r3, r3, r1
 8000840:	015a      	lsls	r2, r3, #5
 8000842:	d459      	bmi.n	80008f8 <__aeabi_fadd+0x16c>
 8000844:	2107      	movs	r1, #7
 8000846:	002a      	movs	r2, r5
 8000848:	4019      	ands	r1, r3
 800084a:	d049      	beq.n	80008e0 <__aeabi_fadd+0x154>
 800084c:	210f      	movs	r1, #15
 800084e:	4019      	ands	r1, r3
 8000850:	2904      	cmp	r1, #4
 8000852:	d000      	beq.n	8000856 <__aeabi_fadd+0xca>
 8000854:	3304      	adds	r3, #4
 8000856:	0159      	lsls	r1, r3, #5
 8000858:	d542      	bpl.n	80008e0 <__aeabi_fadd+0x154>
 800085a:	1c50      	adds	r0, r2, #1
 800085c:	2afe      	cmp	r2, #254	@ 0xfe
 800085e:	d03a      	beq.n	80008d6 <__aeabi_fadd+0x14a>
 8000860:	019b      	lsls	r3, r3, #6
 8000862:	b2c0      	uxtb	r0, r0
 8000864:	0a5b      	lsrs	r3, r3, #9
 8000866:	05c0      	lsls	r0, r0, #23
 8000868:	4318      	orrs	r0, r3
 800086a:	07e4      	lsls	r4, r4, #31
 800086c:	4320      	orrs	r0, r4
 800086e:	bcc0      	pop	{r6, r7}
 8000870:	46b9      	mov	r9, r7
 8000872:	46b0      	mov	r8, r6
 8000874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000876:	20fe      	movs	r0, #254	@ 0xfe
 8000878:	4680      	mov	r8, r0
 800087a:	1c6f      	adds	r7, r5, #1
 800087c:	0038      	movs	r0, r7
 800087e:	4647      	mov	r7, r8
 8000880:	4207      	tst	r7, r0
 8000882:	d000      	beq.n	8000886 <__aeabi_fadd+0xfa>
 8000884:	e08e      	b.n	80009a4 <__aeabi_fadd+0x218>
 8000886:	2d00      	cmp	r5, #0
 8000888:	d000      	beq.n	800088c <__aeabi_fadd+0x100>
 800088a:	e0b4      	b.n	80009f6 <__aeabi_fadd+0x26a>
 800088c:	2b00      	cmp	r3, #0
 800088e:	d100      	bne.n	8000892 <__aeabi_fadd+0x106>
 8000890:	e0db      	b.n	8000a4a <__aeabi_fadd+0x2be>
 8000892:	2e00      	cmp	r6, #0
 8000894:	d06c      	beq.n	8000970 <__aeabi_fadd+0x1e4>
 8000896:	1b98      	subs	r0, r3, r6
 8000898:	0145      	lsls	r5, r0, #5
 800089a:	d400      	bmi.n	800089e <__aeabi_fadd+0x112>
 800089c:	e0f7      	b.n	8000a8e <__aeabi_fadd+0x302>
 800089e:	000c      	movs	r4, r1
 80008a0:	1af3      	subs	r3, r6, r3
 80008a2:	e03d      	b.n	8000920 <__aeabi_fadd+0x194>
 80008a4:	2e00      	cmp	r6, #0
 80008a6:	d01b      	beq.n	80008e0 <__aeabi_fadd+0x154>
 80008a8:	1e51      	subs	r1, r2, #1
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fadd+0x124>
 80008ae:	e082      	b.n	80009b6 <__aeabi_fadd+0x22a>
 80008b0:	2aff      	cmp	r2, #255	@ 0xff
 80008b2:	d03a      	beq.n	800092a <__aeabi_fadd+0x19e>
 80008b4:	000a      	movs	r2, r1
 80008b6:	e7ab      	b.n	8000810 <__aeabi_fadd+0x84>
 80008b8:	0031      	movs	r1, r6
 80008ba:	2020      	movs	r0, #32
 80008bc:	40d1      	lsrs	r1, r2
 80008be:	1a82      	subs	r2, r0, r2
 80008c0:	4096      	lsls	r6, r2
 80008c2:	0032      	movs	r2, r6
 80008c4:	1e50      	subs	r0, r2, #1
 80008c6:	4182      	sbcs	r2, r0
 80008c8:	430a      	orrs	r2, r1
 80008ca:	189b      	adds	r3, r3, r2
 80008cc:	015a      	lsls	r2, r3, #5
 80008ce:	d5b9      	bpl.n	8000844 <__aeabi_fadd+0xb8>
 80008d0:	1c6a      	adds	r2, r5, #1
 80008d2:	2dfe      	cmp	r5, #254	@ 0xfe
 80008d4:	d175      	bne.n	80009c2 <__aeabi_fadd+0x236>
 80008d6:	20ff      	movs	r0, #255	@ 0xff
 80008d8:	2300      	movs	r3, #0
 80008da:	e7c4      	b.n	8000866 <__aeabi_fadd+0xda>
 80008dc:	000c      	movs	r4, r1
 80008de:	0033      	movs	r3, r6
 80008e0:	08db      	lsrs	r3, r3, #3
 80008e2:	2aff      	cmp	r2, #255	@ 0xff
 80008e4:	d146      	bne.n	8000974 <__aeabi_fadd+0x1e8>
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d0f5      	beq.n	80008d6 <__aeabi_fadd+0x14a>
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	03d2      	lsls	r2, r2, #15
 80008ee:	4313      	orrs	r3, r2
 80008f0:	025b      	lsls	r3, r3, #9
 80008f2:	20ff      	movs	r0, #255	@ 0xff
 80008f4:	0a5b      	lsrs	r3, r3, #9
 80008f6:	e7b6      	b.n	8000866 <__aeabi_fadd+0xda>
 80008f8:	019f      	lsls	r7, r3, #6
 80008fa:	09bf      	lsrs	r7, r7, #6
 80008fc:	0038      	movs	r0, r7
 80008fe:	f002 fdcd 	bl	800349c <__clzsi2>
 8000902:	3805      	subs	r0, #5
 8000904:	4087      	lsls	r7, r0
 8000906:	4285      	cmp	r5, r0
 8000908:	dc24      	bgt.n	8000954 <__aeabi_fadd+0x1c8>
 800090a:	003b      	movs	r3, r7
 800090c:	2120      	movs	r1, #32
 800090e:	1b42      	subs	r2, r0, r5
 8000910:	3201      	adds	r2, #1
 8000912:	40d3      	lsrs	r3, r2
 8000914:	1a8a      	subs	r2, r1, r2
 8000916:	4097      	lsls	r7, r2
 8000918:	1e7a      	subs	r2, r7, #1
 800091a:	4197      	sbcs	r7, r2
 800091c:	2200      	movs	r2, #0
 800091e:	433b      	orrs	r3, r7
 8000920:	0759      	lsls	r1, r3, #29
 8000922:	d193      	bne.n	800084c <__aeabi_fadd+0xc0>
 8000924:	e797      	b.n	8000856 <__aeabi_fadd+0xca>
 8000926:	000c      	movs	r4, r1
 8000928:	0033      	movs	r3, r6
 800092a:	08db      	lsrs	r3, r3, #3
 800092c:	e7db      	b.n	80008e6 <__aeabi_fadd+0x15a>
 800092e:	2a00      	cmp	r2, #0
 8000930:	d014      	beq.n	800095c <__aeabi_fadd+0x1d0>
 8000932:	1b42      	subs	r2, r0, r5
 8000934:	2d00      	cmp	r5, #0
 8000936:	d14b      	bne.n	80009d0 <__aeabi_fadd+0x244>
 8000938:	2b00      	cmp	r3, #0
 800093a:	d0d0      	beq.n	80008de <__aeabi_fadd+0x152>
 800093c:	1e51      	subs	r1, r2, #1
 800093e:	2a01      	cmp	r2, #1
 8000940:	d100      	bne.n	8000944 <__aeabi_fadd+0x1b8>
 8000942:	e09e      	b.n	8000a82 <__aeabi_fadd+0x2f6>
 8000944:	2aff      	cmp	r2, #255	@ 0xff
 8000946:	d0ef      	beq.n	8000928 <__aeabi_fadd+0x19c>
 8000948:	000a      	movs	r2, r1
 800094a:	2a1b      	cmp	r2, #27
 800094c:	dd5f      	ble.n	8000a0e <__aeabi_fadd+0x282>
 800094e:	0002      	movs	r2, r0
 8000950:	1c73      	adds	r3, r6, #1
 8000952:	e77b      	b.n	800084c <__aeabi_fadd+0xc0>
 8000954:	4b50      	ldr	r3, [pc, #320]	@ (8000a98 <__aeabi_fadd+0x30c>)
 8000956:	1a2a      	subs	r2, r5, r0
 8000958:	403b      	ands	r3, r7
 800095a:	e7e1      	b.n	8000920 <__aeabi_fadd+0x194>
 800095c:	21fe      	movs	r1, #254	@ 0xfe
 800095e:	1c6a      	adds	r2, r5, #1
 8000960:	4211      	tst	r1, r2
 8000962:	d13b      	bne.n	80009dc <__aeabi_fadd+0x250>
 8000964:	2d00      	cmp	r5, #0
 8000966:	d15d      	bne.n	8000a24 <__aeabi_fadd+0x298>
 8000968:	2b00      	cmp	r3, #0
 800096a:	d07f      	beq.n	8000a6c <__aeabi_fadd+0x2e0>
 800096c:	2e00      	cmp	r6, #0
 800096e:	d17f      	bne.n	8000a70 <__aeabi_fadd+0x2e4>
 8000970:	2200      	movs	r2, #0
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	025b      	lsls	r3, r3, #9
 8000976:	0a5b      	lsrs	r3, r3, #9
 8000978:	b2d0      	uxtb	r0, r2
 800097a:	e774      	b.n	8000866 <__aeabi_fadd+0xda>
 800097c:	28ff      	cmp	r0, #255	@ 0xff
 800097e:	d0d2      	beq.n	8000926 <__aeabi_fadd+0x19a>
 8000980:	2480      	movs	r4, #128	@ 0x80
 8000982:	04e4      	lsls	r4, r4, #19
 8000984:	4323      	orrs	r3, r4
 8000986:	2401      	movs	r4, #1
 8000988:	2a1b      	cmp	r2, #27
 800098a:	dc07      	bgt.n	800099c <__aeabi_fadd+0x210>
 800098c:	001c      	movs	r4, r3
 800098e:	2520      	movs	r5, #32
 8000990:	40d4      	lsrs	r4, r2
 8000992:	1aaa      	subs	r2, r5, r2
 8000994:	4093      	lsls	r3, r2
 8000996:	1e5a      	subs	r2, r3, #1
 8000998:	4193      	sbcs	r3, r2
 800099a:	431c      	orrs	r4, r3
 800099c:	1b33      	subs	r3, r6, r4
 800099e:	0005      	movs	r5, r0
 80009a0:	000c      	movs	r4, r1
 80009a2:	e74d      	b.n	8000840 <__aeabi_fadd+0xb4>
 80009a4:	1b9f      	subs	r7, r3, r6
 80009a6:	017a      	lsls	r2, r7, #5
 80009a8:	d422      	bmi.n	80009f0 <__aeabi_fadd+0x264>
 80009aa:	2f00      	cmp	r7, #0
 80009ac:	d1a6      	bne.n	80008fc <__aeabi_fadd+0x170>
 80009ae:	2400      	movs	r4, #0
 80009b0:	2000      	movs	r0, #0
 80009b2:	2300      	movs	r3, #0
 80009b4:	e757      	b.n	8000866 <__aeabi_fadd+0xda>
 80009b6:	199b      	adds	r3, r3, r6
 80009b8:	2501      	movs	r5, #1
 80009ba:	3201      	adds	r2, #1
 80009bc:	0159      	lsls	r1, r3, #5
 80009be:	d400      	bmi.n	80009c2 <__aeabi_fadd+0x236>
 80009c0:	e740      	b.n	8000844 <__aeabi_fadd+0xb8>
 80009c2:	2101      	movs	r1, #1
 80009c4:	4835      	ldr	r0, [pc, #212]	@ (8000a9c <__aeabi_fadd+0x310>)
 80009c6:	4019      	ands	r1, r3
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	4003      	ands	r3, r0
 80009cc:	430b      	orrs	r3, r1
 80009ce:	e7a7      	b.n	8000920 <__aeabi_fadd+0x194>
 80009d0:	28ff      	cmp	r0, #255	@ 0xff
 80009d2:	d0a9      	beq.n	8000928 <__aeabi_fadd+0x19c>
 80009d4:	2180      	movs	r1, #128	@ 0x80
 80009d6:	04c9      	lsls	r1, r1, #19
 80009d8:	430b      	orrs	r3, r1
 80009da:	e7b6      	b.n	800094a <__aeabi_fadd+0x1be>
 80009dc:	2aff      	cmp	r2, #255	@ 0xff
 80009de:	d100      	bne.n	80009e2 <__aeabi_fadd+0x256>
 80009e0:	e779      	b.n	80008d6 <__aeabi_fadd+0x14a>
 80009e2:	199b      	adds	r3, r3, r6
 80009e4:	085b      	lsrs	r3, r3, #1
 80009e6:	0759      	lsls	r1, r3, #29
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x260>
 80009ea:	e72f      	b.n	800084c <__aeabi_fadd+0xc0>
 80009ec:	08db      	lsrs	r3, r3, #3
 80009ee:	e7c1      	b.n	8000974 <__aeabi_fadd+0x1e8>
 80009f0:	000c      	movs	r4, r1
 80009f2:	1af7      	subs	r7, r6, r3
 80009f4:	e782      	b.n	80008fc <__aeabi_fadd+0x170>
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d12c      	bne.n	8000a54 <__aeabi_fadd+0x2c8>
 80009fa:	2e00      	cmp	r6, #0
 80009fc:	d193      	bne.n	8000926 <__aeabi_fadd+0x19a>
 80009fe:	2380      	movs	r3, #128	@ 0x80
 8000a00:	2400      	movs	r4, #0
 8000a02:	20ff      	movs	r0, #255	@ 0xff
 8000a04:	03db      	lsls	r3, r3, #15
 8000a06:	e72e      	b.n	8000866 <__aeabi_fadd+0xda>
 8000a08:	2501      	movs	r5, #1
 8000a0a:	1b9b      	subs	r3, r3, r6
 8000a0c:	e718      	b.n	8000840 <__aeabi_fadd+0xb4>
 8000a0e:	0019      	movs	r1, r3
 8000a10:	2520      	movs	r5, #32
 8000a12:	40d1      	lsrs	r1, r2
 8000a14:	1aaa      	subs	r2, r5, r2
 8000a16:	4093      	lsls	r3, r2
 8000a18:	1e5a      	subs	r2, r3, #1
 8000a1a:	4193      	sbcs	r3, r2
 8000a1c:	430b      	orrs	r3, r1
 8000a1e:	0005      	movs	r5, r0
 8000a20:	199b      	adds	r3, r3, r6
 8000a22:	e753      	b.n	80008cc <__aeabi_fadd+0x140>
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d100      	bne.n	8000a2a <__aeabi_fadd+0x29e>
 8000a28:	e77e      	b.n	8000928 <__aeabi_fadd+0x19c>
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x2a4>
 8000a2e:	e77c      	b.n	800092a <__aeabi_fadd+0x19e>
 8000a30:	2280      	movs	r2, #128	@ 0x80
 8000a32:	03d2      	lsls	r2, r2, #15
 8000a34:	4591      	cmp	r9, r2
 8000a36:	d302      	bcc.n	8000a3e <__aeabi_fadd+0x2b2>
 8000a38:	4594      	cmp	ip, r2
 8000a3a:	d200      	bcs.n	8000a3e <__aeabi_fadd+0x2b2>
 8000a3c:	0033      	movs	r3, r6
 8000a3e:	08db      	lsrs	r3, r3, #3
 8000a40:	e753      	b.n	80008ea <__aeabi_fadd+0x15e>
 8000a42:	000c      	movs	r4, r1
 8000a44:	1af3      	subs	r3, r6, r3
 8000a46:	3501      	adds	r5, #1
 8000a48:	e6fa      	b.n	8000840 <__aeabi_fadd+0xb4>
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d0af      	beq.n	80009ae <__aeabi_fadd+0x222>
 8000a4e:	000c      	movs	r4, r1
 8000a50:	0033      	movs	r3, r6
 8000a52:	e78d      	b.n	8000970 <__aeabi_fadd+0x1e4>
 8000a54:	2e00      	cmp	r6, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_fadd+0x2ce>
 8000a58:	e767      	b.n	800092a <__aeabi_fadd+0x19e>
 8000a5a:	2280      	movs	r2, #128	@ 0x80
 8000a5c:	03d2      	lsls	r2, r2, #15
 8000a5e:	4591      	cmp	r9, r2
 8000a60:	d3ed      	bcc.n	8000a3e <__aeabi_fadd+0x2b2>
 8000a62:	4594      	cmp	ip, r2
 8000a64:	d2eb      	bcs.n	8000a3e <__aeabi_fadd+0x2b2>
 8000a66:	000c      	movs	r4, r1
 8000a68:	0033      	movs	r3, r6
 8000a6a:	e7e8      	b.n	8000a3e <__aeabi_fadd+0x2b2>
 8000a6c:	0033      	movs	r3, r6
 8000a6e:	e77f      	b.n	8000970 <__aeabi_fadd+0x1e4>
 8000a70:	199b      	adds	r3, r3, r6
 8000a72:	2200      	movs	r2, #0
 8000a74:	0159      	lsls	r1, r3, #5
 8000a76:	d5b9      	bpl.n	80009ec <__aeabi_fadd+0x260>
 8000a78:	4a07      	ldr	r2, [pc, #28]	@ (8000a98 <__aeabi_fadd+0x30c>)
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	08db      	lsrs	r3, r3, #3
 8000a7e:	2201      	movs	r2, #1
 8000a80:	e778      	b.n	8000974 <__aeabi_fadd+0x1e8>
 8000a82:	199b      	adds	r3, r3, r6
 8000a84:	3201      	adds	r2, #1
 8000a86:	3501      	adds	r5, #1
 8000a88:	0159      	lsls	r1, r3, #5
 8000a8a:	d49a      	bmi.n	80009c2 <__aeabi_fadd+0x236>
 8000a8c:	e6da      	b.n	8000844 <__aeabi_fadd+0xb8>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d08d      	beq.n	80009ae <__aeabi_fadd+0x222>
 8000a92:	08db      	lsrs	r3, r3, #3
 8000a94:	e76e      	b.n	8000974 <__aeabi_fadd+0x1e8>
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	fbffffff 	.word	0xfbffffff
 8000a9c:	7dffffff 	.word	0x7dffffff

08000aa0 <__aeabi_fdiv>:
 8000aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa2:	464f      	mov	r7, r9
 8000aa4:	4646      	mov	r6, r8
 8000aa6:	46d6      	mov	lr, sl
 8000aa8:	0244      	lsls	r4, r0, #9
 8000aaa:	b5c0      	push	{r6, r7, lr}
 8000aac:	0047      	lsls	r7, r0, #1
 8000aae:	1c0e      	adds	r6, r1, #0
 8000ab0:	0a64      	lsrs	r4, r4, #9
 8000ab2:	0e3f      	lsrs	r7, r7, #24
 8000ab4:	0fc5      	lsrs	r5, r0, #31
 8000ab6:	2f00      	cmp	r7, #0
 8000ab8:	d03c      	beq.n	8000b34 <__aeabi_fdiv+0x94>
 8000aba:	2fff      	cmp	r7, #255	@ 0xff
 8000abc:	d042      	beq.n	8000b44 <__aeabi_fdiv+0xa4>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	2280      	movs	r2, #128	@ 0x80
 8000ac2:	4699      	mov	r9, r3
 8000ac4:	469a      	mov	sl, r3
 8000ac6:	00e4      	lsls	r4, r4, #3
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4314      	orrs	r4, r2
 8000acc:	3f7f      	subs	r7, #127	@ 0x7f
 8000ace:	0273      	lsls	r3, r6, #9
 8000ad0:	0a5b      	lsrs	r3, r3, #9
 8000ad2:	4698      	mov	r8, r3
 8000ad4:	0073      	lsls	r3, r6, #1
 8000ad6:	0e1b      	lsrs	r3, r3, #24
 8000ad8:	0ff6      	lsrs	r6, r6, #31
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d01b      	beq.n	8000b16 <__aeabi_fdiv+0x76>
 8000ade:	2bff      	cmp	r3, #255	@ 0xff
 8000ae0:	d013      	beq.n	8000b0a <__aeabi_fdiv+0x6a>
 8000ae2:	4642      	mov	r2, r8
 8000ae4:	2180      	movs	r1, #128	@ 0x80
 8000ae6:	00d2      	lsls	r2, r2, #3
 8000ae8:	04c9      	lsls	r1, r1, #19
 8000aea:	4311      	orrs	r1, r2
 8000aec:	4688      	mov	r8, r1
 8000aee:	2000      	movs	r0, #0
 8000af0:	3b7f      	subs	r3, #127	@ 0x7f
 8000af2:	0029      	movs	r1, r5
 8000af4:	1aff      	subs	r7, r7, r3
 8000af6:	464b      	mov	r3, r9
 8000af8:	4071      	eors	r1, r6
 8000afa:	b2c9      	uxtb	r1, r1
 8000afc:	2b0f      	cmp	r3, #15
 8000afe:	d900      	bls.n	8000b02 <__aeabi_fdiv+0x62>
 8000b00:	e0b5      	b.n	8000c6e <__aeabi_fdiv+0x1ce>
 8000b02:	4a74      	ldr	r2, [pc, #464]	@ (8000cd4 <__aeabi_fdiv+0x234>)
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	58d3      	ldr	r3, [r2, r3]
 8000b08:	469f      	mov	pc, r3
 8000b0a:	4643      	mov	r3, r8
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d13f      	bne.n	8000b90 <__aeabi_fdiv+0xf0>
 8000b10:	3fff      	subs	r7, #255	@ 0xff
 8000b12:	3302      	adds	r3, #2
 8000b14:	e003      	b.n	8000b1e <__aeabi_fdiv+0x7e>
 8000b16:	4643      	mov	r3, r8
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d12d      	bne.n	8000b78 <__aeabi_fdiv+0xd8>
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	0029      	movs	r1, r5
 8000b20:	464a      	mov	r2, r9
 8000b22:	4071      	eors	r1, r6
 8000b24:	b2c9      	uxtb	r1, r1
 8000b26:	431a      	orrs	r2, r3
 8000b28:	2a0e      	cmp	r2, #14
 8000b2a:	d838      	bhi.n	8000b9e <__aeabi_fdiv+0xfe>
 8000b2c:	486a      	ldr	r0, [pc, #424]	@ (8000cd8 <__aeabi_fdiv+0x238>)
 8000b2e:	0092      	lsls	r2, r2, #2
 8000b30:	5882      	ldr	r2, [r0, r2]
 8000b32:	4697      	mov	pc, r2
 8000b34:	2c00      	cmp	r4, #0
 8000b36:	d113      	bne.n	8000b60 <__aeabi_fdiv+0xc0>
 8000b38:	2304      	movs	r3, #4
 8000b3a:	4699      	mov	r9, r3
 8000b3c:	3b03      	subs	r3, #3
 8000b3e:	2700      	movs	r7, #0
 8000b40:	469a      	mov	sl, r3
 8000b42:	e7c4      	b.n	8000ace <__aeabi_fdiv+0x2e>
 8000b44:	2c00      	cmp	r4, #0
 8000b46:	d105      	bne.n	8000b54 <__aeabi_fdiv+0xb4>
 8000b48:	2308      	movs	r3, #8
 8000b4a:	4699      	mov	r9, r3
 8000b4c:	3b06      	subs	r3, #6
 8000b4e:	27ff      	movs	r7, #255	@ 0xff
 8000b50:	469a      	mov	sl, r3
 8000b52:	e7bc      	b.n	8000ace <__aeabi_fdiv+0x2e>
 8000b54:	230c      	movs	r3, #12
 8000b56:	4699      	mov	r9, r3
 8000b58:	3b09      	subs	r3, #9
 8000b5a:	27ff      	movs	r7, #255	@ 0xff
 8000b5c:	469a      	mov	sl, r3
 8000b5e:	e7b6      	b.n	8000ace <__aeabi_fdiv+0x2e>
 8000b60:	0020      	movs	r0, r4
 8000b62:	f002 fc9b 	bl	800349c <__clzsi2>
 8000b66:	2776      	movs	r7, #118	@ 0x76
 8000b68:	1f43      	subs	r3, r0, #5
 8000b6a:	409c      	lsls	r4, r3
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	427f      	negs	r7, r7
 8000b70:	4699      	mov	r9, r3
 8000b72:	469a      	mov	sl, r3
 8000b74:	1a3f      	subs	r7, r7, r0
 8000b76:	e7aa      	b.n	8000ace <__aeabi_fdiv+0x2e>
 8000b78:	4640      	mov	r0, r8
 8000b7a:	f002 fc8f 	bl	800349c <__clzsi2>
 8000b7e:	4642      	mov	r2, r8
 8000b80:	1f43      	subs	r3, r0, #5
 8000b82:	409a      	lsls	r2, r3
 8000b84:	2376      	movs	r3, #118	@ 0x76
 8000b86:	425b      	negs	r3, r3
 8000b88:	1a1b      	subs	r3, r3, r0
 8000b8a:	4690      	mov	r8, r2
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	e7b0      	b.n	8000af2 <__aeabi_fdiv+0x52>
 8000b90:	2303      	movs	r3, #3
 8000b92:	464a      	mov	r2, r9
 8000b94:	431a      	orrs	r2, r3
 8000b96:	4691      	mov	r9, r2
 8000b98:	2003      	movs	r0, #3
 8000b9a:	33fc      	adds	r3, #252	@ 0xfc
 8000b9c:	e7a9      	b.n	8000af2 <__aeabi_fdiv+0x52>
 8000b9e:	000d      	movs	r5, r1
 8000ba0:	20ff      	movs	r0, #255	@ 0xff
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	05c0      	lsls	r0, r0, #23
 8000ba6:	07ed      	lsls	r5, r5, #31
 8000ba8:	4310      	orrs	r0, r2
 8000baa:	4328      	orrs	r0, r5
 8000bac:	bce0      	pop	{r5, r6, r7}
 8000bae:	46ba      	mov	sl, r7
 8000bb0:	46b1      	mov	r9, r6
 8000bb2:	46a8      	mov	r8, r5
 8000bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bb6:	000d      	movs	r5, r1
 8000bb8:	2000      	movs	r0, #0
 8000bba:	2200      	movs	r2, #0
 8000bbc:	e7f2      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000bbe:	4653      	mov	r3, sl
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d0ed      	beq.n	8000ba0 <__aeabi_fdiv+0x100>
 8000bc4:	2b03      	cmp	r3, #3
 8000bc6:	d033      	beq.n	8000c30 <__aeabi_fdiv+0x190>
 8000bc8:	46a0      	mov	r8, r4
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d105      	bne.n	8000bda <__aeabi_fdiv+0x13a>
 8000bce:	2000      	movs	r0, #0
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	e7e7      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000bd4:	0035      	movs	r5, r6
 8000bd6:	2803      	cmp	r0, #3
 8000bd8:	d07a      	beq.n	8000cd0 <__aeabi_fdiv+0x230>
 8000bda:	003b      	movs	r3, r7
 8000bdc:	337f      	adds	r3, #127	@ 0x7f
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	dd2d      	ble.n	8000c3e <__aeabi_fdiv+0x19e>
 8000be2:	4642      	mov	r2, r8
 8000be4:	0752      	lsls	r2, r2, #29
 8000be6:	d007      	beq.n	8000bf8 <__aeabi_fdiv+0x158>
 8000be8:	220f      	movs	r2, #15
 8000bea:	4641      	mov	r1, r8
 8000bec:	400a      	ands	r2, r1
 8000bee:	2a04      	cmp	r2, #4
 8000bf0:	d002      	beq.n	8000bf8 <__aeabi_fdiv+0x158>
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	44e0      	add	r8, ip
 8000bf8:	4642      	mov	r2, r8
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	d505      	bpl.n	8000c0a <__aeabi_fdiv+0x16a>
 8000bfe:	4642      	mov	r2, r8
 8000c00:	4b36      	ldr	r3, [pc, #216]	@ (8000cdc <__aeabi_fdiv+0x23c>)
 8000c02:	401a      	ands	r2, r3
 8000c04:	003b      	movs	r3, r7
 8000c06:	4690      	mov	r8, r2
 8000c08:	3380      	adds	r3, #128	@ 0x80
 8000c0a:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c0c:	dcc8      	bgt.n	8000ba0 <__aeabi_fdiv+0x100>
 8000c0e:	4642      	mov	r2, r8
 8000c10:	0192      	lsls	r2, r2, #6
 8000c12:	0a52      	lsrs	r2, r2, #9
 8000c14:	b2d8      	uxtb	r0, r3
 8000c16:	e7c5      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000c18:	2280      	movs	r2, #128	@ 0x80
 8000c1a:	2500      	movs	r5, #0
 8000c1c:	20ff      	movs	r0, #255	@ 0xff
 8000c1e:	03d2      	lsls	r2, r2, #15
 8000c20:	e7c0      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000c22:	2280      	movs	r2, #128	@ 0x80
 8000c24:	03d2      	lsls	r2, r2, #15
 8000c26:	4214      	tst	r4, r2
 8000c28:	d002      	beq.n	8000c30 <__aeabi_fdiv+0x190>
 8000c2a:	4643      	mov	r3, r8
 8000c2c:	4213      	tst	r3, r2
 8000c2e:	d049      	beq.n	8000cc4 <__aeabi_fdiv+0x224>
 8000c30:	2280      	movs	r2, #128	@ 0x80
 8000c32:	03d2      	lsls	r2, r2, #15
 8000c34:	4322      	orrs	r2, r4
 8000c36:	0252      	lsls	r2, r2, #9
 8000c38:	20ff      	movs	r0, #255	@ 0xff
 8000c3a:	0a52      	lsrs	r2, r2, #9
 8000c3c:	e7b2      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000c3e:	2201      	movs	r2, #1
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b1b      	cmp	r3, #27
 8000c44:	dcc3      	bgt.n	8000bce <__aeabi_fdiv+0x12e>
 8000c46:	4642      	mov	r2, r8
 8000c48:	40da      	lsrs	r2, r3
 8000c4a:	4643      	mov	r3, r8
 8000c4c:	379e      	adds	r7, #158	@ 0x9e
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	1e59      	subs	r1, r3, #1
 8000c52:	418b      	sbcs	r3, r1
 8000c54:	431a      	orrs	r2, r3
 8000c56:	0753      	lsls	r3, r2, #29
 8000c58:	d004      	beq.n	8000c64 <__aeabi_fdiv+0x1c4>
 8000c5a:	230f      	movs	r3, #15
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	2b04      	cmp	r3, #4
 8000c60:	d000      	beq.n	8000c64 <__aeabi_fdiv+0x1c4>
 8000c62:	3204      	adds	r2, #4
 8000c64:	0153      	lsls	r3, r2, #5
 8000c66:	d529      	bpl.n	8000cbc <__aeabi_fdiv+0x21c>
 8000c68:	2001      	movs	r0, #1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	e79a      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000c6e:	4642      	mov	r2, r8
 8000c70:	0163      	lsls	r3, r4, #5
 8000c72:	0155      	lsls	r5, r2, #5
 8000c74:	42ab      	cmp	r3, r5
 8000c76:	d215      	bcs.n	8000ca4 <__aeabi_fdiv+0x204>
 8000c78:	201b      	movs	r0, #27
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	3f01      	subs	r7, #1
 8000c7e:	2601      	movs	r6, #1
 8000c80:	001c      	movs	r4, r3
 8000c82:	0052      	lsls	r2, r2, #1
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2c00      	cmp	r4, #0
 8000c88:	db01      	blt.n	8000c8e <__aeabi_fdiv+0x1ee>
 8000c8a:	429d      	cmp	r5, r3
 8000c8c:	d801      	bhi.n	8000c92 <__aeabi_fdiv+0x1f2>
 8000c8e:	1b5b      	subs	r3, r3, r5
 8000c90:	4332      	orrs	r2, r6
 8000c92:	3801      	subs	r0, #1
 8000c94:	2800      	cmp	r0, #0
 8000c96:	d1f3      	bne.n	8000c80 <__aeabi_fdiv+0x1e0>
 8000c98:	1e58      	subs	r0, r3, #1
 8000c9a:	4183      	sbcs	r3, r0
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	4698      	mov	r8, r3
 8000ca0:	000d      	movs	r5, r1
 8000ca2:	e79a      	b.n	8000bda <__aeabi_fdiv+0x13a>
 8000ca4:	201a      	movs	r0, #26
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	1b5b      	subs	r3, r3, r5
 8000caa:	e7e8      	b.n	8000c7e <__aeabi_fdiv+0x1de>
 8000cac:	3b02      	subs	r3, #2
 8000cae:	425a      	negs	r2, r3
 8000cb0:	4153      	adcs	r3, r2
 8000cb2:	425b      	negs	r3, r3
 8000cb4:	0035      	movs	r5, r6
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	b2d8      	uxtb	r0, r3
 8000cba:	e773      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000cbc:	0192      	lsls	r2, r2, #6
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	0a52      	lsrs	r2, r2, #9
 8000cc2:	e76f      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	0252      	lsls	r2, r2, #9
 8000cc8:	0035      	movs	r5, r6
 8000cca:	20ff      	movs	r0, #255	@ 0xff
 8000ccc:	0a52      	lsrs	r2, r2, #9
 8000cce:	e769      	b.n	8000ba4 <__aeabi_fdiv+0x104>
 8000cd0:	4644      	mov	r4, r8
 8000cd2:	e7ad      	b.n	8000c30 <__aeabi_fdiv+0x190>
 8000cd4:	0800e3f0 	.word	0x0800e3f0
 8000cd8:	0800e430 	.word	0x0800e430
 8000cdc:	f7ffffff 	.word	0xf7ffffff

08000ce0 <__eqsf2>:
 8000ce0:	b570      	push	{r4, r5, r6, lr}
 8000ce2:	0042      	lsls	r2, r0, #1
 8000ce4:	024e      	lsls	r6, r1, #9
 8000ce6:	004c      	lsls	r4, r1, #1
 8000ce8:	0245      	lsls	r5, r0, #9
 8000cea:	0a6d      	lsrs	r5, r5, #9
 8000cec:	0e12      	lsrs	r2, r2, #24
 8000cee:	0fc3      	lsrs	r3, r0, #31
 8000cf0:	0a76      	lsrs	r6, r6, #9
 8000cf2:	0e24      	lsrs	r4, r4, #24
 8000cf4:	0fc9      	lsrs	r1, r1, #31
 8000cf6:	2aff      	cmp	r2, #255	@ 0xff
 8000cf8:	d010      	beq.n	8000d1c <__eqsf2+0x3c>
 8000cfa:	2cff      	cmp	r4, #255	@ 0xff
 8000cfc:	d00c      	beq.n	8000d18 <__eqsf2+0x38>
 8000cfe:	2001      	movs	r0, #1
 8000d00:	42a2      	cmp	r2, r4
 8000d02:	d10a      	bne.n	8000d1a <__eqsf2+0x3a>
 8000d04:	42b5      	cmp	r5, r6
 8000d06:	d108      	bne.n	8000d1a <__eqsf2+0x3a>
 8000d08:	428b      	cmp	r3, r1
 8000d0a:	d00f      	beq.n	8000d2c <__eqsf2+0x4c>
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d104      	bne.n	8000d1a <__eqsf2+0x3a>
 8000d10:	0028      	movs	r0, r5
 8000d12:	1e43      	subs	r3, r0, #1
 8000d14:	4198      	sbcs	r0, r3
 8000d16:	e000      	b.n	8000d1a <__eqsf2+0x3a>
 8000d18:	2001      	movs	r0, #1
 8000d1a:	bd70      	pop	{r4, r5, r6, pc}
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	2cff      	cmp	r4, #255	@ 0xff
 8000d20:	d1fb      	bne.n	8000d1a <__eqsf2+0x3a>
 8000d22:	4335      	orrs	r5, r6
 8000d24:	d1f9      	bne.n	8000d1a <__eqsf2+0x3a>
 8000d26:	404b      	eors	r3, r1
 8000d28:	0018      	movs	r0, r3
 8000d2a:	e7f6      	b.n	8000d1a <__eqsf2+0x3a>
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	e7f4      	b.n	8000d1a <__eqsf2+0x3a>

08000d30 <__gesf2>:
 8000d30:	b530      	push	{r4, r5, lr}
 8000d32:	0042      	lsls	r2, r0, #1
 8000d34:	0244      	lsls	r4, r0, #9
 8000d36:	024d      	lsls	r5, r1, #9
 8000d38:	0fc3      	lsrs	r3, r0, #31
 8000d3a:	0048      	lsls	r0, r1, #1
 8000d3c:	0a64      	lsrs	r4, r4, #9
 8000d3e:	0e12      	lsrs	r2, r2, #24
 8000d40:	0a6d      	lsrs	r5, r5, #9
 8000d42:	0e00      	lsrs	r0, r0, #24
 8000d44:	0fc9      	lsrs	r1, r1, #31
 8000d46:	2aff      	cmp	r2, #255	@ 0xff
 8000d48:	d019      	beq.n	8000d7e <__gesf2+0x4e>
 8000d4a:	28ff      	cmp	r0, #255	@ 0xff
 8000d4c:	d00b      	beq.n	8000d66 <__gesf2+0x36>
 8000d4e:	2a00      	cmp	r2, #0
 8000d50:	d11e      	bne.n	8000d90 <__gesf2+0x60>
 8000d52:	2800      	cmp	r0, #0
 8000d54:	d10b      	bne.n	8000d6e <__gesf2+0x3e>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d027      	beq.n	8000daa <__gesf2+0x7a>
 8000d5a:	2c00      	cmp	r4, #0
 8000d5c:	d134      	bne.n	8000dc8 <__gesf2+0x98>
 8000d5e:	2900      	cmp	r1, #0
 8000d60:	d02f      	beq.n	8000dc2 <__gesf2+0x92>
 8000d62:	0008      	movs	r0, r1
 8000d64:	bd30      	pop	{r4, r5, pc}
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d128      	bne.n	8000dbc <__gesf2+0x8c>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d101      	bne.n	8000d72 <__gesf2+0x42>
 8000d6e:	2c00      	cmp	r4, #0
 8000d70:	d0f5      	beq.n	8000d5e <__gesf2+0x2e>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d107      	bne.n	8000d86 <__gesf2+0x56>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d023      	beq.n	8000dc2 <__gesf2+0x92>
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	e7f2      	b.n	8000d64 <__gesf2+0x34>
 8000d7e:	2c00      	cmp	r4, #0
 8000d80:	d11c      	bne.n	8000dbc <__gesf2+0x8c>
 8000d82:	28ff      	cmp	r0, #255	@ 0xff
 8000d84:	d014      	beq.n	8000db0 <__gesf2+0x80>
 8000d86:	1e58      	subs	r0, r3, #1
 8000d88:	2302      	movs	r3, #2
 8000d8a:	4018      	ands	r0, r3
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	e7e9      	b.n	8000d64 <__gesf2+0x34>
 8000d90:	2800      	cmp	r0, #0
 8000d92:	d0f8      	beq.n	8000d86 <__gesf2+0x56>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d1f6      	bne.n	8000d86 <__gesf2+0x56>
 8000d98:	4282      	cmp	r2, r0
 8000d9a:	dcf4      	bgt.n	8000d86 <__gesf2+0x56>
 8000d9c:	dbeb      	blt.n	8000d76 <__gesf2+0x46>
 8000d9e:	42ac      	cmp	r4, r5
 8000da0:	d8f1      	bhi.n	8000d86 <__gesf2+0x56>
 8000da2:	2000      	movs	r0, #0
 8000da4:	42ac      	cmp	r4, r5
 8000da6:	d2dd      	bcs.n	8000d64 <__gesf2+0x34>
 8000da8:	e7e5      	b.n	8000d76 <__gesf2+0x46>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d0da      	beq.n	8000d64 <__gesf2+0x34>
 8000dae:	e7ea      	b.n	8000d86 <__gesf2+0x56>
 8000db0:	2d00      	cmp	r5, #0
 8000db2:	d103      	bne.n	8000dbc <__gesf2+0x8c>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d1e6      	bne.n	8000d86 <__gesf2+0x56>
 8000db8:	2000      	movs	r0, #0
 8000dba:	e7d3      	b.n	8000d64 <__gesf2+0x34>
 8000dbc:	2002      	movs	r0, #2
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	e7d0      	b.n	8000d64 <__gesf2+0x34>
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	4240      	negs	r0, r0
 8000dc6:	e7cd      	b.n	8000d64 <__gesf2+0x34>
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d0e8      	beq.n	8000d9e <__gesf2+0x6e>
 8000dcc:	e7db      	b.n	8000d86 <__gesf2+0x56>
 8000dce:	46c0      	nop			@ (mov r8, r8)

08000dd0 <__lesf2>:
 8000dd0:	b530      	push	{r4, r5, lr}
 8000dd2:	0042      	lsls	r2, r0, #1
 8000dd4:	0244      	lsls	r4, r0, #9
 8000dd6:	024d      	lsls	r5, r1, #9
 8000dd8:	0fc3      	lsrs	r3, r0, #31
 8000dda:	0048      	lsls	r0, r1, #1
 8000ddc:	0a64      	lsrs	r4, r4, #9
 8000dde:	0e12      	lsrs	r2, r2, #24
 8000de0:	0a6d      	lsrs	r5, r5, #9
 8000de2:	0e00      	lsrs	r0, r0, #24
 8000de4:	0fc9      	lsrs	r1, r1, #31
 8000de6:	2aff      	cmp	r2, #255	@ 0xff
 8000de8:	d01a      	beq.n	8000e20 <__lesf2+0x50>
 8000dea:	28ff      	cmp	r0, #255	@ 0xff
 8000dec:	d00e      	beq.n	8000e0c <__lesf2+0x3c>
 8000dee:	2a00      	cmp	r2, #0
 8000df0:	d11e      	bne.n	8000e30 <__lesf2+0x60>
 8000df2:	2800      	cmp	r0, #0
 8000df4:	d10e      	bne.n	8000e14 <__lesf2+0x44>
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d02a      	beq.n	8000e50 <__lesf2+0x80>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d00c      	beq.n	8000e18 <__lesf2+0x48>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d01d      	beq.n	8000e3e <__lesf2+0x6e>
 8000e02:	1e58      	subs	r0, r3, #1
 8000e04:	2302      	movs	r3, #2
 8000e06:	4018      	ands	r0, r3
 8000e08:	3801      	subs	r0, #1
 8000e0a:	e010      	b.n	8000e2e <__lesf2+0x5e>
 8000e0c:	2d00      	cmp	r5, #0
 8000e0e:	d10d      	bne.n	8000e2c <__lesf2+0x5c>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	d120      	bne.n	8000e56 <__lesf2+0x86>
 8000e14:	2c00      	cmp	r4, #0
 8000e16:	d11e      	bne.n	8000e56 <__lesf2+0x86>
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	d023      	beq.n	8000e64 <__lesf2+0x94>
 8000e1c:	0008      	movs	r0, r1
 8000e1e:	e006      	b.n	8000e2e <__lesf2+0x5e>
 8000e20:	2c00      	cmp	r4, #0
 8000e22:	d103      	bne.n	8000e2c <__lesf2+0x5c>
 8000e24:	28ff      	cmp	r0, #255	@ 0xff
 8000e26:	d1ec      	bne.n	8000e02 <__lesf2+0x32>
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d017      	beq.n	8000e5c <__lesf2+0x8c>
 8000e2c:	2002      	movs	r0, #2
 8000e2e:	bd30      	pop	{r4, r5, pc}
 8000e30:	2800      	cmp	r0, #0
 8000e32:	d0e6      	beq.n	8000e02 <__lesf2+0x32>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d1e4      	bne.n	8000e02 <__lesf2+0x32>
 8000e38:	4282      	cmp	r2, r0
 8000e3a:	dce2      	bgt.n	8000e02 <__lesf2+0x32>
 8000e3c:	db04      	blt.n	8000e48 <__lesf2+0x78>
 8000e3e:	42ac      	cmp	r4, r5
 8000e40:	d8df      	bhi.n	8000e02 <__lesf2+0x32>
 8000e42:	2000      	movs	r0, #0
 8000e44:	42ac      	cmp	r4, r5
 8000e46:	d2f2      	bcs.n	8000e2e <__lesf2+0x5e>
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d00b      	beq.n	8000e64 <__lesf2+0x94>
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	e7ee      	b.n	8000e2e <__lesf2+0x5e>
 8000e50:	2c00      	cmp	r4, #0
 8000e52:	d0ec      	beq.n	8000e2e <__lesf2+0x5e>
 8000e54:	e7d5      	b.n	8000e02 <__lesf2+0x32>
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d1d3      	bne.n	8000e02 <__lesf2+0x32>
 8000e5a:	e7f5      	b.n	8000e48 <__lesf2+0x78>
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d0e5      	beq.n	8000e2e <__lesf2+0x5e>
 8000e62:	e7ce      	b.n	8000e02 <__lesf2+0x32>
 8000e64:	2001      	movs	r0, #1
 8000e66:	4240      	negs	r0, r0
 8000e68:	e7e1      	b.n	8000e2e <__lesf2+0x5e>
 8000e6a:	46c0      	nop			@ (mov r8, r8)

08000e6c <__aeabi_fmul>:
 8000e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e6e:	464f      	mov	r7, r9
 8000e70:	4646      	mov	r6, r8
 8000e72:	46d6      	mov	lr, sl
 8000e74:	0243      	lsls	r3, r0, #9
 8000e76:	0a5b      	lsrs	r3, r3, #9
 8000e78:	0045      	lsls	r5, r0, #1
 8000e7a:	b5c0      	push	{r6, r7, lr}
 8000e7c:	4699      	mov	r9, r3
 8000e7e:	1c0f      	adds	r7, r1, #0
 8000e80:	0e2d      	lsrs	r5, r5, #24
 8000e82:	0fc6      	lsrs	r6, r0, #31
 8000e84:	2d00      	cmp	r5, #0
 8000e86:	d100      	bne.n	8000e8a <__aeabi_fmul+0x1e>
 8000e88:	e088      	b.n	8000f9c <__aeabi_fmul+0x130>
 8000e8a:	2dff      	cmp	r5, #255	@ 0xff
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fmul+0x24>
 8000e8e:	e08d      	b.n	8000fac <__aeabi_fmul+0x140>
 8000e90:	2280      	movs	r2, #128	@ 0x80
 8000e92:	00db      	lsls	r3, r3, #3
 8000e94:	04d2      	lsls	r2, r2, #19
 8000e96:	431a      	orrs	r2, r3
 8000e98:	2300      	movs	r3, #0
 8000e9a:	4691      	mov	r9, r2
 8000e9c:	4698      	mov	r8, r3
 8000e9e:	469a      	mov	sl, r3
 8000ea0:	3d7f      	subs	r5, #127	@ 0x7f
 8000ea2:	027c      	lsls	r4, r7, #9
 8000ea4:	007b      	lsls	r3, r7, #1
 8000ea6:	0a64      	lsrs	r4, r4, #9
 8000ea8:	0e1b      	lsrs	r3, r3, #24
 8000eaa:	0fff      	lsrs	r7, r7, #31
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d068      	beq.n	8000f82 <__aeabi_fmul+0x116>
 8000eb0:	2bff      	cmp	r3, #255	@ 0xff
 8000eb2:	d021      	beq.n	8000ef8 <__aeabi_fmul+0x8c>
 8000eb4:	2280      	movs	r2, #128	@ 0x80
 8000eb6:	00e4      	lsls	r4, r4, #3
 8000eb8:	04d2      	lsls	r2, r2, #19
 8000eba:	4314      	orrs	r4, r2
 8000ebc:	4642      	mov	r2, r8
 8000ebe:	3b7f      	subs	r3, #127	@ 0x7f
 8000ec0:	195b      	adds	r3, r3, r5
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	1c5d      	adds	r5, r3, #1
 8000ec6:	2a0a      	cmp	r2, #10
 8000ec8:	dc2e      	bgt.n	8000f28 <__aeabi_fmul+0xbc>
 8000eca:	407e      	eors	r6, r7
 8000ecc:	4642      	mov	r2, r8
 8000ece:	2a02      	cmp	r2, #2
 8000ed0:	dc23      	bgt.n	8000f1a <__aeabi_fmul+0xae>
 8000ed2:	3a01      	subs	r2, #1
 8000ed4:	2a01      	cmp	r2, #1
 8000ed6:	d900      	bls.n	8000eda <__aeabi_fmul+0x6e>
 8000ed8:	e0bd      	b.n	8001056 <__aeabi_fmul+0x1ea>
 8000eda:	2902      	cmp	r1, #2
 8000edc:	d06e      	beq.n	8000fbc <__aeabi_fmul+0x150>
 8000ede:	2901      	cmp	r1, #1
 8000ee0:	d12c      	bne.n	8000f3c <__aeabi_fmul+0xd0>
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	05c0      	lsls	r0, r0, #23
 8000ee8:	07f6      	lsls	r6, r6, #31
 8000eea:	4310      	orrs	r0, r2
 8000eec:	4330      	orrs	r0, r6
 8000eee:	bce0      	pop	{r5, r6, r7}
 8000ef0:	46ba      	mov	sl, r7
 8000ef2:	46b1      	mov	r9, r6
 8000ef4:	46a8      	mov	r8, r5
 8000ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ef8:	002b      	movs	r3, r5
 8000efa:	33ff      	adds	r3, #255	@ 0xff
 8000efc:	2c00      	cmp	r4, #0
 8000efe:	d065      	beq.n	8000fcc <__aeabi_fmul+0x160>
 8000f00:	2203      	movs	r2, #3
 8000f02:	4641      	mov	r1, r8
 8000f04:	4311      	orrs	r1, r2
 8000f06:	0032      	movs	r2, r6
 8000f08:	3501      	adds	r5, #1
 8000f0a:	4688      	mov	r8, r1
 8000f0c:	407a      	eors	r2, r7
 8000f0e:	35ff      	adds	r5, #255	@ 0xff
 8000f10:	290a      	cmp	r1, #10
 8000f12:	dd00      	ble.n	8000f16 <__aeabi_fmul+0xaa>
 8000f14:	e0d8      	b.n	80010c8 <__aeabi_fmul+0x25c>
 8000f16:	0016      	movs	r6, r2
 8000f18:	2103      	movs	r1, #3
 8000f1a:	4640      	mov	r0, r8
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4082      	lsls	r2, r0
 8000f20:	20a6      	movs	r0, #166	@ 0xa6
 8000f22:	00c0      	lsls	r0, r0, #3
 8000f24:	4202      	tst	r2, r0
 8000f26:	d020      	beq.n	8000f6a <__aeabi_fmul+0xfe>
 8000f28:	4653      	mov	r3, sl
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d046      	beq.n	8000fbc <__aeabi_fmul+0x150>
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d100      	bne.n	8000f34 <__aeabi_fmul+0xc8>
 8000f32:	e0bb      	b.n	80010ac <__aeabi_fmul+0x240>
 8000f34:	4651      	mov	r1, sl
 8000f36:	464c      	mov	r4, r9
 8000f38:	2901      	cmp	r1, #1
 8000f3a:	d0d2      	beq.n	8000ee2 <__aeabi_fmul+0x76>
 8000f3c:	002b      	movs	r3, r5
 8000f3e:	337f      	adds	r3, #127	@ 0x7f
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	dd70      	ble.n	8001026 <__aeabi_fmul+0x1ba>
 8000f44:	0762      	lsls	r2, r4, #29
 8000f46:	d004      	beq.n	8000f52 <__aeabi_fmul+0xe6>
 8000f48:	220f      	movs	r2, #15
 8000f4a:	4022      	ands	r2, r4
 8000f4c:	2a04      	cmp	r2, #4
 8000f4e:	d000      	beq.n	8000f52 <__aeabi_fmul+0xe6>
 8000f50:	3404      	adds	r4, #4
 8000f52:	0122      	lsls	r2, r4, #4
 8000f54:	d503      	bpl.n	8000f5e <__aeabi_fmul+0xf2>
 8000f56:	4b63      	ldr	r3, [pc, #396]	@ (80010e4 <__aeabi_fmul+0x278>)
 8000f58:	401c      	ands	r4, r3
 8000f5a:	002b      	movs	r3, r5
 8000f5c:	3380      	adds	r3, #128	@ 0x80
 8000f5e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f60:	dc2c      	bgt.n	8000fbc <__aeabi_fmul+0x150>
 8000f62:	01a2      	lsls	r2, r4, #6
 8000f64:	0a52      	lsrs	r2, r2, #9
 8000f66:	b2d8      	uxtb	r0, r3
 8000f68:	e7bd      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 8000f6a:	2090      	movs	r0, #144	@ 0x90
 8000f6c:	0080      	lsls	r0, r0, #2
 8000f6e:	4202      	tst	r2, r0
 8000f70:	d127      	bne.n	8000fc2 <__aeabi_fmul+0x156>
 8000f72:	38b9      	subs	r0, #185	@ 0xb9
 8000f74:	38ff      	subs	r0, #255	@ 0xff
 8000f76:	4210      	tst	r0, r2
 8000f78:	d06d      	beq.n	8001056 <__aeabi_fmul+0x1ea>
 8000f7a:	003e      	movs	r6, r7
 8000f7c:	46a1      	mov	r9, r4
 8000f7e:	468a      	mov	sl, r1
 8000f80:	e7d2      	b.n	8000f28 <__aeabi_fmul+0xbc>
 8000f82:	2c00      	cmp	r4, #0
 8000f84:	d141      	bne.n	800100a <__aeabi_fmul+0x19e>
 8000f86:	2301      	movs	r3, #1
 8000f88:	4642      	mov	r2, r8
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	4690      	mov	r8, r2
 8000f8e:	002b      	movs	r3, r5
 8000f90:	4642      	mov	r2, r8
 8000f92:	2101      	movs	r1, #1
 8000f94:	1c5d      	adds	r5, r3, #1
 8000f96:	2a0a      	cmp	r2, #10
 8000f98:	dd97      	ble.n	8000eca <__aeabi_fmul+0x5e>
 8000f9a:	e7c5      	b.n	8000f28 <__aeabi_fmul+0xbc>
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d126      	bne.n	8000fee <__aeabi_fmul+0x182>
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	4698      	mov	r8, r3
 8000fa4:	3b03      	subs	r3, #3
 8000fa6:	2500      	movs	r5, #0
 8000fa8:	469a      	mov	sl, r3
 8000faa:	e77a      	b.n	8000ea2 <__aeabi_fmul+0x36>
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d118      	bne.n	8000fe2 <__aeabi_fmul+0x176>
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	4698      	mov	r8, r3
 8000fb4:	3b06      	subs	r3, #6
 8000fb6:	25ff      	movs	r5, #255	@ 0xff
 8000fb8:	469a      	mov	sl, r3
 8000fba:	e772      	b.n	8000ea2 <__aeabi_fmul+0x36>
 8000fbc:	20ff      	movs	r0, #255	@ 0xff
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	e791      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 8000fc2:	2280      	movs	r2, #128	@ 0x80
 8000fc4:	2600      	movs	r6, #0
 8000fc6:	20ff      	movs	r0, #255	@ 0xff
 8000fc8:	03d2      	lsls	r2, r2, #15
 8000fca:	e78c      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 8000fcc:	4641      	mov	r1, r8
 8000fce:	2202      	movs	r2, #2
 8000fd0:	3501      	adds	r5, #1
 8000fd2:	4311      	orrs	r1, r2
 8000fd4:	4688      	mov	r8, r1
 8000fd6:	35ff      	adds	r5, #255	@ 0xff
 8000fd8:	290a      	cmp	r1, #10
 8000fda:	dca5      	bgt.n	8000f28 <__aeabi_fmul+0xbc>
 8000fdc:	2102      	movs	r1, #2
 8000fde:	407e      	eors	r6, r7
 8000fe0:	e774      	b.n	8000ecc <__aeabi_fmul+0x60>
 8000fe2:	230c      	movs	r3, #12
 8000fe4:	4698      	mov	r8, r3
 8000fe6:	3b09      	subs	r3, #9
 8000fe8:	25ff      	movs	r5, #255	@ 0xff
 8000fea:	469a      	mov	sl, r3
 8000fec:	e759      	b.n	8000ea2 <__aeabi_fmul+0x36>
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f002 fa54 	bl	800349c <__clzsi2>
 8000ff4:	464a      	mov	r2, r9
 8000ff6:	1f43      	subs	r3, r0, #5
 8000ff8:	2576      	movs	r5, #118	@ 0x76
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	426d      	negs	r5, r5
 8001000:	4691      	mov	r9, r2
 8001002:	4698      	mov	r8, r3
 8001004:	469a      	mov	sl, r3
 8001006:	1a2d      	subs	r5, r5, r0
 8001008:	e74b      	b.n	8000ea2 <__aeabi_fmul+0x36>
 800100a:	0020      	movs	r0, r4
 800100c:	f002 fa46 	bl	800349c <__clzsi2>
 8001010:	4642      	mov	r2, r8
 8001012:	1f43      	subs	r3, r0, #5
 8001014:	409c      	lsls	r4, r3
 8001016:	1a2b      	subs	r3, r5, r0
 8001018:	3b76      	subs	r3, #118	@ 0x76
 800101a:	2100      	movs	r1, #0
 800101c:	1c5d      	adds	r5, r3, #1
 800101e:	2a0a      	cmp	r2, #10
 8001020:	dc00      	bgt.n	8001024 <__aeabi_fmul+0x1b8>
 8001022:	e752      	b.n	8000eca <__aeabi_fmul+0x5e>
 8001024:	e780      	b.n	8000f28 <__aeabi_fmul+0xbc>
 8001026:	2201      	movs	r2, #1
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b1b      	cmp	r3, #27
 800102c:	dd00      	ble.n	8001030 <__aeabi_fmul+0x1c4>
 800102e:	e758      	b.n	8000ee2 <__aeabi_fmul+0x76>
 8001030:	359e      	adds	r5, #158	@ 0x9e
 8001032:	0022      	movs	r2, r4
 8001034:	40ac      	lsls	r4, r5
 8001036:	40da      	lsrs	r2, r3
 8001038:	1e63      	subs	r3, r4, #1
 800103a:	419c      	sbcs	r4, r3
 800103c:	4322      	orrs	r2, r4
 800103e:	0753      	lsls	r3, r2, #29
 8001040:	d004      	beq.n	800104c <__aeabi_fmul+0x1e0>
 8001042:	230f      	movs	r3, #15
 8001044:	4013      	ands	r3, r2
 8001046:	2b04      	cmp	r3, #4
 8001048:	d000      	beq.n	800104c <__aeabi_fmul+0x1e0>
 800104a:	3204      	adds	r2, #4
 800104c:	0153      	lsls	r3, r2, #5
 800104e:	d537      	bpl.n	80010c0 <__aeabi_fmul+0x254>
 8001050:	2001      	movs	r0, #1
 8001052:	2200      	movs	r2, #0
 8001054:	e747      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 8001056:	0c21      	lsrs	r1, r4, #16
 8001058:	464a      	mov	r2, r9
 800105a:	0424      	lsls	r4, r4, #16
 800105c:	0c24      	lsrs	r4, r4, #16
 800105e:	0027      	movs	r7, r4
 8001060:	0c10      	lsrs	r0, r2, #16
 8001062:	0412      	lsls	r2, r2, #16
 8001064:	0c12      	lsrs	r2, r2, #16
 8001066:	4344      	muls	r4, r0
 8001068:	4357      	muls	r7, r2
 800106a:	4348      	muls	r0, r1
 800106c:	4351      	muls	r1, r2
 800106e:	0c3a      	lsrs	r2, r7, #16
 8001070:	1909      	adds	r1, r1, r4
 8001072:	1852      	adds	r2, r2, r1
 8001074:	4294      	cmp	r4, r2
 8001076:	d903      	bls.n	8001080 <__aeabi_fmul+0x214>
 8001078:	2180      	movs	r1, #128	@ 0x80
 800107a:	0249      	lsls	r1, r1, #9
 800107c:	468c      	mov	ip, r1
 800107e:	4460      	add	r0, ip
 8001080:	043f      	lsls	r7, r7, #16
 8001082:	0411      	lsls	r1, r2, #16
 8001084:	0c3f      	lsrs	r7, r7, #16
 8001086:	19c9      	adds	r1, r1, r7
 8001088:	018c      	lsls	r4, r1, #6
 800108a:	1e67      	subs	r7, r4, #1
 800108c:	41bc      	sbcs	r4, r7
 800108e:	0c12      	lsrs	r2, r2, #16
 8001090:	0e89      	lsrs	r1, r1, #26
 8001092:	1812      	adds	r2, r2, r0
 8001094:	430c      	orrs	r4, r1
 8001096:	0192      	lsls	r2, r2, #6
 8001098:	4314      	orrs	r4, r2
 800109a:	0112      	lsls	r2, r2, #4
 800109c:	d50e      	bpl.n	80010bc <__aeabi_fmul+0x250>
 800109e:	2301      	movs	r3, #1
 80010a0:	0862      	lsrs	r2, r4, #1
 80010a2:	401c      	ands	r4, r3
 80010a4:	4314      	orrs	r4, r2
 80010a6:	e749      	b.n	8000f3c <__aeabi_fmul+0xd0>
 80010a8:	003e      	movs	r6, r7
 80010aa:	46a1      	mov	r9, r4
 80010ac:	2280      	movs	r2, #128	@ 0x80
 80010ae:	464b      	mov	r3, r9
 80010b0:	03d2      	lsls	r2, r2, #15
 80010b2:	431a      	orrs	r2, r3
 80010b4:	0252      	lsls	r2, r2, #9
 80010b6:	20ff      	movs	r0, #255	@ 0xff
 80010b8:	0a52      	lsrs	r2, r2, #9
 80010ba:	e714      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 80010bc:	001d      	movs	r5, r3
 80010be:	e73d      	b.n	8000f3c <__aeabi_fmul+0xd0>
 80010c0:	0192      	lsls	r2, r2, #6
 80010c2:	2000      	movs	r0, #0
 80010c4:	0a52      	lsrs	r2, r2, #9
 80010c6:	e70e      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 80010c8:	290f      	cmp	r1, #15
 80010ca:	d1ed      	bne.n	80010a8 <__aeabi_fmul+0x23c>
 80010cc:	2280      	movs	r2, #128	@ 0x80
 80010ce:	464b      	mov	r3, r9
 80010d0:	03d2      	lsls	r2, r2, #15
 80010d2:	4213      	tst	r3, r2
 80010d4:	d0ea      	beq.n	80010ac <__aeabi_fmul+0x240>
 80010d6:	4214      	tst	r4, r2
 80010d8:	d1e8      	bne.n	80010ac <__aeabi_fmul+0x240>
 80010da:	003e      	movs	r6, r7
 80010dc:	20ff      	movs	r0, #255	@ 0xff
 80010de:	4322      	orrs	r2, r4
 80010e0:	e701      	b.n	8000ee6 <__aeabi_fmul+0x7a>
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	f7ffffff 	.word	0xf7ffffff

080010e8 <__aeabi_fsub>:
 80010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ea:	4647      	mov	r7, r8
 80010ec:	46ce      	mov	lr, r9
 80010ee:	024e      	lsls	r6, r1, #9
 80010f0:	0243      	lsls	r3, r0, #9
 80010f2:	0045      	lsls	r5, r0, #1
 80010f4:	0a72      	lsrs	r2, r6, #9
 80010f6:	0fc4      	lsrs	r4, r0, #31
 80010f8:	0048      	lsls	r0, r1, #1
 80010fa:	b580      	push	{r7, lr}
 80010fc:	4694      	mov	ip, r2
 80010fe:	0a5f      	lsrs	r7, r3, #9
 8001100:	0e2d      	lsrs	r5, r5, #24
 8001102:	099b      	lsrs	r3, r3, #6
 8001104:	0e00      	lsrs	r0, r0, #24
 8001106:	0fc9      	lsrs	r1, r1, #31
 8001108:	09b6      	lsrs	r6, r6, #6
 800110a:	28ff      	cmp	r0, #255	@ 0xff
 800110c:	d024      	beq.n	8001158 <__aeabi_fsub+0x70>
 800110e:	2201      	movs	r2, #1
 8001110:	4051      	eors	r1, r2
 8001112:	1a2a      	subs	r2, r5, r0
 8001114:	428c      	cmp	r4, r1
 8001116:	d00f      	beq.n	8001138 <__aeabi_fsub+0x50>
 8001118:	2a00      	cmp	r2, #0
 800111a:	dc00      	bgt.n	800111e <__aeabi_fsub+0x36>
 800111c:	e16a      	b.n	80013f4 <__aeabi_fsub+0x30c>
 800111e:	2800      	cmp	r0, #0
 8001120:	d135      	bne.n	800118e <__aeabi_fsub+0xa6>
 8001122:	2e00      	cmp	r6, #0
 8001124:	d100      	bne.n	8001128 <__aeabi_fsub+0x40>
 8001126:	e0a2      	b.n	800126e <__aeabi_fsub+0x186>
 8001128:	1e51      	subs	r1, r2, #1
 800112a:	2a01      	cmp	r2, #1
 800112c:	d100      	bne.n	8001130 <__aeabi_fsub+0x48>
 800112e:	e124      	b.n	800137a <__aeabi_fsub+0x292>
 8001130:	2aff      	cmp	r2, #255	@ 0xff
 8001132:	d021      	beq.n	8001178 <__aeabi_fsub+0x90>
 8001134:	000a      	movs	r2, r1
 8001136:	e02f      	b.n	8001198 <__aeabi_fsub+0xb0>
 8001138:	2a00      	cmp	r2, #0
 800113a:	dc00      	bgt.n	800113e <__aeabi_fsub+0x56>
 800113c:	e167      	b.n	800140e <__aeabi_fsub+0x326>
 800113e:	2800      	cmp	r0, #0
 8001140:	d05e      	beq.n	8001200 <__aeabi_fsub+0x118>
 8001142:	2dff      	cmp	r5, #255	@ 0xff
 8001144:	d018      	beq.n	8001178 <__aeabi_fsub+0x90>
 8001146:	2180      	movs	r1, #128	@ 0x80
 8001148:	04c9      	lsls	r1, r1, #19
 800114a:	430e      	orrs	r6, r1
 800114c:	2a1b      	cmp	r2, #27
 800114e:	dc00      	bgt.n	8001152 <__aeabi_fsub+0x6a>
 8001150:	e076      	b.n	8001240 <__aeabi_fsub+0x158>
 8001152:	002a      	movs	r2, r5
 8001154:	3301      	adds	r3, #1
 8001156:	e032      	b.n	80011be <__aeabi_fsub+0xd6>
 8001158:	002a      	movs	r2, r5
 800115a:	3aff      	subs	r2, #255	@ 0xff
 800115c:	4691      	mov	r9, r2
 800115e:	2e00      	cmp	r6, #0
 8001160:	d042      	beq.n	80011e8 <__aeabi_fsub+0x100>
 8001162:	428c      	cmp	r4, r1
 8001164:	d055      	beq.n	8001212 <__aeabi_fsub+0x12a>
 8001166:	464a      	mov	r2, r9
 8001168:	2a00      	cmp	r2, #0
 800116a:	d100      	bne.n	800116e <__aeabi_fsub+0x86>
 800116c:	e09c      	b.n	80012a8 <__aeabi_fsub+0x1c0>
 800116e:	2d00      	cmp	r5, #0
 8001170:	d100      	bne.n	8001174 <__aeabi_fsub+0x8c>
 8001172:	e077      	b.n	8001264 <__aeabi_fsub+0x17c>
 8001174:	000c      	movs	r4, r1
 8001176:	0033      	movs	r3, r6
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_fsub+0x98>
 800117e:	e06e      	b.n	800125e <__aeabi_fsub+0x176>
 8001180:	2280      	movs	r2, #128	@ 0x80
 8001182:	03d2      	lsls	r2, r2, #15
 8001184:	4313      	orrs	r3, r2
 8001186:	025b      	lsls	r3, r3, #9
 8001188:	20ff      	movs	r0, #255	@ 0xff
 800118a:	0a5b      	lsrs	r3, r3, #9
 800118c:	e024      	b.n	80011d8 <__aeabi_fsub+0xf0>
 800118e:	2dff      	cmp	r5, #255	@ 0xff
 8001190:	d0f2      	beq.n	8001178 <__aeabi_fsub+0x90>
 8001192:	2180      	movs	r1, #128	@ 0x80
 8001194:	04c9      	lsls	r1, r1, #19
 8001196:	430e      	orrs	r6, r1
 8001198:	2101      	movs	r1, #1
 800119a:	2a1b      	cmp	r2, #27
 800119c:	dc08      	bgt.n	80011b0 <__aeabi_fsub+0xc8>
 800119e:	0031      	movs	r1, r6
 80011a0:	2020      	movs	r0, #32
 80011a2:	40d1      	lsrs	r1, r2
 80011a4:	1a82      	subs	r2, r0, r2
 80011a6:	4096      	lsls	r6, r2
 80011a8:	0032      	movs	r2, r6
 80011aa:	1e50      	subs	r0, r2, #1
 80011ac:	4182      	sbcs	r2, r0
 80011ae:	4311      	orrs	r1, r2
 80011b0:	1a5b      	subs	r3, r3, r1
 80011b2:	015a      	lsls	r2, r3, #5
 80011b4:	d460      	bmi.n	8001278 <__aeabi_fsub+0x190>
 80011b6:	2107      	movs	r1, #7
 80011b8:	002a      	movs	r2, r5
 80011ba:	4019      	ands	r1, r3
 80011bc:	d057      	beq.n	800126e <__aeabi_fsub+0x186>
 80011be:	210f      	movs	r1, #15
 80011c0:	4019      	ands	r1, r3
 80011c2:	2904      	cmp	r1, #4
 80011c4:	d000      	beq.n	80011c8 <__aeabi_fsub+0xe0>
 80011c6:	3304      	adds	r3, #4
 80011c8:	0159      	lsls	r1, r3, #5
 80011ca:	d550      	bpl.n	800126e <__aeabi_fsub+0x186>
 80011cc:	1c50      	adds	r0, r2, #1
 80011ce:	2afe      	cmp	r2, #254	@ 0xfe
 80011d0:	d045      	beq.n	800125e <__aeabi_fsub+0x176>
 80011d2:	019b      	lsls	r3, r3, #6
 80011d4:	b2c0      	uxtb	r0, r0
 80011d6:	0a5b      	lsrs	r3, r3, #9
 80011d8:	05c0      	lsls	r0, r0, #23
 80011da:	4318      	orrs	r0, r3
 80011dc:	07e4      	lsls	r4, r4, #31
 80011de:	4320      	orrs	r0, r4
 80011e0:	bcc0      	pop	{r6, r7}
 80011e2:	46b9      	mov	r9, r7
 80011e4:	46b0      	mov	r8, r6
 80011e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011e8:	2201      	movs	r2, #1
 80011ea:	4051      	eors	r1, r2
 80011ec:	428c      	cmp	r4, r1
 80011ee:	d1ba      	bne.n	8001166 <__aeabi_fsub+0x7e>
 80011f0:	464a      	mov	r2, r9
 80011f2:	2a00      	cmp	r2, #0
 80011f4:	d010      	beq.n	8001218 <__aeabi_fsub+0x130>
 80011f6:	2d00      	cmp	r5, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x114>
 80011fa:	e098      	b.n	800132e <__aeabi_fsub+0x246>
 80011fc:	2300      	movs	r3, #0
 80011fe:	e7bb      	b.n	8001178 <__aeabi_fsub+0x90>
 8001200:	2e00      	cmp	r6, #0
 8001202:	d034      	beq.n	800126e <__aeabi_fsub+0x186>
 8001204:	1e51      	subs	r1, r2, #1
 8001206:	2a01      	cmp	r2, #1
 8001208:	d06e      	beq.n	80012e8 <__aeabi_fsub+0x200>
 800120a:	2aff      	cmp	r2, #255	@ 0xff
 800120c:	d0b4      	beq.n	8001178 <__aeabi_fsub+0x90>
 800120e:	000a      	movs	r2, r1
 8001210:	e79c      	b.n	800114c <__aeabi_fsub+0x64>
 8001212:	2a00      	cmp	r2, #0
 8001214:	d000      	beq.n	8001218 <__aeabi_fsub+0x130>
 8001216:	e088      	b.n	800132a <__aeabi_fsub+0x242>
 8001218:	20fe      	movs	r0, #254	@ 0xfe
 800121a:	1c6a      	adds	r2, r5, #1
 800121c:	4210      	tst	r0, r2
 800121e:	d000      	beq.n	8001222 <__aeabi_fsub+0x13a>
 8001220:	e092      	b.n	8001348 <__aeabi_fsub+0x260>
 8001222:	2d00      	cmp	r5, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fsub+0x140>
 8001226:	e0a4      	b.n	8001372 <__aeabi_fsub+0x28a>
 8001228:	2b00      	cmp	r3, #0
 800122a:	d100      	bne.n	800122e <__aeabi_fsub+0x146>
 800122c:	e0cb      	b.n	80013c6 <__aeabi_fsub+0x2de>
 800122e:	2e00      	cmp	r6, #0
 8001230:	d000      	beq.n	8001234 <__aeabi_fsub+0x14c>
 8001232:	e0ca      	b.n	80013ca <__aeabi_fsub+0x2e2>
 8001234:	2200      	movs	r2, #0
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	0a5b      	lsrs	r3, r3, #9
 800123c:	b2d0      	uxtb	r0, r2
 800123e:	e7cb      	b.n	80011d8 <__aeabi_fsub+0xf0>
 8001240:	0031      	movs	r1, r6
 8001242:	2020      	movs	r0, #32
 8001244:	40d1      	lsrs	r1, r2
 8001246:	1a82      	subs	r2, r0, r2
 8001248:	4096      	lsls	r6, r2
 800124a:	0032      	movs	r2, r6
 800124c:	1e50      	subs	r0, r2, #1
 800124e:	4182      	sbcs	r2, r0
 8001250:	430a      	orrs	r2, r1
 8001252:	189b      	adds	r3, r3, r2
 8001254:	015a      	lsls	r2, r3, #5
 8001256:	d5ae      	bpl.n	80011b6 <__aeabi_fsub+0xce>
 8001258:	1c6a      	adds	r2, r5, #1
 800125a:	2dfe      	cmp	r5, #254	@ 0xfe
 800125c:	d14a      	bne.n	80012f4 <__aeabi_fsub+0x20c>
 800125e:	20ff      	movs	r0, #255	@ 0xff
 8001260:	2300      	movs	r3, #0
 8001262:	e7b9      	b.n	80011d8 <__aeabi_fsub+0xf0>
 8001264:	22ff      	movs	r2, #255	@ 0xff
 8001266:	2b00      	cmp	r3, #0
 8001268:	d14b      	bne.n	8001302 <__aeabi_fsub+0x21a>
 800126a:	000c      	movs	r4, r1
 800126c:	0033      	movs	r3, r6
 800126e:	08db      	lsrs	r3, r3, #3
 8001270:	2aff      	cmp	r2, #255	@ 0xff
 8001272:	d100      	bne.n	8001276 <__aeabi_fsub+0x18e>
 8001274:	e781      	b.n	800117a <__aeabi_fsub+0x92>
 8001276:	e7df      	b.n	8001238 <__aeabi_fsub+0x150>
 8001278:	019f      	lsls	r7, r3, #6
 800127a:	09bf      	lsrs	r7, r7, #6
 800127c:	0038      	movs	r0, r7
 800127e:	f002 f90d 	bl	800349c <__clzsi2>
 8001282:	3805      	subs	r0, #5
 8001284:	4087      	lsls	r7, r0
 8001286:	4285      	cmp	r5, r0
 8001288:	dc21      	bgt.n	80012ce <__aeabi_fsub+0x1e6>
 800128a:	003b      	movs	r3, r7
 800128c:	2120      	movs	r1, #32
 800128e:	1b42      	subs	r2, r0, r5
 8001290:	3201      	adds	r2, #1
 8001292:	40d3      	lsrs	r3, r2
 8001294:	1a8a      	subs	r2, r1, r2
 8001296:	4097      	lsls	r7, r2
 8001298:	1e7a      	subs	r2, r7, #1
 800129a:	4197      	sbcs	r7, r2
 800129c:	2200      	movs	r2, #0
 800129e:	433b      	orrs	r3, r7
 80012a0:	0759      	lsls	r1, r3, #29
 80012a2:	d000      	beq.n	80012a6 <__aeabi_fsub+0x1be>
 80012a4:	e78b      	b.n	80011be <__aeabi_fsub+0xd6>
 80012a6:	e78f      	b.n	80011c8 <__aeabi_fsub+0xe0>
 80012a8:	20fe      	movs	r0, #254	@ 0xfe
 80012aa:	1c6a      	adds	r2, r5, #1
 80012ac:	4210      	tst	r0, r2
 80012ae:	d112      	bne.n	80012d6 <__aeabi_fsub+0x1ee>
 80012b0:	2d00      	cmp	r5, #0
 80012b2:	d152      	bne.n	800135a <__aeabi_fsub+0x272>
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d07c      	beq.n	80013b2 <__aeabi_fsub+0x2ca>
 80012b8:	2e00      	cmp	r6, #0
 80012ba:	d0bb      	beq.n	8001234 <__aeabi_fsub+0x14c>
 80012bc:	1b9a      	subs	r2, r3, r6
 80012be:	0150      	lsls	r0, r2, #5
 80012c0:	d400      	bmi.n	80012c4 <__aeabi_fsub+0x1dc>
 80012c2:	e08b      	b.n	80013dc <__aeabi_fsub+0x2f4>
 80012c4:	2401      	movs	r4, #1
 80012c6:	2200      	movs	r2, #0
 80012c8:	1af3      	subs	r3, r6, r3
 80012ca:	400c      	ands	r4, r1
 80012cc:	e7e8      	b.n	80012a0 <__aeabi_fsub+0x1b8>
 80012ce:	4b56      	ldr	r3, [pc, #344]	@ (8001428 <__aeabi_fsub+0x340>)
 80012d0:	1a2a      	subs	r2, r5, r0
 80012d2:	403b      	ands	r3, r7
 80012d4:	e7e4      	b.n	80012a0 <__aeabi_fsub+0x1b8>
 80012d6:	1b9f      	subs	r7, r3, r6
 80012d8:	017a      	lsls	r2, r7, #5
 80012da:	d446      	bmi.n	800136a <__aeabi_fsub+0x282>
 80012dc:	2f00      	cmp	r7, #0
 80012de:	d1cd      	bne.n	800127c <__aeabi_fsub+0x194>
 80012e0:	2400      	movs	r4, #0
 80012e2:	2000      	movs	r0, #0
 80012e4:	2300      	movs	r3, #0
 80012e6:	e777      	b.n	80011d8 <__aeabi_fsub+0xf0>
 80012e8:	199b      	adds	r3, r3, r6
 80012ea:	2501      	movs	r5, #1
 80012ec:	3201      	adds	r2, #1
 80012ee:	0159      	lsls	r1, r3, #5
 80012f0:	d400      	bmi.n	80012f4 <__aeabi_fsub+0x20c>
 80012f2:	e760      	b.n	80011b6 <__aeabi_fsub+0xce>
 80012f4:	2101      	movs	r1, #1
 80012f6:	484d      	ldr	r0, [pc, #308]	@ (800142c <__aeabi_fsub+0x344>)
 80012f8:	4019      	ands	r1, r3
 80012fa:	085b      	lsrs	r3, r3, #1
 80012fc:	4003      	ands	r3, r0
 80012fe:	430b      	orrs	r3, r1
 8001300:	e7ce      	b.n	80012a0 <__aeabi_fsub+0x1b8>
 8001302:	1e57      	subs	r7, r2, #1
 8001304:	2a01      	cmp	r2, #1
 8001306:	d05a      	beq.n	80013be <__aeabi_fsub+0x2d6>
 8001308:	000c      	movs	r4, r1
 800130a:	2aff      	cmp	r2, #255	@ 0xff
 800130c:	d033      	beq.n	8001376 <__aeabi_fsub+0x28e>
 800130e:	2201      	movs	r2, #1
 8001310:	2f1b      	cmp	r7, #27
 8001312:	dc07      	bgt.n	8001324 <__aeabi_fsub+0x23c>
 8001314:	2120      	movs	r1, #32
 8001316:	1bc9      	subs	r1, r1, r7
 8001318:	001a      	movs	r2, r3
 800131a:	408b      	lsls	r3, r1
 800131c:	40fa      	lsrs	r2, r7
 800131e:	1e59      	subs	r1, r3, #1
 8001320:	418b      	sbcs	r3, r1
 8001322:	431a      	orrs	r2, r3
 8001324:	0005      	movs	r5, r0
 8001326:	1ab3      	subs	r3, r6, r2
 8001328:	e743      	b.n	80011b2 <__aeabi_fsub+0xca>
 800132a:	2d00      	cmp	r5, #0
 800132c:	d123      	bne.n	8001376 <__aeabi_fsub+0x28e>
 800132e:	22ff      	movs	r2, #255	@ 0xff
 8001330:	2b00      	cmp	r3, #0
 8001332:	d09b      	beq.n	800126c <__aeabi_fsub+0x184>
 8001334:	1e51      	subs	r1, r2, #1
 8001336:	2a01      	cmp	r2, #1
 8001338:	d0d6      	beq.n	80012e8 <__aeabi_fsub+0x200>
 800133a:	2aff      	cmp	r2, #255	@ 0xff
 800133c:	d01b      	beq.n	8001376 <__aeabi_fsub+0x28e>
 800133e:	291b      	cmp	r1, #27
 8001340:	dd2c      	ble.n	800139c <__aeabi_fsub+0x2b4>
 8001342:	0002      	movs	r2, r0
 8001344:	1c73      	adds	r3, r6, #1
 8001346:	e73a      	b.n	80011be <__aeabi_fsub+0xd6>
 8001348:	2aff      	cmp	r2, #255	@ 0xff
 800134a:	d088      	beq.n	800125e <__aeabi_fsub+0x176>
 800134c:	199b      	adds	r3, r3, r6
 800134e:	085b      	lsrs	r3, r3, #1
 8001350:	0759      	lsls	r1, r3, #29
 8001352:	d000      	beq.n	8001356 <__aeabi_fsub+0x26e>
 8001354:	e733      	b.n	80011be <__aeabi_fsub+0xd6>
 8001356:	08db      	lsrs	r3, r3, #3
 8001358:	e76e      	b.n	8001238 <__aeabi_fsub+0x150>
 800135a:	2b00      	cmp	r3, #0
 800135c:	d110      	bne.n	8001380 <__aeabi_fsub+0x298>
 800135e:	2e00      	cmp	r6, #0
 8001360:	d043      	beq.n	80013ea <__aeabi_fsub+0x302>
 8001362:	2401      	movs	r4, #1
 8001364:	0033      	movs	r3, r6
 8001366:	400c      	ands	r4, r1
 8001368:	e706      	b.n	8001178 <__aeabi_fsub+0x90>
 800136a:	2401      	movs	r4, #1
 800136c:	1af7      	subs	r7, r6, r3
 800136e:	400c      	ands	r4, r1
 8001370:	e784      	b.n	800127c <__aeabi_fsub+0x194>
 8001372:	2b00      	cmp	r3, #0
 8001374:	d104      	bne.n	8001380 <__aeabi_fsub+0x298>
 8001376:	0033      	movs	r3, r6
 8001378:	e6fe      	b.n	8001178 <__aeabi_fsub+0x90>
 800137a:	2501      	movs	r5, #1
 800137c:	1b9b      	subs	r3, r3, r6
 800137e:	e718      	b.n	80011b2 <__aeabi_fsub+0xca>
 8001380:	2e00      	cmp	r6, #0
 8001382:	d100      	bne.n	8001386 <__aeabi_fsub+0x29e>
 8001384:	e6f8      	b.n	8001178 <__aeabi_fsub+0x90>
 8001386:	2280      	movs	r2, #128	@ 0x80
 8001388:	03d2      	lsls	r2, r2, #15
 800138a:	4297      	cmp	r7, r2
 800138c:	d304      	bcc.n	8001398 <__aeabi_fsub+0x2b0>
 800138e:	4594      	cmp	ip, r2
 8001390:	d202      	bcs.n	8001398 <__aeabi_fsub+0x2b0>
 8001392:	2401      	movs	r4, #1
 8001394:	0033      	movs	r3, r6
 8001396:	400c      	ands	r4, r1
 8001398:	08db      	lsrs	r3, r3, #3
 800139a:	e6f1      	b.n	8001180 <__aeabi_fsub+0x98>
 800139c:	001a      	movs	r2, r3
 800139e:	2520      	movs	r5, #32
 80013a0:	40ca      	lsrs	r2, r1
 80013a2:	1a69      	subs	r1, r5, r1
 80013a4:	408b      	lsls	r3, r1
 80013a6:	1e59      	subs	r1, r3, #1
 80013a8:	418b      	sbcs	r3, r1
 80013aa:	4313      	orrs	r3, r2
 80013ac:	0005      	movs	r5, r0
 80013ae:	199b      	adds	r3, r3, r6
 80013b0:	e750      	b.n	8001254 <__aeabi_fsub+0x16c>
 80013b2:	2e00      	cmp	r6, #0
 80013b4:	d094      	beq.n	80012e0 <__aeabi_fsub+0x1f8>
 80013b6:	2401      	movs	r4, #1
 80013b8:	0033      	movs	r3, r6
 80013ba:	400c      	ands	r4, r1
 80013bc:	e73a      	b.n	8001234 <__aeabi_fsub+0x14c>
 80013be:	000c      	movs	r4, r1
 80013c0:	2501      	movs	r5, #1
 80013c2:	1af3      	subs	r3, r6, r3
 80013c4:	e6f5      	b.n	80011b2 <__aeabi_fsub+0xca>
 80013c6:	0033      	movs	r3, r6
 80013c8:	e734      	b.n	8001234 <__aeabi_fsub+0x14c>
 80013ca:	199b      	adds	r3, r3, r6
 80013cc:	2200      	movs	r2, #0
 80013ce:	0159      	lsls	r1, r3, #5
 80013d0:	d5c1      	bpl.n	8001356 <__aeabi_fsub+0x26e>
 80013d2:	4a15      	ldr	r2, [pc, #84]	@ (8001428 <__aeabi_fsub+0x340>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	08db      	lsrs	r3, r3, #3
 80013d8:	2201      	movs	r2, #1
 80013da:	e72d      	b.n	8001238 <__aeabi_fsub+0x150>
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d100      	bne.n	80013e2 <__aeabi_fsub+0x2fa>
 80013e0:	e77e      	b.n	80012e0 <__aeabi_fsub+0x1f8>
 80013e2:	0013      	movs	r3, r2
 80013e4:	2200      	movs	r2, #0
 80013e6:	08db      	lsrs	r3, r3, #3
 80013e8:	e726      	b.n	8001238 <__aeabi_fsub+0x150>
 80013ea:	2380      	movs	r3, #128	@ 0x80
 80013ec:	2400      	movs	r4, #0
 80013ee:	20ff      	movs	r0, #255	@ 0xff
 80013f0:	03db      	lsls	r3, r3, #15
 80013f2:	e6f1      	b.n	80011d8 <__aeabi_fsub+0xf0>
 80013f4:	2a00      	cmp	r2, #0
 80013f6:	d100      	bne.n	80013fa <__aeabi_fsub+0x312>
 80013f8:	e756      	b.n	80012a8 <__aeabi_fsub+0x1c0>
 80013fa:	1b47      	subs	r7, r0, r5
 80013fc:	003a      	movs	r2, r7
 80013fe:	2d00      	cmp	r5, #0
 8001400:	d100      	bne.n	8001404 <__aeabi_fsub+0x31c>
 8001402:	e730      	b.n	8001266 <__aeabi_fsub+0x17e>
 8001404:	2280      	movs	r2, #128	@ 0x80
 8001406:	04d2      	lsls	r2, r2, #19
 8001408:	000c      	movs	r4, r1
 800140a:	4313      	orrs	r3, r2
 800140c:	e77f      	b.n	800130e <__aeabi_fsub+0x226>
 800140e:	2a00      	cmp	r2, #0
 8001410:	d100      	bne.n	8001414 <__aeabi_fsub+0x32c>
 8001412:	e701      	b.n	8001218 <__aeabi_fsub+0x130>
 8001414:	1b41      	subs	r1, r0, r5
 8001416:	2d00      	cmp	r5, #0
 8001418:	d101      	bne.n	800141e <__aeabi_fsub+0x336>
 800141a:	000a      	movs	r2, r1
 800141c:	e788      	b.n	8001330 <__aeabi_fsub+0x248>
 800141e:	2280      	movs	r2, #128	@ 0x80
 8001420:	04d2      	lsls	r2, r2, #19
 8001422:	4313      	orrs	r3, r2
 8001424:	e78b      	b.n	800133e <__aeabi_fsub+0x256>
 8001426:	46c0      	nop			@ (mov r8, r8)
 8001428:	fbffffff 	.word	0xfbffffff
 800142c:	7dffffff 	.word	0x7dffffff

08001430 <__aeabi_f2iz>:
 8001430:	0241      	lsls	r1, r0, #9
 8001432:	0042      	lsls	r2, r0, #1
 8001434:	0fc3      	lsrs	r3, r0, #31
 8001436:	0a49      	lsrs	r1, r1, #9
 8001438:	2000      	movs	r0, #0
 800143a:	0e12      	lsrs	r2, r2, #24
 800143c:	2a7e      	cmp	r2, #126	@ 0x7e
 800143e:	dd03      	ble.n	8001448 <__aeabi_f2iz+0x18>
 8001440:	2a9d      	cmp	r2, #157	@ 0x9d
 8001442:	dd02      	ble.n	800144a <__aeabi_f2iz+0x1a>
 8001444:	4a09      	ldr	r2, [pc, #36]	@ (800146c <__aeabi_f2iz+0x3c>)
 8001446:	1898      	adds	r0, r3, r2
 8001448:	4770      	bx	lr
 800144a:	2080      	movs	r0, #128	@ 0x80
 800144c:	0400      	lsls	r0, r0, #16
 800144e:	4301      	orrs	r1, r0
 8001450:	2a95      	cmp	r2, #149	@ 0x95
 8001452:	dc07      	bgt.n	8001464 <__aeabi_f2iz+0x34>
 8001454:	2096      	movs	r0, #150	@ 0x96
 8001456:	1a82      	subs	r2, r0, r2
 8001458:	40d1      	lsrs	r1, r2
 800145a:	4248      	negs	r0, r1
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1f3      	bne.n	8001448 <__aeabi_f2iz+0x18>
 8001460:	0008      	movs	r0, r1
 8001462:	e7f1      	b.n	8001448 <__aeabi_f2iz+0x18>
 8001464:	3a96      	subs	r2, #150	@ 0x96
 8001466:	4091      	lsls	r1, r2
 8001468:	e7f7      	b.n	800145a <__aeabi_f2iz+0x2a>
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	7fffffff 	.word	0x7fffffff

08001470 <__aeabi_i2f>:
 8001470:	b570      	push	{r4, r5, r6, lr}
 8001472:	2800      	cmp	r0, #0
 8001474:	d013      	beq.n	800149e <__aeabi_i2f+0x2e>
 8001476:	17c3      	asrs	r3, r0, #31
 8001478:	18c5      	adds	r5, r0, r3
 800147a:	405d      	eors	r5, r3
 800147c:	0fc4      	lsrs	r4, r0, #31
 800147e:	0028      	movs	r0, r5
 8001480:	f002 f80c 	bl	800349c <__clzsi2>
 8001484:	239e      	movs	r3, #158	@ 0x9e
 8001486:	0001      	movs	r1, r0
 8001488:	1a1b      	subs	r3, r3, r0
 800148a:	2b96      	cmp	r3, #150	@ 0x96
 800148c:	dc0f      	bgt.n	80014ae <__aeabi_i2f+0x3e>
 800148e:	2808      	cmp	r0, #8
 8001490:	d034      	beq.n	80014fc <__aeabi_i2f+0x8c>
 8001492:	3908      	subs	r1, #8
 8001494:	408d      	lsls	r5, r1
 8001496:	026d      	lsls	r5, r5, #9
 8001498:	0a6d      	lsrs	r5, r5, #9
 800149a:	b2d8      	uxtb	r0, r3
 800149c:	e002      	b.n	80014a4 <__aeabi_i2f+0x34>
 800149e:	2400      	movs	r4, #0
 80014a0:	2000      	movs	r0, #0
 80014a2:	2500      	movs	r5, #0
 80014a4:	05c0      	lsls	r0, r0, #23
 80014a6:	4328      	orrs	r0, r5
 80014a8:	07e4      	lsls	r4, r4, #31
 80014aa:	4320      	orrs	r0, r4
 80014ac:	bd70      	pop	{r4, r5, r6, pc}
 80014ae:	2b99      	cmp	r3, #153	@ 0x99
 80014b0:	dc16      	bgt.n	80014e0 <__aeabi_i2f+0x70>
 80014b2:	1f42      	subs	r2, r0, #5
 80014b4:	2805      	cmp	r0, #5
 80014b6:	d000      	beq.n	80014ba <__aeabi_i2f+0x4a>
 80014b8:	4095      	lsls	r5, r2
 80014ba:	002a      	movs	r2, r5
 80014bc:	4811      	ldr	r0, [pc, #68]	@ (8001504 <__aeabi_i2f+0x94>)
 80014be:	4002      	ands	r2, r0
 80014c0:	076e      	lsls	r6, r5, #29
 80014c2:	d009      	beq.n	80014d8 <__aeabi_i2f+0x68>
 80014c4:	260f      	movs	r6, #15
 80014c6:	4035      	ands	r5, r6
 80014c8:	2d04      	cmp	r5, #4
 80014ca:	d005      	beq.n	80014d8 <__aeabi_i2f+0x68>
 80014cc:	3204      	adds	r2, #4
 80014ce:	0155      	lsls	r5, r2, #5
 80014d0:	d502      	bpl.n	80014d8 <__aeabi_i2f+0x68>
 80014d2:	239f      	movs	r3, #159	@ 0x9f
 80014d4:	4002      	ands	r2, r0
 80014d6:	1a5b      	subs	r3, r3, r1
 80014d8:	0192      	lsls	r2, r2, #6
 80014da:	0a55      	lsrs	r5, r2, #9
 80014dc:	b2d8      	uxtb	r0, r3
 80014de:	e7e1      	b.n	80014a4 <__aeabi_i2f+0x34>
 80014e0:	2205      	movs	r2, #5
 80014e2:	1a12      	subs	r2, r2, r0
 80014e4:	0028      	movs	r0, r5
 80014e6:	40d0      	lsrs	r0, r2
 80014e8:	0002      	movs	r2, r0
 80014ea:	0008      	movs	r0, r1
 80014ec:	301b      	adds	r0, #27
 80014ee:	4085      	lsls	r5, r0
 80014f0:	0028      	movs	r0, r5
 80014f2:	1e45      	subs	r5, r0, #1
 80014f4:	41a8      	sbcs	r0, r5
 80014f6:	4302      	orrs	r2, r0
 80014f8:	0015      	movs	r5, r2
 80014fa:	e7de      	b.n	80014ba <__aeabi_i2f+0x4a>
 80014fc:	026d      	lsls	r5, r5, #9
 80014fe:	2096      	movs	r0, #150	@ 0x96
 8001500:	0a6d      	lsrs	r5, r5, #9
 8001502:	e7cf      	b.n	80014a4 <__aeabi_i2f+0x34>
 8001504:	fbffffff 	.word	0xfbffffff

08001508 <__aeabi_ui2f>:
 8001508:	b570      	push	{r4, r5, r6, lr}
 800150a:	1e04      	subs	r4, r0, #0
 800150c:	d00e      	beq.n	800152c <__aeabi_ui2f+0x24>
 800150e:	f001 ffc5 	bl	800349c <__clzsi2>
 8001512:	239e      	movs	r3, #158	@ 0x9e
 8001514:	0001      	movs	r1, r0
 8001516:	1a1b      	subs	r3, r3, r0
 8001518:	2b96      	cmp	r3, #150	@ 0x96
 800151a:	dc0c      	bgt.n	8001536 <__aeabi_ui2f+0x2e>
 800151c:	2808      	cmp	r0, #8
 800151e:	d02f      	beq.n	8001580 <__aeabi_ui2f+0x78>
 8001520:	3908      	subs	r1, #8
 8001522:	408c      	lsls	r4, r1
 8001524:	0264      	lsls	r4, r4, #9
 8001526:	0a64      	lsrs	r4, r4, #9
 8001528:	b2d8      	uxtb	r0, r3
 800152a:	e001      	b.n	8001530 <__aeabi_ui2f+0x28>
 800152c:	2000      	movs	r0, #0
 800152e:	2400      	movs	r4, #0
 8001530:	05c0      	lsls	r0, r0, #23
 8001532:	4320      	orrs	r0, r4
 8001534:	bd70      	pop	{r4, r5, r6, pc}
 8001536:	2b99      	cmp	r3, #153	@ 0x99
 8001538:	dc16      	bgt.n	8001568 <__aeabi_ui2f+0x60>
 800153a:	1f42      	subs	r2, r0, #5
 800153c:	2805      	cmp	r0, #5
 800153e:	d000      	beq.n	8001542 <__aeabi_ui2f+0x3a>
 8001540:	4094      	lsls	r4, r2
 8001542:	0022      	movs	r2, r4
 8001544:	4810      	ldr	r0, [pc, #64]	@ (8001588 <__aeabi_ui2f+0x80>)
 8001546:	4002      	ands	r2, r0
 8001548:	0765      	lsls	r5, r4, #29
 800154a:	d009      	beq.n	8001560 <__aeabi_ui2f+0x58>
 800154c:	250f      	movs	r5, #15
 800154e:	402c      	ands	r4, r5
 8001550:	2c04      	cmp	r4, #4
 8001552:	d005      	beq.n	8001560 <__aeabi_ui2f+0x58>
 8001554:	3204      	adds	r2, #4
 8001556:	0154      	lsls	r4, r2, #5
 8001558:	d502      	bpl.n	8001560 <__aeabi_ui2f+0x58>
 800155a:	239f      	movs	r3, #159	@ 0x9f
 800155c:	4002      	ands	r2, r0
 800155e:	1a5b      	subs	r3, r3, r1
 8001560:	0192      	lsls	r2, r2, #6
 8001562:	0a54      	lsrs	r4, r2, #9
 8001564:	b2d8      	uxtb	r0, r3
 8001566:	e7e3      	b.n	8001530 <__aeabi_ui2f+0x28>
 8001568:	0002      	movs	r2, r0
 800156a:	0020      	movs	r0, r4
 800156c:	321b      	adds	r2, #27
 800156e:	4090      	lsls	r0, r2
 8001570:	0002      	movs	r2, r0
 8001572:	1e50      	subs	r0, r2, #1
 8001574:	4182      	sbcs	r2, r0
 8001576:	2005      	movs	r0, #5
 8001578:	1a40      	subs	r0, r0, r1
 800157a:	40c4      	lsrs	r4, r0
 800157c:	4314      	orrs	r4, r2
 800157e:	e7e0      	b.n	8001542 <__aeabi_ui2f+0x3a>
 8001580:	0264      	lsls	r4, r4, #9
 8001582:	2096      	movs	r0, #150	@ 0x96
 8001584:	0a64      	lsrs	r4, r4, #9
 8001586:	e7d3      	b.n	8001530 <__aeabi_ui2f+0x28>
 8001588:	fbffffff 	.word	0xfbffffff

0800158c <__aeabi_dadd>:
 800158c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800158e:	4657      	mov	r7, sl
 8001590:	464e      	mov	r6, r9
 8001592:	4645      	mov	r5, r8
 8001594:	46de      	mov	lr, fp
 8001596:	b5e0      	push	{r5, r6, r7, lr}
 8001598:	b083      	sub	sp, #12
 800159a:	9000      	str	r0, [sp, #0]
 800159c:	9101      	str	r1, [sp, #4]
 800159e:	030c      	lsls	r4, r1, #12
 80015a0:	004f      	lsls	r7, r1, #1
 80015a2:	0fce      	lsrs	r6, r1, #31
 80015a4:	0a61      	lsrs	r1, r4, #9
 80015a6:	9c00      	ldr	r4, [sp, #0]
 80015a8:	031d      	lsls	r5, r3, #12
 80015aa:	0f64      	lsrs	r4, r4, #29
 80015ac:	430c      	orrs	r4, r1
 80015ae:	9900      	ldr	r1, [sp, #0]
 80015b0:	9200      	str	r2, [sp, #0]
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	00c8      	lsls	r0, r1, #3
 80015b6:	0059      	lsls	r1, r3, #1
 80015b8:	0d4b      	lsrs	r3, r1, #21
 80015ba:	4699      	mov	r9, r3
 80015bc:	9a00      	ldr	r2, [sp, #0]
 80015be:	9b01      	ldr	r3, [sp, #4]
 80015c0:	0a6d      	lsrs	r5, r5, #9
 80015c2:	0fd9      	lsrs	r1, r3, #31
 80015c4:	0f53      	lsrs	r3, r2, #29
 80015c6:	432b      	orrs	r3, r5
 80015c8:	469a      	mov	sl, r3
 80015ca:	9b00      	ldr	r3, [sp, #0]
 80015cc:	0d7f      	lsrs	r7, r7, #21
 80015ce:	00da      	lsls	r2, r3, #3
 80015d0:	4694      	mov	ip, r2
 80015d2:	464a      	mov	r2, r9
 80015d4:	46b0      	mov	r8, r6
 80015d6:	1aba      	subs	r2, r7, r2
 80015d8:	428e      	cmp	r6, r1
 80015da:	d100      	bne.n	80015de <__aeabi_dadd+0x52>
 80015dc:	e0b0      	b.n	8001740 <__aeabi_dadd+0x1b4>
 80015de:	2a00      	cmp	r2, #0
 80015e0:	dc00      	bgt.n	80015e4 <__aeabi_dadd+0x58>
 80015e2:	e078      	b.n	80016d6 <__aeabi_dadd+0x14a>
 80015e4:	4649      	mov	r1, r9
 80015e6:	2900      	cmp	r1, #0
 80015e8:	d100      	bne.n	80015ec <__aeabi_dadd+0x60>
 80015ea:	e0e9      	b.n	80017c0 <__aeabi_dadd+0x234>
 80015ec:	49c9      	ldr	r1, [pc, #804]	@ (8001914 <__aeabi_dadd+0x388>)
 80015ee:	428f      	cmp	r7, r1
 80015f0:	d100      	bne.n	80015f4 <__aeabi_dadd+0x68>
 80015f2:	e195      	b.n	8001920 <__aeabi_dadd+0x394>
 80015f4:	2501      	movs	r5, #1
 80015f6:	2a38      	cmp	r2, #56	@ 0x38
 80015f8:	dc16      	bgt.n	8001628 <__aeabi_dadd+0x9c>
 80015fa:	2180      	movs	r1, #128	@ 0x80
 80015fc:	4653      	mov	r3, sl
 80015fe:	0409      	lsls	r1, r1, #16
 8001600:	430b      	orrs	r3, r1
 8001602:	469a      	mov	sl, r3
 8001604:	2a1f      	cmp	r2, #31
 8001606:	dd00      	ble.n	800160a <__aeabi_dadd+0x7e>
 8001608:	e1e7      	b.n	80019da <__aeabi_dadd+0x44e>
 800160a:	2120      	movs	r1, #32
 800160c:	4655      	mov	r5, sl
 800160e:	1a8b      	subs	r3, r1, r2
 8001610:	4661      	mov	r1, ip
 8001612:	409d      	lsls	r5, r3
 8001614:	40d1      	lsrs	r1, r2
 8001616:	430d      	orrs	r5, r1
 8001618:	4661      	mov	r1, ip
 800161a:	4099      	lsls	r1, r3
 800161c:	1e4b      	subs	r3, r1, #1
 800161e:	4199      	sbcs	r1, r3
 8001620:	4653      	mov	r3, sl
 8001622:	40d3      	lsrs	r3, r2
 8001624:	430d      	orrs	r5, r1
 8001626:	1ae4      	subs	r4, r4, r3
 8001628:	1b45      	subs	r5, r0, r5
 800162a:	42a8      	cmp	r0, r5
 800162c:	4180      	sbcs	r0, r0
 800162e:	4240      	negs	r0, r0
 8001630:	1a24      	subs	r4, r4, r0
 8001632:	0223      	lsls	r3, r4, #8
 8001634:	d400      	bmi.n	8001638 <__aeabi_dadd+0xac>
 8001636:	e10f      	b.n	8001858 <__aeabi_dadd+0x2cc>
 8001638:	0264      	lsls	r4, r4, #9
 800163a:	0a64      	lsrs	r4, r4, #9
 800163c:	2c00      	cmp	r4, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dadd+0xb6>
 8001640:	e139      	b.n	80018b6 <__aeabi_dadd+0x32a>
 8001642:	0020      	movs	r0, r4
 8001644:	f001 ff2a 	bl	800349c <__clzsi2>
 8001648:	0003      	movs	r3, r0
 800164a:	3b08      	subs	r3, #8
 800164c:	2120      	movs	r1, #32
 800164e:	0028      	movs	r0, r5
 8001650:	1aca      	subs	r2, r1, r3
 8001652:	40d0      	lsrs	r0, r2
 8001654:	409c      	lsls	r4, r3
 8001656:	0002      	movs	r2, r0
 8001658:	409d      	lsls	r5, r3
 800165a:	4322      	orrs	r2, r4
 800165c:	429f      	cmp	r7, r3
 800165e:	dd00      	ble.n	8001662 <__aeabi_dadd+0xd6>
 8001660:	e173      	b.n	800194a <__aeabi_dadd+0x3be>
 8001662:	1bd8      	subs	r0, r3, r7
 8001664:	3001      	adds	r0, #1
 8001666:	1a09      	subs	r1, r1, r0
 8001668:	002c      	movs	r4, r5
 800166a:	408d      	lsls	r5, r1
 800166c:	40c4      	lsrs	r4, r0
 800166e:	1e6b      	subs	r3, r5, #1
 8001670:	419d      	sbcs	r5, r3
 8001672:	0013      	movs	r3, r2
 8001674:	40c2      	lsrs	r2, r0
 8001676:	408b      	lsls	r3, r1
 8001678:	4325      	orrs	r5, r4
 800167a:	2700      	movs	r7, #0
 800167c:	0014      	movs	r4, r2
 800167e:	431d      	orrs	r5, r3
 8001680:	076b      	lsls	r3, r5, #29
 8001682:	d009      	beq.n	8001698 <__aeabi_dadd+0x10c>
 8001684:	230f      	movs	r3, #15
 8001686:	402b      	ands	r3, r5
 8001688:	2b04      	cmp	r3, #4
 800168a:	d005      	beq.n	8001698 <__aeabi_dadd+0x10c>
 800168c:	1d2b      	adds	r3, r5, #4
 800168e:	42ab      	cmp	r3, r5
 8001690:	41ad      	sbcs	r5, r5
 8001692:	426d      	negs	r5, r5
 8001694:	1964      	adds	r4, r4, r5
 8001696:	001d      	movs	r5, r3
 8001698:	0223      	lsls	r3, r4, #8
 800169a:	d400      	bmi.n	800169e <__aeabi_dadd+0x112>
 800169c:	e12d      	b.n	80018fa <__aeabi_dadd+0x36e>
 800169e:	4a9d      	ldr	r2, [pc, #628]	@ (8001914 <__aeabi_dadd+0x388>)
 80016a0:	3701      	adds	r7, #1
 80016a2:	4297      	cmp	r7, r2
 80016a4:	d100      	bne.n	80016a8 <__aeabi_dadd+0x11c>
 80016a6:	e0d3      	b.n	8001850 <__aeabi_dadd+0x2c4>
 80016a8:	4646      	mov	r6, r8
 80016aa:	499b      	ldr	r1, [pc, #620]	@ (8001918 <__aeabi_dadd+0x38c>)
 80016ac:	08ed      	lsrs	r5, r5, #3
 80016ae:	4021      	ands	r1, r4
 80016b0:	074a      	lsls	r2, r1, #29
 80016b2:	432a      	orrs	r2, r5
 80016b4:	057c      	lsls	r4, r7, #21
 80016b6:	024d      	lsls	r5, r1, #9
 80016b8:	0b2d      	lsrs	r5, r5, #12
 80016ba:	0d64      	lsrs	r4, r4, #21
 80016bc:	0524      	lsls	r4, r4, #20
 80016be:	432c      	orrs	r4, r5
 80016c0:	07f6      	lsls	r6, r6, #31
 80016c2:	4334      	orrs	r4, r6
 80016c4:	0010      	movs	r0, r2
 80016c6:	0021      	movs	r1, r4
 80016c8:	b003      	add	sp, #12
 80016ca:	bcf0      	pop	{r4, r5, r6, r7}
 80016cc:	46bb      	mov	fp, r7
 80016ce:	46b2      	mov	sl, r6
 80016d0:	46a9      	mov	r9, r5
 80016d2:	46a0      	mov	r8, r4
 80016d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d6:	2a00      	cmp	r2, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_dadd+0x150>
 80016da:	e084      	b.n	80017e6 <__aeabi_dadd+0x25a>
 80016dc:	464a      	mov	r2, r9
 80016de:	1bd2      	subs	r2, r2, r7
 80016e0:	2f00      	cmp	r7, #0
 80016e2:	d000      	beq.n	80016e6 <__aeabi_dadd+0x15a>
 80016e4:	e16d      	b.n	80019c2 <__aeabi_dadd+0x436>
 80016e6:	0025      	movs	r5, r4
 80016e8:	4305      	orrs	r5, r0
 80016ea:	d100      	bne.n	80016ee <__aeabi_dadd+0x162>
 80016ec:	e127      	b.n	800193e <__aeabi_dadd+0x3b2>
 80016ee:	1e56      	subs	r6, r2, #1
 80016f0:	2a01      	cmp	r2, #1
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dadd+0x16a>
 80016f4:	e23b      	b.n	8001b6e <__aeabi_dadd+0x5e2>
 80016f6:	4d87      	ldr	r5, [pc, #540]	@ (8001914 <__aeabi_dadd+0x388>)
 80016f8:	42aa      	cmp	r2, r5
 80016fa:	d100      	bne.n	80016fe <__aeabi_dadd+0x172>
 80016fc:	e26a      	b.n	8001bd4 <__aeabi_dadd+0x648>
 80016fe:	2501      	movs	r5, #1
 8001700:	2e38      	cmp	r6, #56	@ 0x38
 8001702:	dc12      	bgt.n	800172a <__aeabi_dadd+0x19e>
 8001704:	0032      	movs	r2, r6
 8001706:	2a1f      	cmp	r2, #31
 8001708:	dd00      	ble.n	800170c <__aeabi_dadd+0x180>
 800170a:	e1f8      	b.n	8001afe <__aeabi_dadd+0x572>
 800170c:	2620      	movs	r6, #32
 800170e:	0025      	movs	r5, r4
 8001710:	1ab6      	subs	r6, r6, r2
 8001712:	0007      	movs	r7, r0
 8001714:	4653      	mov	r3, sl
 8001716:	40b0      	lsls	r0, r6
 8001718:	40d4      	lsrs	r4, r2
 800171a:	40b5      	lsls	r5, r6
 800171c:	40d7      	lsrs	r7, r2
 800171e:	1e46      	subs	r6, r0, #1
 8001720:	41b0      	sbcs	r0, r6
 8001722:	1b1b      	subs	r3, r3, r4
 8001724:	469a      	mov	sl, r3
 8001726:	433d      	orrs	r5, r7
 8001728:	4305      	orrs	r5, r0
 800172a:	4662      	mov	r2, ip
 800172c:	1b55      	subs	r5, r2, r5
 800172e:	45ac      	cmp	ip, r5
 8001730:	4192      	sbcs	r2, r2
 8001732:	4653      	mov	r3, sl
 8001734:	4252      	negs	r2, r2
 8001736:	000e      	movs	r6, r1
 8001738:	464f      	mov	r7, r9
 800173a:	4688      	mov	r8, r1
 800173c:	1a9c      	subs	r4, r3, r2
 800173e:	e778      	b.n	8001632 <__aeabi_dadd+0xa6>
 8001740:	2a00      	cmp	r2, #0
 8001742:	dc00      	bgt.n	8001746 <__aeabi_dadd+0x1ba>
 8001744:	e08e      	b.n	8001864 <__aeabi_dadd+0x2d8>
 8001746:	4649      	mov	r1, r9
 8001748:	2900      	cmp	r1, #0
 800174a:	d175      	bne.n	8001838 <__aeabi_dadd+0x2ac>
 800174c:	4661      	mov	r1, ip
 800174e:	4653      	mov	r3, sl
 8001750:	4319      	orrs	r1, r3
 8001752:	d100      	bne.n	8001756 <__aeabi_dadd+0x1ca>
 8001754:	e0f6      	b.n	8001944 <__aeabi_dadd+0x3b8>
 8001756:	1e51      	subs	r1, r2, #1
 8001758:	2a01      	cmp	r2, #1
 800175a:	d100      	bne.n	800175e <__aeabi_dadd+0x1d2>
 800175c:	e191      	b.n	8001a82 <__aeabi_dadd+0x4f6>
 800175e:	4d6d      	ldr	r5, [pc, #436]	@ (8001914 <__aeabi_dadd+0x388>)
 8001760:	42aa      	cmp	r2, r5
 8001762:	d100      	bne.n	8001766 <__aeabi_dadd+0x1da>
 8001764:	e0dc      	b.n	8001920 <__aeabi_dadd+0x394>
 8001766:	2501      	movs	r5, #1
 8001768:	2938      	cmp	r1, #56	@ 0x38
 800176a:	dc14      	bgt.n	8001796 <__aeabi_dadd+0x20a>
 800176c:	000a      	movs	r2, r1
 800176e:	2a1f      	cmp	r2, #31
 8001770:	dd00      	ble.n	8001774 <__aeabi_dadd+0x1e8>
 8001772:	e1a2      	b.n	8001aba <__aeabi_dadd+0x52e>
 8001774:	2120      	movs	r1, #32
 8001776:	4653      	mov	r3, sl
 8001778:	1a89      	subs	r1, r1, r2
 800177a:	408b      	lsls	r3, r1
 800177c:	001d      	movs	r5, r3
 800177e:	4663      	mov	r3, ip
 8001780:	40d3      	lsrs	r3, r2
 8001782:	431d      	orrs	r5, r3
 8001784:	4663      	mov	r3, ip
 8001786:	408b      	lsls	r3, r1
 8001788:	0019      	movs	r1, r3
 800178a:	1e4b      	subs	r3, r1, #1
 800178c:	4199      	sbcs	r1, r3
 800178e:	4653      	mov	r3, sl
 8001790:	40d3      	lsrs	r3, r2
 8001792:	430d      	orrs	r5, r1
 8001794:	18e4      	adds	r4, r4, r3
 8001796:	182d      	adds	r5, r5, r0
 8001798:	4285      	cmp	r5, r0
 800179a:	4180      	sbcs	r0, r0
 800179c:	4240      	negs	r0, r0
 800179e:	1824      	adds	r4, r4, r0
 80017a0:	0223      	lsls	r3, r4, #8
 80017a2:	d559      	bpl.n	8001858 <__aeabi_dadd+0x2cc>
 80017a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001914 <__aeabi_dadd+0x388>)
 80017a6:	3701      	adds	r7, #1
 80017a8:	429f      	cmp	r7, r3
 80017aa:	d051      	beq.n	8001850 <__aeabi_dadd+0x2c4>
 80017ac:	2101      	movs	r1, #1
 80017ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001918 <__aeabi_dadd+0x38c>)
 80017b0:	086a      	lsrs	r2, r5, #1
 80017b2:	401c      	ands	r4, r3
 80017b4:	4029      	ands	r1, r5
 80017b6:	430a      	orrs	r2, r1
 80017b8:	07e5      	lsls	r5, r4, #31
 80017ba:	4315      	orrs	r5, r2
 80017bc:	0864      	lsrs	r4, r4, #1
 80017be:	e75f      	b.n	8001680 <__aeabi_dadd+0xf4>
 80017c0:	4661      	mov	r1, ip
 80017c2:	4653      	mov	r3, sl
 80017c4:	4319      	orrs	r1, r3
 80017c6:	d100      	bne.n	80017ca <__aeabi_dadd+0x23e>
 80017c8:	e0bc      	b.n	8001944 <__aeabi_dadd+0x3b8>
 80017ca:	1e51      	subs	r1, r2, #1
 80017cc:	2a01      	cmp	r2, #1
 80017ce:	d100      	bne.n	80017d2 <__aeabi_dadd+0x246>
 80017d0:	e164      	b.n	8001a9c <__aeabi_dadd+0x510>
 80017d2:	4d50      	ldr	r5, [pc, #320]	@ (8001914 <__aeabi_dadd+0x388>)
 80017d4:	42aa      	cmp	r2, r5
 80017d6:	d100      	bne.n	80017da <__aeabi_dadd+0x24e>
 80017d8:	e16a      	b.n	8001ab0 <__aeabi_dadd+0x524>
 80017da:	2501      	movs	r5, #1
 80017dc:	2938      	cmp	r1, #56	@ 0x38
 80017de:	dd00      	ble.n	80017e2 <__aeabi_dadd+0x256>
 80017e0:	e722      	b.n	8001628 <__aeabi_dadd+0x9c>
 80017e2:	000a      	movs	r2, r1
 80017e4:	e70e      	b.n	8001604 <__aeabi_dadd+0x78>
 80017e6:	4a4d      	ldr	r2, [pc, #308]	@ (800191c <__aeabi_dadd+0x390>)
 80017e8:	1c7d      	adds	r5, r7, #1
 80017ea:	4215      	tst	r5, r2
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dadd+0x264>
 80017ee:	e0d0      	b.n	8001992 <__aeabi_dadd+0x406>
 80017f0:	0025      	movs	r5, r4
 80017f2:	4662      	mov	r2, ip
 80017f4:	4653      	mov	r3, sl
 80017f6:	4305      	orrs	r5, r0
 80017f8:	431a      	orrs	r2, r3
 80017fa:	2f00      	cmp	r7, #0
 80017fc:	d000      	beq.n	8001800 <__aeabi_dadd+0x274>
 80017fe:	e137      	b.n	8001a70 <__aeabi_dadd+0x4e4>
 8001800:	2d00      	cmp	r5, #0
 8001802:	d100      	bne.n	8001806 <__aeabi_dadd+0x27a>
 8001804:	e1a8      	b.n	8001b58 <__aeabi_dadd+0x5cc>
 8001806:	2a00      	cmp	r2, #0
 8001808:	d100      	bne.n	800180c <__aeabi_dadd+0x280>
 800180a:	e16a      	b.n	8001ae2 <__aeabi_dadd+0x556>
 800180c:	4663      	mov	r3, ip
 800180e:	1ac5      	subs	r5, r0, r3
 8001810:	4653      	mov	r3, sl
 8001812:	1ae2      	subs	r2, r4, r3
 8001814:	42a8      	cmp	r0, r5
 8001816:	419b      	sbcs	r3, r3
 8001818:	425b      	negs	r3, r3
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	021a      	lsls	r2, r3, #8
 800181e:	d400      	bmi.n	8001822 <__aeabi_dadd+0x296>
 8001820:	e203      	b.n	8001c2a <__aeabi_dadd+0x69e>
 8001822:	4663      	mov	r3, ip
 8001824:	1a1d      	subs	r5, r3, r0
 8001826:	45ac      	cmp	ip, r5
 8001828:	4192      	sbcs	r2, r2
 800182a:	4653      	mov	r3, sl
 800182c:	4252      	negs	r2, r2
 800182e:	1b1c      	subs	r4, r3, r4
 8001830:	000e      	movs	r6, r1
 8001832:	4688      	mov	r8, r1
 8001834:	1aa4      	subs	r4, r4, r2
 8001836:	e723      	b.n	8001680 <__aeabi_dadd+0xf4>
 8001838:	4936      	ldr	r1, [pc, #216]	@ (8001914 <__aeabi_dadd+0x388>)
 800183a:	428f      	cmp	r7, r1
 800183c:	d070      	beq.n	8001920 <__aeabi_dadd+0x394>
 800183e:	2501      	movs	r5, #1
 8001840:	2a38      	cmp	r2, #56	@ 0x38
 8001842:	dca8      	bgt.n	8001796 <__aeabi_dadd+0x20a>
 8001844:	2180      	movs	r1, #128	@ 0x80
 8001846:	4653      	mov	r3, sl
 8001848:	0409      	lsls	r1, r1, #16
 800184a:	430b      	orrs	r3, r1
 800184c:	469a      	mov	sl, r3
 800184e:	e78e      	b.n	800176e <__aeabi_dadd+0x1e2>
 8001850:	003c      	movs	r4, r7
 8001852:	2500      	movs	r5, #0
 8001854:	2200      	movs	r2, #0
 8001856:	e731      	b.n	80016bc <__aeabi_dadd+0x130>
 8001858:	2307      	movs	r3, #7
 800185a:	402b      	ands	r3, r5
 800185c:	2b00      	cmp	r3, #0
 800185e:	d000      	beq.n	8001862 <__aeabi_dadd+0x2d6>
 8001860:	e710      	b.n	8001684 <__aeabi_dadd+0xf8>
 8001862:	e093      	b.n	800198c <__aeabi_dadd+0x400>
 8001864:	2a00      	cmp	r2, #0
 8001866:	d074      	beq.n	8001952 <__aeabi_dadd+0x3c6>
 8001868:	464a      	mov	r2, r9
 800186a:	1bd2      	subs	r2, r2, r7
 800186c:	2f00      	cmp	r7, #0
 800186e:	d100      	bne.n	8001872 <__aeabi_dadd+0x2e6>
 8001870:	e0c7      	b.n	8001a02 <__aeabi_dadd+0x476>
 8001872:	4928      	ldr	r1, [pc, #160]	@ (8001914 <__aeabi_dadd+0x388>)
 8001874:	4589      	cmp	r9, r1
 8001876:	d100      	bne.n	800187a <__aeabi_dadd+0x2ee>
 8001878:	e185      	b.n	8001b86 <__aeabi_dadd+0x5fa>
 800187a:	2501      	movs	r5, #1
 800187c:	2a38      	cmp	r2, #56	@ 0x38
 800187e:	dc12      	bgt.n	80018a6 <__aeabi_dadd+0x31a>
 8001880:	2180      	movs	r1, #128	@ 0x80
 8001882:	0409      	lsls	r1, r1, #16
 8001884:	430c      	orrs	r4, r1
 8001886:	2a1f      	cmp	r2, #31
 8001888:	dd00      	ble.n	800188c <__aeabi_dadd+0x300>
 800188a:	e1ab      	b.n	8001be4 <__aeabi_dadd+0x658>
 800188c:	2120      	movs	r1, #32
 800188e:	0025      	movs	r5, r4
 8001890:	1a89      	subs	r1, r1, r2
 8001892:	0007      	movs	r7, r0
 8001894:	4088      	lsls	r0, r1
 8001896:	408d      	lsls	r5, r1
 8001898:	40d7      	lsrs	r7, r2
 800189a:	1e41      	subs	r1, r0, #1
 800189c:	4188      	sbcs	r0, r1
 800189e:	40d4      	lsrs	r4, r2
 80018a0:	433d      	orrs	r5, r7
 80018a2:	4305      	orrs	r5, r0
 80018a4:	44a2      	add	sl, r4
 80018a6:	4465      	add	r5, ip
 80018a8:	4565      	cmp	r5, ip
 80018aa:	4192      	sbcs	r2, r2
 80018ac:	4252      	negs	r2, r2
 80018ae:	4452      	add	r2, sl
 80018b0:	0014      	movs	r4, r2
 80018b2:	464f      	mov	r7, r9
 80018b4:	e774      	b.n	80017a0 <__aeabi_dadd+0x214>
 80018b6:	0028      	movs	r0, r5
 80018b8:	f001 fdf0 	bl	800349c <__clzsi2>
 80018bc:	0003      	movs	r3, r0
 80018be:	3318      	adds	r3, #24
 80018c0:	2b1f      	cmp	r3, #31
 80018c2:	dc00      	bgt.n	80018c6 <__aeabi_dadd+0x33a>
 80018c4:	e6c2      	b.n	800164c <__aeabi_dadd+0xc0>
 80018c6:	002a      	movs	r2, r5
 80018c8:	3808      	subs	r0, #8
 80018ca:	4082      	lsls	r2, r0
 80018cc:	429f      	cmp	r7, r3
 80018ce:	dd00      	ble.n	80018d2 <__aeabi_dadd+0x346>
 80018d0:	e0a9      	b.n	8001a26 <__aeabi_dadd+0x49a>
 80018d2:	1bdb      	subs	r3, r3, r7
 80018d4:	1c58      	adds	r0, r3, #1
 80018d6:	281f      	cmp	r0, #31
 80018d8:	dc00      	bgt.n	80018dc <__aeabi_dadd+0x350>
 80018da:	e1ac      	b.n	8001c36 <__aeabi_dadd+0x6aa>
 80018dc:	0015      	movs	r5, r2
 80018de:	3b1f      	subs	r3, #31
 80018e0:	40dd      	lsrs	r5, r3
 80018e2:	2820      	cmp	r0, #32
 80018e4:	d005      	beq.n	80018f2 <__aeabi_dadd+0x366>
 80018e6:	2340      	movs	r3, #64	@ 0x40
 80018e8:	1a1b      	subs	r3, r3, r0
 80018ea:	409a      	lsls	r2, r3
 80018ec:	1e53      	subs	r3, r2, #1
 80018ee:	419a      	sbcs	r2, r3
 80018f0:	4315      	orrs	r5, r2
 80018f2:	2307      	movs	r3, #7
 80018f4:	2700      	movs	r7, #0
 80018f6:	402b      	ands	r3, r5
 80018f8:	e7b0      	b.n	800185c <__aeabi_dadd+0x2d0>
 80018fa:	08ed      	lsrs	r5, r5, #3
 80018fc:	4b05      	ldr	r3, [pc, #20]	@ (8001914 <__aeabi_dadd+0x388>)
 80018fe:	0762      	lsls	r2, r4, #29
 8001900:	432a      	orrs	r2, r5
 8001902:	08e4      	lsrs	r4, r4, #3
 8001904:	429f      	cmp	r7, r3
 8001906:	d00f      	beq.n	8001928 <__aeabi_dadd+0x39c>
 8001908:	0324      	lsls	r4, r4, #12
 800190a:	0b25      	lsrs	r5, r4, #12
 800190c:	057c      	lsls	r4, r7, #21
 800190e:	0d64      	lsrs	r4, r4, #21
 8001910:	e6d4      	b.n	80016bc <__aeabi_dadd+0x130>
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	000007ff 	.word	0x000007ff
 8001918:	ff7fffff 	.word	0xff7fffff
 800191c:	000007fe 	.word	0x000007fe
 8001920:	08c0      	lsrs	r0, r0, #3
 8001922:	0762      	lsls	r2, r4, #29
 8001924:	4302      	orrs	r2, r0
 8001926:	08e4      	lsrs	r4, r4, #3
 8001928:	0013      	movs	r3, r2
 800192a:	4323      	orrs	r3, r4
 800192c:	d100      	bne.n	8001930 <__aeabi_dadd+0x3a4>
 800192e:	e186      	b.n	8001c3e <__aeabi_dadd+0x6b2>
 8001930:	2580      	movs	r5, #128	@ 0x80
 8001932:	032d      	lsls	r5, r5, #12
 8001934:	4325      	orrs	r5, r4
 8001936:	032d      	lsls	r5, r5, #12
 8001938:	4cc3      	ldr	r4, [pc, #780]	@ (8001c48 <__aeabi_dadd+0x6bc>)
 800193a:	0b2d      	lsrs	r5, r5, #12
 800193c:	e6be      	b.n	80016bc <__aeabi_dadd+0x130>
 800193e:	4660      	mov	r0, ip
 8001940:	4654      	mov	r4, sl
 8001942:	000e      	movs	r6, r1
 8001944:	0017      	movs	r7, r2
 8001946:	08c5      	lsrs	r5, r0, #3
 8001948:	e7d8      	b.n	80018fc <__aeabi_dadd+0x370>
 800194a:	4cc0      	ldr	r4, [pc, #768]	@ (8001c4c <__aeabi_dadd+0x6c0>)
 800194c:	1aff      	subs	r7, r7, r3
 800194e:	4014      	ands	r4, r2
 8001950:	e696      	b.n	8001680 <__aeabi_dadd+0xf4>
 8001952:	4abf      	ldr	r2, [pc, #764]	@ (8001c50 <__aeabi_dadd+0x6c4>)
 8001954:	1c79      	adds	r1, r7, #1
 8001956:	4211      	tst	r1, r2
 8001958:	d16b      	bne.n	8001a32 <__aeabi_dadd+0x4a6>
 800195a:	0022      	movs	r2, r4
 800195c:	4302      	orrs	r2, r0
 800195e:	2f00      	cmp	r7, #0
 8001960:	d000      	beq.n	8001964 <__aeabi_dadd+0x3d8>
 8001962:	e0db      	b.n	8001b1c <__aeabi_dadd+0x590>
 8001964:	2a00      	cmp	r2, #0
 8001966:	d100      	bne.n	800196a <__aeabi_dadd+0x3de>
 8001968:	e12d      	b.n	8001bc6 <__aeabi_dadd+0x63a>
 800196a:	4662      	mov	r2, ip
 800196c:	4653      	mov	r3, sl
 800196e:	431a      	orrs	r2, r3
 8001970:	d100      	bne.n	8001974 <__aeabi_dadd+0x3e8>
 8001972:	e0b6      	b.n	8001ae2 <__aeabi_dadd+0x556>
 8001974:	4663      	mov	r3, ip
 8001976:	18c5      	adds	r5, r0, r3
 8001978:	4285      	cmp	r5, r0
 800197a:	4180      	sbcs	r0, r0
 800197c:	4454      	add	r4, sl
 800197e:	4240      	negs	r0, r0
 8001980:	1824      	adds	r4, r4, r0
 8001982:	0223      	lsls	r3, r4, #8
 8001984:	d502      	bpl.n	800198c <__aeabi_dadd+0x400>
 8001986:	000f      	movs	r7, r1
 8001988:	4bb0      	ldr	r3, [pc, #704]	@ (8001c4c <__aeabi_dadd+0x6c0>)
 800198a:	401c      	ands	r4, r3
 800198c:	003a      	movs	r2, r7
 800198e:	0028      	movs	r0, r5
 8001990:	e7d8      	b.n	8001944 <__aeabi_dadd+0x3b8>
 8001992:	4662      	mov	r2, ip
 8001994:	1a85      	subs	r5, r0, r2
 8001996:	42a8      	cmp	r0, r5
 8001998:	4192      	sbcs	r2, r2
 800199a:	4653      	mov	r3, sl
 800199c:	4252      	negs	r2, r2
 800199e:	4691      	mov	r9, r2
 80019a0:	1ae3      	subs	r3, r4, r3
 80019a2:	001a      	movs	r2, r3
 80019a4:	464b      	mov	r3, r9
 80019a6:	1ad2      	subs	r2, r2, r3
 80019a8:	0013      	movs	r3, r2
 80019aa:	4691      	mov	r9, r2
 80019ac:	021a      	lsls	r2, r3, #8
 80019ae:	d454      	bmi.n	8001a5a <__aeabi_dadd+0x4ce>
 80019b0:	464a      	mov	r2, r9
 80019b2:	464c      	mov	r4, r9
 80019b4:	432a      	orrs	r2, r5
 80019b6:	d000      	beq.n	80019ba <__aeabi_dadd+0x42e>
 80019b8:	e640      	b.n	800163c <__aeabi_dadd+0xb0>
 80019ba:	2600      	movs	r6, #0
 80019bc:	2400      	movs	r4, #0
 80019be:	2500      	movs	r5, #0
 80019c0:	e67c      	b.n	80016bc <__aeabi_dadd+0x130>
 80019c2:	4da1      	ldr	r5, [pc, #644]	@ (8001c48 <__aeabi_dadd+0x6bc>)
 80019c4:	45a9      	cmp	r9, r5
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x43e>
 80019c8:	e090      	b.n	8001aec <__aeabi_dadd+0x560>
 80019ca:	2501      	movs	r5, #1
 80019cc:	2a38      	cmp	r2, #56	@ 0x38
 80019ce:	dd00      	ble.n	80019d2 <__aeabi_dadd+0x446>
 80019d0:	e6ab      	b.n	800172a <__aeabi_dadd+0x19e>
 80019d2:	2580      	movs	r5, #128	@ 0x80
 80019d4:	042d      	lsls	r5, r5, #16
 80019d6:	432c      	orrs	r4, r5
 80019d8:	e695      	b.n	8001706 <__aeabi_dadd+0x17a>
 80019da:	0011      	movs	r1, r2
 80019dc:	4655      	mov	r5, sl
 80019de:	3920      	subs	r1, #32
 80019e0:	40cd      	lsrs	r5, r1
 80019e2:	46a9      	mov	r9, r5
 80019e4:	2a20      	cmp	r2, #32
 80019e6:	d006      	beq.n	80019f6 <__aeabi_dadd+0x46a>
 80019e8:	2140      	movs	r1, #64	@ 0x40
 80019ea:	4653      	mov	r3, sl
 80019ec:	1a8a      	subs	r2, r1, r2
 80019ee:	4093      	lsls	r3, r2
 80019f0:	4662      	mov	r2, ip
 80019f2:	431a      	orrs	r2, r3
 80019f4:	4694      	mov	ip, r2
 80019f6:	4665      	mov	r5, ip
 80019f8:	1e6b      	subs	r3, r5, #1
 80019fa:	419d      	sbcs	r5, r3
 80019fc:	464b      	mov	r3, r9
 80019fe:	431d      	orrs	r5, r3
 8001a00:	e612      	b.n	8001628 <__aeabi_dadd+0x9c>
 8001a02:	0021      	movs	r1, r4
 8001a04:	4301      	orrs	r1, r0
 8001a06:	d100      	bne.n	8001a0a <__aeabi_dadd+0x47e>
 8001a08:	e0c4      	b.n	8001b94 <__aeabi_dadd+0x608>
 8001a0a:	1e51      	subs	r1, r2, #1
 8001a0c:	2a01      	cmp	r2, #1
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dadd+0x486>
 8001a10:	e0fb      	b.n	8001c0a <__aeabi_dadd+0x67e>
 8001a12:	4d8d      	ldr	r5, [pc, #564]	@ (8001c48 <__aeabi_dadd+0x6bc>)
 8001a14:	42aa      	cmp	r2, r5
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dadd+0x48e>
 8001a18:	e0b5      	b.n	8001b86 <__aeabi_dadd+0x5fa>
 8001a1a:	2501      	movs	r5, #1
 8001a1c:	2938      	cmp	r1, #56	@ 0x38
 8001a1e:	dd00      	ble.n	8001a22 <__aeabi_dadd+0x496>
 8001a20:	e741      	b.n	80018a6 <__aeabi_dadd+0x31a>
 8001a22:	000a      	movs	r2, r1
 8001a24:	e72f      	b.n	8001886 <__aeabi_dadd+0x2fa>
 8001a26:	4c89      	ldr	r4, [pc, #548]	@ (8001c4c <__aeabi_dadd+0x6c0>)
 8001a28:	1aff      	subs	r7, r7, r3
 8001a2a:	4014      	ands	r4, r2
 8001a2c:	0762      	lsls	r2, r4, #29
 8001a2e:	08e4      	lsrs	r4, r4, #3
 8001a30:	e76a      	b.n	8001908 <__aeabi_dadd+0x37c>
 8001a32:	4a85      	ldr	r2, [pc, #532]	@ (8001c48 <__aeabi_dadd+0x6bc>)
 8001a34:	4291      	cmp	r1, r2
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dadd+0x4ae>
 8001a38:	e0e3      	b.n	8001c02 <__aeabi_dadd+0x676>
 8001a3a:	4663      	mov	r3, ip
 8001a3c:	18c2      	adds	r2, r0, r3
 8001a3e:	4282      	cmp	r2, r0
 8001a40:	4180      	sbcs	r0, r0
 8001a42:	0023      	movs	r3, r4
 8001a44:	4240      	negs	r0, r0
 8001a46:	4453      	add	r3, sl
 8001a48:	181b      	adds	r3, r3, r0
 8001a4a:	07dd      	lsls	r5, r3, #31
 8001a4c:	085c      	lsrs	r4, r3, #1
 8001a4e:	2307      	movs	r3, #7
 8001a50:	0852      	lsrs	r2, r2, #1
 8001a52:	4315      	orrs	r5, r2
 8001a54:	000f      	movs	r7, r1
 8001a56:	402b      	ands	r3, r5
 8001a58:	e700      	b.n	800185c <__aeabi_dadd+0x2d0>
 8001a5a:	4663      	mov	r3, ip
 8001a5c:	1a1d      	subs	r5, r3, r0
 8001a5e:	45ac      	cmp	ip, r5
 8001a60:	4192      	sbcs	r2, r2
 8001a62:	4653      	mov	r3, sl
 8001a64:	4252      	negs	r2, r2
 8001a66:	1b1c      	subs	r4, r3, r4
 8001a68:	000e      	movs	r6, r1
 8001a6a:	4688      	mov	r8, r1
 8001a6c:	1aa4      	subs	r4, r4, r2
 8001a6e:	e5e5      	b.n	800163c <__aeabi_dadd+0xb0>
 8001a70:	2d00      	cmp	r5, #0
 8001a72:	d000      	beq.n	8001a76 <__aeabi_dadd+0x4ea>
 8001a74:	e091      	b.n	8001b9a <__aeabi_dadd+0x60e>
 8001a76:	2a00      	cmp	r2, #0
 8001a78:	d138      	bne.n	8001aec <__aeabi_dadd+0x560>
 8001a7a:	2480      	movs	r4, #128	@ 0x80
 8001a7c:	2600      	movs	r6, #0
 8001a7e:	0324      	lsls	r4, r4, #12
 8001a80:	e756      	b.n	8001930 <__aeabi_dadd+0x3a4>
 8001a82:	4663      	mov	r3, ip
 8001a84:	18c5      	adds	r5, r0, r3
 8001a86:	4285      	cmp	r5, r0
 8001a88:	4180      	sbcs	r0, r0
 8001a8a:	4454      	add	r4, sl
 8001a8c:	4240      	negs	r0, r0
 8001a8e:	1824      	adds	r4, r4, r0
 8001a90:	2701      	movs	r7, #1
 8001a92:	0223      	lsls	r3, r4, #8
 8001a94:	d400      	bmi.n	8001a98 <__aeabi_dadd+0x50c>
 8001a96:	e6df      	b.n	8001858 <__aeabi_dadd+0x2cc>
 8001a98:	2702      	movs	r7, #2
 8001a9a:	e687      	b.n	80017ac <__aeabi_dadd+0x220>
 8001a9c:	4663      	mov	r3, ip
 8001a9e:	1ac5      	subs	r5, r0, r3
 8001aa0:	42a8      	cmp	r0, r5
 8001aa2:	4180      	sbcs	r0, r0
 8001aa4:	4653      	mov	r3, sl
 8001aa6:	4240      	negs	r0, r0
 8001aa8:	1ae4      	subs	r4, r4, r3
 8001aaa:	2701      	movs	r7, #1
 8001aac:	1a24      	subs	r4, r4, r0
 8001aae:	e5c0      	b.n	8001632 <__aeabi_dadd+0xa6>
 8001ab0:	0762      	lsls	r2, r4, #29
 8001ab2:	08c0      	lsrs	r0, r0, #3
 8001ab4:	4302      	orrs	r2, r0
 8001ab6:	08e4      	lsrs	r4, r4, #3
 8001ab8:	e736      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001aba:	0011      	movs	r1, r2
 8001abc:	4653      	mov	r3, sl
 8001abe:	3920      	subs	r1, #32
 8001ac0:	40cb      	lsrs	r3, r1
 8001ac2:	4699      	mov	r9, r3
 8001ac4:	2a20      	cmp	r2, #32
 8001ac6:	d006      	beq.n	8001ad6 <__aeabi_dadd+0x54a>
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	4653      	mov	r3, sl
 8001acc:	1a8a      	subs	r2, r1, r2
 8001ace:	4093      	lsls	r3, r2
 8001ad0:	4662      	mov	r2, ip
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	4694      	mov	ip, r2
 8001ad6:	4665      	mov	r5, ip
 8001ad8:	1e6b      	subs	r3, r5, #1
 8001ada:	419d      	sbcs	r5, r3
 8001adc:	464b      	mov	r3, r9
 8001ade:	431d      	orrs	r5, r3
 8001ae0:	e659      	b.n	8001796 <__aeabi_dadd+0x20a>
 8001ae2:	0762      	lsls	r2, r4, #29
 8001ae4:	08c0      	lsrs	r0, r0, #3
 8001ae6:	4302      	orrs	r2, r0
 8001ae8:	08e4      	lsrs	r4, r4, #3
 8001aea:	e70d      	b.n	8001908 <__aeabi_dadd+0x37c>
 8001aec:	4653      	mov	r3, sl
 8001aee:	075a      	lsls	r2, r3, #29
 8001af0:	4663      	mov	r3, ip
 8001af2:	08d8      	lsrs	r0, r3, #3
 8001af4:	4653      	mov	r3, sl
 8001af6:	000e      	movs	r6, r1
 8001af8:	4302      	orrs	r2, r0
 8001afa:	08dc      	lsrs	r4, r3, #3
 8001afc:	e714      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001afe:	0015      	movs	r5, r2
 8001b00:	0026      	movs	r6, r4
 8001b02:	3d20      	subs	r5, #32
 8001b04:	40ee      	lsrs	r6, r5
 8001b06:	2a20      	cmp	r2, #32
 8001b08:	d003      	beq.n	8001b12 <__aeabi_dadd+0x586>
 8001b0a:	2540      	movs	r5, #64	@ 0x40
 8001b0c:	1aaa      	subs	r2, r5, r2
 8001b0e:	4094      	lsls	r4, r2
 8001b10:	4320      	orrs	r0, r4
 8001b12:	1e42      	subs	r2, r0, #1
 8001b14:	4190      	sbcs	r0, r2
 8001b16:	0005      	movs	r5, r0
 8001b18:	4335      	orrs	r5, r6
 8001b1a:	e606      	b.n	800172a <__aeabi_dadd+0x19e>
 8001b1c:	2a00      	cmp	r2, #0
 8001b1e:	d07c      	beq.n	8001c1a <__aeabi_dadd+0x68e>
 8001b20:	4662      	mov	r2, ip
 8001b22:	4653      	mov	r3, sl
 8001b24:	08c0      	lsrs	r0, r0, #3
 8001b26:	431a      	orrs	r2, r3
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x5a0>
 8001b2a:	e6fa      	b.n	8001922 <__aeabi_dadd+0x396>
 8001b2c:	0762      	lsls	r2, r4, #29
 8001b2e:	4310      	orrs	r0, r2
 8001b30:	2280      	movs	r2, #128	@ 0x80
 8001b32:	08e4      	lsrs	r4, r4, #3
 8001b34:	0312      	lsls	r2, r2, #12
 8001b36:	4214      	tst	r4, r2
 8001b38:	d008      	beq.n	8001b4c <__aeabi_dadd+0x5c0>
 8001b3a:	08d9      	lsrs	r1, r3, #3
 8001b3c:	4211      	tst	r1, r2
 8001b3e:	d105      	bne.n	8001b4c <__aeabi_dadd+0x5c0>
 8001b40:	4663      	mov	r3, ip
 8001b42:	08d8      	lsrs	r0, r3, #3
 8001b44:	4653      	mov	r3, sl
 8001b46:	000c      	movs	r4, r1
 8001b48:	075b      	lsls	r3, r3, #29
 8001b4a:	4318      	orrs	r0, r3
 8001b4c:	0f42      	lsrs	r2, r0, #29
 8001b4e:	00c0      	lsls	r0, r0, #3
 8001b50:	08c0      	lsrs	r0, r0, #3
 8001b52:	0752      	lsls	r2, r2, #29
 8001b54:	4302      	orrs	r2, r0
 8001b56:	e6e7      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001b58:	2a00      	cmp	r2, #0
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_dadd+0x5d2>
 8001b5c:	e72d      	b.n	80019ba <__aeabi_dadd+0x42e>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	08d8      	lsrs	r0, r3, #3
 8001b62:	4653      	mov	r3, sl
 8001b64:	075a      	lsls	r2, r3, #29
 8001b66:	000e      	movs	r6, r1
 8001b68:	4302      	orrs	r2, r0
 8001b6a:	08dc      	lsrs	r4, r3, #3
 8001b6c:	e6cc      	b.n	8001908 <__aeabi_dadd+0x37c>
 8001b6e:	4663      	mov	r3, ip
 8001b70:	1a1d      	subs	r5, r3, r0
 8001b72:	45ac      	cmp	ip, r5
 8001b74:	4192      	sbcs	r2, r2
 8001b76:	4653      	mov	r3, sl
 8001b78:	4252      	negs	r2, r2
 8001b7a:	1b1c      	subs	r4, r3, r4
 8001b7c:	000e      	movs	r6, r1
 8001b7e:	4688      	mov	r8, r1
 8001b80:	1aa4      	subs	r4, r4, r2
 8001b82:	3701      	adds	r7, #1
 8001b84:	e555      	b.n	8001632 <__aeabi_dadd+0xa6>
 8001b86:	4663      	mov	r3, ip
 8001b88:	08d9      	lsrs	r1, r3, #3
 8001b8a:	4653      	mov	r3, sl
 8001b8c:	075a      	lsls	r2, r3, #29
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	08dc      	lsrs	r4, r3, #3
 8001b92:	e6c9      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001b94:	4660      	mov	r0, ip
 8001b96:	4654      	mov	r4, sl
 8001b98:	e6d4      	b.n	8001944 <__aeabi_dadd+0x3b8>
 8001b9a:	08c0      	lsrs	r0, r0, #3
 8001b9c:	2a00      	cmp	r2, #0
 8001b9e:	d100      	bne.n	8001ba2 <__aeabi_dadd+0x616>
 8001ba0:	e6bf      	b.n	8001922 <__aeabi_dadd+0x396>
 8001ba2:	0762      	lsls	r2, r4, #29
 8001ba4:	4310      	orrs	r0, r2
 8001ba6:	2280      	movs	r2, #128	@ 0x80
 8001ba8:	08e4      	lsrs	r4, r4, #3
 8001baa:	0312      	lsls	r2, r2, #12
 8001bac:	4214      	tst	r4, r2
 8001bae:	d0cd      	beq.n	8001b4c <__aeabi_dadd+0x5c0>
 8001bb0:	08dd      	lsrs	r5, r3, #3
 8001bb2:	4215      	tst	r5, r2
 8001bb4:	d1ca      	bne.n	8001b4c <__aeabi_dadd+0x5c0>
 8001bb6:	4663      	mov	r3, ip
 8001bb8:	08d8      	lsrs	r0, r3, #3
 8001bba:	4653      	mov	r3, sl
 8001bbc:	075b      	lsls	r3, r3, #29
 8001bbe:	000e      	movs	r6, r1
 8001bc0:	002c      	movs	r4, r5
 8001bc2:	4318      	orrs	r0, r3
 8001bc4:	e7c2      	b.n	8001b4c <__aeabi_dadd+0x5c0>
 8001bc6:	4663      	mov	r3, ip
 8001bc8:	08d9      	lsrs	r1, r3, #3
 8001bca:	4653      	mov	r3, sl
 8001bcc:	075a      	lsls	r2, r3, #29
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	08dc      	lsrs	r4, r3, #3
 8001bd2:	e699      	b.n	8001908 <__aeabi_dadd+0x37c>
 8001bd4:	4663      	mov	r3, ip
 8001bd6:	08d8      	lsrs	r0, r3, #3
 8001bd8:	4653      	mov	r3, sl
 8001bda:	075a      	lsls	r2, r3, #29
 8001bdc:	000e      	movs	r6, r1
 8001bde:	4302      	orrs	r2, r0
 8001be0:	08dc      	lsrs	r4, r3, #3
 8001be2:	e6a1      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001be4:	0011      	movs	r1, r2
 8001be6:	0027      	movs	r7, r4
 8001be8:	3920      	subs	r1, #32
 8001bea:	40cf      	lsrs	r7, r1
 8001bec:	2a20      	cmp	r2, #32
 8001bee:	d003      	beq.n	8001bf8 <__aeabi_dadd+0x66c>
 8001bf0:	2140      	movs	r1, #64	@ 0x40
 8001bf2:	1a8a      	subs	r2, r1, r2
 8001bf4:	4094      	lsls	r4, r2
 8001bf6:	4320      	orrs	r0, r4
 8001bf8:	1e42      	subs	r2, r0, #1
 8001bfa:	4190      	sbcs	r0, r2
 8001bfc:	0005      	movs	r5, r0
 8001bfe:	433d      	orrs	r5, r7
 8001c00:	e651      	b.n	80018a6 <__aeabi_dadd+0x31a>
 8001c02:	000c      	movs	r4, r1
 8001c04:	2500      	movs	r5, #0
 8001c06:	2200      	movs	r2, #0
 8001c08:	e558      	b.n	80016bc <__aeabi_dadd+0x130>
 8001c0a:	4460      	add	r0, ip
 8001c0c:	4560      	cmp	r0, ip
 8001c0e:	4192      	sbcs	r2, r2
 8001c10:	4454      	add	r4, sl
 8001c12:	4252      	negs	r2, r2
 8001c14:	0005      	movs	r5, r0
 8001c16:	18a4      	adds	r4, r4, r2
 8001c18:	e73a      	b.n	8001a90 <__aeabi_dadd+0x504>
 8001c1a:	4653      	mov	r3, sl
 8001c1c:	075a      	lsls	r2, r3, #29
 8001c1e:	4663      	mov	r3, ip
 8001c20:	08d9      	lsrs	r1, r3, #3
 8001c22:	4653      	mov	r3, sl
 8001c24:	430a      	orrs	r2, r1
 8001c26:	08dc      	lsrs	r4, r3, #3
 8001c28:	e67e      	b.n	8001928 <__aeabi_dadd+0x39c>
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	001c      	movs	r4, r3
 8001c2e:	432a      	orrs	r2, r5
 8001c30:	d000      	beq.n	8001c34 <__aeabi_dadd+0x6a8>
 8001c32:	e6ab      	b.n	800198c <__aeabi_dadd+0x400>
 8001c34:	e6c1      	b.n	80019ba <__aeabi_dadd+0x42e>
 8001c36:	2120      	movs	r1, #32
 8001c38:	2500      	movs	r5, #0
 8001c3a:	1a09      	subs	r1, r1, r0
 8001c3c:	e519      	b.n	8001672 <__aeabi_dadd+0xe6>
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2500      	movs	r5, #0
 8001c42:	4c01      	ldr	r4, [pc, #4]	@ (8001c48 <__aeabi_dadd+0x6bc>)
 8001c44:	e53a      	b.n	80016bc <__aeabi_dadd+0x130>
 8001c46:	46c0      	nop			@ (mov r8, r8)
 8001c48:	000007ff 	.word	0x000007ff
 8001c4c:	ff7fffff 	.word	0xff7fffff
 8001c50:	000007fe 	.word	0x000007fe

08001c54 <__aeabi_ddiv>:
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c56:	46de      	mov	lr, fp
 8001c58:	4645      	mov	r5, r8
 8001c5a:	4657      	mov	r7, sl
 8001c5c:	464e      	mov	r6, r9
 8001c5e:	b5e0      	push	{r5, r6, r7, lr}
 8001c60:	b087      	sub	sp, #28
 8001c62:	9200      	str	r2, [sp, #0]
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	030b      	lsls	r3, r1, #12
 8001c68:	0b1b      	lsrs	r3, r3, #12
 8001c6a:	469b      	mov	fp, r3
 8001c6c:	0fca      	lsrs	r2, r1, #31
 8001c6e:	004b      	lsls	r3, r1, #1
 8001c70:	0004      	movs	r4, r0
 8001c72:	4680      	mov	r8, r0
 8001c74:	0d5b      	lsrs	r3, r3, #21
 8001c76:	9202      	str	r2, [sp, #8]
 8001c78:	d100      	bne.n	8001c7c <__aeabi_ddiv+0x28>
 8001c7a:	e16a      	b.n	8001f52 <__aeabi_ddiv+0x2fe>
 8001c7c:	4ad4      	ldr	r2, [pc, #848]	@ (8001fd0 <__aeabi_ddiv+0x37c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d100      	bne.n	8001c84 <__aeabi_ddiv+0x30>
 8001c82:	e18c      	b.n	8001f9e <__aeabi_ddiv+0x34a>
 8001c84:	4659      	mov	r1, fp
 8001c86:	0f42      	lsrs	r2, r0, #29
 8001c88:	00c9      	lsls	r1, r1, #3
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	0409      	lsls	r1, r1, #16
 8001c90:	4311      	orrs	r1, r2
 8001c92:	00c2      	lsls	r2, r0, #3
 8001c94:	4690      	mov	r8, r2
 8001c96:	4acf      	ldr	r2, [pc, #828]	@ (8001fd4 <__aeabi_ddiv+0x380>)
 8001c98:	4689      	mov	r9, r1
 8001c9a:	4692      	mov	sl, r2
 8001c9c:	449a      	add	sl, r3
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	9303      	str	r3, [sp, #12]
 8001ca4:	9e00      	ldr	r6, [sp, #0]
 8001ca6:	9f01      	ldr	r7, [sp, #4]
 8001ca8:	033b      	lsls	r3, r7, #12
 8001caa:	0b1b      	lsrs	r3, r3, #12
 8001cac:	469b      	mov	fp, r3
 8001cae:	007b      	lsls	r3, r7, #1
 8001cb0:	0030      	movs	r0, r6
 8001cb2:	0d5b      	lsrs	r3, r3, #21
 8001cb4:	0ffd      	lsrs	r5, r7, #31
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_ddiv+0x68>
 8001cba:	e128      	b.n	8001f0e <__aeabi_ddiv+0x2ba>
 8001cbc:	4ac4      	ldr	r2, [pc, #784]	@ (8001fd0 <__aeabi_ddiv+0x37c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_ddiv+0x70>
 8001cc2:	e177      	b.n	8001fb4 <__aeabi_ddiv+0x360>
 8001cc4:	4659      	mov	r1, fp
 8001cc6:	0f72      	lsrs	r2, r6, #29
 8001cc8:	00c9      	lsls	r1, r1, #3
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	2180      	movs	r1, #128	@ 0x80
 8001cce:	0409      	lsls	r1, r1, #16
 8001cd0:	4311      	orrs	r1, r2
 8001cd2:	468b      	mov	fp, r1
 8001cd4:	49bf      	ldr	r1, [pc, #764]	@ (8001fd4 <__aeabi_ddiv+0x380>)
 8001cd6:	00f2      	lsls	r2, r6, #3
 8001cd8:	468c      	mov	ip, r1
 8001cda:	4651      	mov	r1, sl
 8001cdc:	4463      	add	r3, ip
 8001cde:	1acb      	subs	r3, r1, r3
 8001ce0:	469a      	mov	sl, r3
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9e02      	ldr	r6, [sp, #8]
 8001ce6:	406e      	eors	r6, r5
 8001ce8:	2c0f      	cmp	r4, #15
 8001cea:	d827      	bhi.n	8001d3c <__aeabi_ddiv+0xe8>
 8001cec:	49ba      	ldr	r1, [pc, #744]	@ (8001fd8 <__aeabi_ddiv+0x384>)
 8001cee:	00a4      	lsls	r4, r4, #2
 8001cf0:	5909      	ldr	r1, [r1, r4]
 8001cf2:	468f      	mov	pc, r1
 8001cf4:	46cb      	mov	fp, r9
 8001cf6:	4642      	mov	r2, r8
 8001cf8:	9e02      	ldr	r6, [sp, #8]
 8001cfa:	9b03      	ldr	r3, [sp, #12]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d016      	beq.n	8001d2e <__aeabi_ddiv+0xda>
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d100      	bne.n	8001d06 <__aeabi_ddiv+0xb2>
 8001d04:	e2a6      	b.n	8002254 <__aeabi_ddiv+0x600>
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d000      	beq.n	8001d0c <__aeabi_ddiv+0xb8>
 8001d0a:	e0df      	b.n	8001ecc <__aeabi_ddiv+0x278>
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2300      	movs	r3, #0
 8001d10:	2400      	movs	r4, #0
 8001d12:	4690      	mov	r8, r2
 8001d14:	051b      	lsls	r3, r3, #20
 8001d16:	4323      	orrs	r3, r4
 8001d18:	07f6      	lsls	r6, r6, #31
 8001d1a:	4333      	orrs	r3, r6
 8001d1c:	4640      	mov	r0, r8
 8001d1e:	0019      	movs	r1, r3
 8001d20:	b007      	add	sp, #28
 8001d22:	bcf0      	pop	{r4, r5, r6, r7}
 8001d24:	46bb      	mov	fp, r7
 8001d26:	46b2      	mov	sl, r6
 8001d28:	46a9      	mov	r9, r5
 8001d2a:	46a0      	mov	r8, r4
 8001d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2400      	movs	r4, #0
 8001d32:	4690      	mov	r8, r2
 8001d34:	4ba6      	ldr	r3, [pc, #664]	@ (8001fd0 <__aeabi_ddiv+0x37c>)
 8001d36:	e7ed      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 8001d38:	002e      	movs	r6, r5
 8001d3a:	e7df      	b.n	8001cfc <__aeabi_ddiv+0xa8>
 8001d3c:	45cb      	cmp	fp, r9
 8001d3e:	d200      	bcs.n	8001d42 <__aeabi_ddiv+0xee>
 8001d40:	e1d4      	b.n	80020ec <__aeabi_ddiv+0x498>
 8001d42:	d100      	bne.n	8001d46 <__aeabi_ddiv+0xf2>
 8001d44:	e1cf      	b.n	80020e6 <__aeabi_ddiv+0x492>
 8001d46:	2301      	movs	r3, #1
 8001d48:	425b      	negs	r3, r3
 8001d4a:	469c      	mov	ip, r3
 8001d4c:	4644      	mov	r4, r8
 8001d4e:	4648      	mov	r0, r9
 8001d50:	2700      	movs	r7, #0
 8001d52:	44e2      	add	sl, ip
 8001d54:	465b      	mov	r3, fp
 8001d56:	0e15      	lsrs	r5, r2, #24
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	431d      	orrs	r5, r3
 8001d5c:	0c19      	lsrs	r1, r3, #16
 8001d5e:	042b      	lsls	r3, r5, #16
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	9500      	str	r5, [sp, #0]
 8001d64:	0c1d      	lsrs	r5, r3, #16
 8001d66:	4691      	mov	r9, r2
 8001d68:	9102      	str	r1, [sp, #8]
 8001d6a:	9503      	str	r5, [sp, #12]
 8001d6c:	f7fe fa6e 	bl	800024c <__aeabi_uidivmod>
 8001d70:	0002      	movs	r2, r0
 8001d72:	436a      	muls	r2, r5
 8001d74:	040b      	lsls	r3, r1, #16
 8001d76:	0c21      	lsrs	r1, r4, #16
 8001d78:	4680      	mov	r8, r0
 8001d7a:	4319      	orrs	r1, r3
 8001d7c:	428a      	cmp	r2, r1
 8001d7e:	d909      	bls.n	8001d94 <__aeabi_ddiv+0x140>
 8001d80:	9d00      	ldr	r5, [sp, #0]
 8001d82:	2301      	movs	r3, #1
 8001d84:	46ac      	mov	ip, r5
 8001d86:	425b      	negs	r3, r3
 8001d88:	4461      	add	r1, ip
 8001d8a:	469c      	mov	ip, r3
 8001d8c:	44e0      	add	r8, ip
 8001d8e:	428d      	cmp	r5, r1
 8001d90:	d800      	bhi.n	8001d94 <__aeabi_ddiv+0x140>
 8001d92:	e1fb      	b.n	800218c <__aeabi_ddiv+0x538>
 8001d94:	1a88      	subs	r0, r1, r2
 8001d96:	9902      	ldr	r1, [sp, #8]
 8001d98:	f7fe fa58 	bl	800024c <__aeabi_uidivmod>
 8001d9c:	9a03      	ldr	r2, [sp, #12]
 8001d9e:	0424      	lsls	r4, r4, #16
 8001da0:	4342      	muls	r2, r0
 8001da2:	0409      	lsls	r1, r1, #16
 8001da4:	0c24      	lsrs	r4, r4, #16
 8001da6:	0003      	movs	r3, r0
 8001da8:	430c      	orrs	r4, r1
 8001daa:	42a2      	cmp	r2, r4
 8001dac:	d906      	bls.n	8001dbc <__aeabi_ddiv+0x168>
 8001dae:	9900      	ldr	r1, [sp, #0]
 8001db0:	3b01      	subs	r3, #1
 8001db2:	468c      	mov	ip, r1
 8001db4:	4464      	add	r4, ip
 8001db6:	42a1      	cmp	r1, r4
 8001db8:	d800      	bhi.n	8001dbc <__aeabi_ddiv+0x168>
 8001dba:	e1e1      	b.n	8002180 <__aeabi_ddiv+0x52c>
 8001dbc:	1aa0      	subs	r0, r4, r2
 8001dbe:	4642      	mov	r2, r8
 8001dc0:	0412      	lsls	r2, r2, #16
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	4693      	mov	fp, r2
 8001dc6:	464b      	mov	r3, r9
 8001dc8:	4659      	mov	r1, fp
 8001dca:	0c1b      	lsrs	r3, r3, #16
 8001dcc:	001d      	movs	r5, r3
 8001dce:	9304      	str	r3, [sp, #16]
 8001dd0:	040b      	lsls	r3, r1, #16
 8001dd2:	4649      	mov	r1, r9
 8001dd4:	0409      	lsls	r1, r1, #16
 8001dd6:	0c09      	lsrs	r1, r1, #16
 8001dd8:	000c      	movs	r4, r1
 8001dda:	0c1b      	lsrs	r3, r3, #16
 8001ddc:	435c      	muls	r4, r3
 8001dde:	0c12      	lsrs	r2, r2, #16
 8001de0:	436b      	muls	r3, r5
 8001de2:	4688      	mov	r8, r1
 8001de4:	4351      	muls	r1, r2
 8001de6:	436a      	muls	r2, r5
 8001de8:	0c25      	lsrs	r5, r4, #16
 8001dea:	46ac      	mov	ip, r5
 8001dec:	185b      	adds	r3, r3, r1
 8001dee:	4463      	add	r3, ip
 8001df0:	4299      	cmp	r1, r3
 8001df2:	d903      	bls.n	8001dfc <__aeabi_ddiv+0x1a8>
 8001df4:	2180      	movs	r1, #128	@ 0x80
 8001df6:	0249      	lsls	r1, r1, #9
 8001df8:	468c      	mov	ip, r1
 8001dfa:	4462      	add	r2, ip
 8001dfc:	0c19      	lsrs	r1, r3, #16
 8001dfe:	0424      	lsls	r4, r4, #16
 8001e00:	041b      	lsls	r3, r3, #16
 8001e02:	0c24      	lsrs	r4, r4, #16
 8001e04:	188a      	adds	r2, r1, r2
 8001e06:	191c      	adds	r4, r3, r4
 8001e08:	4290      	cmp	r0, r2
 8001e0a:	d302      	bcc.n	8001e12 <__aeabi_ddiv+0x1be>
 8001e0c:	d116      	bne.n	8001e3c <__aeabi_ddiv+0x1e8>
 8001e0e:	42a7      	cmp	r7, r4
 8001e10:	d214      	bcs.n	8001e3c <__aeabi_ddiv+0x1e8>
 8001e12:	465b      	mov	r3, fp
 8001e14:	9d00      	ldr	r5, [sp, #0]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	444f      	add	r7, r9
 8001e1a:	9305      	str	r3, [sp, #20]
 8001e1c:	454f      	cmp	r7, r9
 8001e1e:	419b      	sbcs	r3, r3
 8001e20:	46ac      	mov	ip, r5
 8001e22:	425b      	negs	r3, r3
 8001e24:	4463      	add	r3, ip
 8001e26:	18c0      	adds	r0, r0, r3
 8001e28:	4285      	cmp	r5, r0
 8001e2a:	d300      	bcc.n	8001e2e <__aeabi_ddiv+0x1da>
 8001e2c:	e1a1      	b.n	8002172 <__aeabi_ddiv+0x51e>
 8001e2e:	4282      	cmp	r2, r0
 8001e30:	d900      	bls.n	8001e34 <__aeabi_ddiv+0x1e0>
 8001e32:	e1f6      	b.n	8002222 <__aeabi_ddiv+0x5ce>
 8001e34:	d100      	bne.n	8001e38 <__aeabi_ddiv+0x1e4>
 8001e36:	e1f1      	b.n	800221c <__aeabi_ddiv+0x5c8>
 8001e38:	9b05      	ldr	r3, [sp, #20]
 8001e3a:	469b      	mov	fp, r3
 8001e3c:	1b3c      	subs	r4, r7, r4
 8001e3e:	42a7      	cmp	r7, r4
 8001e40:	41bf      	sbcs	r7, r7
 8001e42:	9d00      	ldr	r5, [sp, #0]
 8001e44:	1a80      	subs	r0, r0, r2
 8001e46:	427f      	negs	r7, r7
 8001e48:	1bc0      	subs	r0, r0, r7
 8001e4a:	4285      	cmp	r5, r0
 8001e4c:	d100      	bne.n	8001e50 <__aeabi_ddiv+0x1fc>
 8001e4e:	e1d0      	b.n	80021f2 <__aeabi_ddiv+0x59e>
 8001e50:	9902      	ldr	r1, [sp, #8]
 8001e52:	f7fe f9fb 	bl	800024c <__aeabi_uidivmod>
 8001e56:	9a03      	ldr	r2, [sp, #12]
 8001e58:	040b      	lsls	r3, r1, #16
 8001e5a:	4342      	muls	r2, r0
 8001e5c:	0c21      	lsrs	r1, r4, #16
 8001e5e:	0007      	movs	r7, r0
 8001e60:	4319      	orrs	r1, r3
 8001e62:	428a      	cmp	r2, r1
 8001e64:	d900      	bls.n	8001e68 <__aeabi_ddiv+0x214>
 8001e66:	e178      	b.n	800215a <__aeabi_ddiv+0x506>
 8001e68:	1a88      	subs	r0, r1, r2
 8001e6a:	9902      	ldr	r1, [sp, #8]
 8001e6c:	f7fe f9ee 	bl	800024c <__aeabi_uidivmod>
 8001e70:	9a03      	ldr	r2, [sp, #12]
 8001e72:	0424      	lsls	r4, r4, #16
 8001e74:	4342      	muls	r2, r0
 8001e76:	0409      	lsls	r1, r1, #16
 8001e78:	0c24      	lsrs	r4, r4, #16
 8001e7a:	0003      	movs	r3, r0
 8001e7c:	430c      	orrs	r4, r1
 8001e7e:	42a2      	cmp	r2, r4
 8001e80:	d900      	bls.n	8001e84 <__aeabi_ddiv+0x230>
 8001e82:	e15d      	b.n	8002140 <__aeabi_ddiv+0x4ec>
 8001e84:	4641      	mov	r1, r8
 8001e86:	1aa4      	subs	r4, r4, r2
 8001e88:	043a      	lsls	r2, r7, #16
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	9d04      	ldr	r5, [sp, #16]
 8001e8e:	0413      	lsls	r3, r2, #16
 8001e90:	0c1b      	lsrs	r3, r3, #16
 8001e92:	4359      	muls	r1, r3
 8001e94:	4647      	mov	r7, r8
 8001e96:	436b      	muls	r3, r5
 8001e98:	469c      	mov	ip, r3
 8001e9a:	0c10      	lsrs	r0, r2, #16
 8001e9c:	4347      	muls	r7, r0
 8001e9e:	0c0b      	lsrs	r3, r1, #16
 8001ea0:	44bc      	add	ip, r7
 8001ea2:	4463      	add	r3, ip
 8001ea4:	4368      	muls	r0, r5
 8001ea6:	429f      	cmp	r7, r3
 8001ea8:	d903      	bls.n	8001eb2 <__aeabi_ddiv+0x25e>
 8001eaa:	2580      	movs	r5, #128	@ 0x80
 8001eac:	026d      	lsls	r5, r5, #9
 8001eae:	46ac      	mov	ip, r5
 8001eb0:	4460      	add	r0, ip
 8001eb2:	0c1f      	lsrs	r7, r3, #16
 8001eb4:	0409      	lsls	r1, r1, #16
 8001eb6:	041b      	lsls	r3, r3, #16
 8001eb8:	0c09      	lsrs	r1, r1, #16
 8001eba:	183f      	adds	r7, r7, r0
 8001ebc:	185b      	adds	r3, r3, r1
 8001ebe:	42bc      	cmp	r4, r7
 8001ec0:	d200      	bcs.n	8001ec4 <__aeabi_ddiv+0x270>
 8001ec2:	e102      	b.n	80020ca <__aeabi_ddiv+0x476>
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_ddiv+0x274>
 8001ec6:	e0fd      	b.n	80020c4 <__aeabi_ddiv+0x470>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	4b43      	ldr	r3, [pc, #268]	@ (8001fdc <__aeabi_ddiv+0x388>)
 8001ece:	4453      	add	r3, sl
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	dc00      	bgt.n	8001ed6 <__aeabi_ddiv+0x282>
 8001ed4:	e0ae      	b.n	8002034 <__aeabi_ddiv+0x3e0>
 8001ed6:	0751      	lsls	r1, r2, #29
 8001ed8:	d000      	beq.n	8001edc <__aeabi_ddiv+0x288>
 8001eda:	e198      	b.n	800220e <__aeabi_ddiv+0x5ba>
 8001edc:	4659      	mov	r1, fp
 8001ede:	01c9      	lsls	r1, r1, #7
 8001ee0:	d506      	bpl.n	8001ef0 <__aeabi_ddiv+0x29c>
 8001ee2:	4659      	mov	r1, fp
 8001ee4:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe0 <__aeabi_ddiv+0x38c>)
 8001ee6:	4019      	ands	r1, r3
 8001ee8:	2380      	movs	r3, #128	@ 0x80
 8001eea:	468b      	mov	fp, r1
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4453      	add	r3, sl
 8001ef0:	493c      	ldr	r1, [pc, #240]	@ (8001fe4 <__aeabi_ddiv+0x390>)
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	dd00      	ble.n	8001ef8 <__aeabi_ddiv+0x2a4>
 8001ef6:	e71a      	b.n	8001d2e <__aeabi_ddiv+0xda>
 8001ef8:	4659      	mov	r1, fp
 8001efa:	08d2      	lsrs	r2, r2, #3
 8001efc:	0749      	lsls	r1, r1, #29
 8001efe:	4311      	orrs	r1, r2
 8001f00:	465a      	mov	r2, fp
 8001f02:	055b      	lsls	r3, r3, #21
 8001f04:	0254      	lsls	r4, r2, #9
 8001f06:	4688      	mov	r8, r1
 8001f08:	0b24      	lsrs	r4, r4, #12
 8001f0a:	0d5b      	lsrs	r3, r3, #21
 8001f0c:	e702      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 8001f0e:	465a      	mov	r2, fp
 8001f10:	9b00      	ldr	r3, [sp, #0]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	d100      	bne.n	8001f18 <__aeabi_ddiv+0x2c4>
 8001f16:	e07e      	b.n	8002016 <__aeabi_ddiv+0x3c2>
 8001f18:	465b      	mov	r3, fp
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d100      	bne.n	8001f20 <__aeabi_ddiv+0x2cc>
 8001f1e:	e100      	b.n	8002122 <__aeabi_ddiv+0x4ce>
 8001f20:	4658      	mov	r0, fp
 8001f22:	f001 fabb 	bl	800349c <__clzsi2>
 8001f26:	0002      	movs	r2, r0
 8001f28:	0003      	movs	r3, r0
 8001f2a:	3a0b      	subs	r2, #11
 8001f2c:	271d      	movs	r7, #29
 8001f2e:	9e00      	ldr	r6, [sp, #0]
 8001f30:	1aba      	subs	r2, r7, r2
 8001f32:	0019      	movs	r1, r3
 8001f34:	4658      	mov	r0, fp
 8001f36:	40d6      	lsrs	r6, r2
 8001f38:	3908      	subs	r1, #8
 8001f3a:	4088      	lsls	r0, r1
 8001f3c:	0032      	movs	r2, r6
 8001f3e:	4302      	orrs	r2, r0
 8001f40:	4693      	mov	fp, r2
 8001f42:	9a00      	ldr	r2, [sp, #0]
 8001f44:	408a      	lsls	r2, r1
 8001f46:	4928      	ldr	r1, [pc, #160]	@ (8001fe8 <__aeabi_ddiv+0x394>)
 8001f48:	4453      	add	r3, sl
 8001f4a:	468a      	mov	sl, r1
 8001f4c:	449a      	add	sl, r3
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e6c8      	b.n	8001ce4 <__aeabi_ddiv+0x90>
 8001f52:	465b      	mov	r3, fp
 8001f54:	4303      	orrs	r3, r0
 8001f56:	4699      	mov	r9, r3
 8001f58:	d056      	beq.n	8002008 <__aeabi_ddiv+0x3b4>
 8001f5a:	465b      	mov	r3, fp
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d100      	bne.n	8001f62 <__aeabi_ddiv+0x30e>
 8001f60:	e0cd      	b.n	80020fe <__aeabi_ddiv+0x4aa>
 8001f62:	4658      	mov	r0, fp
 8001f64:	f001 fa9a 	bl	800349c <__clzsi2>
 8001f68:	230b      	movs	r3, #11
 8001f6a:	425b      	negs	r3, r3
 8001f6c:	469c      	mov	ip, r3
 8001f6e:	0002      	movs	r2, r0
 8001f70:	4484      	add	ip, r0
 8001f72:	4666      	mov	r6, ip
 8001f74:	231d      	movs	r3, #29
 8001f76:	1b9b      	subs	r3, r3, r6
 8001f78:	0026      	movs	r6, r4
 8001f7a:	0011      	movs	r1, r2
 8001f7c:	4658      	mov	r0, fp
 8001f7e:	40de      	lsrs	r6, r3
 8001f80:	3908      	subs	r1, #8
 8001f82:	4088      	lsls	r0, r1
 8001f84:	0033      	movs	r3, r6
 8001f86:	4303      	orrs	r3, r0
 8001f88:	4699      	mov	r9, r3
 8001f8a:	0023      	movs	r3, r4
 8001f8c:	408b      	lsls	r3, r1
 8001f8e:	4698      	mov	r8, r3
 8001f90:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <__aeabi_ddiv+0x398>)
 8001f92:	2400      	movs	r4, #0
 8001f94:	1a9b      	subs	r3, r3, r2
 8001f96:	469a      	mov	sl, r3
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9303      	str	r3, [sp, #12]
 8001f9c:	e682      	b.n	8001ca4 <__aeabi_ddiv+0x50>
 8001f9e:	465a      	mov	r2, fp
 8001fa0:	4302      	orrs	r2, r0
 8001fa2:	4691      	mov	r9, r2
 8001fa4:	d12a      	bne.n	8001ffc <__aeabi_ddiv+0x3a8>
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	469a      	mov	sl, r3
 8001faa:	2302      	movs	r3, #2
 8001fac:	4690      	mov	r8, r2
 8001fae:	2408      	movs	r4, #8
 8001fb0:	9303      	str	r3, [sp, #12]
 8001fb2:	e677      	b.n	8001ca4 <__aeabi_ddiv+0x50>
 8001fb4:	465a      	mov	r2, fp
 8001fb6:	9b00      	ldr	r3, [sp, #0]
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff0 <__aeabi_ddiv+0x39c>)
 8001fbc:	469c      	mov	ip, r3
 8001fbe:	44e2      	add	sl, ip
 8001fc0:	2a00      	cmp	r2, #0
 8001fc2:	d117      	bne.n	8001ff4 <__aeabi_ddiv+0x3a0>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	431c      	orrs	r4, r3
 8001fc8:	2300      	movs	r3, #0
 8001fca:	469b      	mov	fp, r3
 8001fcc:	3302      	adds	r3, #2
 8001fce:	e689      	b.n	8001ce4 <__aeabi_ddiv+0x90>
 8001fd0:	000007ff 	.word	0x000007ff
 8001fd4:	fffffc01 	.word	0xfffffc01
 8001fd8:	0800e46c 	.word	0x0800e46c
 8001fdc:	000003ff 	.word	0x000003ff
 8001fe0:	feffffff 	.word	0xfeffffff
 8001fe4:	000007fe 	.word	0x000007fe
 8001fe8:	000003f3 	.word	0x000003f3
 8001fec:	fffffc0d 	.word	0xfffffc0d
 8001ff0:	fffff801 	.word	0xfffff801
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	0032      	movs	r2, r6
 8001ff8:	431c      	orrs	r4, r3
 8001ffa:	e673      	b.n	8001ce4 <__aeabi_ddiv+0x90>
 8001ffc:	469a      	mov	sl, r3
 8001ffe:	2303      	movs	r3, #3
 8002000:	46d9      	mov	r9, fp
 8002002:	240c      	movs	r4, #12
 8002004:	9303      	str	r3, [sp, #12]
 8002006:	e64d      	b.n	8001ca4 <__aeabi_ddiv+0x50>
 8002008:	2300      	movs	r3, #0
 800200a:	4698      	mov	r8, r3
 800200c:	469a      	mov	sl, r3
 800200e:	3301      	adds	r3, #1
 8002010:	2404      	movs	r4, #4
 8002012:	9303      	str	r3, [sp, #12]
 8002014:	e646      	b.n	8001ca4 <__aeabi_ddiv+0x50>
 8002016:	2301      	movs	r3, #1
 8002018:	431c      	orrs	r4, r3
 800201a:	2300      	movs	r3, #0
 800201c:	469b      	mov	fp, r3
 800201e:	3301      	adds	r3, #1
 8002020:	e660      	b.n	8001ce4 <__aeabi_ddiv+0x90>
 8002022:	2300      	movs	r3, #0
 8002024:	2480      	movs	r4, #128	@ 0x80
 8002026:	4698      	mov	r8, r3
 8002028:	2600      	movs	r6, #0
 800202a:	4b92      	ldr	r3, [pc, #584]	@ (8002274 <__aeabi_ddiv+0x620>)
 800202c:	0324      	lsls	r4, r4, #12
 800202e:	e671      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 8002030:	2201      	movs	r2, #1
 8002032:	4252      	negs	r2, r2
 8002034:	2101      	movs	r1, #1
 8002036:	1ac9      	subs	r1, r1, r3
 8002038:	2938      	cmp	r1, #56	@ 0x38
 800203a:	dd00      	ble.n	800203e <__aeabi_ddiv+0x3ea>
 800203c:	e666      	b.n	8001d0c <__aeabi_ddiv+0xb8>
 800203e:	291f      	cmp	r1, #31
 8002040:	dc00      	bgt.n	8002044 <__aeabi_ddiv+0x3f0>
 8002042:	e0ab      	b.n	800219c <__aeabi_ddiv+0x548>
 8002044:	201f      	movs	r0, #31
 8002046:	4240      	negs	r0, r0
 8002048:	1ac3      	subs	r3, r0, r3
 800204a:	4658      	mov	r0, fp
 800204c:	40d8      	lsrs	r0, r3
 800204e:	0003      	movs	r3, r0
 8002050:	2920      	cmp	r1, #32
 8002052:	d004      	beq.n	800205e <__aeabi_ddiv+0x40a>
 8002054:	4658      	mov	r0, fp
 8002056:	4988      	ldr	r1, [pc, #544]	@ (8002278 <__aeabi_ddiv+0x624>)
 8002058:	4451      	add	r1, sl
 800205a:	4088      	lsls	r0, r1
 800205c:	4302      	orrs	r2, r0
 800205e:	1e51      	subs	r1, r2, #1
 8002060:	418a      	sbcs	r2, r1
 8002062:	431a      	orrs	r2, r3
 8002064:	2307      	movs	r3, #7
 8002066:	0019      	movs	r1, r3
 8002068:	2400      	movs	r4, #0
 800206a:	4011      	ands	r1, r2
 800206c:	4213      	tst	r3, r2
 800206e:	d00c      	beq.n	800208a <__aeabi_ddiv+0x436>
 8002070:	230f      	movs	r3, #15
 8002072:	4013      	ands	r3, r2
 8002074:	2b04      	cmp	r3, #4
 8002076:	d100      	bne.n	800207a <__aeabi_ddiv+0x426>
 8002078:	e0f9      	b.n	800226e <__aeabi_ddiv+0x61a>
 800207a:	1d11      	adds	r1, r2, #4
 800207c:	4291      	cmp	r1, r2
 800207e:	419b      	sbcs	r3, r3
 8002080:	000a      	movs	r2, r1
 8002082:	425b      	negs	r3, r3
 8002084:	0759      	lsls	r1, r3, #29
 8002086:	025b      	lsls	r3, r3, #9
 8002088:	0b1c      	lsrs	r4, r3, #12
 800208a:	08d2      	lsrs	r2, r2, #3
 800208c:	430a      	orrs	r2, r1
 800208e:	4690      	mov	r8, r2
 8002090:	2300      	movs	r3, #0
 8002092:	e63f      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 8002094:	2480      	movs	r4, #128	@ 0x80
 8002096:	464b      	mov	r3, r9
 8002098:	0324      	lsls	r4, r4, #12
 800209a:	4223      	tst	r3, r4
 800209c:	d009      	beq.n	80020b2 <__aeabi_ddiv+0x45e>
 800209e:	465b      	mov	r3, fp
 80020a0:	4223      	tst	r3, r4
 80020a2:	d106      	bne.n	80020b2 <__aeabi_ddiv+0x45e>
 80020a4:	431c      	orrs	r4, r3
 80020a6:	0324      	lsls	r4, r4, #12
 80020a8:	002e      	movs	r6, r5
 80020aa:	4690      	mov	r8, r2
 80020ac:	4b71      	ldr	r3, [pc, #452]	@ (8002274 <__aeabi_ddiv+0x620>)
 80020ae:	0b24      	lsrs	r4, r4, #12
 80020b0:	e630      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 80020b2:	2480      	movs	r4, #128	@ 0x80
 80020b4:	464b      	mov	r3, r9
 80020b6:	0324      	lsls	r4, r4, #12
 80020b8:	431c      	orrs	r4, r3
 80020ba:	0324      	lsls	r4, r4, #12
 80020bc:	9e02      	ldr	r6, [sp, #8]
 80020be:	4b6d      	ldr	r3, [pc, #436]	@ (8002274 <__aeabi_ddiv+0x620>)
 80020c0:	0b24      	lsrs	r4, r4, #12
 80020c2:	e627      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d100      	bne.n	80020ca <__aeabi_ddiv+0x476>
 80020c8:	e700      	b.n	8001ecc <__aeabi_ddiv+0x278>
 80020ca:	9800      	ldr	r0, [sp, #0]
 80020cc:	1e51      	subs	r1, r2, #1
 80020ce:	4684      	mov	ip, r0
 80020d0:	4464      	add	r4, ip
 80020d2:	4284      	cmp	r4, r0
 80020d4:	d200      	bcs.n	80020d8 <__aeabi_ddiv+0x484>
 80020d6:	e084      	b.n	80021e2 <__aeabi_ddiv+0x58e>
 80020d8:	42bc      	cmp	r4, r7
 80020da:	d200      	bcs.n	80020de <__aeabi_ddiv+0x48a>
 80020dc:	e0ae      	b.n	800223c <__aeabi_ddiv+0x5e8>
 80020de:	d100      	bne.n	80020e2 <__aeabi_ddiv+0x48e>
 80020e0:	e0c1      	b.n	8002266 <__aeabi_ddiv+0x612>
 80020e2:	000a      	movs	r2, r1
 80020e4:	e6f0      	b.n	8001ec8 <__aeabi_ddiv+0x274>
 80020e6:	4542      	cmp	r2, r8
 80020e8:	d900      	bls.n	80020ec <__aeabi_ddiv+0x498>
 80020ea:	e62c      	b.n	8001d46 <__aeabi_ddiv+0xf2>
 80020ec:	464b      	mov	r3, r9
 80020ee:	07dc      	lsls	r4, r3, #31
 80020f0:	0858      	lsrs	r0, r3, #1
 80020f2:	4643      	mov	r3, r8
 80020f4:	085b      	lsrs	r3, r3, #1
 80020f6:	431c      	orrs	r4, r3
 80020f8:	4643      	mov	r3, r8
 80020fa:	07df      	lsls	r7, r3, #31
 80020fc:	e62a      	b.n	8001d54 <__aeabi_ddiv+0x100>
 80020fe:	f001 f9cd 	bl	800349c <__clzsi2>
 8002102:	2315      	movs	r3, #21
 8002104:	469c      	mov	ip, r3
 8002106:	4484      	add	ip, r0
 8002108:	0002      	movs	r2, r0
 800210a:	4663      	mov	r3, ip
 800210c:	3220      	adds	r2, #32
 800210e:	2b1c      	cmp	r3, #28
 8002110:	dc00      	bgt.n	8002114 <__aeabi_ddiv+0x4c0>
 8002112:	e72e      	b.n	8001f72 <__aeabi_ddiv+0x31e>
 8002114:	0023      	movs	r3, r4
 8002116:	3808      	subs	r0, #8
 8002118:	4083      	lsls	r3, r0
 800211a:	4699      	mov	r9, r3
 800211c:	2300      	movs	r3, #0
 800211e:	4698      	mov	r8, r3
 8002120:	e736      	b.n	8001f90 <__aeabi_ddiv+0x33c>
 8002122:	f001 f9bb 	bl	800349c <__clzsi2>
 8002126:	0002      	movs	r2, r0
 8002128:	0003      	movs	r3, r0
 800212a:	3215      	adds	r2, #21
 800212c:	3320      	adds	r3, #32
 800212e:	2a1c      	cmp	r2, #28
 8002130:	dc00      	bgt.n	8002134 <__aeabi_ddiv+0x4e0>
 8002132:	e6fb      	b.n	8001f2c <__aeabi_ddiv+0x2d8>
 8002134:	9900      	ldr	r1, [sp, #0]
 8002136:	3808      	subs	r0, #8
 8002138:	4081      	lsls	r1, r0
 800213a:	2200      	movs	r2, #0
 800213c:	468b      	mov	fp, r1
 800213e:	e702      	b.n	8001f46 <__aeabi_ddiv+0x2f2>
 8002140:	9900      	ldr	r1, [sp, #0]
 8002142:	3b01      	subs	r3, #1
 8002144:	468c      	mov	ip, r1
 8002146:	4464      	add	r4, ip
 8002148:	42a1      	cmp	r1, r4
 800214a:	d900      	bls.n	800214e <__aeabi_ddiv+0x4fa>
 800214c:	e69a      	b.n	8001e84 <__aeabi_ddiv+0x230>
 800214e:	42a2      	cmp	r2, r4
 8002150:	d800      	bhi.n	8002154 <__aeabi_ddiv+0x500>
 8002152:	e697      	b.n	8001e84 <__aeabi_ddiv+0x230>
 8002154:	1e83      	subs	r3, r0, #2
 8002156:	4464      	add	r4, ip
 8002158:	e694      	b.n	8001e84 <__aeabi_ddiv+0x230>
 800215a:	46ac      	mov	ip, r5
 800215c:	4461      	add	r1, ip
 800215e:	3f01      	subs	r7, #1
 8002160:	428d      	cmp	r5, r1
 8002162:	d900      	bls.n	8002166 <__aeabi_ddiv+0x512>
 8002164:	e680      	b.n	8001e68 <__aeabi_ddiv+0x214>
 8002166:	428a      	cmp	r2, r1
 8002168:	d800      	bhi.n	800216c <__aeabi_ddiv+0x518>
 800216a:	e67d      	b.n	8001e68 <__aeabi_ddiv+0x214>
 800216c:	1e87      	subs	r7, r0, #2
 800216e:	4461      	add	r1, ip
 8002170:	e67a      	b.n	8001e68 <__aeabi_ddiv+0x214>
 8002172:	4285      	cmp	r5, r0
 8002174:	d000      	beq.n	8002178 <__aeabi_ddiv+0x524>
 8002176:	e65f      	b.n	8001e38 <__aeabi_ddiv+0x1e4>
 8002178:	45b9      	cmp	r9, r7
 800217a:	d900      	bls.n	800217e <__aeabi_ddiv+0x52a>
 800217c:	e65c      	b.n	8001e38 <__aeabi_ddiv+0x1e4>
 800217e:	e656      	b.n	8001e2e <__aeabi_ddiv+0x1da>
 8002180:	42a2      	cmp	r2, r4
 8002182:	d800      	bhi.n	8002186 <__aeabi_ddiv+0x532>
 8002184:	e61a      	b.n	8001dbc <__aeabi_ddiv+0x168>
 8002186:	1e83      	subs	r3, r0, #2
 8002188:	4464      	add	r4, ip
 800218a:	e617      	b.n	8001dbc <__aeabi_ddiv+0x168>
 800218c:	428a      	cmp	r2, r1
 800218e:	d800      	bhi.n	8002192 <__aeabi_ddiv+0x53e>
 8002190:	e600      	b.n	8001d94 <__aeabi_ddiv+0x140>
 8002192:	46ac      	mov	ip, r5
 8002194:	1e83      	subs	r3, r0, #2
 8002196:	4698      	mov	r8, r3
 8002198:	4461      	add	r1, ip
 800219a:	e5fb      	b.n	8001d94 <__aeabi_ddiv+0x140>
 800219c:	4837      	ldr	r0, [pc, #220]	@ (800227c <__aeabi_ddiv+0x628>)
 800219e:	0014      	movs	r4, r2
 80021a0:	4450      	add	r0, sl
 80021a2:	4082      	lsls	r2, r0
 80021a4:	465b      	mov	r3, fp
 80021a6:	0017      	movs	r7, r2
 80021a8:	4083      	lsls	r3, r0
 80021aa:	40cc      	lsrs	r4, r1
 80021ac:	1e7a      	subs	r2, r7, #1
 80021ae:	4197      	sbcs	r7, r2
 80021b0:	4323      	orrs	r3, r4
 80021b2:	433b      	orrs	r3, r7
 80021b4:	001a      	movs	r2, r3
 80021b6:	465b      	mov	r3, fp
 80021b8:	40cb      	lsrs	r3, r1
 80021ba:	0751      	lsls	r1, r2, #29
 80021bc:	d009      	beq.n	80021d2 <__aeabi_ddiv+0x57e>
 80021be:	210f      	movs	r1, #15
 80021c0:	4011      	ands	r1, r2
 80021c2:	2904      	cmp	r1, #4
 80021c4:	d005      	beq.n	80021d2 <__aeabi_ddiv+0x57e>
 80021c6:	1d11      	adds	r1, r2, #4
 80021c8:	4291      	cmp	r1, r2
 80021ca:	4192      	sbcs	r2, r2
 80021cc:	4252      	negs	r2, r2
 80021ce:	189b      	adds	r3, r3, r2
 80021d0:	000a      	movs	r2, r1
 80021d2:	0219      	lsls	r1, r3, #8
 80021d4:	d400      	bmi.n	80021d8 <__aeabi_ddiv+0x584>
 80021d6:	e755      	b.n	8002084 <__aeabi_ddiv+0x430>
 80021d8:	2200      	movs	r2, #0
 80021da:	2301      	movs	r3, #1
 80021dc:	2400      	movs	r4, #0
 80021de:	4690      	mov	r8, r2
 80021e0:	e598      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 80021e2:	000a      	movs	r2, r1
 80021e4:	42bc      	cmp	r4, r7
 80021e6:	d000      	beq.n	80021ea <__aeabi_ddiv+0x596>
 80021e8:	e66e      	b.n	8001ec8 <__aeabi_ddiv+0x274>
 80021ea:	454b      	cmp	r3, r9
 80021ec:	d000      	beq.n	80021f0 <__aeabi_ddiv+0x59c>
 80021ee:	e66b      	b.n	8001ec8 <__aeabi_ddiv+0x274>
 80021f0:	e66c      	b.n	8001ecc <__aeabi_ddiv+0x278>
 80021f2:	4b23      	ldr	r3, [pc, #140]	@ (8002280 <__aeabi_ddiv+0x62c>)
 80021f4:	4a23      	ldr	r2, [pc, #140]	@ (8002284 <__aeabi_ddiv+0x630>)
 80021f6:	4453      	add	r3, sl
 80021f8:	4592      	cmp	sl, r2
 80021fa:	da00      	bge.n	80021fe <__aeabi_ddiv+0x5aa>
 80021fc:	e718      	b.n	8002030 <__aeabi_ddiv+0x3dc>
 80021fe:	2101      	movs	r1, #1
 8002200:	4249      	negs	r1, r1
 8002202:	1d0a      	adds	r2, r1, #4
 8002204:	428a      	cmp	r2, r1
 8002206:	4189      	sbcs	r1, r1
 8002208:	4249      	negs	r1, r1
 800220a:	448b      	add	fp, r1
 800220c:	e666      	b.n	8001edc <__aeabi_ddiv+0x288>
 800220e:	210f      	movs	r1, #15
 8002210:	4011      	ands	r1, r2
 8002212:	2904      	cmp	r1, #4
 8002214:	d100      	bne.n	8002218 <__aeabi_ddiv+0x5c4>
 8002216:	e661      	b.n	8001edc <__aeabi_ddiv+0x288>
 8002218:	0011      	movs	r1, r2
 800221a:	e7f2      	b.n	8002202 <__aeabi_ddiv+0x5ae>
 800221c:	42bc      	cmp	r4, r7
 800221e:	d800      	bhi.n	8002222 <__aeabi_ddiv+0x5ce>
 8002220:	e60a      	b.n	8001e38 <__aeabi_ddiv+0x1e4>
 8002222:	2302      	movs	r3, #2
 8002224:	425b      	negs	r3, r3
 8002226:	469c      	mov	ip, r3
 8002228:	9900      	ldr	r1, [sp, #0]
 800222a:	444f      	add	r7, r9
 800222c:	454f      	cmp	r7, r9
 800222e:	419b      	sbcs	r3, r3
 8002230:	44e3      	add	fp, ip
 8002232:	468c      	mov	ip, r1
 8002234:	425b      	negs	r3, r3
 8002236:	4463      	add	r3, ip
 8002238:	18c0      	adds	r0, r0, r3
 800223a:	e5ff      	b.n	8001e3c <__aeabi_ddiv+0x1e8>
 800223c:	4649      	mov	r1, r9
 800223e:	9d00      	ldr	r5, [sp, #0]
 8002240:	0048      	lsls	r0, r1, #1
 8002242:	4548      	cmp	r0, r9
 8002244:	4189      	sbcs	r1, r1
 8002246:	46ac      	mov	ip, r5
 8002248:	4249      	negs	r1, r1
 800224a:	4461      	add	r1, ip
 800224c:	4681      	mov	r9, r0
 800224e:	3a02      	subs	r2, #2
 8002250:	1864      	adds	r4, r4, r1
 8002252:	e7c7      	b.n	80021e4 <__aeabi_ddiv+0x590>
 8002254:	2480      	movs	r4, #128	@ 0x80
 8002256:	465b      	mov	r3, fp
 8002258:	0324      	lsls	r4, r4, #12
 800225a:	431c      	orrs	r4, r3
 800225c:	0324      	lsls	r4, r4, #12
 800225e:	4690      	mov	r8, r2
 8002260:	4b04      	ldr	r3, [pc, #16]	@ (8002274 <__aeabi_ddiv+0x620>)
 8002262:	0b24      	lsrs	r4, r4, #12
 8002264:	e556      	b.n	8001d14 <__aeabi_ddiv+0xc0>
 8002266:	4599      	cmp	r9, r3
 8002268:	d3e8      	bcc.n	800223c <__aeabi_ddiv+0x5e8>
 800226a:	000a      	movs	r2, r1
 800226c:	e7bd      	b.n	80021ea <__aeabi_ddiv+0x596>
 800226e:	2300      	movs	r3, #0
 8002270:	e708      	b.n	8002084 <__aeabi_ddiv+0x430>
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	000007ff 	.word	0x000007ff
 8002278:	0000043e 	.word	0x0000043e
 800227c:	0000041e 	.word	0x0000041e
 8002280:	000003ff 	.word	0x000003ff
 8002284:	fffffc02 	.word	0xfffffc02

08002288 <__eqdf2>:
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228a:	4657      	mov	r7, sl
 800228c:	46de      	mov	lr, fp
 800228e:	464e      	mov	r6, r9
 8002290:	4645      	mov	r5, r8
 8002292:	b5e0      	push	{r5, r6, r7, lr}
 8002294:	000d      	movs	r5, r1
 8002296:	0004      	movs	r4, r0
 8002298:	0fe8      	lsrs	r0, r5, #31
 800229a:	4683      	mov	fp, r0
 800229c:	0309      	lsls	r1, r1, #12
 800229e:	0fd8      	lsrs	r0, r3, #31
 80022a0:	0b09      	lsrs	r1, r1, #12
 80022a2:	4682      	mov	sl, r0
 80022a4:	4819      	ldr	r0, [pc, #100]	@ (800230c <__eqdf2+0x84>)
 80022a6:	468c      	mov	ip, r1
 80022a8:	031f      	lsls	r7, r3, #12
 80022aa:	0069      	lsls	r1, r5, #1
 80022ac:	005e      	lsls	r6, r3, #1
 80022ae:	0d49      	lsrs	r1, r1, #21
 80022b0:	0b3f      	lsrs	r7, r7, #12
 80022b2:	0d76      	lsrs	r6, r6, #21
 80022b4:	4281      	cmp	r1, r0
 80022b6:	d018      	beq.n	80022ea <__eqdf2+0x62>
 80022b8:	4286      	cmp	r6, r0
 80022ba:	d00f      	beq.n	80022dc <__eqdf2+0x54>
 80022bc:	2001      	movs	r0, #1
 80022be:	42b1      	cmp	r1, r6
 80022c0:	d10d      	bne.n	80022de <__eqdf2+0x56>
 80022c2:	45bc      	cmp	ip, r7
 80022c4:	d10b      	bne.n	80022de <__eqdf2+0x56>
 80022c6:	4294      	cmp	r4, r2
 80022c8:	d109      	bne.n	80022de <__eqdf2+0x56>
 80022ca:	45d3      	cmp	fp, sl
 80022cc:	d01c      	beq.n	8002308 <__eqdf2+0x80>
 80022ce:	2900      	cmp	r1, #0
 80022d0:	d105      	bne.n	80022de <__eqdf2+0x56>
 80022d2:	4660      	mov	r0, ip
 80022d4:	4320      	orrs	r0, r4
 80022d6:	1e43      	subs	r3, r0, #1
 80022d8:	4198      	sbcs	r0, r3
 80022da:	e000      	b.n	80022de <__eqdf2+0x56>
 80022dc:	2001      	movs	r0, #1
 80022de:	bcf0      	pop	{r4, r5, r6, r7}
 80022e0:	46bb      	mov	fp, r7
 80022e2:	46b2      	mov	sl, r6
 80022e4:	46a9      	mov	r9, r5
 80022e6:	46a0      	mov	r8, r4
 80022e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ea:	2001      	movs	r0, #1
 80022ec:	428e      	cmp	r6, r1
 80022ee:	d1f6      	bne.n	80022de <__eqdf2+0x56>
 80022f0:	4661      	mov	r1, ip
 80022f2:	4339      	orrs	r1, r7
 80022f4:	000f      	movs	r7, r1
 80022f6:	4317      	orrs	r7, r2
 80022f8:	4327      	orrs	r7, r4
 80022fa:	d1f0      	bne.n	80022de <__eqdf2+0x56>
 80022fc:	465b      	mov	r3, fp
 80022fe:	4652      	mov	r2, sl
 8002300:	1a98      	subs	r0, r3, r2
 8002302:	1e43      	subs	r3, r0, #1
 8002304:	4198      	sbcs	r0, r3
 8002306:	e7ea      	b.n	80022de <__eqdf2+0x56>
 8002308:	2000      	movs	r0, #0
 800230a:	e7e8      	b.n	80022de <__eqdf2+0x56>
 800230c:	000007ff 	.word	0x000007ff

08002310 <__gedf2>:
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	4657      	mov	r7, sl
 8002314:	464e      	mov	r6, r9
 8002316:	4645      	mov	r5, r8
 8002318:	46de      	mov	lr, fp
 800231a:	b5e0      	push	{r5, r6, r7, lr}
 800231c:	000d      	movs	r5, r1
 800231e:	030f      	lsls	r7, r1, #12
 8002320:	0b39      	lsrs	r1, r7, #12
 8002322:	b083      	sub	sp, #12
 8002324:	0004      	movs	r4, r0
 8002326:	4680      	mov	r8, r0
 8002328:	9101      	str	r1, [sp, #4]
 800232a:	0058      	lsls	r0, r3, #1
 800232c:	0fe9      	lsrs	r1, r5, #31
 800232e:	4f31      	ldr	r7, [pc, #196]	@ (80023f4 <__gedf2+0xe4>)
 8002330:	0d40      	lsrs	r0, r0, #21
 8002332:	468c      	mov	ip, r1
 8002334:	006e      	lsls	r6, r5, #1
 8002336:	0319      	lsls	r1, r3, #12
 8002338:	4682      	mov	sl, r0
 800233a:	4691      	mov	r9, r2
 800233c:	0d76      	lsrs	r6, r6, #21
 800233e:	0b09      	lsrs	r1, r1, #12
 8002340:	0fd8      	lsrs	r0, r3, #31
 8002342:	42be      	cmp	r6, r7
 8002344:	d01f      	beq.n	8002386 <__gedf2+0x76>
 8002346:	45ba      	cmp	sl, r7
 8002348:	d00f      	beq.n	800236a <__gedf2+0x5a>
 800234a:	2e00      	cmp	r6, #0
 800234c:	d12f      	bne.n	80023ae <__gedf2+0x9e>
 800234e:	4655      	mov	r5, sl
 8002350:	9e01      	ldr	r6, [sp, #4]
 8002352:	4334      	orrs	r4, r6
 8002354:	2d00      	cmp	r5, #0
 8002356:	d127      	bne.n	80023a8 <__gedf2+0x98>
 8002358:	430a      	orrs	r2, r1
 800235a:	d03a      	beq.n	80023d2 <__gedf2+0xc2>
 800235c:	2c00      	cmp	r4, #0
 800235e:	d145      	bne.n	80023ec <__gedf2+0xdc>
 8002360:	2800      	cmp	r0, #0
 8002362:	d11a      	bne.n	800239a <__gedf2+0x8a>
 8002364:	2001      	movs	r0, #1
 8002366:	4240      	negs	r0, r0
 8002368:	e017      	b.n	800239a <__gedf2+0x8a>
 800236a:	4311      	orrs	r1, r2
 800236c:	d13b      	bne.n	80023e6 <__gedf2+0xd6>
 800236e:	2e00      	cmp	r6, #0
 8002370:	d102      	bne.n	8002378 <__gedf2+0x68>
 8002372:	9f01      	ldr	r7, [sp, #4]
 8002374:	4327      	orrs	r7, r4
 8002376:	d0f3      	beq.n	8002360 <__gedf2+0x50>
 8002378:	4584      	cmp	ip, r0
 800237a:	d109      	bne.n	8002390 <__gedf2+0x80>
 800237c:	4663      	mov	r3, ip
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <__gedf2+0x54>
 8002382:	4660      	mov	r0, ip
 8002384:	e009      	b.n	800239a <__gedf2+0x8a>
 8002386:	9f01      	ldr	r7, [sp, #4]
 8002388:	4327      	orrs	r7, r4
 800238a:	d12c      	bne.n	80023e6 <__gedf2+0xd6>
 800238c:	45b2      	cmp	sl, r6
 800238e:	d024      	beq.n	80023da <__gedf2+0xca>
 8002390:	4663      	mov	r3, ip
 8002392:	2002      	movs	r0, #2
 8002394:	3b01      	subs	r3, #1
 8002396:	4018      	ands	r0, r3
 8002398:	3801      	subs	r0, #1
 800239a:	b003      	add	sp, #12
 800239c:	bcf0      	pop	{r4, r5, r6, r7}
 800239e:	46bb      	mov	fp, r7
 80023a0:	46b2      	mov	sl, r6
 80023a2:	46a9      	mov	r9, r5
 80023a4:	46a0      	mov	r8, r4
 80023a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a8:	2c00      	cmp	r4, #0
 80023aa:	d0d9      	beq.n	8002360 <__gedf2+0x50>
 80023ac:	e7e4      	b.n	8002378 <__gedf2+0x68>
 80023ae:	4654      	mov	r4, sl
 80023b0:	2c00      	cmp	r4, #0
 80023b2:	d0ed      	beq.n	8002390 <__gedf2+0x80>
 80023b4:	4584      	cmp	ip, r0
 80023b6:	d1eb      	bne.n	8002390 <__gedf2+0x80>
 80023b8:	4556      	cmp	r6, sl
 80023ba:	dce9      	bgt.n	8002390 <__gedf2+0x80>
 80023bc:	dbde      	blt.n	800237c <__gedf2+0x6c>
 80023be:	9b01      	ldr	r3, [sp, #4]
 80023c0:	428b      	cmp	r3, r1
 80023c2:	d8e5      	bhi.n	8002390 <__gedf2+0x80>
 80023c4:	d1da      	bne.n	800237c <__gedf2+0x6c>
 80023c6:	45c8      	cmp	r8, r9
 80023c8:	d8e2      	bhi.n	8002390 <__gedf2+0x80>
 80023ca:	2000      	movs	r0, #0
 80023cc:	45c8      	cmp	r8, r9
 80023ce:	d2e4      	bcs.n	800239a <__gedf2+0x8a>
 80023d0:	e7d4      	b.n	800237c <__gedf2+0x6c>
 80023d2:	2000      	movs	r0, #0
 80023d4:	2c00      	cmp	r4, #0
 80023d6:	d0e0      	beq.n	800239a <__gedf2+0x8a>
 80023d8:	e7da      	b.n	8002390 <__gedf2+0x80>
 80023da:	4311      	orrs	r1, r2
 80023dc:	d103      	bne.n	80023e6 <__gedf2+0xd6>
 80023de:	4584      	cmp	ip, r0
 80023e0:	d1d6      	bne.n	8002390 <__gedf2+0x80>
 80023e2:	2000      	movs	r0, #0
 80023e4:	e7d9      	b.n	800239a <__gedf2+0x8a>
 80023e6:	2002      	movs	r0, #2
 80023e8:	4240      	negs	r0, r0
 80023ea:	e7d6      	b.n	800239a <__gedf2+0x8a>
 80023ec:	4584      	cmp	ip, r0
 80023ee:	d0e6      	beq.n	80023be <__gedf2+0xae>
 80023f0:	e7ce      	b.n	8002390 <__gedf2+0x80>
 80023f2:	46c0      	nop			@ (mov r8, r8)
 80023f4:	000007ff 	.word	0x000007ff

080023f8 <__ledf2>:
 80023f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fa:	4657      	mov	r7, sl
 80023fc:	464e      	mov	r6, r9
 80023fe:	4645      	mov	r5, r8
 8002400:	46de      	mov	lr, fp
 8002402:	b5e0      	push	{r5, r6, r7, lr}
 8002404:	000d      	movs	r5, r1
 8002406:	030f      	lsls	r7, r1, #12
 8002408:	0004      	movs	r4, r0
 800240a:	4680      	mov	r8, r0
 800240c:	0fe8      	lsrs	r0, r5, #31
 800240e:	0b39      	lsrs	r1, r7, #12
 8002410:	4684      	mov	ip, r0
 8002412:	b083      	sub	sp, #12
 8002414:	0058      	lsls	r0, r3, #1
 8002416:	4f30      	ldr	r7, [pc, #192]	@ (80024d8 <__ledf2+0xe0>)
 8002418:	0d40      	lsrs	r0, r0, #21
 800241a:	9101      	str	r1, [sp, #4]
 800241c:	031e      	lsls	r6, r3, #12
 800241e:	0069      	lsls	r1, r5, #1
 8002420:	4682      	mov	sl, r0
 8002422:	4691      	mov	r9, r2
 8002424:	0d49      	lsrs	r1, r1, #21
 8002426:	0b36      	lsrs	r6, r6, #12
 8002428:	0fd8      	lsrs	r0, r3, #31
 800242a:	42b9      	cmp	r1, r7
 800242c:	d020      	beq.n	8002470 <__ledf2+0x78>
 800242e:	45ba      	cmp	sl, r7
 8002430:	d00f      	beq.n	8002452 <__ledf2+0x5a>
 8002432:	2900      	cmp	r1, #0
 8002434:	d12b      	bne.n	800248e <__ledf2+0x96>
 8002436:	9901      	ldr	r1, [sp, #4]
 8002438:	430c      	orrs	r4, r1
 800243a:	4651      	mov	r1, sl
 800243c:	2900      	cmp	r1, #0
 800243e:	d137      	bne.n	80024b0 <__ledf2+0xb8>
 8002440:	4332      	orrs	r2, r6
 8002442:	d038      	beq.n	80024b6 <__ledf2+0xbe>
 8002444:	2c00      	cmp	r4, #0
 8002446:	d144      	bne.n	80024d2 <__ledf2+0xda>
 8002448:	2800      	cmp	r0, #0
 800244a:	d119      	bne.n	8002480 <__ledf2+0x88>
 800244c:	2001      	movs	r0, #1
 800244e:	4240      	negs	r0, r0
 8002450:	e016      	b.n	8002480 <__ledf2+0x88>
 8002452:	4316      	orrs	r6, r2
 8002454:	d113      	bne.n	800247e <__ledf2+0x86>
 8002456:	2900      	cmp	r1, #0
 8002458:	d102      	bne.n	8002460 <__ledf2+0x68>
 800245a:	9f01      	ldr	r7, [sp, #4]
 800245c:	4327      	orrs	r7, r4
 800245e:	d0f3      	beq.n	8002448 <__ledf2+0x50>
 8002460:	4584      	cmp	ip, r0
 8002462:	d020      	beq.n	80024a6 <__ledf2+0xae>
 8002464:	4663      	mov	r3, ip
 8002466:	2002      	movs	r0, #2
 8002468:	3b01      	subs	r3, #1
 800246a:	4018      	ands	r0, r3
 800246c:	3801      	subs	r0, #1
 800246e:	e007      	b.n	8002480 <__ledf2+0x88>
 8002470:	9f01      	ldr	r7, [sp, #4]
 8002472:	4327      	orrs	r7, r4
 8002474:	d103      	bne.n	800247e <__ledf2+0x86>
 8002476:	458a      	cmp	sl, r1
 8002478:	d1f4      	bne.n	8002464 <__ledf2+0x6c>
 800247a:	4316      	orrs	r6, r2
 800247c:	d01f      	beq.n	80024be <__ledf2+0xc6>
 800247e:	2002      	movs	r0, #2
 8002480:	b003      	add	sp, #12
 8002482:	bcf0      	pop	{r4, r5, r6, r7}
 8002484:	46bb      	mov	fp, r7
 8002486:	46b2      	mov	sl, r6
 8002488:	46a9      	mov	r9, r5
 800248a:	46a0      	mov	r8, r4
 800248c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800248e:	4654      	mov	r4, sl
 8002490:	2c00      	cmp	r4, #0
 8002492:	d0e7      	beq.n	8002464 <__ledf2+0x6c>
 8002494:	4584      	cmp	ip, r0
 8002496:	d1e5      	bne.n	8002464 <__ledf2+0x6c>
 8002498:	4551      	cmp	r1, sl
 800249a:	dce3      	bgt.n	8002464 <__ledf2+0x6c>
 800249c:	db03      	blt.n	80024a6 <__ledf2+0xae>
 800249e:	9b01      	ldr	r3, [sp, #4]
 80024a0:	42b3      	cmp	r3, r6
 80024a2:	d8df      	bhi.n	8002464 <__ledf2+0x6c>
 80024a4:	d00f      	beq.n	80024c6 <__ledf2+0xce>
 80024a6:	4663      	mov	r3, ip
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0cf      	beq.n	800244c <__ledf2+0x54>
 80024ac:	4660      	mov	r0, ip
 80024ae:	e7e7      	b.n	8002480 <__ledf2+0x88>
 80024b0:	2c00      	cmp	r4, #0
 80024b2:	d0c9      	beq.n	8002448 <__ledf2+0x50>
 80024b4:	e7d4      	b.n	8002460 <__ledf2+0x68>
 80024b6:	2000      	movs	r0, #0
 80024b8:	2c00      	cmp	r4, #0
 80024ba:	d0e1      	beq.n	8002480 <__ledf2+0x88>
 80024bc:	e7d2      	b.n	8002464 <__ledf2+0x6c>
 80024be:	4584      	cmp	ip, r0
 80024c0:	d1d0      	bne.n	8002464 <__ledf2+0x6c>
 80024c2:	2000      	movs	r0, #0
 80024c4:	e7dc      	b.n	8002480 <__ledf2+0x88>
 80024c6:	45c8      	cmp	r8, r9
 80024c8:	d8cc      	bhi.n	8002464 <__ledf2+0x6c>
 80024ca:	2000      	movs	r0, #0
 80024cc:	45c8      	cmp	r8, r9
 80024ce:	d2d7      	bcs.n	8002480 <__ledf2+0x88>
 80024d0:	e7e9      	b.n	80024a6 <__ledf2+0xae>
 80024d2:	4584      	cmp	ip, r0
 80024d4:	d0e3      	beq.n	800249e <__ledf2+0xa6>
 80024d6:	e7c5      	b.n	8002464 <__ledf2+0x6c>
 80024d8:	000007ff 	.word	0x000007ff

080024dc <__aeabi_dmul>:
 80024dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024de:	4657      	mov	r7, sl
 80024e0:	46de      	mov	lr, fp
 80024e2:	464e      	mov	r6, r9
 80024e4:	4645      	mov	r5, r8
 80024e6:	b5e0      	push	{r5, r6, r7, lr}
 80024e8:	001f      	movs	r7, r3
 80024ea:	030b      	lsls	r3, r1, #12
 80024ec:	0b1b      	lsrs	r3, r3, #12
 80024ee:	0016      	movs	r6, r2
 80024f0:	469a      	mov	sl, r3
 80024f2:	0fca      	lsrs	r2, r1, #31
 80024f4:	004b      	lsls	r3, r1, #1
 80024f6:	0004      	movs	r4, r0
 80024f8:	4693      	mov	fp, r2
 80024fa:	b087      	sub	sp, #28
 80024fc:	0d5b      	lsrs	r3, r3, #21
 80024fe:	d100      	bne.n	8002502 <__aeabi_dmul+0x26>
 8002500:	e0d5      	b.n	80026ae <__aeabi_dmul+0x1d2>
 8002502:	4abb      	ldr	r2, [pc, #748]	@ (80027f0 <__aeabi_dmul+0x314>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d100      	bne.n	800250a <__aeabi_dmul+0x2e>
 8002508:	e0f8      	b.n	80026fc <__aeabi_dmul+0x220>
 800250a:	4651      	mov	r1, sl
 800250c:	0f42      	lsrs	r2, r0, #29
 800250e:	00c9      	lsls	r1, r1, #3
 8002510:	430a      	orrs	r2, r1
 8002512:	2180      	movs	r1, #128	@ 0x80
 8002514:	0409      	lsls	r1, r1, #16
 8002516:	4311      	orrs	r1, r2
 8002518:	00c2      	lsls	r2, r0, #3
 800251a:	4691      	mov	r9, r2
 800251c:	4ab5      	ldr	r2, [pc, #724]	@ (80027f4 <__aeabi_dmul+0x318>)
 800251e:	468a      	mov	sl, r1
 8002520:	189d      	adds	r5, r3, r2
 8002522:	2300      	movs	r3, #0
 8002524:	4698      	mov	r8, r3
 8002526:	9302      	str	r3, [sp, #8]
 8002528:	033c      	lsls	r4, r7, #12
 800252a:	007b      	lsls	r3, r7, #1
 800252c:	0ffa      	lsrs	r2, r7, #31
 800252e:	0030      	movs	r0, r6
 8002530:	0b24      	lsrs	r4, r4, #12
 8002532:	0d5b      	lsrs	r3, r3, #21
 8002534:	9200      	str	r2, [sp, #0]
 8002536:	d100      	bne.n	800253a <__aeabi_dmul+0x5e>
 8002538:	e096      	b.n	8002668 <__aeabi_dmul+0x18c>
 800253a:	4aad      	ldr	r2, [pc, #692]	@ (80027f0 <__aeabi_dmul+0x314>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d031      	beq.n	80025a4 <__aeabi_dmul+0xc8>
 8002540:	0f72      	lsrs	r2, r6, #29
 8002542:	00e4      	lsls	r4, r4, #3
 8002544:	4322      	orrs	r2, r4
 8002546:	2480      	movs	r4, #128	@ 0x80
 8002548:	0424      	lsls	r4, r4, #16
 800254a:	4314      	orrs	r4, r2
 800254c:	4aa9      	ldr	r2, [pc, #676]	@ (80027f4 <__aeabi_dmul+0x318>)
 800254e:	00f0      	lsls	r0, r6, #3
 8002550:	4694      	mov	ip, r2
 8002552:	4463      	add	r3, ip
 8002554:	195b      	adds	r3, r3, r5
 8002556:	1c5a      	adds	r2, r3, #1
 8002558:	9201      	str	r2, [sp, #4]
 800255a:	4642      	mov	r2, r8
 800255c:	2600      	movs	r6, #0
 800255e:	2a0a      	cmp	r2, #10
 8002560:	dc42      	bgt.n	80025e8 <__aeabi_dmul+0x10c>
 8002562:	465a      	mov	r2, fp
 8002564:	9900      	ldr	r1, [sp, #0]
 8002566:	404a      	eors	r2, r1
 8002568:	4693      	mov	fp, r2
 800256a:	4642      	mov	r2, r8
 800256c:	2a02      	cmp	r2, #2
 800256e:	dc32      	bgt.n	80025d6 <__aeabi_dmul+0xfa>
 8002570:	3a01      	subs	r2, #1
 8002572:	2a01      	cmp	r2, #1
 8002574:	d900      	bls.n	8002578 <__aeabi_dmul+0x9c>
 8002576:	e149      	b.n	800280c <__aeabi_dmul+0x330>
 8002578:	2e02      	cmp	r6, #2
 800257a:	d100      	bne.n	800257e <__aeabi_dmul+0xa2>
 800257c:	e0ca      	b.n	8002714 <__aeabi_dmul+0x238>
 800257e:	2e01      	cmp	r6, #1
 8002580:	d13d      	bne.n	80025fe <__aeabi_dmul+0x122>
 8002582:	2300      	movs	r3, #0
 8002584:	2400      	movs	r4, #0
 8002586:	2200      	movs	r2, #0
 8002588:	0010      	movs	r0, r2
 800258a:	465a      	mov	r2, fp
 800258c:	051b      	lsls	r3, r3, #20
 800258e:	4323      	orrs	r3, r4
 8002590:	07d2      	lsls	r2, r2, #31
 8002592:	4313      	orrs	r3, r2
 8002594:	0019      	movs	r1, r3
 8002596:	b007      	add	sp, #28
 8002598:	bcf0      	pop	{r4, r5, r6, r7}
 800259a:	46bb      	mov	fp, r7
 800259c:	46b2      	mov	sl, r6
 800259e:	46a9      	mov	r9, r5
 80025a0:	46a0      	mov	r8, r4
 80025a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a4:	4b92      	ldr	r3, [pc, #584]	@ (80027f0 <__aeabi_dmul+0x314>)
 80025a6:	4326      	orrs	r6, r4
 80025a8:	18eb      	adds	r3, r5, r3
 80025aa:	2e00      	cmp	r6, #0
 80025ac:	d100      	bne.n	80025b0 <__aeabi_dmul+0xd4>
 80025ae:	e0bb      	b.n	8002728 <__aeabi_dmul+0x24c>
 80025b0:	2203      	movs	r2, #3
 80025b2:	4641      	mov	r1, r8
 80025b4:	4311      	orrs	r1, r2
 80025b6:	465a      	mov	r2, fp
 80025b8:	4688      	mov	r8, r1
 80025ba:	9900      	ldr	r1, [sp, #0]
 80025bc:	404a      	eors	r2, r1
 80025be:	2180      	movs	r1, #128	@ 0x80
 80025c0:	0109      	lsls	r1, r1, #4
 80025c2:	468c      	mov	ip, r1
 80025c4:	0029      	movs	r1, r5
 80025c6:	4461      	add	r1, ip
 80025c8:	9101      	str	r1, [sp, #4]
 80025ca:	4641      	mov	r1, r8
 80025cc:	290a      	cmp	r1, #10
 80025ce:	dd00      	ble.n	80025d2 <__aeabi_dmul+0xf6>
 80025d0:	e233      	b.n	8002a3a <__aeabi_dmul+0x55e>
 80025d2:	4693      	mov	fp, r2
 80025d4:	2603      	movs	r6, #3
 80025d6:	4642      	mov	r2, r8
 80025d8:	2701      	movs	r7, #1
 80025da:	4097      	lsls	r7, r2
 80025dc:	21a6      	movs	r1, #166	@ 0xa6
 80025de:	003a      	movs	r2, r7
 80025e0:	00c9      	lsls	r1, r1, #3
 80025e2:	400a      	ands	r2, r1
 80025e4:	420f      	tst	r7, r1
 80025e6:	d031      	beq.n	800264c <__aeabi_dmul+0x170>
 80025e8:	9e02      	ldr	r6, [sp, #8]
 80025ea:	2e02      	cmp	r6, #2
 80025ec:	d100      	bne.n	80025f0 <__aeabi_dmul+0x114>
 80025ee:	e235      	b.n	8002a5c <__aeabi_dmul+0x580>
 80025f0:	2e03      	cmp	r6, #3
 80025f2:	d100      	bne.n	80025f6 <__aeabi_dmul+0x11a>
 80025f4:	e1d2      	b.n	800299c <__aeabi_dmul+0x4c0>
 80025f6:	4654      	mov	r4, sl
 80025f8:	4648      	mov	r0, r9
 80025fa:	2e01      	cmp	r6, #1
 80025fc:	d0c1      	beq.n	8002582 <__aeabi_dmul+0xa6>
 80025fe:	9a01      	ldr	r2, [sp, #4]
 8002600:	4b7d      	ldr	r3, [pc, #500]	@ (80027f8 <__aeabi_dmul+0x31c>)
 8002602:	4694      	mov	ip, r2
 8002604:	4463      	add	r3, ip
 8002606:	2b00      	cmp	r3, #0
 8002608:	dc00      	bgt.n	800260c <__aeabi_dmul+0x130>
 800260a:	e0c0      	b.n	800278e <__aeabi_dmul+0x2b2>
 800260c:	0742      	lsls	r2, r0, #29
 800260e:	d009      	beq.n	8002624 <__aeabi_dmul+0x148>
 8002610:	220f      	movs	r2, #15
 8002612:	4002      	ands	r2, r0
 8002614:	2a04      	cmp	r2, #4
 8002616:	d005      	beq.n	8002624 <__aeabi_dmul+0x148>
 8002618:	1d02      	adds	r2, r0, #4
 800261a:	4282      	cmp	r2, r0
 800261c:	4180      	sbcs	r0, r0
 800261e:	4240      	negs	r0, r0
 8002620:	1824      	adds	r4, r4, r0
 8002622:	0010      	movs	r0, r2
 8002624:	01e2      	lsls	r2, r4, #7
 8002626:	d506      	bpl.n	8002636 <__aeabi_dmul+0x15a>
 8002628:	4b74      	ldr	r3, [pc, #464]	@ (80027fc <__aeabi_dmul+0x320>)
 800262a:	9a01      	ldr	r2, [sp, #4]
 800262c:	401c      	ands	r4, r3
 800262e:	2380      	movs	r3, #128	@ 0x80
 8002630:	4694      	mov	ip, r2
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	4463      	add	r3, ip
 8002636:	4a72      	ldr	r2, [pc, #456]	@ (8002800 <__aeabi_dmul+0x324>)
 8002638:	4293      	cmp	r3, r2
 800263a:	dc6b      	bgt.n	8002714 <__aeabi_dmul+0x238>
 800263c:	0762      	lsls	r2, r4, #29
 800263e:	08c0      	lsrs	r0, r0, #3
 8002640:	0264      	lsls	r4, r4, #9
 8002642:	055b      	lsls	r3, r3, #21
 8002644:	4302      	orrs	r2, r0
 8002646:	0b24      	lsrs	r4, r4, #12
 8002648:	0d5b      	lsrs	r3, r3, #21
 800264a:	e79d      	b.n	8002588 <__aeabi_dmul+0xac>
 800264c:	2190      	movs	r1, #144	@ 0x90
 800264e:	0089      	lsls	r1, r1, #2
 8002650:	420f      	tst	r7, r1
 8002652:	d163      	bne.n	800271c <__aeabi_dmul+0x240>
 8002654:	2288      	movs	r2, #136	@ 0x88
 8002656:	423a      	tst	r2, r7
 8002658:	d100      	bne.n	800265c <__aeabi_dmul+0x180>
 800265a:	e0d7      	b.n	800280c <__aeabi_dmul+0x330>
 800265c:	9b00      	ldr	r3, [sp, #0]
 800265e:	46a2      	mov	sl, r4
 8002660:	469b      	mov	fp, r3
 8002662:	4681      	mov	r9, r0
 8002664:	9602      	str	r6, [sp, #8]
 8002666:	e7bf      	b.n	80025e8 <__aeabi_dmul+0x10c>
 8002668:	0023      	movs	r3, r4
 800266a:	4333      	orrs	r3, r6
 800266c:	d100      	bne.n	8002670 <__aeabi_dmul+0x194>
 800266e:	e07f      	b.n	8002770 <__aeabi_dmul+0x294>
 8002670:	2c00      	cmp	r4, #0
 8002672:	d100      	bne.n	8002676 <__aeabi_dmul+0x19a>
 8002674:	e1ad      	b.n	80029d2 <__aeabi_dmul+0x4f6>
 8002676:	0020      	movs	r0, r4
 8002678:	f000 ff10 	bl	800349c <__clzsi2>
 800267c:	0002      	movs	r2, r0
 800267e:	0003      	movs	r3, r0
 8002680:	3a0b      	subs	r2, #11
 8002682:	201d      	movs	r0, #29
 8002684:	0019      	movs	r1, r3
 8002686:	1a82      	subs	r2, r0, r2
 8002688:	0030      	movs	r0, r6
 800268a:	3908      	subs	r1, #8
 800268c:	40d0      	lsrs	r0, r2
 800268e:	408c      	lsls	r4, r1
 8002690:	4304      	orrs	r4, r0
 8002692:	0030      	movs	r0, r6
 8002694:	4088      	lsls	r0, r1
 8002696:	4a5b      	ldr	r2, [pc, #364]	@ (8002804 <__aeabi_dmul+0x328>)
 8002698:	1aeb      	subs	r3, r5, r3
 800269a:	4694      	mov	ip, r2
 800269c:	4463      	add	r3, ip
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	9201      	str	r2, [sp, #4]
 80026a2:	4642      	mov	r2, r8
 80026a4:	2600      	movs	r6, #0
 80026a6:	2a0a      	cmp	r2, #10
 80026a8:	dc00      	bgt.n	80026ac <__aeabi_dmul+0x1d0>
 80026aa:	e75a      	b.n	8002562 <__aeabi_dmul+0x86>
 80026ac:	e79c      	b.n	80025e8 <__aeabi_dmul+0x10c>
 80026ae:	4653      	mov	r3, sl
 80026b0:	4303      	orrs	r3, r0
 80026b2:	4699      	mov	r9, r3
 80026b4:	d054      	beq.n	8002760 <__aeabi_dmul+0x284>
 80026b6:	4653      	mov	r3, sl
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d100      	bne.n	80026be <__aeabi_dmul+0x1e2>
 80026bc:	e177      	b.n	80029ae <__aeabi_dmul+0x4d2>
 80026be:	4650      	mov	r0, sl
 80026c0:	f000 feec 	bl	800349c <__clzsi2>
 80026c4:	230b      	movs	r3, #11
 80026c6:	425b      	negs	r3, r3
 80026c8:	469c      	mov	ip, r3
 80026ca:	0002      	movs	r2, r0
 80026cc:	4484      	add	ip, r0
 80026ce:	0011      	movs	r1, r2
 80026d0:	4650      	mov	r0, sl
 80026d2:	3908      	subs	r1, #8
 80026d4:	4088      	lsls	r0, r1
 80026d6:	231d      	movs	r3, #29
 80026d8:	4680      	mov	r8, r0
 80026da:	4660      	mov	r0, ip
 80026dc:	1a1b      	subs	r3, r3, r0
 80026de:	0020      	movs	r0, r4
 80026e0:	40d8      	lsrs	r0, r3
 80026e2:	0003      	movs	r3, r0
 80026e4:	4640      	mov	r0, r8
 80026e6:	4303      	orrs	r3, r0
 80026e8:	469a      	mov	sl, r3
 80026ea:	0023      	movs	r3, r4
 80026ec:	408b      	lsls	r3, r1
 80026ee:	4699      	mov	r9, r3
 80026f0:	2300      	movs	r3, #0
 80026f2:	4d44      	ldr	r5, [pc, #272]	@ (8002804 <__aeabi_dmul+0x328>)
 80026f4:	4698      	mov	r8, r3
 80026f6:	1aad      	subs	r5, r5, r2
 80026f8:	9302      	str	r3, [sp, #8]
 80026fa:	e715      	b.n	8002528 <__aeabi_dmul+0x4c>
 80026fc:	4652      	mov	r2, sl
 80026fe:	4302      	orrs	r2, r0
 8002700:	4691      	mov	r9, r2
 8002702:	d126      	bne.n	8002752 <__aeabi_dmul+0x276>
 8002704:	2200      	movs	r2, #0
 8002706:	001d      	movs	r5, r3
 8002708:	2302      	movs	r3, #2
 800270a:	4692      	mov	sl, r2
 800270c:	3208      	adds	r2, #8
 800270e:	4690      	mov	r8, r2
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	e709      	b.n	8002528 <__aeabi_dmul+0x4c>
 8002714:	2400      	movs	r4, #0
 8002716:	2200      	movs	r2, #0
 8002718:	4b35      	ldr	r3, [pc, #212]	@ (80027f0 <__aeabi_dmul+0x314>)
 800271a:	e735      	b.n	8002588 <__aeabi_dmul+0xac>
 800271c:	2300      	movs	r3, #0
 800271e:	2480      	movs	r4, #128	@ 0x80
 8002720:	469b      	mov	fp, r3
 8002722:	0324      	lsls	r4, r4, #12
 8002724:	4b32      	ldr	r3, [pc, #200]	@ (80027f0 <__aeabi_dmul+0x314>)
 8002726:	e72f      	b.n	8002588 <__aeabi_dmul+0xac>
 8002728:	2202      	movs	r2, #2
 800272a:	4641      	mov	r1, r8
 800272c:	4311      	orrs	r1, r2
 800272e:	2280      	movs	r2, #128	@ 0x80
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	4694      	mov	ip, r2
 8002734:	002a      	movs	r2, r5
 8002736:	4462      	add	r2, ip
 8002738:	4688      	mov	r8, r1
 800273a:	9201      	str	r2, [sp, #4]
 800273c:	290a      	cmp	r1, #10
 800273e:	dd00      	ble.n	8002742 <__aeabi_dmul+0x266>
 8002740:	e752      	b.n	80025e8 <__aeabi_dmul+0x10c>
 8002742:	465a      	mov	r2, fp
 8002744:	2000      	movs	r0, #0
 8002746:	9900      	ldr	r1, [sp, #0]
 8002748:	0004      	movs	r4, r0
 800274a:	404a      	eors	r2, r1
 800274c:	4693      	mov	fp, r2
 800274e:	2602      	movs	r6, #2
 8002750:	e70b      	b.n	800256a <__aeabi_dmul+0x8e>
 8002752:	220c      	movs	r2, #12
 8002754:	001d      	movs	r5, r3
 8002756:	2303      	movs	r3, #3
 8002758:	4681      	mov	r9, r0
 800275a:	4690      	mov	r8, r2
 800275c:	9302      	str	r3, [sp, #8]
 800275e:	e6e3      	b.n	8002528 <__aeabi_dmul+0x4c>
 8002760:	2300      	movs	r3, #0
 8002762:	469a      	mov	sl, r3
 8002764:	3304      	adds	r3, #4
 8002766:	4698      	mov	r8, r3
 8002768:	3b03      	subs	r3, #3
 800276a:	2500      	movs	r5, #0
 800276c:	9302      	str	r3, [sp, #8]
 800276e:	e6db      	b.n	8002528 <__aeabi_dmul+0x4c>
 8002770:	4642      	mov	r2, r8
 8002772:	3301      	adds	r3, #1
 8002774:	431a      	orrs	r2, r3
 8002776:	002b      	movs	r3, r5
 8002778:	4690      	mov	r8, r2
 800277a:	1c5a      	adds	r2, r3, #1
 800277c:	9201      	str	r2, [sp, #4]
 800277e:	4642      	mov	r2, r8
 8002780:	2400      	movs	r4, #0
 8002782:	2000      	movs	r0, #0
 8002784:	2601      	movs	r6, #1
 8002786:	2a0a      	cmp	r2, #10
 8002788:	dc00      	bgt.n	800278c <__aeabi_dmul+0x2b0>
 800278a:	e6ea      	b.n	8002562 <__aeabi_dmul+0x86>
 800278c:	e72c      	b.n	80025e8 <__aeabi_dmul+0x10c>
 800278e:	2201      	movs	r2, #1
 8002790:	1ad2      	subs	r2, r2, r3
 8002792:	2a38      	cmp	r2, #56	@ 0x38
 8002794:	dd00      	ble.n	8002798 <__aeabi_dmul+0x2bc>
 8002796:	e6f4      	b.n	8002582 <__aeabi_dmul+0xa6>
 8002798:	2a1f      	cmp	r2, #31
 800279a:	dc00      	bgt.n	800279e <__aeabi_dmul+0x2c2>
 800279c:	e12a      	b.n	80029f4 <__aeabi_dmul+0x518>
 800279e:	211f      	movs	r1, #31
 80027a0:	4249      	negs	r1, r1
 80027a2:	1acb      	subs	r3, r1, r3
 80027a4:	0021      	movs	r1, r4
 80027a6:	40d9      	lsrs	r1, r3
 80027a8:	000b      	movs	r3, r1
 80027aa:	2a20      	cmp	r2, #32
 80027ac:	d005      	beq.n	80027ba <__aeabi_dmul+0x2de>
 80027ae:	4a16      	ldr	r2, [pc, #88]	@ (8002808 <__aeabi_dmul+0x32c>)
 80027b0:	9d01      	ldr	r5, [sp, #4]
 80027b2:	4694      	mov	ip, r2
 80027b4:	4465      	add	r5, ip
 80027b6:	40ac      	lsls	r4, r5
 80027b8:	4320      	orrs	r0, r4
 80027ba:	1e42      	subs	r2, r0, #1
 80027bc:	4190      	sbcs	r0, r2
 80027be:	4318      	orrs	r0, r3
 80027c0:	2307      	movs	r3, #7
 80027c2:	0019      	movs	r1, r3
 80027c4:	2400      	movs	r4, #0
 80027c6:	4001      	ands	r1, r0
 80027c8:	4203      	tst	r3, r0
 80027ca:	d00c      	beq.n	80027e6 <__aeabi_dmul+0x30a>
 80027cc:	230f      	movs	r3, #15
 80027ce:	4003      	ands	r3, r0
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d100      	bne.n	80027d6 <__aeabi_dmul+0x2fa>
 80027d4:	e140      	b.n	8002a58 <__aeabi_dmul+0x57c>
 80027d6:	1d03      	adds	r3, r0, #4
 80027d8:	4283      	cmp	r3, r0
 80027da:	41a4      	sbcs	r4, r4
 80027dc:	0018      	movs	r0, r3
 80027de:	4264      	negs	r4, r4
 80027e0:	0761      	lsls	r1, r4, #29
 80027e2:	0264      	lsls	r4, r4, #9
 80027e4:	0b24      	lsrs	r4, r4, #12
 80027e6:	08c2      	lsrs	r2, r0, #3
 80027e8:	2300      	movs	r3, #0
 80027ea:	430a      	orrs	r2, r1
 80027ec:	e6cc      	b.n	8002588 <__aeabi_dmul+0xac>
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	000007ff 	.word	0x000007ff
 80027f4:	fffffc01 	.word	0xfffffc01
 80027f8:	000003ff 	.word	0x000003ff
 80027fc:	feffffff 	.word	0xfeffffff
 8002800:	000007fe 	.word	0x000007fe
 8002804:	fffffc0d 	.word	0xfffffc0d
 8002808:	0000043e 	.word	0x0000043e
 800280c:	4649      	mov	r1, r9
 800280e:	464a      	mov	r2, r9
 8002810:	0409      	lsls	r1, r1, #16
 8002812:	0c09      	lsrs	r1, r1, #16
 8002814:	000d      	movs	r5, r1
 8002816:	0c16      	lsrs	r6, r2, #16
 8002818:	0c02      	lsrs	r2, r0, #16
 800281a:	0400      	lsls	r0, r0, #16
 800281c:	0c00      	lsrs	r0, r0, #16
 800281e:	4345      	muls	r5, r0
 8002820:	46ac      	mov	ip, r5
 8002822:	0005      	movs	r5, r0
 8002824:	4375      	muls	r5, r6
 8002826:	46a8      	mov	r8, r5
 8002828:	0015      	movs	r5, r2
 800282a:	000f      	movs	r7, r1
 800282c:	4375      	muls	r5, r6
 800282e:	9200      	str	r2, [sp, #0]
 8002830:	9502      	str	r5, [sp, #8]
 8002832:	002a      	movs	r2, r5
 8002834:	9d00      	ldr	r5, [sp, #0]
 8002836:	436f      	muls	r7, r5
 8002838:	4665      	mov	r5, ip
 800283a:	0c2d      	lsrs	r5, r5, #16
 800283c:	46a9      	mov	r9, r5
 800283e:	4447      	add	r7, r8
 8002840:	444f      	add	r7, r9
 8002842:	45b8      	cmp	r8, r7
 8002844:	d905      	bls.n	8002852 <__aeabi_dmul+0x376>
 8002846:	0015      	movs	r5, r2
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	0252      	lsls	r2, r2, #9
 800284c:	4690      	mov	r8, r2
 800284e:	4445      	add	r5, r8
 8002850:	9502      	str	r5, [sp, #8]
 8002852:	0c3d      	lsrs	r5, r7, #16
 8002854:	9503      	str	r5, [sp, #12]
 8002856:	4665      	mov	r5, ip
 8002858:	042d      	lsls	r5, r5, #16
 800285a:	043f      	lsls	r7, r7, #16
 800285c:	0c2d      	lsrs	r5, r5, #16
 800285e:	46ac      	mov	ip, r5
 8002860:	003d      	movs	r5, r7
 8002862:	4465      	add	r5, ip
 8002864:	9504      	str	r5, [sp, #16]
 8002866:	0c25      	lsrs	r5, r4, #16
 8002868:	0424      	lsls	r4, r4, #16
 800286a:	0c24      	lsrs	r4, r4, #16
 800286c:	46ac      	mov	ip, r5
 800286e:	0025      	movs	r5, r4
 8002870:	4375      	muls	r5, r6
 8002872:	46a8      	mov	r8, r5
 8002874:	4665      	mov	r5, ip
 8002876:	000f      	movs	r7, r1
 8002878:	4369      	muls	r1, r5
 800287a:	4441      	add	r1, r8
 800287c:	4689      	mov	r9, r1
 800287e:	4367      	muls	r7, r4
 8002880:	0c39      	lsrs	r1, r7, #16
 8002882:	4449      	add	r1, r9
 8002884:	436e      	muls	r6, r5
 8002886:	4588      	cmp	r8, r1
 8002888:	d903      	bls.n	8002892 <__aeabi_dmul+0x3b6>
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	0252      	lsls	r2, r2, #9
 800288e:	4690      	mov	r8, r2
 8002890:	4446      	add	r6, r8
 8002892:	0c0d      	lsrs	r5, r1, #16
 8002894:	46a8      	mov	r8, r5
 8002896:	0035      	movs	r5, r6
 8002898:	4445      	add	r5, r8
 800289a:	9505      	str	r5, [sp, #20]
 800289c:	9d03      	ldr	r5, [sp, #12]
 800289e:	043f      	lsls	r7, r7, #16
 80028a0:	46a8      	mov	r8, r5
 80028a2:	0c3f      	lsrs	r7, r7, #16
 80028a4:	0409      	lsls	r1, r1, #16
 80028a6:	19c9      	adds	r1, r1, r7
 80028a8:	4488      	add	r8, r1
 80028aa:	4645      	mov	r5, r8
 80028ac:	9503      	str	r5, [sp, #12]
 80028ae:	4655      	mov	r5, sl
 80028b0:	042e      	lsls	r6, r5, #16
 80028b2:	0c36      	lsrs	r6, r6, #16
 80028b4:	0c2f      	lsrs	r7, r5, #16
 80028b6:	0035      	movs	r5, r6
 80028b8:	4345      	muls	r5, r0
 80028ba:	4378      	muls	r0, r7
 80028bc:	4681      	mov	r9, r0
 80028be:	0038      	movs	r0, r7
 80028c0:	46a8      	mov	r8, r5
 80028c2:	0c2d      	lsrs	r5, r5, #16
 80028c4:	46aa      	mov	sl, r5
 80028c6:	9a00      	ldr	r2, [sp, #0]
 80028c8:	4350      	muls	r0, r2
 80028ca:	4372      	muls	r2, r6
 80028cc:	444a      	add	r2, r9
 80028ce:	4452      	add	r2, sl
 80028d0:	4591      	cmp	r9, r2
 80028d2:	d903      	bls.n	80028dc <__aeabi_dmul+0x400>
 80028d4:	2580      	movs	r5, #128	@ 0x80
 80028d6:	026d      	lsls	r5, r5, #9
 80028d8:	46a9      	mov	r9, r5
 80028da:	4448      	add	r0, r9
 80028dc:	0c15      	lsrs	r5, r2, #16
 80028de:	46a9      	mov	r9, r5
 80028e0:	4645      	mov	r5, r8
 80028e2:	042d      	lsls	r5, r5, #16
 80028e4:	0c2d      	lsrs	r5, r5, #16
 80028e6:	46a8      	mov	r8, r5
 80028e8:	4665      	mov	r5, ip
 80028ea:	437d      	muls	r5, r7
 80028ec:	0412      	lsls	r2, r2, #16
 80028ee:	4448      	add	r0, r9
 80028f0:	4490      	add	r8, r2
 80028f2:	46a9      	mov	r9, r5
 80028f4:	0032      	movs	r2, r6
 80028f6:	4665      	mov	r5, ip
 80028f8:	4362      	muls	r2, r4
 80028fa:	436e      	muls	r6, r5
 80028fc:	437c      	muls	r4, r7
 80028fe:	0c17      	lsrs	r7, r2, #16
 8002900:	1936      	adds	r6, r6, r4
 8002902:	19bf      	adds	r7, r7, r6
 8002904:	42bc      	cmp	r4, r7
 8002906:	d903      	bls.n	8002910 <__aeabi_dmul+0x434>
 8002908:	2480      	movs	r4, #128	@ 0x80
 800290a:	0264      	lsls	r4, r4, #9
 800290c:	46a4      	mov	ip, r4
 800290e:	44e1      	add	r9, ip
 8002910:	9c02      	ldr	r4, [sp, #8]
 8002912:	9e03      	ldr	r6, [sp, #12]
 8002914:	46a4      	mov	ip, r4
 8002916:	9d05      	ldr	r5, [sp, #20]
 8002918:	4466      	add	r6, ip
 800291a:	428e      	cmp	r6, r1
 800291c:	4189      	sbcs	r1, r1
 800291e:	46ac      	mov	ip, r5
 8002920:	0412      	lsls	r2, r2, #16
 8002922:	043c      	lsls	r4, r7, #16
 8002924:	0c12      	lsrs	r2, r2, #16
 8002926:	18a2      	adds	r2, r4, r2
 8002928:	4462      	add	r2, ip
 800292a:	4249      	negs	r1, r1
 800292c:	1854      	adds	r4, r2, r1
 800292e:	4446      	add	r6, r8
 8002930:	46a4      	mov	ip, r4
 8002932:	4546      	cmp	r6, r8
 8002934:	41a4      	sbcs	r4, r4
 8002936:	4682      	mov	sl, r0
 8002938:	4264      	negs	r4, r4
 800293a:	46a0      	mov	r8, r4
 800293c:	42aa      	cmp	r2, r5
 800293e:	4192      	sbcs	r2, r2
 8002940:	458c      	cmp	ip, r1
 8002942:	4189      	sbcs	r1, r1
 8002944:	44e2      	add	sl, ip
 8002946:	44d0      	add	r8, sl
 8002948:	4249      	negs	r1, r1
 800294a:	4252      	negs	r2, r2
 800294c:	430a      	orrs	r2, r1
 800294e:	45a0      	cmp	r8, r4
 8002950:	41a4      	sbcs	r4, r4
 8002952:	4582      	cmp	sl, r0
 8002954:	4189      	sbcs	r1, r1
 8002956:	4264      	negs	r4, r4
 8002958:	4249      	negs	r1, r1
 800295a:	430c      	orrs	r4, r1
 800295c:	4641      	mov	r1, r8
 800295e:	0c3f      	lsrs	r7, r7, #16
 8002960:	19d2      	adds	r2, r2, r7
 8002962:	1912      	adds	r2, r2, r4
 8002964:	0dcc      	lsrs	r4, r1, #23
 8002966:	9904      	ldr	r1, [sp, #16]
 8002968:	0270      	lsls	r0, r6, #9
 800296a:	4308      	orrs	r0, r1
 800296c:	1e41      	subs	r1, r0, #1
 800296e:	4188      	sbcs	r0, r1
 8002970:	4641      	mov	r1, r8
 8002972:	444a      	add	r2, r9
 8002974:	0df6      	lsrs	r6, r6, #23
 8002976:	0252      	lsls	r2, r2, #9
 8002978:	4330      	orrs	r0, r6
 800297a:	0249      	lsls	r1, r1, #9
 800297c:	4314      	orrs	r4, r2
 800297e:	4308      	orrs	r0, r1
 8002980:	01d2      	lsls	r2, r2, #7
 8002982:	d535      	bpl.n	80029f0 <__aeabi_dmul+0x514>
 8002984:	2201      	movs	r2, #1
 8002986:	0843      	lsrs	r3, r0, #1
 8002988:	4002      	ands	r2, r0
 800298a:	4313      	orrs	r3, r2
 800298c:	07e0      	lsls	r0, r4, #31
 800298e:	4318      	orrs	r0, r3
 8002990:	0864      	lsrs	r4, r4, #1
 8002992:	e634      	b.n	80025fe <__aeabi_dmul+0x122>
 8002994:	9b00      	ldr	r3, [sp, #0]
 8002996:	46a2      	mov	sl, r4
 8002998:	469b      	mov	fp, r3
 800299a:	4681      	mov	r9, r0
 800299c:	2480      	movs	r4, #128	@ 0x80
 800299e:	4653      	mov	r3, sl
 80029a0:	0324      	lsls	r4, r4, #12
 80029a2:	431c      	orrs	r4, r3
 80029a4:	0324      	lsls	r4, r4, #12
 80029a6:	464a      	mov	r2, r9
 80029a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002a64 <__aeabi_dmul+0x588>)
 80029aa:	0b24      	lsrs	r4, r4, #12
 80029ac:	e5ec      	b.n	8002588 <__aeabi_dmul+0xac>
 80029ae:	f000 fd75 	bl	800349c <__clzsi2>
 80029b2:	2315      	movs	r3, #21
 80029b4:	469c      	mov	ip, r3
 80029b6:	4484      	add	ip, r0
 80029b8:	0002      	movs	r2, r0
 80029ba:	4663      	mov	r3, ip
 80029bc:	3220      	adds	r2, #32
 80029be:	2b1c      	cmp	r3, #28
 80029c0:	dc00      	bgt.n	80029c4 <__aeabi_dmul+0x4e8>
 80029c2:	e684      	b.n	80026ce <__aeabi_dmul+0x1f2>
 80029c4:	2300      	movs	r3, #0
 80029c6:	4699      	mov	r9, r3
 80029c8:	0023      	movs	r3, r4
 80029ca:	3808      	subs	r0, #8
 80029cc:	4083      	lsls	r3, r0
 80029ce:	469a      	mov	sl, r3
 80029d0:	e68e      	b.n	80026f0 <__aeabi_dmul+0x214>
 80029d2:	f000 fd63 	bl	800349c <__clzsi2>
 80029d6:	0002      	movs	r2, r0
 80029d8:	0003      	movs	r3, r0
 80029da:	3215      	adds	r2, #21
 80029dc:	3320      	adds	r3, #32
 80029de:	2a1c      	cmp	r2, #28
 80029e0:	dc00      	bgt.n	80029e4 <__aeabi_dmul+0x508>
 80029e2:	e64e      	b.n	8002682 <__aeabi_dmul+0x1a6>
 80029e4:	0002      	movs	r2, r0
 80029e6:	0034      	movs	r4, r6
 80029e8:	3a08      	subs	r2, #8
 80029ea:	2000      	movs	r0, #0
 80029ec:	4094      	lsls	r4, r2
 80029ee:	e652      	b.n	8002696 <__aeabi_dmul+0x1ba>
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	e604      	b.n	80025fe <__aeabi_dmul+0x122>
 80029f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <__aeabi_dmul+0x58c>)
 80029f6:	0021      	movs	r1, r4
 80029f8:	469c      	mov	ip, r3
 80029fa:	0003      	movs	r3, r0
 80029fc:	9d01      	ldr	r5, [sp, #4]
 80029fe:	40d3      	lsrs	r3, r2
 8002a00:	4465      	add	r5, ip
 8002a02:	40a9      	lsls	r1, r5
 8002a04:	4319      	orrs	r1, r3
 8002a06:	0003      	movs	r3, r0
 8002a08:	40ab      	lsls	r3, r5
 8002a0a:	1e58      	subs	r0, r3, #1
 8002a0c:	4183      	sbcs	r3, r0
 8002a0e:	4319      	orrs	r1, r3
 8002a10:	0008      	movs	r0, r1
 8002a12:	40d4      	lsrs	r4, r2
 8002a14:	074b      	lsls	r3, r1, #29
 8002a16:	d009      	beq.n	8002a2c <__aeabi_dmul+0x550>
 8002a18:	230f      	movs	r3, #15
 8002a1a:	400b      	ands	r3, r1
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d005      	beq.n	8002a2c <__aeabi_dmul+0x550>
 8002a20:	1d0b      	adds	r3, r1, #4
 8002a22:	428b      	cmp	r3, r1
 8002a24:	4180      	sbcs	r0, r0
 8002a26:	4240      	negs	r0, r0
 8002a28:	1824      	adds	r4, r4, r0
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	0223      	lsls	r3, r4, #8
 8002a2e:	d400      	bmi.n	8002a32 <__aeabi_dmul+0x556>
 8002a30:	e6d6      	b.n	80027e0 <__aeabi_dmul+0x304>
 8002a32:	2301      	movs	r3, #1
 8002a34:	2400      	movs	r4, #0
 8002a36:	2200      	movs	r2, #0
 8002a38:	e5a6      	b.n	8002588 <__aeabi_dmul+0xac>
 8002a3a:	290f      	cmp	r1, #15
 8002a3c:	d1aa      	bne.n	8002994 <__aeabi_dmul+0x4b8>
 8002a3e:	2380      	movs	r3, #128	@ 0x80
 8002a40:	4652      	mov	r2, sl
 8002a42:	031b      	lsls	r3, r3, #12
 8002a44:	421a      	tst	r2, r3
 8002a46:	d0a9      	beq.n	800299c <__aeabi_dmul+0x4c0>
 8002a48:	421c      	tst	r4, r3
 8002a4a:	d1a7      	bne.n	800299c <__aeabi_dmul+0x4c0>
 8002a4c:	431c      	orrs	r4, r3
 8002a4e:	9b00      	ldr	r3, [sp, #0]
 8002a50:	0002      	movs	r2, r0
 8002a52:	469b      	mov	fp, r3
 8002a54:	4b03      	ldr	r3, [pc, #12]	@ (8002a64 <__aeabi_dmul+0x588>)
 8002a56:	e597      	b.n	8002588 <__aeabi_dmul+0xac>
 8002a58:	2400      	movs	r4, #0
 8002a5a:	e6c1      	b.n	80027e0 <__aeabi_dmul+0x304>
 8002a5c:	2400      	movs	r4, #0
 8002a5e:	4b01      	ldr	r3, [pc, #4]	@ (8002a64 <__aeabi_dmul+0x588>)
 8002a60:	0022      	movs	r2, r4
 8002a62:	e591      	b.n	8002588 <__aeabi_dmul+0xac>
 8002a64:	000007ff 	.word	0x000007ff
 8002a68:	0000041e 	.word	0x0000041e

08002a6c <__aeabi_dsub>:
 8002a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a6e:	464e      	mov	r6, r9
 8002a70:	4645      	mov	r5, r8
 8002a72:	46de      	mov	lr, fp
 8002a74:	4657      	mov	r7, sl
 8002a76:	b5e0      	push	{r5, r6, r7, lr}
 8002a78:	b085      	sub	sp, #20
 8002a7a:	9000      	str	r0, [sp, #0]
 8002a7c:	9101      	str	r1, [sp, #4]
 8002a7e:	030c      	lsls	r4, r1, #12
 8002a80:	004f      	lsls	r7, r1, #1
 8002a82:	0fce      	lsrs	r6, r1, #31
 8002a84:	0a61      	lsrs	r1, r4, #9
 8002a86:	9c00      	ldr	r4, [sp, #0]
 8002a88:	46b0      	mov	r8, r6
 8002a8a:	0f64      	lsrs	r4, r4, #29
 8002a8c:	430c      	orrs	r4, r1
 8002a8e:	9900      	ldr	r1, [sp, #0]
 8002a90:	0d7f      	lsrs	r7, r7, #21
 8002a92:	00c8      	lsls	r0, r1, #3
 8002a94:	0011      	movs	r1, r2
 8002a96:	001a      	movs	r2, r3
 8002a98:	031b      	lsls	r3, r3, #12
 8002a9a:	469c      	mov	ip, r3
 8002a9c:	9100      	str	r1, [sp, #0]
 8002a9e:	9201      	str	r2, [sp, #4]
 8002aa0:	0051      	lsls	r1, r2, #1
 8002aa2:	0d4b      	lsrs	r3, r1, #21
 8002aa4:	4699      	mov	r9, r3
 8002aa6:	9b01      	ldr	r3, [sp, #4]
 8002aa8:	9d00      	ldr	r5, [sp, #0]
 8002aaa:	0fd9      	lsrs	r1, r3, #31
 8002aac:	4663      	mov	r3, ip
 8002aae:	0f6a      	lsrs	r2, r5, #29
 8002ab0:	0a5b      	lsrs	r3, r3, #9
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	00ea      	lsls	r2, r5, #3
 8002ab6:	4694      	mov	ip, r2
 8002ab8:	4693      	mov	fp, r2
 8002aba:	4ac1      	ldr	r2, [pc, #772]	@ (8002dc0 <__aeabi_dsub+0x354>)
 8002abc:	9003      	str	r0, [sp, #12]
 8002abe:	9302      	str	r3, [sp, #8]
 8002ac0:	4591      	cmp	r9, r2
 8002ac2:	d100      	bne.n	8002ac6 <__aeabi_dsub+0x5a>
 8002ac4:	e0cd      	b.n	8002c62 <__aeabi_dsub+0x1f6>
 8002ac6:	2501      	movs	r5, #1
 8002ac8:	4069      	eors	r1, r5
 8002aca:	464d      	mov	r5, r9
 8002acc:	1b7d      	subs	r5, r7, r5
 8002ace:	46aa      	mov	sl, r5
 8002ad0:	428e      	cmp	r6, r1
 8002ad2:	d100      	bne.n	8002ad6 <__aeabi_dsub+0x6a>
 8002ad4:	e080      	b.n	8002bd8 <__aeabi_dsub+0x16c>
 8002ad6:	2d00      	cmp	r5, #0
 8002ad8:	dc00      	bgt.n	8002adc <__aeabi_dsub+0x70>
 8002ada:	e335      	b.n	8003148 <__aeabi_dsub+0x6dc>
 8002adc:	4649      	mov	r1, r9
 8002ade:	2900      	cmp	r1, #0
 8002ae0:	d100      	bne.n	8002ae4 <__aeabi_dsub+0x78>
 8002ae2:	e0df      	b.n	8002ca4 <__aeabi_dsub+0x238>
 8002ae4:	4297      	cmp	r7, r2
 8002ae6:	d100      	bne.n	8002aea <__aeabi_dsub+0x7e>
 8002ae8:	e194      	b.n	8002e14 <__aeabi_dsub+0x3a8>
 8002aea:	4652      	mov	r2, sl
 8002aec:	2501      	movs	r5, #1
 8002aee:	2a38      	cmp	r2, #56	@ 0x38
 8002af0:	dc19      	bgt.n	8002b26 <__aeabi_dsub+0xba>
 8002af2:	2280      	movs	r2, #128	@ 0x80
 8002af4:	9b02      	ldr	r3, [sp, #8]
 8002af6:	0412      	lsls	r2, r2, #16
 8002af8:	4313      	orrs	r3, r2
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	4652      	mov	r2, sl
 8002afe:	2a1f      	cmp	r2, #31
 8002b00:	dd00      	ble.n	8002b04 <__aeabi_dsub+0x98>
 8002b02:	e1e3      	b.n	8002ecc <__aeabi_dsub+0x460>
 8002b04:	4653      	mov	r3, sl
 8002b06:	2220      	movs	r2, #32
 8002b08:	4661      	mov	r1, ip
 8002b0a:	9d02      	ldr	r5, [sp, #8]
 8002b0c:	1ad2      	subs	r2, r2, r3
 8002b0e:	4095      	lsls	r5, r2
 8002b10:	40d9      	lsrs	r1, r3
 8002b12:	430d      	orrs	r5, r1
 8002b14:	4661      	mov	r1, ip
 8002b16:	4091      	lsls	r1, r2
 8002b18:	000a      	movs	r2, r1
 8002b1a:	1e51      	subs	r1, r2, #1
 8002b1c:	418a      	sbcs	r2, r1
 8002b1e:	4315      	orrs	r5, r2
 8002b20:	9a02      	ldr	r2, [sp, #8]
 8002b22:	40da      	lsrs	r2, r3
 8002b24:	1aa4      	subs	r4, r4, r2
 8002b26:	1b45      	subs	r5, r0, r5
 8002b28:	42a8      	cmp	r0, r5
 8002b2a:	4180      	sbcs	r0, r0
 8002b2c:	4240      	negs	r0, r0
 8002b2e:	1a24      	subs	r4, r4, r0
 8002b30:	0223      	lsls	r3, r4, #8
 8002b32:	d400      	bmi.n	8002b36 <__aeabi_dsub+0xca>
 8002b34:	e13d      	b.n	8002db2 <__aeabi_dsub+0x346>
 8002b36:	0264      	lsls	r4, r4, #9
 8002b38:	0a64      	lsrs	r4, r4, #9
 8002b3a:	2c00      	cmp	r4, #0
 8002b3c:	d100      	bne.n	8002b40 <__aeabi_dsub+0xd4>
 8002b3e:	e147      	b.n	8002dd0 <__aeabi_dsub+0x364>
 8002b40:	0020      	movs	r0, r4
 8002b42:	f000 fcab 	bl	800349c <__clzsi2>
 8002b46:	0003      	movs	r3, r0
 8002b48:	3b08      	subs	r3, #8
 8002b4a:	2120      	movs	r1, #32
 8002b4c:	0028      	movs	r0, r5
 8002b4e:	1aca      	subs	r2, r1, r3
 8002b50:	40d0      	lsrs	r0, r2
 8002b52:	409c      	lsls	r4, r3
 8002b54:	0002      	movs	r2, r0
 8002b56:	409d      	lsls	r5, r3
 8002b58:	4322      	orrs	r2, r4
 8002b5a:	429f      	cmp	r7, r3
 8002b5c:	dd00      	ble.n	8002b60 <__aeabi_dsub+0xf4>
 8002b5e:	e177      	b.n	8002e50 <__aeabi_dsub+0x3e4>
 8002b60:	1bd8      	subs	r0, r3, r7
 8002b62:	3001      	adds	r0, #1
 8002b64:	1a09      	subs	r1, r1, r0
 8002b66:	002c      	movs	r4, r5
 8002b68:	408d      	lsls	r5, r1
 8002b6a:	40c4      	lsrs	r4, r0
 8002b6c:	1e6b      	subs	r3, r5, #1
 8002b6e:	419d      	sbcs	r5, r3
 8002b70:	0013      	movs	r3, r2
 8002b72:	40c2      	lsrs	r2, r0
 8002b74:	408b      	lsls	r3, r1
 8002b76:	4325      	orrs	r5, r4
 8002b78:	2700      	movs	r7, #0
 8002b7a:	0014      	movs	r4, r2
 8002b7c:	431d      	orrs	r5, r3
 8002b7e:	076b      	lsls	r3, r5, #29
 8002b80:	d009      	beq.n	8002b96 <__aeabi_dsub+0x12a>
 8002b82:	230f      	movs	r3, #15
 8002b84:	402b      	ands	r3, r5
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d005      	beq.n	8002b96 <__aeabi_dsub+0x12a>
 8002b8a:	1d2b      	adds	r3, r5, #4
 8002b8c:	42ab      	cmp	r3, r5
 8002b8e:	41ad      	sbcs	r5, r5
 8002b90:	426d      	negs	r5, r5
 8002b92:	1964      	adds	r4, r4, r5
 8002b94:	001d      	movs	r5, r3
 8002b96:	0223      	lsls	r3, r4, #8
 8002b98:	d400      	bmi.n	8002b9c <__aeabi_dsub+0x130>
 8002b9a:	e140      	b.n	8002e1e <__aeabi_dsub+0x3b2>
 8002b9c:	4a88      	ldr	r2, [pc, #544]	@ (8002dc0 <__aeabi_dsub+0x354>)
 8002b9e:	3701      	adds	r7, #1
 8002ba0:	4297      	cmp	r7, r2
 8002ba2:	d100      	bne.n	8002ba6 <__aeabi_dsub+0x13a>
 8002ba4:	e101      	b.n	8002daa <__aeabi_dsub+0x33e>
 8002ba6:	2601      	movs	r6, #1
 8002ba8:	4643      	mov	r3, r8
 8002baa:	4986      	ldr	r1, [pc, #536]	@ (8002dc4 <__aeabi_dsub+0x358>)
 8002bac:	08ed      	lsrs	r5, r5, #3
 8002bae:	4021      	ands	r1, r4
 8002bb0:	074a      	lsls	r2, r1, #29
 8002bb2:	432a      	orrs	r2, r5
 8002bb4:	057c      	lsls	r4, r7, #21
 8002bb6:	024d      	lsls	r5, r1, #9
 8002bb8:	0b2d      	lsrs	r5, r5, #12
 8002bba:	0d64      	lsrs	r4, r4, #21
 8002bbc:	401e      	ands	r6, r3
 8002bbe:	0524      	lsls	r4, r4, #20
 8002bc0:	432c      	orrs	r4, r5
 8002bc2:	07f6      	lsls	r6, r6, #31
 8002bc4:	4334      	orrs	r4, r6
 8002bc6:	0010      	movs	r0, r2
 8002bc8:	0021      	movs	r1, r4
 8002bca:	b005      	add	sp, #20
 8002bcc:	bcf0      	pop	{r4, r5, r6, r7}
 8002bce:	46bb      	mov	fp, r7
 8002bd0:	46b2      	mov	sl, r6
 8002bd2:	46a9      	mov	r9, r5
 8002bd4:	46a0      	mov	r8, r4
 8002bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	dc00      	bgt.n	8002bde <__aeabi_dsub+0x172>
 8002bdc:	e2d0      	b.n	8003180 <__aeabi_dsub+0x714>
 8002bde:	4649      	mov	r1, r9
 8002be0:	2900      	cmp	r1, #0
 8002be2:	d000      	beq.n	8002be6 <__aeabi_dsub+0x17a>
 8002be4:	e0d4      	b.n	8002d90 <__aeabi_dsub+0x324>
 8002be6:	4661      	mov	r1, ip
 8002be8:	9b02      	ldr	r3, [sp, #8]
 8002bea:	4319      	orrs	r1, r3
 8002bec:	d100      	bne.n	8002bf0 <__aeabi_dsub+0x184>
 8002bee:	e12b      	b.n	8002e48 <__aeabi_dsub+0x3dc>
 8002bf0:	1e69      	subs	r1, r5, #1
 8002bf2:	2d01      	cmp	r5, #1
 8002bf4:	d100      	bne.n	8002bf8 <__aeabi_dsub+0x18c>
 8002bf6:	e1d9      	b.n	8002fac <__aeabi_dsub+0x540>
 8002bf8:	4295      	cmp	r5, r2
 8002bfa:	d100      	bne.n	8002bfe <__aeabi_dsub+0x192>
 8002bfc:	e10a      	b.n	8002e14 <__aeabi_dsub+0x3a8>
 8002bfe:	2501      	movs	r5, #1
 8002c00:	2938      	cmp	r1, #56	@ 0x38
 8002c02:	dc17      	bgt.n	8002c34 <__aeabi_dsub+0x1c8>
 8002c04:	468a      	mov	sl, r1
 8002c06:	4653      	mov	r3, sl
 8002c08:	2b1f      	cmp	r3, #31
 8002c0a:	dd00      	ble.n	8002c0e <__aeabi_dsub+0x1a2>
 8002c0c:	e1e7      	b.n	8002fde <__aeabi_dsub+0x572>
 8002c0e:	2220      	movs	r2, #32
 8002c10:	1ad2      	subs	r2, r2, r3
 8002c12:	9b02      	ldr	r3, [sp, #8]
 8002c14:	4661      	mov	r1, ip
 8002c16:	4093      	lsls	r3, r2
 8002c18:	001d      	movs	r5, r3
 8002c1a:	4653      	mov	r3, sl
 8002c1c:	40d9      	lsrs	r1, r3
 8002c1e:	4663      	mov	r3, ip
 8002c20:	4093      	lsls	r3, r2
 8002c22:	001a      	movs	r2, r3
 8002c24:	430d      	orrs	r5, r1
 8002c26:	1e51      	subs	r1, r2, #1
 8002c28:	418a      	sbcs	r2, r1
 8002c2a:	4653      	mov	r3, sl
 8002c2c:	4315      	orrs	r5, r2
 8002c2e:	9a02      	ldr	r2, [sp, #8]
 8002c30:	40da      	lsrs	r2, r3
 8002c32:	18a4      	adds	r4, r4, r2
 8002c34:	182d      	adds	r5, r5, r0
 8002c36:	4285      	cmp	r5, r0
 8002c38:	4180      	sbcs	r0, r0
 8002c3a:	4240      	negs	r0, r0
 8002c3c:	1824      	adds	r4, r4, r0
 8002c3e:	0223      	lsls	r3, r4, #8
 8002c40:	d400      	bmi.n	8002c44 <__aeabi_dsub+0x1d8>
 8002c42:	e0b6      	b.n	8002db2 <__aeabi_dsub+0x346>
 8002c44:	4b5e      	ldr	r3, [pc, #376]	@ (8002dc0 <__aeabi_dsub+0x354>)
 8002c46:	3701      	adds	r7, #1
 8002c48:	429f      	cmp	r7, r3
 8002c4a:	d100      	bne.n	8002c4e <__aeabi_dsub+0x1e2>
 8002c4c:	e0ad      	b.n	8002daa <__aeabi_dsub+0x33e>
 8002c4e:	2101      	movs	r1, #1
 8002c50:	4b5c      	ldr	r3, [pc, #368]	@ (8002dc4 <__aeabi_dsub+0x358>)
 8002c52:	086a      	lsrs	r2, r5, #1
 8002c54:	401c      	ands	r4, r3
 8002c56:	4029      	ands	r1, r5
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	07e5      	lsls	r5, r4, #31
 8002c5c:	4315      	orrs	r5, r2
 8002c5e:	0864      	lsrs	r4, r4, #1
 8002c60:	e78d      	b.n	8002b7e <__aeabi_dsub+0x112>
 8002c62:	4a59      	ldr	r2, [pc, #356]	@ (8002dc8 <__aeabi_dsub+0x35c>)
 8002c64:	9b02      	ldr	r3, [sp, #8]
 8002c66:	4692      	mov	sl, r2
 8002c68:	4662      	mov	r2, ip
 8002c6a:	44ba      	add	sl, r7
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	d02c      	beq.n	8002cca <__aeabi_dsub+0x25e>
 8002c70:	428e      	cmp	r6, r1
 8002c72:	d02e      	beq.n	8002cd2 <__aeabi_dsub+0x266>
 8002c74:	4652      	mov	r2, sl
 8002c76:	2a00      	cmp	r2, #0
 8002c78:	d060      	beq.n	8002d3c <__aeabi_dsub+0x2d0>
 8002c7a:	2f00      	cmp	r7, #0
 8002c7c:	d100      	bne.n	8002c80 <__aeabi_dsub+0x214>
 8002c7e:	e0db      	b.n	8002e38 <__aeabi_dsub+0x3cc>
 8002c80:	4663      	mov	r3, ip
 8002c82:	000e      	movs	r6, r1
 8002c84:	9c02      	ldr	r4, [sp, #8]
 8002c86:	08d8      	lsrs	r0, r3, #3
 8002c88:	0762      	lsls	r2, r4, #29
 8002c8a:	4302      	orrs	r2, r0
 8002c8c:	08e4      	lsrs	r4, r4, #3
 8002c8e:	0013      	movs	r3, r2
 8002c90:	4323      	orrs	r3, r4
 8002c92:	d100      	bne.n	8002c96 <__aeabi_dsub+0x22a>
 8002c94:	e254      	b.n	8003140 <__aeabi_dsub+0x6d4>
 8002c96:	2580      	movs	r5, #128	@ 0x80
 8002c98:	032d      	lsls	r5, r5, #12
 8002c9a:	4325      	orrs	r5, r4
 8002c9c:	032d      	lsls	r5, r5, #12
 8002c9e:	4c48      	ldr	r4, [pc, #288]	@ (8002dc0 <__aeabi_dsub+0x354>)
 8002ca0:	0b2d      	lsrs	r5, r5, #12
 8002ca2:	e78c      	b.n	8002bbe <__aeabi_dsub+0x152>
 8002ca4:	4661      	mov	r1, ip
 8002ca6:	9b02      	ldr	r3, [sp, #8]
 8002ca8:	4319      	orrs	r1, r3
 8002caa:	d100      	bne.n	8002cae <__aeabi_dsub+0x242>
 8002cac:	e0cc      	b.n	8002e48 <__aeabi_dsub+0x3dc>
 8002cae:	0029      	movs	r1, r5
 8002cb0:	3901      	subs	r1, #1
 8002cb2:	2d01      	cmp	r5, #1
 8002cb4:	d100      	bne.n	8002cb8 <__aeabi_dsub+0x24c>
 8002cb6:	e188      	b.n	8002fca <__aeabi_dsub+0x55e>
 8002cb8:	4295      	cmp	r5, r2
 8002cba:	d100      	bne.n	8002cbe <__aeabi_dsub+0x252>
 8002cbc:	e0aa      	b.n	8002e14 <__aeabi_dsub+0x3a8>
 8002cbe:	2501      	movs	r5, #1
 8002cc0:	2938      	cmp	r1, #56	@ 0x38
 8002cc2:	dd00      	ble.n	8002cc6 <__aeabi_dsub+0x25a>
 8002cc4:	e72f      	b.n	8002b26 <__aeabi_dsub+0xba>
 8002cc6:	468a      	mov	sl, r1
 8002cc8:	e718      	b.n	8002afc <__aeabi_dsub+0x90>
 8002cca:	2201      	movs	r2, #1
 8002ccc:	4051      	eors	r1, r2
 8002cce:	428e      	cmp	r6, r1
 8002cd0:	d1d0      	bne.n	8002c74 <__aeabi_dsub+0x208>
 8002cd2:	4653      	mov	r3, sl
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d100      	bne.n	8002cda <__aeabi_dsub+0x26e>
 8002cd8:	e0be      	b.n	8002e58 <__aeabi_dsub+0x3ec>
 8002cda:	2f00      	cmp	r7, #0
 8002cdc:	d000      	beq.n	8002ce0 <__aeabi_dsub+0x274>
 8002cde:	e138      	b.n	8002f52 <__aeabi_dsub+0x4e6>
 8002ce0:	46ca      	mov	sl, r9
 8002ce2:	0022      	movs	r2, r4
 8002ce4:	4302      	orrs	r2, r0
 8002ce6:	d100      	bne.n	8002cea <__aeabi_dsub+0x27e>
 8002ce8:	e1e2      	b.n	80030b0 <__aeabi_dsub+0x644>
 8002cea:	4653      	mov	r3, sl
 8002cec:	1e59      	subs	r1, r3, #1
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d100      	bne.n	8002cf4 <__aeabi_dsub+0x288>
 8002cf2:	e20d      	b.n	8003110 <__aeabi_dsub+0x6a4>
 8002cf4:	4a32      	ldr	r2, [pc, #200]	@ (8002dc0 <__aeabi_dsub+0x354>)
 8002cf6:	4592      	cmp	sl, r2
 8002cf8:	d100      	bne.n	8002cfc <__aeabi_dsub+0x290>
 8002cfa:	e1d2      	b.n	80030a2 <__aeabi_dsub+0x636>
 8002cfc:	2701      	movs	r7, #1
 8002cfe:	2938      	cmp	r1, #56	@ 0x38
 8002d00:	dc13      	bgt.n	8002d2a <__aeabi_dsub+0x2be>
 8002d02:	291f      	cmp	r1, #31
 8002d04:	dd00      	ble.n	8002d08 <__aeabi_dsub+0x29c>
 8002d06:	e1ee      	b.n	80030e6 <__aeabi_dsub+0x67a>
 8002d08:	2220      	movs	r2, #32
 8002d0a:	9b02      	ldr	r3, [sp, #8]
 8002d0c:	1a52      	subs	r2, r2, r1
 8002d0e:	0025      	movs	r5, r4
 8002d10:	0007      	movs	r7, r0
 8002d12:	469a      	mov	sl, r3
 8002d14:	40cc      	lsrs	r4, r1
 8002d16:	4090      	lsls	r0, r2
 8002d18:	4095      	lsls	r5, r2
 8002d1a:	40cf      	lsrs	r7, r1
 8002d1c:	44a2      	add	sl, r4
 8002d1e:	1e42      	subs	r2, r0, #1
 8002d20:	4190      	sbcs	r0, r2
 8002d22:	4653      	mov	r3, sl
 8002d24:	432f      	orrs	r7, r5
 8002d26:	4307      	orrs	r7, r0
 8002d28:	9302      	str	r3, [sp, #8]
 8002d2a:	003d      	movs	r5, r7
 8002d2c:	4465      	add	r5, ip
 8002d2e:	4565      	cmp	r5, ip
 8002d30:	4192      	sbcs	r2, r2
 8002d32:	9b02      	ldr	r3, [sp, #8]
 8002d34:	4252      	negs	r2, r2
 8002d36:	464f      	mov	r7, r9
 8002d38:	18d4      	adds	r4, r2, r3
 8002d3a:	e780      	b.n	8002c3e <__aeabi_dsub+0x1d2>
 8002d3c:	4a23      	ldr	r2, [pc, #140]	@ (8002dcc <__aeabi_dsub+0x360>)
 8002d3e:	1c7d      	adds	r5, r7, #1
 8002d40:	4215      	tst	r5, r2
 8002d42:	d000      	beq.n	8002d46 <__aeabi_dsub+0x2da>
 8002d44:	e0aa      	b.n	8002e9c <__aeabi_dsub+0x430>
 8002d46:	4662      	mov	r2, ip
 8002d48:	0025      	movs	r5, r4
 8002d4a:	9b02      	ldr	r3, [sp, #8]
 8002d4c:	4305      	orrs	r5, r0
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	2f00      	cmp	r7, #0
 8002d52:	d000      	beq.n	8002d56 <__aeabi_dsub+0x2ea>
 8002d54:	e0f5      	b.n	8002f42 <__aeabi_dsub+0x4d6>
 8002d56:	2d00      	cmp	r5, #0
 8002d58:	d100      	bne.n	8002d5c <__aeabi_dsub+0x2f0>
 8002d5a:	e16b      	b.n	8003034 <__aeabi_dsub+0x5c8>
 8002d5c:	2a00      	cmp	r2, #0
 8002d5e:	d100      	bne.n	8002d62 <__aeabi_dsub+0x2f6>
 8002d60:	e152      	b.n	8003008 <__aeabi_dsub+0x59c>
 8002d62:	4663      	mov	r3, ip
 8002d64:	1ac5      	subs	r5, r0, r3
 8002d66:	9b02      	ldr	r3, [sp, #8]
 8002d68:	1ae2      	subs	r2, r4, r3
 8002d6a:	42a8      	cmp	r0, r5
 8002d6c:	419b      	sbcs	r3, r3
 8002d6e:	425b      	negs	r3, r3
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	021a      	lsls	r2, r3, #8
 8002d74:	d400      	bmi.n	8002d78 <__aeabi_dsub+0x30c>
 8002d76:	e1d5      	b.n	8003124 <__aeabi_dsub+0x6b8>
 8002d78:	4663      	mov	r3, ip
 8002d7a:	1a1d      	subs	r5, r3, r0
 8002d7c:	45ac      	cmp	ip, r5
 8002d7e:	4192      	sbcs	r2, r2
 8002d80:	2601      	movs	r6, #1
 8002d82:	9b02      	ldr	r3, [sp, #8]
 8002d84:	4252      	negs	r2, r2
 8002d86:	1b1c      	subs	r4, r3, r4
 8002d88:	4688      	mov	r8, r1
 8002d8a:	1aa4      	subs	r4, r4, r2
 8002d8c:	400e      	ands	r6, r1
 8002d8e:	e6f6      	b.n	8002b7e <__aeabi_dsub+0x112>
 8002d90:	4297      	cmp	r7, r2
 8002d92:	d03f      	beq.n	8002e14 <__aeabi_dsub+0x3a8>
 8002d94:	4652      	mov	r2, sl
 8002d96:	2501      	movs	r5, #1
 8002d98:	2a38      	cmp	r2, #56	@ 0x38
 8002d9a:	dd00      	ble.n	8002d9e <__aeabi_dsub+0x332>
 8002d9c:	e74a      	b.n	8002c34 <__aeabi_dsub+0x1c8>
 8002d9e:	2280      	movs	r2, #128	@ 0x80
 8002da0:	9b02      	ldr	r3, [sp, #8]
 8002da2:	0412      	lsls	r2, r2, #16
 8002da4:	4313      	orrs	r3, r2
 8002da6:	9302      	str	r3, [sp, #8]
 8002da8:	e72d      	b.n	8002c06 <__aeabi_dsub+0x19a>
 8002daa:	003c      	movs	r4, r7
 8002dac:	2500      	movs	r5, #0
 8002dae:	2200      	movs	r2, #0
 8002db0:	e705      	b.n	8002bbe <__aeabi_dsub+0x152>
 8002db2:	2307      	movs	r3, #7
 8002db4:	402b      	ands	r3, r5
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d000      	beq.n	8002dbc <__aeabi_dsub+0x350>
 8002dba:	e6e2      	b.n	8002b82 <__aeabi_dsub+0x116>
 8002dbc:	e06b      	b.n	8002e96 <__aeabi_dsub+0x42a>
 8002dbe:	46c0      	nop			@ (mov r8, r8)
 8002dc0:	000007ff 	.word	0x000007ff
 8002dc4:	ff7fffff 	.word	0xff7fffff
 8002dc8:	fffff801 	.word	0xfffff801
 8002dcc:	000007fe 	.word	0x000007fe
 8002dd0:	0028      	movs	r0, r5
 8002dd2:	f000 fb63 	bl	800349c <__clzsi2>
 8002dd6:	0003      	movs	r3, r0
 8002dd8:	3318      	adds	r3, #24
 8002dda:	2b1f      	cmp	r3, #31
 8002ddc:	dc00      	bgt.n	8002de0 <__aeabi_dsub+0x374>
 8002dde:	e6b4      	b.n	8002b4a <__aeabi_dsub+0xde>
 8002de0:	002a      	movs	r2, r5
 8002de2:	3808      	subs	r0, #8
 8002de4:	4082      	lsls	r2, r0
 8002de6:	429f      	cmp	r7, r3
 8002de8:	dd00      	ble.n	8002dec <__aeabi_dsub+0x380>
 8002dea:	e0b9      	b.n	8002f60 <__aeabi_dsub+0x4f4>
 8002dec:	1bdb      	subs	r3, r3, r7
 8002dee:	1c58      	adds	r0, r3, #1
 8002df0:	281f      	cmp	r0, #31
 8002df2:	dc00      	bgt.n	8002df6 <__aeabi_dsub+0x38a>
 8002df4:	e1a0      	b.n	8003138 <__aeabi_dsub+0x6cc>
 8002df6:	0015      	movs	r5, r2
 8002df8:	3b1f      	subs	r3, #31
 8002dfa:	40dd      	lsrs	r5, r3
 8002dfc:	2820      	cmp	r0, #32
 8002dfe:	d005      	beq.n	8002e0c <__aeabi_dsub+0x3a0>
 8002e00:	2340      	movs	r3, #64	@ 0x40
 8002e02:	1a1b      	subs	r3, r3, r0
 8002e04:	409a      	lsls	r2, r3
 8002e06:	1e53      	subs	r3, r2, #1
 8002e08:	419a      	sbcs	r2, r3
 8002e0a:	4315      	orrs	r5, r2
 8002e0c:	2307      	movs	r3, #7
 8002e0e:	2700      	movs	r7, #0
 8002e10:	402b      	ands	r3, r5
 8002e12:	e7d0      	b.n	8002db6 <__aeabi_dsub+0x34a>
 8002e14:	08c0      	lsrs	r0, r0, #3
 8002e16:	0762      	lsls	r2, r4, #29
 8002e18:	4302      	orrs	r2, r0
 8002e1a:	08e4      	lsrs	r4, r4, #3
 8002e1c:	e737      	b.n	8002c8e <__aeabi_dsub+0x222>
 8002e1e:	08ea      	lsrs	r2, r5, #3
 8002e20:	0763      	lsls	r3, r4, #29
 8002e22:	431a      	orrs	r2, r3
 8002e24:	4bd3      	ldr	r3, [pc, #844]	@ (8003174 <__aeabi_dsub+0x708>)
 8002e26:	08e4      	lsrs	r4, r4, #3
 8002e28:	429f      	cmp	r7, r3
 8002e2a:	d100      	bne.n	8002e2e <__aeabi_dsub+0x3c2>
 8002e2c:	e72f      	b.n	8002c8e <__aeabi_dsub+0x222>
 8002e2e:	0324      	lsls	r4, r4, #12
 8002e30:	0b25      	lsrs	r5, r4, #12
 8002e32:	057c      	lsls	r4, r7, #21
 8002e34:	0d64      	lsrs	r4, r4, #21
 8002e36:	e6c2      	b.n	8002bbe <__aeabi_dsub+0x152>
 8002e38:	46ca      	mov	sl, r9
 8002e3a:	0022      	movs	r2, r4
 8002e3c:	4302      	orrs	r2, r0
 8002e3e:	d158      	bne.n	8002ef2 <__aeabi_dsub+0x486>
 8002e40:	4663      	mov	r3, ip
 8002e42:	000e      	movs	r6, r1
 8002e44:	9c02      	ldr	r4, [sp, #8]
 8002e46:	9303      	str	r3, [sp, #12]
 8002e48:	9b03      	ldr	r3, [sp, #12]
 8002e4a:	4657      	mov	r7, sl
 8002e4c:	08da      	lsrs	r2, r3, #3
 8002e4e:	e7e7      	b.n	8002e20 <__aeabi_dsub+0x3b4>
 8002e50:	4cc9      	ldr	r4, [pc, #804]	@ (8003178 <__aeabi_dsub+0x70c>)
 8002e52:	1aff      	subs	r7, r7, r3
 8002e54:	4014      	ands	r4, r2
 8002e56:	e692      	b.n	8002b7e <__aeabi_dsub+0x112>
 8002e58:	4dc8      	ldr	r5, [pc, #800]	@ (800317c <__aeabi_dsub+0x710>)
 8002e5a:	1c7a      	adds	r2, r7, #1
 8002e5c:	422a      	tst	r2, r5
 8002e5e:	d000      	beq.n	8002e62 <__aeabi_dsub+0x3f6>
 8002e60:	e084      	b.n	8002f6c <__aeabi_dsub+0x500>
 8002e62:	0022      	movs	r2, r4
 8002e64:	4302      	orrs	r2, r0
 8002e66:	2f00      	cmp	r7, #0
 8002e68:	d000      	beq.n	8002e6c <__aeabi_dsub+0x400>
 8002e6a:	e0ef      	b.n	800304c <__aeabi_dsub+0x5e0>
 8002e6c:	2a00      	cmp	r2, #0
 8002e6e:	d100      	bne.n	8002e72 <__aeabi_dsub+0x406>
 8002e70:	e0e5      	b.n	800303e <__aeabi_dsub+0x5d2>
 8002e72:	4662      	mov	r2, ip
 8002e74:	9902      	ldr	r1, [sp, #8]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	d100      	bne.n	8002e7c <__aeabi_dsub+0x410>
 8002e7a:	e0c5      	b.n	8003008 <__aeabi_dsub+0x59c>
 8002e7c:	4663      	mov	r3, ip
 8002e7e:	18c5      	adds	r5, r0, r3
 8002e80:	468c      	mov	ip, r1
 8002e82:	4285      	cmp	r5, r0
 8002e84:	4180      	sbcs	r0, r0
 8002e86:	4464      	add	r4, ip
 8002e88:	4240      	negs	r0, r0
 8002e8a:	1824      	adds	r4, r4, r0
 8002e8c:	0223      	lsls	r3, r4, #8
 8002e8e:	d502      	bpl.n	8002e96 <__aeabi_dsub+0x42a>
 8002e90:	4bb9      	ldr	r3, [pc, #740]	@ (8003178 <__aeabi_dsub+0x70c>)
 8002e92:	3701      	adds	r7, #1
 8002e94:	401c      	ands	r4, r3
 8002e96:	46ba      	mov	sl, r7
 8002e98:	9503      	str	r5, [sp, #12]
 8002e9a:	e7d5      	b.n	8002e48 <__aeabi_dsub+0x3dc>
 8002e9c:	4662      	mov	r2, ip
 8002e9e:	1a85      	subs	r5, r0, r2
 8002ea0:	42a8      	cmp	r0, r5
 8002ea2:	4192      	sbcs	r2, r2
 8002ea4:	4252      	negs	r2, r2
 8002ea6:	4691      	mov	r9, r2
 8002ea8:	9b02      	ldr	r3, [sp, #8]
 8002eaa:	1ae3      	subs	r3, r4, r3
 8002eac:	001a      	movs	r2, r3
 8002eae:	464b      	mov	r3, r9
 8002eb0:	1ad2      	subs	r2, r2, r3
 8002eb2:	0013      	movs	r3, r2
 8002eb4:	4691      	mov	r9, r2
 8002eb6:	021a      	lsls	r2, r3, #8
 8002eb8:	d46c      	bmi.n	8002f94 <__aeabi_dsub+0x528>
 8002eba:	464a      	mov	r2, r9
 8002ebc:	464c      	mov	r4, r9
 8002ebe:	432a      	orrs	r2, r5
 8002ec0:	d000      	beq.n	8002ec4 <__aeabi_dsub+0x458>
 8002ec2:	e63a      	b.n	8002b3a <__aeabi_dsub+0xce>
 8002ec4:	2600      	movs	r6, #0
 8002ec6:	2400      	movs	r4, #0
 8002ec8:	2500      	movs	r5, #0
 8002eca:	e678      	b.n	8002bbe <__aeabi_dsub+0x152>
 8002ecc:	9902      	ldr	r1, [sp, #8]
 8002ece:	4653      	mov	r3, sl
 8002ed0:	000d      	movs	r5, r1
 8002ed2:	3a20      	subs	r2, #32
 8002ed4:	40d5      	lsrs	r5, r2
 8002ed6:	2b20      	cmp	r3, #32
 8002ed8:	d006      	beq.n	8002ee8 <__aeabi_dsub+0x47c>
 8002eda:	2240      	movs	r2, #64	@ 0x40
 8002edc:	1ad2      	subs	r2, r2, r3
 8002ede:	000b      	movs	r3, r1
 8002ee0:	4093      	lsls	r3, r2
 8002ee2:	4662      	mov	r2, ip
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	4693      	mov	fp, r2
 8002ee8:	465b      	mov	r3, fp
 8002eea:	1e5a      	subs	r2, r3, #1
 8002eec:	4193      	sbcs	r3, r2
 8002eee:	431d      	orrs	r5, r3
 8002ef0:	e619      	b.n	8002b26 <__aeabi_dsub+0xba>
 8002ef2:	4653      	mov	r3, sl
 8002ef4:	1e5a      	subs	r2, r3, #1
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d100      	bne.n	8002efc <__aeabi_dsub+0x490>
 8002efa:	e0c6      	b.n	800308a <__aeabi_dsub+0x61e>
 8002efc:	4e9d      	ldr	r6, [pc, #628]	@ (8003174 <__aeabi_dsub+0x708>)
 8002efe:	45b2      	cmp	sl, r6
 8002f00:	d100      	bne.n	8002f04 <__aeabi_dsub+0x498>
 8002f02:	e6bd      	b.n	8002c80 <__aeabi_dsub+0x214>
 8002f04:	4688      	mov	r8, r1
 8002f06:	000e      	movs	r6, r1
 8002f08:	2501      	movs	r5, #1
 8002f0a:	2a38      	cmp	r2, #56	@ 0x38
 8002f0c:	dc10      	bgt.n	8002f30 <__aeabi_dsub+0x4c4>
 8002f0e:	2a1f      	cmp	r2, #31
 8002f10:	dc7f      	bgt.n	8003012 <__aeabi_dsub+0x5a6>
 8002f12:	2120      	movs	r1, #32
 8002f14:	0025      	movs	r5, r4
 8002f16:	1a89      	subs	r1, r1, r2
 8002f18:	0007      	movs	r7, r0
 8002f1a:	4088      	lsls	r0, r1
 8002f1c:	408d      	lsls	r5, r1
 8002f1e:	40d7      	lsrs	r7, r2
 8002f20:	40d4      	lsrs	r4, r2
 8002f22:	1e41      	subs	r1, r0, #1
 8002f24:	4188      	sbcs	r0, r1
 8002f26:	9b02      	ldr	r3, [sp, #8]
 8002f28:	433d      	orrs	r5, r7
 8002f2a:	1b1b      	subs	r3, r3, r4
 8002f2c:	4305      	orrs	r5, r0
 8002f2e:	9302      	str	r3, [sp, #8]
 8002f30:	4662      	mov	r2, ip
 8002f32:	1b55      	subs	r5, r2, r5
 8002f34:	45ac      	cmp	ip, r5
 8002f36:	4192      	sbcs	r2, r2
 8002f38:	9b02      	ldr	r3, [sp, #8]
 8002f3a:	4252      	negs	r2, r2
 8002f3c:	464f      	mov	r7, r9
 8002f3e:	1a9c      	subs	r4, r3, r2
 8002f40:	e5f6      	b.n	8002b30 <__aeabi_dsub+0xc4>
 8002f42:	2d00      	cmp	r5, #0
 8002f44:	d000      	beq.n	8002f48 <__aeabi_dsub+0x4dc>
 8002f46:	e0b7      	b.n	80030b8 <__aeabi_dsub+0x64c>
 8002f48:	2a00      	cmp	r2, #0
 8002f4a:	d100      	bne.n	8002f4e <__aeabi_dsub+0x4e2>
 8002f4c:	e0f0      	b.n	8003130 <__aeabi_dsub+0x6c4>
 8002f4e:	2601      	movs	r6, #1
 8002f50:	400e      	ands	r6, r1
 8002f52:	4663      	mov	r3, ip
 8002f54:	9802      	ldr	r0, [sp, #8]
 8002f56:	08d9      	lsrs	r1, r3, #3
 8002f58:	0742      	lsls	r2, r0, #29
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	08c4      	lsrs	r4, r0, #3
 8002f5e:	e696      	b.n	8002c8e <__aeabi_dsub+0x222>
 8002f60:	4c85      	ldr	r4, [pc, #532]	@ (8003178 <__aeabi_dsub+0x70c>)
 8002f62:	1aff      	subs	r7, r7, r3
 8002f64:	4014      	ands	r4, r2
 8002f66:	0762      	lsls	r2, r4, #29
 8002f68:	08e4      	lsrs	r4, r4, #3
 8002f6a:	e760      	b.n	8002e2e <__aeabi_dsub+0x3c2>
 8002f6c:	4981      	ldr	r1, [pc, #516]	@ (8003174 <__aeabi_dsub+0x708>)
 8002f6e:	428a      	cmp	r2, r1
 8002f70:	d100      	bne.n	8002f74 <__aeabi_dsub+0x508>
 8002f72:	e0c9      	b.n	8003108 <__aeabi_dsub+0x69c>
 8002f74:	4663      	mov	r3, ip
 8002f76:	18c1      	adds	r1, r0, r3
 8002f78:	4281      	cmp	r1, r0
 8002f7a:	4180      	sbcs	r0, r0
 8002f7c:	9b02      	ldr	r3, [sp, #8]
 8002f7e:	4240      	negs	r0, r0
 8002f80:	18e3      	adds	r3, r4, r3
 8002f82:	181b      	adds	r3, r3, r0
 8002f84:	07dd      	lsls	r5, r3, #31
 8002f86:	085c      	lsrs	r4, r3, #1
 8002f88:	2307      	movs	r3, #7
 8002f8a:	0849      	lsrs	r1, r1, #1
 8002f8c:	430d      	orrs	r5, r1
 8002f8e:	0017      	movs	r7, r2
 8002f90:	402b      	ands	r3, r5
 8002f92:	e710      	b.n	8002db6 <__aeabi_dsub+0x34a>
 8002f94:	4663      	mov	r3, ip
 8002f96:	1a1d      	subs	r5, r3, r0
 8002f98:	45ac      	cmp	ip, r5
 8002f9a:	4192      	sbcs	r2, r2
 8002f9c:	2601      	movs	r6, #1
 8002f9e:	9b02      	ldr	r3, [sp, #8]
 8002fa0:	4252      	negs	r2, r2
 8002fa2:	1b1c      	subs	r4, r3, r4
 8002fa4:	4688      	mov	r8, r1
 8002fa6:	1aa4      	subs	r4, r4, r2
 8002fa8:	400e      	ands	r6, r1
 8002faa:	e5c6      	b.n	8002b3a <__aeabi_dsub+0xce>
 8002fac:	4663      	mov	r3, ip
 8002fae:	18c5      	adds	r5, r0, r3
 8002fb0:	9b02      	ldr	r3, [sp, #8]
 8002fb2:	4285      	cmp	r5, r0
 8002fb4:	4180      	sbcs	r0, r0
 8002fb6:	469c      	mov	ip, r3
 8002fb8:	4240      	negs	r0, r0
 8002fba:	4464      	add	r4, ip
 8002fbc:	1824      	adds	r4, r4, r0
 8002fbe:	2701      	movs	r7, #1
 8002fc0:	0223      	lsls	r3, r4, #8
 8002fc2:	d400      	bmi.n	8002fc6 <__aeabi_dsub+0x55a>
 8002fc4:	e6f5      	b.n	8002db2 <__aeabi_dsub+0x346>
 8002fc6:	2702      	movs	r7, #2
 8002fc8:	e641      	b.n	8002c4e <__aeabi_dsub+0x1e2>
 8002fca:	4663      	mov	r3, ip
 8002fcc:	1ac5      	subs	r5, r0, r3
 8002fce:	42a8      	cmp	r0, r5
 8002fd0:	4180      	sbcs	r0, r0
 8002fd2:	9b02      	ldr	r3, [sp, #8]
 8002fd4:	4240      	negs	r0, r0
 8002fd6:	1ae4      	subs	r4, r4, r3
 8002fd8:	2701      	movs	r7, #1
 8002fda:	1a24      	subs	r4, r4, r0
 8002fdc:	e5a8      	b.n	8002b30 <__aeabi_dsub+0xc4>
 8002fde:	9d02      	ldr	r5, [sp, #8]
 8002fe0:	4652      	mov	r2, sl
 8002fe2:	002b      	movs	r3, r5
 8002fe4:	3a20      	subs	r2, #32
 8002fe6:	40d3      	lsrs	r3, r2
 8002fe8:	0019      	movs	r1, r3
 8002fea:	4653      	mov	r3, sl
 8002fec:	2b20      	cmp	r3, #32
 8002fee:	d006      	beq.n	8002ffe <__aeabi_dsub+0x592>
 8002ff0:	2240      	movs	r2, #64	@ 0x40
 8002ff2:	1ad2      	subs	r2, r2, r3
 8002ff4:	002b      	movs	r3, r5
 8002ff6:	4093      	lsls	r3, r2
 8002ff8:	4662      	mov	r2, ip
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	4693      	mov	fp, r2
 8002ffe:	465d      	mov	r5, fp
 8003000:	1e6b      	subs	r3, r5, #1
 8003002:	419d      	sbcs	r5, r3
 8003004:	430d      	orrs	r5, r1
 8003006:	e615      	b.n	8002c34 <__aeabi_dsub+0x1c8>
 8003008:	0762      	lsls	r2, r4, #29
 800300a:	08c0      	lsrs	r0, r0, #3
 800300c:	4302      	orrs	r2, r0
 800300e:	08e4      	lsrs	r4, r4, #3
 8003010:	e70d      	b.n	8002e2e <__aeabi_dsub+0x3c2>
 8003012:	0011      	movs	r1, r2
 8003014:	0027      	movs	r7, r4
 8003016:	3920      	subs	r1, #32
 8003018:	40cf      	lsrs	r7, r1
 800301a:	2a20      	cmp	r2, #32
 800301c:	d005      	beq.n	800302a <__aeabi_dsub+0x5be>
 800301e:	2140      	movs	r1, #64	@ 0x40
 8003020:	1a8a      	subs	r2, r1, r2
 8003022:	4094      	lsls	r4, r2
 8003024:	0025      	movs	r5, r4
 8003026:	4305      	orrs	r5, r0
 8003028:	9503      	str	r5, [sp, #12]
 800302a:	9d03      	ldr	r5, [sp, #12]
 800302c:	1e6a      	subs	r2, r5, #1
 800302e:	4195      	sbcs	r5, r2
 8003030:	433d      	orrs	r5, r7
 8003032:	e77d      	b.n	8002f30 <__aeabi_dsub+0x4c4>
 8003034:	2a00      	cmp	r2, #0
 8003036:	d100      	bne.n	800303a <__aeabi_dsub+0x5ce>
 8003038:	e744      	b.n	8002ec4 <__aeabi_dsub+0x458>
 800303a:	2601      	movs	r6, #1
 800303c:	400e      	ands	r6, r1
 800303e:	4663      	mov	r3, ip
 8003040:	08d9      	lsrs	r1, r3, #3
 8003042:	9b02      	ldr	r3, [sp, #8]
 8003044:	075a      	lsls	r2, r3, #29
 8003046:	430a      	orrs	r2, r1
 8003048:	08dc      	lsrs	r4, r3, #3
 800304a:	e6f0      	b.n	8002e2e <__aeabi_dsub+0x3c2>
 800304c:	2a00      	cmp	r2, #0
 800304e:	d028      	beq.n	80030a2 <__aeabi_dsub+0x636>
 8003050:	4662      	mov	r2, ip
 8003052:	9f02      	ldr	r7, [sp, #8]
 8003054:	08c0      	lsrs	r0, r0, #3
 8003056:	433a      	orrs	r2, r7
 8003058:	d100      	bne.n	800305c <__aeabi_dsub+0x5f0>
 800305a:	e6dc      	b.n	8002e16 <__aeabi_dsub+0x3aa>
 800305c:	0762      	lsls	r2, r4, #29
 800305e:	4310      	orrs	r0, r2
 8003060:	2280      	movs	r2, #128	@ 0x80
 8003062:	08e4      	lsrs	r4, r4, #3
 8003064:	0312      	lsls	r2, r2, #12
 8003066:	4214      	tst	r4, r2
 8003068:	d009      	beq.n	800307e <__aeabi_dsub+0x612>
 800306a:	08fd      	lsrs	r5, r7, #3
 800306c:	4215      	tst	r5, r2
 800306e:	d106      	bne.n	800307e <__aeabi_dsub+0x612>
 8003070:	4663      	mov	r3, ip
 8003072:	2601      	movs	r6, #1
 8003074:	002c      	movs	r4, r5
 8003076:	08d8      	lsrs	r0, r3, #3
 8003078:	077b      	lsls	r3, r7, #29
 800307a:	4318      	orrs	r0, r3
 800307c:	400e      	ands	r6, r1
 800307e:	0f42      	lsrs	r2, r0, #29
 8003080:	00c0      	lsls	r0, r0, #3
 8003082:	08c0      	lsrs	r0, r0, #3
 8003084:	0752      	lsls	r2, r2, #29
 8003086:	4302      	orrs	r2, r0
 8003088:	e601      	b.n	8002c8e <__aeabi_dsub+0x222>
 800308a:	4663      	mov	r3, ip
 800308c:	1a1d      	subs	r5, r3, r0
 800308e:	45ac      	cmp	ip, r5
 8003090:	4192      	sbcs	r2, r2
 8003092:	9b02      	ldr	r3, [sp, #8]
 8003094:	4252      	negs	r2, r2
 8003096:	1b1c      	subs	r4, r3, r4
 8003098:	000e      	movs	r6, r1
 800309a:	4688      	mov	r8, r1
 800309c:	2701      	movs	r7, #1
 800309e:	1aa4      	subs	r4, r4, r2
 80030a0:	e546      	b.n	8002b30 <__aeabi_dsub+0xc4>
 80030a2:	4663      	mov	r3, ip
 80030a4:	08d9      	lsrs	r1, r3, #3
 80030a6:	9b02      	ldr	r3, [sp, #8]
 80030a8:	075a      	lsls	r2, r3, #29
 80030aa:	430a      	orrs	r2, r1
 80030ac:	08dc      	lsrs	r4, r3, #3
 80030ae:	e5ee      	b.n	8002c8e <__aeabi_dsub+0x222>
 80030b0:	4663      	mov	r3, ip
 80030b2:	9c02      	ldr	r4, [sp, #8]
 80030b4:	9303      	str	r3, [sp, #12]
 80030b6:	e6c7      	b.n	8002e48 <__aeabi_dsub+0x3dc>
 80030b8:	08c0      	lsrs	r0, r0, #3
 80030ba:	2a00      	cmp	r2, #0
 80030bc:	d100      	bne.n	80030c0 <__aeabi_dsub+0x654>
 80030be:	e6aa      	b.n	8002e16 <__aeabi_dsub+0x3aa>
 80030c0:	0762      	lsls	r2, r4, #29
 80030c2:	4310      	orrs	r0, r2
 80030c4:	2280      	movs	r2, #128	@ 0x80
 80030c6:	08e4      	lsrs	r4, r4, #3
 80030c8:	0312      	lsls	r2, r2, #12
 80030ca:	4214      	tst	r4, r2
 80030cc:	d0d7      	beq.n	800307e <__aeabi_dsub+0x612>
 80030ce:	9f02      	ldr	r7, [sp, #8]
 80030d0:	08fd      	lsrs	r5, r7, #3
 80030d2:	4215      	tst	r5, r2
 80030d4:	d1d3      	bne.n	800307e <__aeabi_dsub+0x612>
 80030d6:	4663      	mov	r3, ip
 80030d8:	2601      	movs	r6, #1
 80030da:	08d8      	lsrs	r0, r3, #3
 80030dc:	077b      	lsls	r3, r7, #29
 80030de:	002c      	movs	r4, r5
 80030e0:	4318      	orrs	r0, r3
 80030e2:	400e      	ands	r6, r1
 80030e4:	e7cb      	b.n	800307e <__aeabi_dsub+0x612>
 80030e6:	000a      	movs	r2, r1
 80030e8:	0027      	movs	r7, r4
 80030ea:	3a20      	subs	r2, #32
 80030ec:	40d7      	lsrs	r7, r2
 80030ee:	2920      	cmp	r1, #32
 80030f0:	d005      	beq.n	80030fe <__aeabi_dsub+0x692>
 80030f2:	2240      	movs	r2, #64	@ 0x40
 80030f4:	1a52      	subs	r2, r2, r1
 80030f6:	4094      	lsls	r4, r2
 80030f8:	0025      	movs	r5, r4
 80030fa:	4305      	orrs	r5, r0
 80030fc:	9503      	str	r5, [sp, #12]
 80030fe:	9d03      	ldr	r5, [sp, #12]
 8003100:	1e6a      	subs	r2, r5, #1
 8003102:	4195      	sbcs	r5, r2
 8003104:	432f      	orrs	r7, r5
 8003106:	e610      	b.n	8002d2a <__aeabi_dsub+0x2be>
 8003108:	0014      	movs	r4, r2
 800310a:	2500      	movs	r5, #0
 800310c:	2200      	movs	r2, #0
 800310e:	e556      	b.n	8002bbe <__aeabi_dsub+0x152>
 8003110:	9b02      	ldr	r3, [sp, #8]
 8003112:	4460      	add	r0, ip
 8003114:	4699      	mov	r9, r3
 8003116:	4560      	cmp	r0, ip
 8003118:	4192      	sbcs	r2, r2
 800311a:	444c      	add	r4, r9
 800311c:	4252      	negs	r2, r2
 800311e:	0005      	movs	r5, r0
 8003120:	18a4      	adds	r4, r4, r2
 8003122:	e74c      	b.n	8002fbe <__aeabi_dsub+0x552>
 8003124:	001a      	movs	r2, r3
 8003126:	001c      	movs	r4, r3
 8003128:	432a      	orrs	r2, r5
 800312a:	d000      	beq.n	800312e <__aeabi_dsub+0x6c2>
 800312c:	e6b3      	b.n	8002e96 <__aeabi_dsub+0x42a>
 800312e:	e6c9      	b.n	8002ec4 <__aeabi_dsub+0x458>
 8003130:	2480      	movs	r4, #128	@ 0x80
 8003132:	2600      	movs	r6, #0
 8003134:	0324      	lsls	r4, r4, #12
 8003136:	e5ae      	b.n	8002c96 <__aeabi_dsub+0x22a>
 8003138:	2120      	movs	r1, #32
 800313a:	2500      	movs	r5, #0
 800313c:	1a09      	subs	r1, r1, r0
 800313e:	e517      	b.n	8002b70 <__aeabi_dsub+0x104>
 8003140:	2200      	movs	r2, #0
 8003142:	2500      	movs	r5, #0
 8003144:	4c0b      	ldr	r4, [pc, #44]	@ (8003174 <__aeabi_dsub+0x708>)
 8003146:	e53a      	b.n	8002bbe <__aeabi_dsub+0x152>
 8003148:	2d00      	cmp	r5, #0
 800314a:	d100      	bne.n	800314e <__aeabi_dsub+0x6e2>
 800314c:	e5f6      	b.n	8002d3c <__aeabi_dsub+0x2d0>
 800314e:	464b      	mov	r3, r9
 8003150:	1bda      	subs	r2, r3, r7
 8003152:	4692      	mov	sl, r2
 8003154:	2f00      	cmp	r7, #0
 8003156:	d100      	bne.n	800315a <__aeabi_dsub+0x6ee>
 8003158:	e66f      	b.n	8002e3a <__aeabi_dsub+0x3ce>
 800315a:	2a38      	cmp	r2, #56	@ 0x38
 800315c:	dc05      	bgt.n	800316a <__aeabi_dsub+0x6fe>
 800315e:	2680      	movs	r6, #128	@ 0x80
 8003160:	0436      	lsls	r6, r6, #16
 8003162:	4334      	orrs	r4, r6
 8003164:	4688      	mov	r8, r1
 8003166:	000e      	movs	r6, r1
 8003168:	e6d1      	b.n	8002f0e <__aeabi_dsub+0x4a2>
 800316a:	4688      	mov	r8, r1
 800316c:	000e      	movs	r6, r1
 800316e:	2501      	movs	r5, #1
 8003170:	e6de      	b.n	8002f30 <__aeabi_dsub+0x4c4>
 8003172:	46c0      	nop			@ (mov r8, r8)
 8003174:	000007ff 	.word	0x000007ff
 8003178:	ff7fffff 	.word	0xff7fffff
 800317c:	000007fe 	.word	0x000007fe
 8003180:	2d00      	cmp	r5, #0
 8003182:	d100      	bne.n	8003186 <__aeabi_dsub+0x71a>
 8003184:	e668      	b.n	8002e58 <__aeabi_dsub+0x3ec>
 8003186:	464b      	mov	r3, r9
 8003188:	1bd9      	subs	r1, r3, r7
 800318a:	2f00      	cmp	r7, #0
 800318c:	d101      	bne.n	8003192 <__aeabi_dsub+0x726>
 800318e:	468a      	mov	sl, r1
 8003190:	e5a7      	b.n	8002ce2 <__aeabi_dsub+0x276>
 8003192:	2701      	movs	r7, #1
 8003194:	2938      	cmp	r1, #56	@ 0x38
 8003196:	dd00      	ble.n	800319a <__aeabi_dsub+0x72e>
 8003198:	e5c7      	b.n	8002d2a <__aeabi_dsub+0x2be>
 800319a:	2280      	movs	r2, #128	@ 0x80
 800319c:	0412      	lsls	r2, r2, #16
 800319e:	4314      	orrs	r4, r2
 80031a0:	e5af      	b.n	8002d02 <__aeabi_dsub+0x296>
 80031a2:	46c0      	nop			@ (mov r8, r8)

080031a4 <__aeabi_dcmpun>:
 80031a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031a6:	46c6      	mov	lr, r8
 80031a8:	031e      	lsls	r6, r3, #12
 80031aa:	0b36      	lsrs	r6, r6, #12
 80031ac:	46b0      	mov	r8, r6
 80031ae:	4e0d      	ldr	r6, [pc, #52]	@ (80031e4 <__aeabi_dcmpun+0x40>)
 80031b0:	030c      	lsls	r4, r1, #12
 80031b2:	004d      	lsls	r5, r1, #1
 80031b4:	005f      	lsls	r7, r3, #1
 80031b6:	b500      	push	{lr}
 80031b8:	0b24      	lsrs	r4, r4, #12
 80031ba:	0d6d      	lsrs	r5, r5, #21
 80031bc:	0d7f      	lsrs	r7, r7, #21
 80031be:	42b5      	cmp	r5, r6
 80031c0:	d00b      	beq.n	80031da <__aeabi_dcmpun+0x36>
 80031c2:	4908      	ldr	r1, [pc, #32]	@ (80031e4 <__aeabi_dcmpun+0x40>)
 80031c4:	2000      	movs	r0, #0
 80031c6:	428f      	cmp	r7, r1
 80031c8:	d104      	bne.n	80031d4 <__aeabi_dcmpun+0x30>
 80031ca:	4646      	mov	r6, r8
 80031cc:	4316      	orrs	r6, r2
 80031ce:	0030      	movs	r0, r6
 80031d0:	1e43      	subs	r3, r0, #1
 80031d2:	4198      	sbcs	r0, r3
 80031d4:	bc80      	pop	{r7}
 80031d6:	46b8      	mov	r8, r7
 80031d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031da:	4304      	orrs	r4, r0
 80031dc:	2001      	movs	r0, #1
 80031de:	2c00      	cmp	r4, #0
 80031e0:	d1f8      	bne.n	80031d4 <__aeabi_dcmpun+0x30>
 80031e2:	e7ee      	b.n	80031c2 <__aeabi_dcmpun+0x1e>
 80031e4:	000007ff 	.word	0x000007ff

080031e8 <__aeabi_d2iz>:
 80031e8:	000b      	movs	r3, r1
 80031ea:	0002      	movs	r2, r0
 80031ec:	b570      	push	{r4, r5, r6, lr}
 80031ee:	4d16      	ldr	r5, [pc, #88]	@ (8003248 <__aeabi_d2iz+0x60>)
 80031f0:	030c      	lsls	r4, r1, #12
 80031f2:	b082      	sub	sp, #8
 80031f4:	0049      	lsls	r1, r1, #1
 80031f6:	2000      	movs	r0, #0
 80031f8:	9200      	str	r2, [sp, #0]
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	0b24      	lsrs	r4, r4, #12
 80031fe:	0d49      	lsrs	r1, r1, #21
 8003200:	0fde      	lsrs	r6, r3, #31
 8003202:	42a9      	cmp	r1, r5
 8003204:	dd04      	ble.n	8003210 <__aeabi_d2iz+0x28>
 8003206:	4811      	ldr	r0, [pc, #68]	@ (800324c <__aeabi_d2iz+0x64>)
 8003208:	4281      	cmp	r1, r0
 800320a:	dd03      	ble.n	8003214 <__aeabi_d2iz+0x2c>
 800320c:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <__aeabi_d2iz+0x68>)
 800320e:	18f0      	adds	r0, r6, r3
 8003210:	b002      	add	sp, #8
 8003212:	bd70      	pop	{r4, r5, r6, pc}
 8003214:	2080      	movs	r0, #128	@ 0x80
 8003216:	0340      	lsls	r0, r0, #13
 8003218:	4320      	orrs	r0, r4
 800321a:	4c0e      	ldr	r4, [pc, #56]	@ (8003254 <__aeabi_d2iz+0x6c>)
 800321c:	1a64      	subs	r4, r4, r1
 800321e:	2c1f      	cmp	r4, #31
 8003220:	dd08      	ble.n	8003234 <__aeabi_d2iz+0x4c>
 8003222:	4b0d      	ldr	r3, [pc, #52]	@ (8003258 <__aeabi_d2iz+0x70>)
 8003224:	1a5b      	subs	r3, r3, r1
 8003226:	40d8      	lsrs	r0, r3
 8003228:	0003      	movs	r3, r0
 800322a:	4258      	negs	r0, r3
 800322c:	2e00      	cmp	r6, #0
 800322e:	d1ef      	bne.n	8003210 <__aeabi_d2iz+0x28>
 8003230:	0018      	movs	r0, r3
 8003232:	e7ed      	b.n	8003210 <__aeabi_d2iz+0x28>
 8003234:	4b09      	ldr	r3, [pc, #36]	@ (800325c <__aeabi_d2iz+0x74>)
 8003236:	9a00      	ldr	r2, [sp, #0]
 8003238:	469c      	mov	ip, r3
 800323a:	0003      	movs	r3, r0
 800323c:	4461      	add	r1, ip
 800323e:	408b      	lsls	r3, r1
 8003240:	40e2      	lsrs	r2, r4
 8003242:	4313      	orrs	r3, r2
 8003244:	e7f1      	b.n	800322a <__aeabi_d2iz+0x42>
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	000003fe 	.word	0x000003fe
 800324c:	0000041d 	.word	0x0000041d
 8003250:	7fffffff 	.word	0x7fffffff
 8003254:	00000433 	.word	0x00000433
 8003258:	00000413 	.word	0x00000413
 800325c:	fffffbed 	.word	0xfffffbed

08003260 <__aeabi_i2d>:
 8003260:	b570      	push	{r4, r5, r6, lr}
 8003262:	2800      	cmp	r0, #0
 8003264:	d016      	beq.n	8003294 <__aeabi_i2d+0x34>
 8003266:	17c3      	asrs	r3, r0, #31
 8003268:	18c5      	adds	r5, r0, r3
 800326a:	405d      	eors	r5, r3
 800326c:	0fc4      	lsrs	r4, r0, #31
 800326e:	0028      	movs	r0, r5
 8003270:	f000 f914 	bl	800349c <__clzsi2>
 8003274:	4b10      	ldr	r3, [pc, #64]	@ (80032b8 <__aeabi_i2d+0x58>)
 8003276:	1a1b      	subs	r3, r3, r0
 8003278:	055b      	lsls	r3, r3, #21
 800327a:	0d5b      	lsrs	r3, r3, #21
 800327c:	280a      	cmp	r0, #10
 800327e:	dc14      	bgt.n	80032aa <__aeabi_i2d+0x4a>
 8003280:	0002      	movs	r2, r0
 8003282:	002e      	movs	r6, r5
 8003284:	3215      	adds	r2, #21
 8003286:	4096      	lsls	r6, r2
 8003288:	220b      	movs	r2, #11
 800328a:	1a12      	subs	r2, r2, r0
 800328c:	40d5      	lsrs	r5, r2
 800328e:	032d      	lsls	r5, r5, #12
 8003290:	0b2d      	lsrs	r5, r5, #12
 8003292:	e003      	b.n	800329c <__aeabi_i2d+0x3c>
 8003294:	2400      	movs	r4, #0
 8003296:	2300      	movs	r3, #0
 8003298:	2500      	movs	r5, #0
 800329a:	2600      	movs	r6, #0
 800329c:	051b      	lsls	r3, r3, #20
 800329e:	432b      	orrs	r3, r5
 80032a0:	07e4      	lsls	r4, r4, #31
 80032a2:	4323      	orrs	r3, r4
 80032a4:	0030      	movs	r0, r6
 80032a6:	0019      	movs	r1, r3
 80032a8:	bd70      	pop	{r4, r5, r6, pc}
 80032aa:	380b      	subs	r0, #11
 80032ac:	4085      	lsls	r5, r0
 80032ae:	032d      	lsls	r5, r5, #12
 80032b0:	2600      	movs	r6, #0
 80032b2:	0b2d      	lsrs	r5, r5, #12
 80032b4:	e7f2      	b.n	800329c <__aeabi_i2d+0x3c>
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	0000041e 	.word	0x0000041e

080032bc <__aeabi_ui2d>:
 80032bc:	b510      	push	{r4, lr}
 80032be:	1e04      	subs	r4, r0, #0
 80032c0:	d010      	beq.n	80032e4 <__aeabi_ui2d+0x28>
 80032c2:	f000 f8eb 	bl	800349c <__clzsi2>
 80032c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003300 <__aeabi_ui2d+0x44>)
 80032c8:	1a1b      	subs	r3, r3, r0
 80032ca:	055b      	lsls	r3, r3, #21
 80032cc:	0d5b      	lsrs	r3, r3, #21
 80032ce:	280a      	cmp	r0, #10
 80032d0:	dc0f      	bgt.n	80032f2 <__aeabi_ui2d+0x36>
 80032d2:	220b      	movs	r2, #11
 80032d4:	0021      	movs	r1, r4
 80032d6:	1a12      	subs	r2, r2, r0
 80032d8:	40d1      	lsrs	r1, r2
 80032da:	3015      	adds	r0, #21
 80032dc:	030a      	lsls	r2, r1, #12
 80032de:	4084      	lsls	r4, r0
 80032e0:	0b12      	lsrs	r2, r2, #12
 80032e2:	e001      	b.n	80032e8 <__aeabi_ui2d+0x2c>
 80032e4:	2300      	movs	r3, #0
 80032e6:	2200      	movs	r2, #0
 80032e8:	051b      	lsls	r3, r3, #20
 80032ea:	4313      	orrs	r3, r2
 80032ec:	0020      	movs	r0, r4
 80032ee:	0019      	movs	r1, r3
 80032f0:	bd10      	pop	{r4, pc}
 80032f2:	0022      	movs	r2, r4
 80032f4:	380b      	subs	r0, #11
 80032f6:	4082      	lsls	r2, r0
 80032f8:	0312      	lsls	r2, r2, #12
 80032fa:	2400      	movs	r4, #0
 80032fc:	0b12      	lsrs	r2, r2, #12
 80032fe:	e7f3      	b.n	80032e8 <__aeabi_ui2d+0x2c>
 8003300:	0000041e 	.word	0x0000041e

08003304 <__aeabi_f2d>:
 8003304:	b570      	push	{r4, r5, r6, lr}
 8003306:	0242      	lsls	r2, r0, #9
 8003308:	0043      	lsls	r3, r0, #1
 800330a:	0fc4      	lsrs	r4, r0, #31
 800330c:	20fe      	movs	r0, #254	@ 0xfe
 800330e:	0e1b      	lsrs	r3, r3, #24
 8003310:	1c59      	adds	r1, r3, #1
 8003312:	0a55      	lsrs	r5, r2, #9
 8003314:	4208      	tst	r0, r1
 8003316:	d00c      	beq.n	8003332 <__aeabi_f2d+0x2e>
 8003318:	21e0      	movs	r1, #224	@ 0xe0
 800331a:	0089      	lsls	r1, r1, #2
 800331c:	468c      	mov	ip, r1
 800331e:	076d      	lsls	r5, r5, #29
 8003320:	0b12      	lsrs	r2, r2, #12
 8003322:	4463      	add	r3, ip
 8003324:	051b      	lsls	r3, r3, #20
 8003326:	4313      	orrs	r3, r2
 8003328:	07e4      	lsls	r4, r4, #31
 800332a:	4323      	orrs	r3, r4
 800332c:	0028      	movs	r0, r5
 800332e:	0019      	movs	r1, r3
 8003330:	bd70      	pop	{r4, r5, r6, pc}
 8003332:	2b00      	cmp	r3, #0
 8003334:	d114      	bne.n	8003360 <__aeabi_f2d+0x5c>
 8003336:	2d00      	cmp	r5, #0
 8003338:	d01b      	beq.n	8003372 <__aeabi_f2d+0x6e>
 800333a:	0028      	movs	r0, r5
 800333c:	f000 f8ae 	bl	800349c <__clzsi2>
 8003340:	280a      	cmp	r0, #10
 8003342:	dc1c      	bgt.n	800337e <__aeabi_f2d+0x7a>
 8003344:	230b      	movs	r3, #11
 8003346:	002a      	movs	r2, r5
 8003348:	1a1b      	subs	r3, r3, r0
 800334a:	40da      	lsrs	r2, r3
 800334c:	0003      	movs	r3, r0
 800334e:	3315      	adds	r3, #21
 8003350:	409d      	lsls	r5, r3
 8003352:	4b0e      	ldr	r3, [pc, #56]	@ (800338c <__aeabi_f2d+0x88>)
 8003354:	0312      	lsls	r2, r2, #12
 8003356:	1a1b      	subs	r3, r3, r0
 8003358:	055b      	lsls	r3, r3, #21
 800335a:	0b12      	lsrs	r2, r2, #12
 800335c:	0d5b      	lsrs	r3, r3, #21
 800335e:	e7e1      	b.n	8003324 <__aeabi_f2d+0x20>
 8003360:	2d00      	cmp	r5, #0
 8003362:	d009      	beq.n	8003378 <__aeabi_f2d+0x74>
 8003364:	0b13      	lsrs	r3, r2, #12
 8003366:	2280      	movs	r2, #128	@ 0x80
 8003368:	0312      	lsls	r2, r2, #12
 800336a:	431a      	orrs	r2, r3
 800336c:	076d      	lsls	r5, r5, #29
 800336e:	4b08      	ldr	r3, [pc, #32]	@ (8003390 <__aeabi_f2d+0x8c>)
 8003370:	e7d8      	b.n	8003324 <__aeabi_f2d+0x20>
 8003372:	2300      	movs	r3, #0
 8003374:	2200      	movs	r2, #0
 8003376:	e7d5      	b.n	8003324 <__aeabi_f2d+0x20>
 8003378:	2200      	movs	r2, #0
 800337a:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <__aeabi_f2d+0x8c>)
 800337c:	e7d2      	b.n	8003324 <__aeabi_f2d+0x20>
 800337e:	0003      	movs	r3, r0
 8003380:	002a      	movs	r2, r5
 8003382:	3b0b      	subs	r3, #11
 8003384:	409a      	lsls	r2, r3
 8003386:	2500      	movs	r5, #0
 8003388:	e7e3      	b.n	8003352 <__aeabi_f2d+0x4e>
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	00000389 	.word	0x00000389
 8003390:	000007ff 	.word	0x000007ff

08003394 <__aeabi_d2f>:
 8003394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003396:	004b      	lsls	r3, r1, #1
 8003398:	030f      	lsls	r7, r1, #12
 800339a:	0d5b      	lsrs	r3, r3, #21
 800339c:	4c3b      	ldr	r4, [pc, #236]	@ (800348c <__aeabi_d2f+0xf8>)
 800339e:	0f45      	lsrs	r5, r0, #29
 80033a0:	b083      	sub	sp, #12
 80033a2:	0a7f      	lsrs	r7, r7, #9
 80033a4:	1c5e      	adds	r6, r3, #1
 80033a6:	432f      	orrs	r7, r5
 80033a8:	9000      	str	r0, [sp, #0]
 80033aa:	9101      	str	r1, [sp, #4]
 80033ac:	0fca      	lsrs	r2, r1, #31
 80033ae:	00c5      	lsls	r5, r0, #3
 80033b0:	4226      	tst	r6, r4
 80033b2:	d00b      	beq.n	80033cc <__aeabi_d2f+0x38>
 80033b4:	4936      	ldr	r1, [pc, #216]	@ (8003490 <__aeabi_d2f+0xfc>)
 80033b6:	185c      	adds	r4, r3, r1
 80033b8:	2cfe      	cmp	r4, #254	@ 0xfe
 80033ba:	dd13      	ble.n	80033e4 <__aeabi_d2f+0x50>
 80033bc:	20ff      	movs	r0, #255	@ 0xff
 80033be:	2300      	movs	r3, #0
 80033c0:	05c0      	lsls	r0, r0, #23
 80033c2:	4318      	orrs	r0, r3
 80033c4:	07d2      	lsls	r2, r2, #31
 80033c6:	4310      	orrs	r0, r2
 80033c8:	b003      	add	sp, #12
 80033ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d102      	bne.n	80033d6 <__aeabi_d2f+0x42>
 80033d0:	2000      	movs	r0, #0
 80033d2:	2300      	movs	r3, #0
 80033d4:	e7f4      	b.n	80033c0 <__aeabi_d2f+0x2c>
 80033d6:	433d      	orrs	r5, r7
 80033d8:	d0f0      	beq.n	80033bc <__aeabi_d2f+0x28>
 80033da:	2380      	movs	r3, #128	@ 0x80
 80033dc:	03db      	lsls	r3, r3, #15
 80033de:	20ff      	movs	r0, #255	@ 0xff
 80033e0:	433b      	orrs	r3, r7
 80033e2:	e7ed      	b.n	80033c0 <__aeabi_d2f+0x2c>
 80033e4:	2c00      	cmp	r4, #0
 80033e6:	dd14      	ble.n	8003412 <__aeabi_d2f+0x7e>
 80033e8:	9b00      	ldr	r3, [sp, #0]
 80033ea:	00ff      	lsls	r7, r7, #3
 80033ec:	019b      	lsls	r3, r3, #6
 80033ee:	1e58      	subs	r0, r3, #1
 80033f0:	4183      	sbcs	r3, r0
 80033f2:	0f69      	lsrs	r1, r5, #29
 80033f4:	433b      	orrs	r3, r7
 80033f6:	430b      	orrs	r3, r1
 80033f8:	0759      	lsls	r1, r3, #29
 80033fa:	d041      	beq.n	8003480 <__aeabi_d2f+0xec>
 80033fc:	210f      	movs	r1, #15
 80033fe:	4019      	ands	r1, r3
 8003400:	2904      	cmp	r1, #4
 8003402:	d028      	beq.n	8003456 <__aeabi_d2f+0xc2>
 8003404:	3304      	adds	r3, #4
 8003406:	0159      	lsls	r1, r3, #5
 8003408:	d525      	bpl.n	8003456 <__aeabi_d2f+0xc2>
 800340a:	3401      	adds	r4, #1
 800340c:	2300      	movs	r3, #0
 800340e:	b2e0      	uxtb	r0, r4
 8003410:	e7d6      	b.n	80033c0 <__aeabi_d2f+0x2c>
 8003412:	0021      	movs	r1, r4
 8003414:	3117      	adds	r1, #23
 8003416:	dbdb      	blt.n	80033d0 <__aeabi_d2f+0x3c>
 8003418:	2180      	movs	r1, #128	@ 0x80
 800341a:	201e      	movs	r0, #30
 800341c:	0409      	lsls	r1, r1, #16
 800341e:	4339      	orrs	r1, r7
 8003420:	1b00      	subs	r0, r0, r4
 8003422:	281f      	cmp	r0, #31
 8003424:	dd1b      	ble.n	800345e <__aeabi_d2f+0xca>
 8003426:	2602      	movs	r6, #2
 8003428:	4276      	negs	r6, r6
 800342a:	1b34      	subs	r4, r6, r4
 800342c:	000e      	movs	r6, r1
 800342e:	40e6      	lsrs	r6, r4
 8003430:	0034      	movs	r4, r6
 8003432:	2820      	cmp	r0, #32
 8003434:	d004      	beq.n	8003440 <__aeabi_d2f+0xac>
 8003436:	4817      	ldr	r0, [pc, #92]	@ (8003494 <__aeabi_d2f+0x100>)
 8003438:	4684      	mov	ip, r0
 800343a:	4463      	add	r3, ip
 800343c:	4099      	lsls	r1, r3
 800343e:	430d      	orrs	r5, r1
 8003440:	002b      	movs	r3, r5
 8003442:	1e59      	subs	r1, r3, #1
 8003444:	418b      	sbcs	r3, r1
 8003446:	4323      	orrs	r3, r4
 8003448:	0759      	lsls	r1, r3, #29
 800344a:	d015      	beq.n	8003478 <__aeabi_d2f+0xe4>
 800344c:	210f      	movs	r1, #15
 800344e:	2400      	movs	r4, #0
 8003450:	4019      	ands	r1, r3
 8003452:	2904      	cmp	r1, #4
 8003454:	d117      	bne.n	8003486 <__aeabi_d2f+0xf2>
 8003456:	019b      	lsls	r3, r3, #6
 8003458:	0a5b      	lsrs	r3, r3, #9
 800345a:	b2e0      	uxtb	r0, r4
 800345c:	e7b0      	b.n	80033c0 <__aeabi_d2f+0x2c>
 800345e:	4c0e      	ldr	r4, [pc, #56]	@ (8003498 <__aeabi_d2f+0x104>)
 8003460:	191c      	adds	r4, r3, r4
 8003462:	002b      	movs	r3, r5
 8003464:	40a5      	lsls	r5, r4
 8003466:	40c3      	lsrs	r3, r0
 8003468:	40a1      	lsls	r1, r4
 800346a:	1e68      	subs	r0, r5, #1
 800346c:	4185      	sbcs	r5, r0
 800346e:	4329      	orrs	r1, r5
 8003470:	430b      	orrs	r3, r1
 8003472:	2400      	movs	r4, #0
 8003474:	0759      	lsls	r1, r3, #29
 8003476:	d1c1      	bne.n	80033fc <__aeabi_d2f+0x68>
 8003478:	019b      	lsls	r3, r3, #6
 800347a:	2000      	movs	r0, #0
 800347c:	0a5b      	lsrs	r3, r3, #9
 800347e:	e79f      	b.n	80033c0 <__aeabi_d2f+0x2c>
 8003480:	08db      	lsrs	r3, r3, #3
 8003482:	b2e0      	uxtb	r0, r4
 8003484:	e79c      	b.n	80033c0 <__aeabi_d2f+0x2c>
 8003486:	3304      	adds	r3, #4
 8003488:	e7e5      	b.n	8003456 <__aeabi_d2f+0xc2>
 800348a:	46c0      	nop			@ (mov r8, r8)
 800348c:	000007fe 	.word	0x000007fe
 8003490:	fffffc80 	.word	0xfffffc80
 8003494:	fffffca2 	.word	0xfffffca2
 8003498:	fffffc82 	.word	0xfffffc82

0800349c <__clzsi2>:
 800349c:	211c      	movs	r1, #28
 800349e:	2301      	movs	r3, #1
 80034a0:	041b      	lsls	r3, r3, #16
 80034a2:	4298      	cmp	r0, r3
 80034a4:	d301      	bcc.n	80034aa <__clzsi2+0xe>
 80034a6:	0c00      	lsrs	r0, r0, #16
 80034a8:	3910      	subs	r1, #16
 80034aa:	0a1b      	lsrs	r3, r3, #8
 80034ac:	4298      	cmp	r0, r3
 80034ae:	d301      	bcc.n	80034b4 <__clzsi2+0x18>
 80034b0:	0a00      	lsrs	r0, r0, #8
 80034b2:	3908      	subs	r1, #8
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	4298      	cmp	r0, r3
 80034b8:	d301      	bcc.n	80034be <__clzsi2+0x22>
 80034ba:	0900      	lsrs	r0, r0, #4
 80034bc:	3904      	subs	r1, #4
 80034be:	a202      	add	r2, pc, #8	@ (adr r2, 80034c8 <__clzsi2+0x2c>)
 80034c0:	5c10      	ldrb	r0, [r2, r0]
 80034c2:	1840      	adds	r0, r0, r1
 80034c4:	4770      	bx	lr
 80034c6:	46c0      	nop			@ (mov r8, r8)
 80034c8:	02020304 	.word	0x02020304
 80034cc:	01010101 	.word	0x01010101
	...

080034d8 <__clzdi2>:
 80034d8:	b510      	push	{r4, lr}
 80034da:	2900      	cmp	r1, #0
 80034dc:	d103      	bne.n	80034e6 <__clzdi2+0xe>
 80034de:	f7ff ffdd 	bl	800349c <__clzsi2>
 80034e2:	3020      	adds	r0, #32
 80034e4:	e002      	b.n	80034ec <__clzdi2+0x14>
 80034e6:	0008      	movs	r0, r1
 80034e8:	f7ff ffd8 	bl	800349c <__clzsi2>
 80034ec:	bd10      	pop	{r4, pc}
 80034ee:	46c0      	nop			@ (mov r8, r8)

080034f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4a06      	ldr	r2, [pc, #24]	@ (8003518 <vApplicationGetIdleTaskMemory+0x28>)
 8003500:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	4a05      	ldr	r2, [pc, #20]	@ (800351c <vApplicationGetIdleTaskMemory+0x2c>)
 8003506:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2280      	movs	r2, #128	@ 0x80
 800350c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	46bd      	mov	sp, r7
 8003512:	b004      	add	sp, #16
 8003514:	bd80      	pop	{r7, pc}
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	2000020c 	.word	0x2000020c
 800351c:	20000260 	.word	0x20000260

08003520 <__io_putchar>:
SemaphoreHandle_t sem1Handle;
/* USER CODE BEGIN PV */

// printf() function
int __io_putchar(int ch)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint8_t temp = ch;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	b2da      	uxtb	r2, r3
 800352c:	210f      	movs	r1, #15
 800352e:	187b      	adds	r3, r7, r1
 8003530:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, &temp, 1, HAL_MAX_DELAY);
 8003532:	2301      	movs	r3, #1
 8003534:	425b      	negs	r3, r3
 8003536:	1879      	adds	r1, r7, r1
 8003538:	4804      	ldr	r0, [pc, #16]	@ (800354c <__io_putchar+0x2c>)
 800353a:	2201      	movs	r2, #1
 800353c:	f004 fb48 	bl	8007bd0 <HAL_UART_Transmit>
  return ch;
 8003540:	687b      	ldr	r3, [r7, #4]
}
 8003542:	0018      	movs	r0, r3
 8003544:	46bd      	mov	sp, r7
 8003546:	b004      	add	sp, #16
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			@ (mov r8, r8)
 800354c:	2000050c 	.word	0x2000050c

08003550 <float_to_data2>:
typedef struct{
	uint32_t inte;
	uint32_t frac;
} Data2;

void float_to_data2(float value, Data2 *data) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
    data->inte = (int32_t)value;  // Extract integer part
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fd ff68 	bl	8001430 <__aeabi_f2iz>
 8003560:	0003      	movs	r3, r0
 8003562:	001a      	movs	r2, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	601a      	str	r2, [r3, #0]
    data->frac = (int32_t)((value - data->inte) * 1000);  // Extract fractional part in thousandths
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	0018      	movs	r0, r3
 800356e:	f7fd ffcb 	bl	8001508 <__aeabi_ui2f>
 8003572:	1c03      	adds	r3, r0, #0
 8003574:	1c19      	adds	r1, r3, #0
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7fd fdb6 	bl	80010e8 <__aeabi_fsub>
 800357c:	1c03      	adds	r3, r0, #0
 800357e:	4908      	ldr	r1, [pc, #32]	@ (80035a0 <float_to_data2+0x50>)
 8003580:	1c18      	adds	r0, r3, #0
 8003582:	f7fd fc73 	bl	8000e6c <__aeabi_fmul>
 8003586:	1c03      	adds	r3, r0, #0
 8003588:	1c18      	adds	r0, r3, #0
 800358a:	f7fd ff51 	bl	8001430 <__aeabi_f2iz>
 800358e:	0003      	movs	r3, r0
 8003590:	001a      	movs	r2, r3
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	605a      	str	r2, [r3, #4]
}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	b002      	add	sp, #8
 800359c:	bd80      	pop	{r7, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	447a0000 	.word	0x447a0000

080035a4 <myprintf>:
void myprintf(const char *fmt, ...);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 80035a4:	b40f      	push	{r0, r1, r2, r3}
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 80035ac:	2314      	movs	r3, #20
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	2180      	movs	r1, #128	@ 0x80
 80035b8:	0049      	lsls	r1, r1, #1
 80035ba:	480c      	ldr	r0, [pc, #48]	@ (80035ec <myprintf+0x48>)
 80035bc:	f008 fada 	bl	800bb74 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 80035c0:	4b0a      	ldr	r3, [pc, #40]	@ (80035ec <myprintf+0x48>)
 80035c2:	0018      	movs	r0, r3
 80035c4:	f7fc fda0 	bl	8000108 <strlen>
 80035c8:	0003      	movs	r3, r0
 80035ca:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	2301      	movs	r3, #1
 80035d2:	425b      	negs	r3, r3
 80035d4:	4905      	ldr	r1, [pc, #20]	@ (80035ec <myprintf+0x48>)
 80035d6:	4806      	ldr	r0, [pc, #24]	@ (80035f0 <myprintf+0x4c>)
 80035d8:	f004 fafa 	bl	8007bd0 <HAL_UART_Transmit>

}
 80035dc:	46c0      	nop			@ (mov r8, r8)
 80035de:	46bd      	mov	sp, r7
 80035e0:	b002      	add	sp, #8
 80035e2:	bc80      	pop	{r7}
 80035e4:	bc08      	pop	{r3}
 80035e6:	b004      	add	sp, #16
 80035e8:	4718      	bx	r3
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	200006b4 	.word	0x200006b4
 80035f0:	2000050c 	.word	0x2000050c

080035f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035f4:	b5b0      	push	{r4, r5, r7, lr}
 80035f6:	b0a2      	sub	sp, #136	@ 0x88
 80035f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035fa:	f001 fba5 	bl	8004d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035fe:	f000 f8eb 	bl	80037d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003602:	f000 f9ff 	bl	8003a04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003606:	f000 f9cd 	bl	80039a4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800360a:	f000 f993 	bl	8003934 <MX_SPI2_Init>
  MX_FATFS_Init();
 800360e:	f005 f847 	bl	80086a0 <MX_FATFS_Init>
  MX_I2C1_Init();
 8003612:	f000 f94f 	bl	80038b4 <MX_I2C1_Init>
//    //Be a tidy kiwi - don't forget to close your file!
//    f_close(&fil);


    // Initiation Sensor
    max30102_init(&max30102, &hi2c1);
 8003616:	4a62      	ldr	r2, [pc, #392]	@ (80037a0 <main+0x1ac>)
 8003618:	4b62      	ldr	r3, [pc, #392]	@ (80037a4 <main+0x1b0>)
 800361a:	0011      	movs	r1, r2
 800361c:	0018      	movs	r0, r3
 800361e:	f000 fb64 	bl	8003cea <max30102_init>
  	max30102_reset(&max30102);
 8003622:	4b60      	ldr	r3, [pc, #384]	@ (80037a4 <main+0x1b0>)
 8003624:	0018      	movs	r0, r3
 8003626:	f000 fbee 	bl	8003e06 <max30102_reset>
  	max30102_clear_fifo(&max30102);
 800362a:	4b5e      	ldr	r3, [pc, #376]	@ (80037a4 <main+0x1b0>)
 800362c:	0018      	movs	r0, r3
 800362e:	f000 fda2 	bl	8004176 <max30102_clear_fifo>
  	max30102_set_fifo_config(&max30102, max30102_smp_ave_8, 1, 7);
 8003632:	485c      	ldr	r0, [pc, #368]	@ (80037a4 <main+0x1b0>)
 8003634:	2307      	movs	r3, #7
 8003636:	2201      	movs	r2, #1
 8003638:	2103      	movs	r1, #3
 800363a:	f000 fd55 	bl	80040e8 <max30102_set_fifo_config>

  	// Sensor settings
  	max30102_set_led_pulse_width(&max30102, max30102_pw_16_bit);
 800363e:	4b59      	ldr	r3, [pc, #356]	@ (80037a4 <main+0x1b0>)
 8003640:	2101      	movs	r1, #1
 8003642:	0018      	movs	r0, r3
 8003644:	f000 fcb5 	bl	8003fb2 <max30102_set_led_pulse_width>
  	max30102_set_adc_resolution(&max30102, max30102_adc_2048);
 8003648:	4b56      	ldr	r3, [pc, #344]	@ (80037a4 <main+0x1b0>)
 800364a:	2100      	movs	r1, #0
 800364c:	0018      	movs	r0, r3
 800364e:	f000 fcd7 	bl	8004000 <max30102_set_adc_resolution>
  	max30102_set_sampling_rate(&max30102, max30102_sr_800);
 8003652:	4b54      	ldr	r3, [pc, #336]	@ (80037a4 <main+0x1b0>)
 8003654:	2104      	movs	r1, #4
 8003656:	0018      	movs	r0, r3
 8003658:	f000 fc83 	bl	8003f62 <max30102_set_sampling_rate>
  	max30102_set_led_current_1(&max30102, 6.2);
 800365c:	4a52      	ldr	r2, [pc, #328]	@ (80037a8 <main+0x1b4>)
 800365e:	4b51      	ldr	r3, [pc, #324]	@ (80037a4 <main+0x1b0>)
 8003660:	1c11      	adds	r1, r2, #0
 8003662:	0018      	movs	r0, r3
 8003664:	f000 fcf4 	bl	8004050 <max30102_set_led_current_1>
  	max30102_set_led_current_2(&max30102, 6.2);
 8003668:	4a4f      	ldr	r2, [pc, #316]	@ (80037a8 <main+0x1b4>)
 800366a:	4b4e      	ldr	r3, [pc, #312]	@ (80037a4 <main+0x1b0>)
 800366c:	1c11      	adds	r1, r2, #0
 800366e:	0018      	movs	r0, r3
 8003670:	f000 fd14 	bl	800409c <max30102_set_led_current_2>

  	// Enter SpO2 mode
  	max30102_set_mode(&max30102, max30102_spo2);
 8003674:	4b4b      	ldr	r3, [pc, #300]	@ (80037a4 <main+0x1b0>)
 8003676:	2103      	movs	r1, #3
 8003678:	0018      	movs	r0, r3
 800367a:	f000 fc47 	bl	8003f0c <max30102_set_mode>
  	max30102_set_a_full(&max30102, 1);
 800367e:	4b49      	ldr	r3, [pc, #292]	@ (80037a4 <main+0x1b0>)
 8003680:	2101      	movs	r1, #1
 8003682:	0018      	movs	r0, r3
 8003684:	f000 fbd1 	bl	8003e2a <max30102_set_a_full>

  	// Initiate 1 temperature measurement
  	max30102_set_die_temp_en(&max30102, 1);
 8003688:	4b46      	ldr	r3, [pc, #280]	@ (80037a4 <main+0x1b0>)
 800368a:	2101      	movs	r1, #1
 800368c:	0018      	movs	r0, r3
 800368e:	f000 fc17 	bl	8003ec0 <max30102_set_die_temp_en>
  	max30102_set_die_temp_rdy(&max30102, 1);
 8003692:	4b44      	ldr	r3, [pc, #272]	@ (80037a4 <main+0x1b0>)
 8003694:	2101      	movs	r1, #1
 8003696:	0018      	movs	r0, r3
 8003698:	f000 fbf7 	bl	8003e8a <max30102_set_die_temp_rdy>

  	uint8_t en_reg[2] = {0};
 800369c:	217c      	movs	r1, #124	@ 0x7c
 800369e:	187b      	adds	r3, r7, r1
 80036a0:	2200      	movs	r2, #0
 80036a2:	801a      	strh	r2, [r3, #0]
  	max30102_read(&max30102, 0x00, en_reg, 1);
 80036a4:	187a      	adds	r2, r7, r1
 80036a6:	483f      	ldr	r0, [pc, #252]	@ (80037a4 <main+0x1b0>)
 80036a8:	2301      	movs	r3, #1
 80036aa:	2100      	movs	r1, #0
 80036ac:	f000 fb7d 	bl	8003daa <max30102_read>
    initialize_filters_1();
 80036b0:	f001 f86a 	bl	8004788 <initialize_filters_1>
    initialize_filters_2();
 80036b4:	f001 f892 	bl	80047dc <initialize_filters_2>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of sem1 */
    sem1Handle = xSemaphoreCreateBinary();
 80036b8:	2203      	movs	r2, #3
 80036ba:	2100      	movs	r1, #0
 80036bc:	2001      	movs	r0, #1
 80036be:	f006 f820 	bl	8009702 <xQueueGenericCreate>
 80036c2:	0002      	movs	r2, r0
 80036c4:	4b39      	ldr	r3, [pc, #228]	@ (80037ac <main+0x1b8>)
 80036c6:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of queue1 */
  osMessageQDef(queue1, 1, Data1);
 80036c8:	256c      	movs	r5, #108	@ 0x6c
 80036ca:	197b      	adds	r3, r7, r5
 80036cc:	4a38      	ldr	r2, [pc, #224]	@ (80037b0 <main+0x1bc>)
 80036ce:	ca13      	ldmia	r2!, {r0, r1, r4}
 80036d0:	c313      	stmia	r3!, {r0, r1, r4}
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	601a      	str	r2, [r3, #0]
  queue1Handle = osMessageCreate(osMessageQ(queue1), NULL);
 80036d6:	197b      	adds	r3, r7, r5
 80036d8:	2100      	movs	r1, #0
 80036da:	0018      	movs	r0, r3
 80036dc:	f005 fe9a 	bl	8009414 <osMessageCreate>
 80036e0:	0002      	movs	r2, r0
 80036e2:	4b34      	ldr	r3, [pc, #208]	@ (80037b4 <main+0x1c0>)
 80036e4:	601a      	str	r2, [r3, #0]

  /* definition and creation of queue2 */
  osMessageQDef(queue2, 1, Data2);
 80036e6:	255c      	movs	r5, #92	@ 0x5c
 80036e8:	197b      	adds	r3, r7, r5
 80036ea:	4a31      	ldr	r2, [pc, #196]	@ (80037b0 <main+0x1bc>)
 80036ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80036ee:	c313      	stmia	r3!, {r0, r1, r4}
 80036f0:	6812      	ldr	r2, [r2, #0]
 80036f2:	601a      	str	r2, [r3, #0]
  queue2Handle = osMessageCreate(osMessageQ(queue2), NULL);
 80036f4:	197b      	adds	r3, r7, r5
 80036f6:	2100      	movs	r1, #0
 80036f8:	0018      	movs	r0, r3
 80036fa:	f005 fe8b 	bl	8009414 <osMessageCreate>
 80036fe:	0002      	movs	r2, r0
 8003700:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <main+0x1c4>)
 8003702:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Sensor */
  osThreadDef(Sensor, sSensor, osPriorityNormal, 0, 128);
 8003704:	2540      	movs	r5, #64	@ 0x40
 8003706:	197b      	adds	r3, r7, r5
 8003708:	4a2c      	ldr	r2, [pc, #176]	@ (80037bc <main+0x1c8>)
 800370a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800370c:	c313      	stmia	r3!, {r0, r1, r4}
 800370e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003710:	c313      	stmia	r3!, {r0, r1, r4}
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	601a      	str	r2, [r3, #0]
  SensorHandle = osThreadCreate(osThread(Sensor), NULL);
 8003716:	197b      	adds	r3, r7, r5
 8003718:	2100      	movs	r1, #0
 800371a:	0018      	movs	r0, r3
 800371c:	f005 fe2d 	bl	800937a <osThreadCreate>
 8003720:	0002      	movs	r2, r0
 8003722:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <main+0x1cc>)
 8003724:	601a      	str	r2, [r3, #0]

  /* definition and creation of Processor */
  osThreadDef(Processor, pProcessor, osPriorityAboveNormal, 0, 128);
 8003726:	2524      	movs	r5, #36	@ 0x24
 8003728:	197b      	adds	r3, r7, r5
 800372a:	4a26      	ldr	r2, [pc, #152]	@ (80037c4 <main+0x1d0>)
 800372c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800372e:	c313      	stmia	r3!, {r0, r1, r4}
 8003730:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003732:	c313      	stmia	r3!, {r0, r1, r4}
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	601a      	str	r2, [r3, #0]
  ProcessorHandle = osThreadCreate(osThread(Processor), NULL);
 8003738:	197b      	adds	r3, r7, r5
 800373a:	2100      	movs	r1, #0
 800373c:	0018      	movs	r0, r3
 800373e:	f005 fe1c 	bl	800937a <osThreadCreate>
 8003742:	0002      	movs	r2, r0
 8003744:	4b20      	ldr	r3, [pc, #128]	@ (80037c8 <main+0x1d4>)
 8003746:	601a      	str	r2, [r3, #0]

  /* definition and creation of Logger */
  osThreadDef(Logger, sLogger, osPriorityHigh, 0, 128);
 8003748:	2508      	movs	r5, #8
 800374a:	197b      	adds	r3, r7, r5
 800374c:	4a1f      	ldr	r2, [pc, #124]	@ (80037cc <main+0x1d8>)
 800374e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003750:	c313      	stmia	r3!, {r0, r1, r4}
 8003752:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003754:	c313      	stmia	r3!, {r0, r1, r4}
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	601a      	str	r2, [r3, #0]
  LoggerHandle = osThreadCreate(osThread(Logger), NULL);
 800375a:	197b      	adds	r3, r7, r5
 800375c:	2100      	movs	r1, #0
 800375e:	0018      	movs	r0, r3
 8003760:	f005 fe0b 	bl	800937a <osThreadCreate>
 8003764:	0002      	movs	r2, r0
 8003766:	4b1a      	ldr	r3, [pc, #104]	@ (80037d0 <main+0x1dc>)
 8003768:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800376a:	f005 fdfe 	bl	800936a <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Max30102Samples samples = max30102_read_fifo(&max30102);
 800376e:	003b      	movs	r3, r7
 8003770:	4a0c      	ldr	r2, [pc, #48]	@ (80037a4 <main+0x1b0>)
 8003772:	0011      	movs	r1, r2
 8003774:	0018      	movs	r0, r3
 8003776:	f000 fd1d 	bl	80041b4 <max30102_read_fifo>
	  uint32_t latest_red_value = samples.red_sample;
 800377a:	003b      	movs	r3, r7
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2284      	movs	r2, #132	@ 0x84
 8003780:	18b9      	adds	r1, r7, r2
 8003782:	600b      	str	r3, [r1, #0]
	  uint32_t latest_ir_value = samples.ir_sample;
 8003784:	003b      	movs	r3, r7
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2180      	movs	r1, #128	@ 0x80
 800378a:	1879      	adds	r1, r7, r1
 800378c:	600b      	str	r3, [r1, #0]
	  myprintf("Red Sample1: %d\r\n", latest_red_value);
 800378e:	18bb      	adds	r3, r7, r2
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	4b10      	ldr	r3, [pc, #64]	@ (80037d4 <main+0x1e0>)
 8003794:	0011      	movs	r1, r2
 8003796:	0018      	movs	r0, r3
 8003798:	f7ff ff04 	bl	80035a4 <myprintf>
  {
 800379c:	46c0      	nop			@ (mov r8, r8)
 800379e:	e7e6      	b.n	800376e <main+0x17a>
 80037a0:	20000460 	.word	0x20000460
 80037a4:	200005ac 	.word	0x200005ac
 80037a8:	40c66666 	.word	0x40c66666
 80037ac:	200005a8 	.word	0x200005a8
 80037b0:	0800e2bc 	.word	0x0800e2bc
 80037b4:	200005a0 	.word	0x200005a0
 80037b8:	200005a4 	.word	0x200005a4
 80037bc:	0800e2d4 	.word	0x0800e2d4
 80037c0:	20000594 	.word	0x20000594
 80037c4:	0800e2fc 	.word	0x0800e2fc
 80037c8:	20000598 	.word	0x20000598
 80037cc:	0800e320 	.word	0x0800e320
 80037d0:	2000059c 	.word	0x2000059c
 80037d4:	0800e2a8 	.word	0x0800e2a8

080037d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037d8:	b590      	push	{r4, r7, lr}
 80037da:	b09f      	sub	sp, #124	@ 0x7c
 80037dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037de:	2440      	movs	r4, #64	@ 0x40
 80037e0:	193b      	adds	r3, r7, r4
 80037e2:	0018      	movs	r0, r3
 80037e4:	2338      	movs	r3, #56	@ 0x38
 80037e6:	001a      	movs	r2, r3
 80037e8:	2100      	movs	r1, #0
 80037ea:	f008 fa2f 	bl	800bc4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037ee:	232c      	movs	r3, #44	@ 0x2c
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	0018      	movs	r0, r3
 80037f4:	2314      	movs	r3, #20
 80037f6:	001a      	movs	r2, r3
 80037f8:	2100      	movs	r1, #0
 80037fa:	f008 fa27 	bl	800bc4c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037fe:	1d3b      	adds	r3, r7, #4
 8003800:	0018      	movs	r0, r3
 8003802:	2328      	movs	r3, #40	@ 0x28
 8003804:	001a      	movs	r2, r3
 8003806:	2100      	movs	r1, #0
 8003808:	f008 fa20 	bl	800bc4c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800380c:	4b27      	ldr	r3, [pc, #156]	@ (80038ac <SystemClock_Config+0xd4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a27      	ldr	r2, [pc, #156]	@ (80038b0 <SystemClock_Config+0xd8>)
 8003812:	401a      	ands	r2, r3
 8003814:	4b25      	ldr	r3, [pc, #148]	@ (80038ac <SystemClock_Config+0xd4>)
 8003816:	2180      	movs	r1, #128	@ 0x80
 8003818:	0109      	lsls	r1, r1, #4
 800381a:	430a      	orrs	r2, r1
 800381c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800381e:	0021      	movs	r1, r4
 8003820:	187b      	adds	r3, r7, r1
 8003822:	2210      	movs	r2, #16
 8003824:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003826:	187b      	adds	r3, r7, r1
 8003828:	2201      	movs	r2, #1
 800382a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800382c:	187b      	adds	r3, r7, r1
 800382e:	2200      	movs	r2, #0
 8003830:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003832:	187b      	adds	r3, r7, r1
 8003834:	22a0      	movs	r2, #160	@ 0xa0
 8003836:	0212      	lsls	r2, r2, #8
 8003838:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800383a:	187b      	adds	r3, r7, r1
 800383c:	2200      	movs	r2, #0
 800383e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003840:	187b      	adds	r3, r7, r1
 8003842:	0018      	movs	r0, r3
 8003844:	f002 fb18 	bl	8005e78 <HAL_RCC_OscConfig>
 8003848:	1e03      	subs	r3, r0, #0
 800384a:	d001      	beq.n	8003850 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800384c:	f000 fa3e 	bl	8003ccc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003850:	212c      	movs	r1, #44	@ 0x2c
 8003852:	187b      	adds	r3, r7, r1
 8003854:	220f      	movs	r2, #15
 8003856:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003858:	187b      	adds	r3, r7, r1
 800385a:	2200      	movs	r2, #0
 800385c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800385e:	187b      	adds	r3, r7, r1
 8003860:	2200      	movs	r2, #0
 8003862:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003864:	187b      	adds	r3, r7, r1
 8003866:	2200      	movs	r2, #0
 8003868:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800386a:	187b      	adds	r3, r7, r1
 800386c:	2200      	movs	r2, #0
 800386e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003870:	187b      	adds	r3, r7, r1
 8003872:	2100      	movs	r1, #0
 8003874:	0018      	movs	r0, r3
 8003876:	f002 fed3 	bl	8006620 <HAL_RCC_ClockConfig>
 800387a:	1e03      	subs	r3, r0, #0
 800387c:	d001      	beq.n	8003882 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800387e:	f000 fa25 	bl	8003ccc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8003882:	1d3b      	adds	r3, r7, #4
 8003884:	220a      	movs	r2, #10
 8003886:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003888:	1d3b      	adds	r3, r7, #4
 800388a:	2200      	movs	r2, #0
 800388c:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800388e:	1d3b      	adds	r3, r7, #4
 8003890:	2200      	movs	r2, #0
 8003892:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003894:	1d3b      	adds	r3, r7, #4
 8003896:	0018      	movs	r0, r3
 8003898:	f003 f918 	bl	8006acc <HAL_RCCEx_PeriphCLKConfig>
 800389c:	1e03      	subs	r3, r0, #0
 800389e:	d001      	beq.n	80038a4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80038a0:	f000 fa14 	bl	8003ccc <Error_Handler>
  }
}
 80038a4:	46c0      	nop			@ (mov r8, r8)
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b01f      	add	sp, #124	@ 0x7c
 80038aa:	bd90      	pop	{r4, r7, pc}
 80038ac:	40007000 	.word	0x40007000
 80038b0:	ffffe7ff 	.word	0xffffe7ff

080038b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038b8:	4b1c      	ldr	r3, [pc, #112]	@ (800392c <MX_I2C1_Init+0x78>)
 80038ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003930 <MX_I2C1_Init+0x7c>)
 80038bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 80038be:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <MX_I2C1_Init+0x78>)
 80038c0:	22c1      	movs	r2, #193	@ 0xc1
 80038c2:	00d2      	lsls	r2, r2, #3
 80038c4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80038c6:	4b19      	ldr	r3, [pc, #100]	@ (800392c <MX_I2C1_Init+0x78>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038cc:	4b17      	ldr	r3, [pc, #92]	@ (800392c <MX_I2C1_Init+0x78>)
 80038ce:	2201      	movs	r2, #1
 80038d0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038d2:	4b16      	ldr	r3, [pc, #88]	@ (800392c <MX_I2C1_Init+0x78>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80038d8:	4b14      	ldr	r3, [pc, #80]	@ (800392c <MX_I2C1_Init+0x78>)
 80038da:	2200      	movs	r2, #0
 80038dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80038de:	4b13      	ldr	r3, [pc, #76]	@ (800392c <MX_I2C1_Init+0x78>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038e4:	4b11      	ldr	r3, [pc, #68]	@ (800392c <MX_I2C1_Init+0x78>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038ea:	4b10      	ldr	r3, [pc, #64]	@ (800392c <MX_I2C1_Init+0x78>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038f0:	4b0e      	ldr	r3, [pc, #56]	@ (800392c <MX_I2C1_Init+0x78>)
 80038f2:	0018      	movs	r0, r3
 80038f4:	f001 fcd4 	bl	80052a0 <HAL_I2C_Init>
 80038f8:	1e03      	subs	r3, r0, #0
 80038fa:	d001      	beq.n	8003900 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80038fc:	f000 f9e6 	bl	8003ccc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003900:	4b0a      	ldr	r3, [pc, #40]	@ (800392c <MX_I2C1_Init+0x78>)
 8003902:	2100      	movs	r1, #0
 8003904:	0018      	movs	r0, r3
 8003906:	f002 fa1f 	bl	8005d48 <HAL_I2CEx_ConfigAnalogFilter>
 800390a:	1e03      	subs	r3, r0, #0
 800390c:	d001      	beq.n	8003912 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800390e:	f000 f9dd 	bl	8003ccc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003912:	4b06      	ldr	r3, [pc, #24]	@ (800392c <MX_I2C1_Init+0x78>)
 8003914:	2100      	movs	r1, #0
 8003916:	0018      	movs	r0, r3
 8003918:	f002 fa62 	bl	8005de0 <HAL_I2CEx_ConfigDigitalFilter>
 800391c:	1e03      	subs	r3, r0, #0
 800391e:	d001      	beq.n	8003924 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003920:	f000 f9d4 	bl	8003ccc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003924:	46c0      	nop			@ (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	46c0      	nop			@ (mov r8, r8)
 800392c:	20000460 	.word	0x20000460
 8003930:	40005400 	.word	0x40005400

08003934 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003938:	4b18      	ldr	r3, [pc, #96]	@ (800399c <MX_SPI2_Init+0x68>)
 800393a:	4a19      	ldr	r2, [pc, #100]	@ (80039a0 <MX_SPI2_Init+0x6c>)
 800393c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800393e:	4b17      	ldr	r3, [pc, #92]	@ (800399c <MX_SPI2_Init+0x68>)
 8003940:	2282      	movs	r2, #130	@ 0x82
 8003942:	0052      	lsls	r2, r2, #1
 8003944:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <MX_SPI2_Init+0x68>)
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800394c:	4b13      	ldr	r3, [pc, #76]	@ (800399c <MX_SPI2_Init+0x68>)
 800394e:	2200      	movs	r2, #0
 8003950:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003952:	4b12      	ldr	r3, [pc, #72]	@ (800399c <MX_SPI2_Init+0x68>)
 8003954:	2200      	movs	r2, #0
 8003956:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003958:	4b10      	ldr	r3, [pc, #64]	@ (800399c <MX_SPI2_Init+0x68>)
 800395a:	2200      	movs	r2, #0
 800395c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800395e:	4b0f      	ldr	r3, [pc, #60]	@ (800399c <MX_SPI2_Init+0x68>)
 8003960:	2280      	movs	r2, #128	@ 0x80
 8003962:	0092      	lsls	r2, r2, #2
 8003964:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <MX_SPI2_Init+0x68>)
 8003968:	2230      	movs	r2, #48	@ 0x30
 800396a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <MX_SPI2_Init+0x68>)
 800396e:	2200      	movs	r2, #0
 8003970:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <MX_SPI2_Init+0x68>)
 8003974:	2200      	movs	r2, #0
 8003976:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <MX_SPI2_Init+0x68>)
 800397a:	2200      	movs	r2, #0
 800397c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <MX_SPI2_Init+0x68>)
 8003980:	2207      	movs	r2, #7
 8003982:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <MX_SPI2_Init+0x68>)
 8003986:	0018      	movs	r0, r3
 8003988:	f003 fa3e 	bl	8006e08 <HAL_SPI_Init>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003990:	f000 f99c 	bl	8003ccc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003994:	46c0      	nop			@ (mov r8, r8)
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	200004b4 	.word	0x200004b4
 80039a0:	40003800 	.word	0x40003800

080039a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039a8:	4b14      	ldr	r3, [pc, #80]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039aa:	4a15      	ldr	r2, [pc, #84]	@ (8003a00 <MX_USART2_UART_Init+0x5c>)
 80039ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80039ae:	4b13      	ldr	r3, [pc, #76]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039b0:	22e1      	movs	r2, #225	@ 0xe1
 80039b2:	0252      	lsls	r2, r2, #9
 80039b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039b6:	4b11      	ldr	r3, [pc, #68]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039bc:	4b0f      	ldr	r3, [pc, #60]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039be:	2200      	movs	r2, #0
 80039c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039c2:	4b0e      	ldr	r3, [pc, #56]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039c8:	4b0c      	ldr	r3, [pc, #48]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039ca:	220c      	movs	r2, #12
 80039cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ce:	4b0b      	ldr	r3, [pc, #44]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039d4:	4b09      	ldr	r3, [pc, #36]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039da:	4b08      	ldr	r3, [pc, #32]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039dc:	2200      	movs	r2, #0
 80039de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039e6:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <MX_USART2_UART_Init+0x58>)
 80039e8:	0018      	movs	r0, r3
 80039ea:	f004 f89d 	bl	8007b28 <HAL_UART_Init>
 80039ee:	1e03      	subs	r3, r0, #0
 80039f0:	d001      	beq.n	80039f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80039f2:	f000 f96b 	bl	8003ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039f6:	46c0      	nop			@ (mov r8, r8)
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	2000050c 	.word	0x2000050c
 8003a00:	40004400 	.word	0x40004400

08003a04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a04:	b590      	push	{r4, r7, lr}
 8003a06:	b08b      	sub	sp, #44	@ 0x2c
 8003a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a0a:	2414      	movs	r4, #20
 8003a0c:	193b      	adds	r3, r7, r4
 8003a0e:	0018      	movs	r0, r3
 8003a10:	2314      	movs	r3, #20
 8003a12:	001a      	movs	r2, r3
 8003a14:	2100      	movs	r1, #0
 8003a16:	f008 f919 	bl	800bc4c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a20:	2104      	movs	r1, #4
 8003a22:	430a      	orrs	r2, r1
 8003a24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a26:	4b3c      	ldr	r3, [pc, #240]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	2204      	movs	r2, #4
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a32:	4b39      	ldr	r3, [pc, #228]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a36:	4b38      	ldr	r3, [pc, #224]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a38:	2180      	movs	r1, #128	@ 0x80
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a3e:	4b36      	ldr	r3, [pc, #216]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a42:	2280      	movs	r2, #128	@ 0x80
 8003a44:	4013      	ands	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a4a:	4b33      	ldr	r3, [pc, #204]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a4e:	4b32      	ldr	r3, [pc, #200]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a50:	2101      	movs	r1, #1
 8003a52:	430a      	orrs	r2, r1
 8003a54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a56:	4b30      	ldr	r3, [pc, #192]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	60bb      	str	r3, [r7, #8]
 8003a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a62:	4b2d      	ldr	r3, [pc, #180]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a66:	4b2c      	ldr	r3, [pc, #176]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a68:	2102      	movs	r1, #2
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003b18 <MX_GPIO_Init+0x114>)
 8003a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a72:	2202      	movs	r2, #2
 8003a74:	4013      	ands	r3, r2
 8003a76:	607b      	str	r3, [r7, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a7a:	23a0      	movs	r3, #160	@ 0xa0
 8003a7c:	05db      	lsls	r3, r3, #23
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2120      	movs	r1, #32
 8003a82:	0018      	movs	r0, r3
 8003a84:	f001 fbc8 	bl	8005218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8003a88:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <MX_GPIO_Init+0x118>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2102      	movs	r1, #2
 8003a8e:	0018      	movs	r0, r3
 8003a90:	f001 fbc2 	bl	8005218 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin PC0 */
  GPIO_InitStruct.Pin = B1_Pin|GPIO_PIN_0;
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <MX_GPIO_Init+0x11c>)
 8003a98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a9a:	193b      	adds	r3, r7, r4
 8003a9c:	2284      	movs	r2, #132	@ 0x84
 8003a9e:	0392      	lsls	r2, r2, #14
 8003aa0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa2:	193b      	adds	r3, r7, r4
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aa8:	193b      	adds	r3, r7, r4
 8003aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8003b24 <MX_GPIO_Init+0x120>)
 8003aac:	0019      	movs	r1, r3
 8003aae:	0010      	movs	r0, r2
 8003ab0:	f001 fa34 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aba:	193b      	adds	r3, r7, r4
 8003abc:	2201      	movs	r2, #1
 8003abe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	193b      	adds	r3, r7, r4
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac6:	193b      	adds	r3, r7, r4
 8003ac8:	2200      	movs	r2, #0
 8003aca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003acc:	193a      	adds	r2, r7, r4
 8003ace:	23a0      	movs	r3, #160	@ 0xa0
 8003ad0:	05db      	lsls	r3, r3, #23
 8003ad2:	0011      	movs	r1, r2
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f001 fa21 	bl	8004f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8003ada:	0021      	movs	r1, r4
 8003adc:	187b      	adds	r3, r7, r1
 8003ade:	2202      	movs	r2, #2
 8003ae0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ae2:	187b      	adds	r3, r7, r1
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae8:	187b      	adds	r3, r7, r1
 8003aea:	2200      	movs	r2, #0
 8003aec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aee:	187b      	adds	r3, r7, r1
 8003af0:	2200      	movs	r2, #0
 8003af2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8003af4:	187b      	adds	r3, r7, r1
 8003af6:	4a09      	ldr	r2, [pc, #36]	@ (8003b1c <MX_GPIO_Init+0x118>)
 8003af8:	0019      	movs	r1, r3
 8003afa:	0010      	movs	r0, r2
 8003afc:	f001 fa0e 	bl	8004f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003b00:	2200      	movs	r2, #0
 8003b02:	2100      	movs	r1, #0
 8003b04:	2005      	movs	r0, #5
 8003b06:	f001 f9e3 	bl	8004ed0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003b0a:	2005      	movs	r0, #5
 8003b0c:	f001 f9f5 	bl	8004efa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003b10:	46c0      	nop			@ (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b00b      	add	sp, #44	@ 0x2c
 8003b16:	bd90      	pop	{r4, r7, pc}
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	50000400 	.word	0x50000400
 8003b20:	00002001 	.word	0x00002001
 8003b24:	50000800 	.word	0x50000800

08003b28 <sSensor>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_sSensor */
void sSensor(void const * argument)
{
 8003b28:	b590      	push	{r4, r7, lr}
 8003b2a:	b089      	sub	sp, #36	@ 0x24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	 Data1 sensorData;
	 BaseType_t xStatus;
  /* Infinite loop */
  for(;;)
  {
	  Max30102Samples samples = max30102_read_fifo(&max30102);
 8003b30:	240c      	movs	r4, #12
 8003b32:	193b      	adds	r3, r7, r4
 8003b34:	4a10      	ldr	r2, [pc, #64]	@ (8003b78 <sSensor+0x50>)
 8003b36:	0011      	movs	r1, r2
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f000 fb3b 	bl	80041b4 <max30102_read_fifo>
	  sensorData.red= samples.red_sample;
 8003b3e:	0021      	movs	r1, r4
 8003b40:	187b      	adds	r3, r7, r1
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	2014      	movs	r0, #20
 8003b46:	183b      	adds	r3, r7, r0
 8003b48:	601a      	str	r2, [r3, #0]
	  sensorData.ir = samples.ir_sample;
 8003b4a:	187b      	adds	r3, r7, r1
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	0001      	movs	r1, r0
 8003b50:	187b      	adds	r3, r7, r1
 8003b52:	605a      	str	r2, [r3, #4]
	  xStatus =  xQueueSend(queue1Handle, &sensorData, 0 );
 8003b54:	4b09      	ldr	r3, [pc, #36]	@ (8003b7c <sSensor+0x54>)
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	1879      	adds	r1, r7, r1
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f005 fe2b 	bl	80097b8 <xQueueGenericSend>
 8003b62:	0003      	movs	r3, r0
 8003b64:	61fb      	str	r3, [r7, #28]
	  if( xStatus != pdPASS )
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d0e1      	beq.n	8003b30 <sSensor+0x8>
	  {
		  printf( "Could not send to the queue.\r\n" );
 8003b6c:	4b04      	ldr	r3, [pc, #16]	@ (8003b80 <sSensor+0x58>)
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f008 f862 	bl	800bc38 <puts>
  {
 8003b74:	e7dc      	b.n	8003b30 <sSensor+0x8>
 8003b76:	46c0      	nop			@ (mov r8, r8)
 8003b78:	200005ac 	.word	0x200005ac
 8003b7c:	200005a0 	.word	0x200005a0
 8003b80:	0800e33c 	.word	0x0800e33c

08003b84 <pProcessor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pProcessor */
void pProcessor(void const * argument)
{
 8003b84:	b590      	push	{r4, r7, lr}
 8003b86:	b089      	sub	sp, #36	@ 0x24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
	Data2 processedData;
	BaseType_t xStatus;
  /* Infinite loop */
  for(;;)
  {
	  xStatus = xQueueReceive(queue1Handle, &receivedData, portMAX_DELAY);
 8003b8c:	4b14      	ldr	r3, [pc, #80]	@ (8003be0 <pProcessor+0x5c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2201      	movs	r2, #1
 8003b92:	4252      	negs	r2, r2
 8003b94:	2410      	movs	r4, #16
 8003b96:	1939      	adds	r1, r7, r4
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f005 ff3d 	bl	8009a18 <xQueueReceive>
 8003b9e:	0003      	movs	r3, r0
 8003ba0:	61fb      	str	r3, [r7, #28]

	  if( xStatus == pdPASS )
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d1f1      	bne.n	8003b8c <pProcessor+0x8>
	  {
			  float answer= calculate_heart_rate(receivedData.red);
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	0018      	movs	r0, r3
 8003bae:	f000 fcd1 	bl	8004554 <calculate_heart_rate>
 8003bb2:	1c03      	adds	r3, r0, #0
 8003bb4:	61bb      	str	r3, [r7, #24]
//			  float answer= advanced_heartbeat_detection(receivedData.red);
//		  	  float answer= calculate_spo2(receivedData.red, receivedData.ir);
			  float_to_data2(answer, &processedData);
 8003bb6:	2408      	movs	r4, #8
 8003bb8:	193a      	adds	r2, r7, r4
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	0011      	movs	r1, r2
 8003bbe:	1c18      	adds	r0, r3, #0
 8003bc0:	f7ff fcc6 	bl	8003550 <float_to_data2>
			  if(processedData.inte!=-1){
 8003bc4:	0022      	movs	r2, r4
 8003bc6:	18bb      	adds	r3, r7, r2
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	d0de      	beq.n	8003b8c <pProcessor+0x8>
				  xQueueSend(queue2Handle, &processedData, 0 );
 8003bce:	4b05      	ldr	r3, [pc, #20]	@ (8003be4 <pProcessor+0x60>)
 8003bd0:	6818      	ldr	r0, [r3, #0]
 8003bd2:	18b9      	adds	r1, r7, r2
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f005 fdee 	bl	80097b8 <xQueueGenericSend>
 8003bdc:	e7d6      	b.n	8003b8c <pProcessor+0x8>
 8003bde:	46c0      	nop			@ (mov r8, r8)
 8003be0:	200005a0 	.word	0x200005a0
 8003be4:	200005a4 	.word	0x200005a4

08003be8 <sLogger>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sLogger */
void sLogger(void const * argument)
{
 8003be8:	b590      	push	{r4, r7, lr}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	Data2 processedData;
	BaseType_t xStatus;
  for(;;)
  {
	  xStatus = xQueueReceive(queue2Handle, &processedData, portMAX_DELAY);
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c20 <sLogger+0x38>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	4252      	negs	r2, r2
 8003bf8:	240c      	movs	r4, #12
 8003bfa:	1939      	adds	r1, r7, r4
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f005 ff0b 	bl	8009a18 <xQueueReceive>
 8003c02:	0003      	movs	r3, r0
 8003c04:	617b      	str	r3, [r7, #20]
	  if( xStatus == pdPASS )
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d1f1      	bne.n	8003bf0 <sLogger+0x8>
	  	{
		  myprintf("LOGGER: Printing Processed Data: %u.%02u\r\n",processedData.inte, processedData.frac);
 8003c0c:	193b      	adds	r3, r7, r4
 8003c0e:	6819      	ldr	r1, [r3, #0]
 8003c10:	193b      	adds	r3, r7, r4
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	4b03      	ldr	r3, [pc, #12]	@ (8003c24 <sLogger+0x3c>)
 8003c16:	0018      	movs	r0, r3
 8003c18:	f7ff fcc4 	bl	80035a4 <myprintf>
	  xStatus = xQueueReceive(queue2Handle, &processedData, portMAX_DELAY);
 8003c1c:	e7e8      	b.n	8003bf0 <sLogger+0x8>
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	200005a4 	.word	0x200005a4
 8003c24:	0800e35c 	.word	0x0800e35c

08003c28 <EXTI0_1_IRQHandler>:
* @param argument: Not used
* @retval None
*/

void EXTI0_1_IRQHandler(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
	 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	f001 fb11 	bl	8005254 <HAL_GPIO_EXTI_IRQHandler>
	max30102_on_interrupt(&max30102);
 8003c32:	4b18      	ldr	r3, [pc, #96]	@ (8003c94 <EXTI0_1_IRQHandler+0x6c>)
 8003c34:	0018      	movs	r0, r3
 8003c36:	f000 f95c 	bl	8003ef2 <max30102_on_interrupt>
	static signed long xHigherPriorityTaskWoken;
	 xHigherPriorityTaskWoken = pdFALSE;
 8003c3a:	4b17      	ldr	r3, [pc, #92]	@ (8003c98 <EXTI0_1_IRQHandler+0x70>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	601a      	str	r2, [r3, #0]
	 if (sem1Handle != NULL){
 8003c40:	4b16      	ldr	r3, [pc, #88]	@ (8003c9c <EXTI0_1_IRQHandler+0x74>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00e      	beq.n	8003c66 <EXTI0_1_IRQHandler+0x3e>
		 if(xSemaphoreGiveFromISR(sem1Handle,&xHigherPriorityTaskWoken)==pdTRUE){
 8003c48:	4b14      	ldr	r3, [pc, #80]	@ (8003c9c <EXTI0_1_IRQHandler+0x74>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a12      	ldr	r2, [pc, #72]	@ (8003c98 <EXTI0_1_IRQHandler+0x70>)
 8003c4e:	0011      	movs	r1, r2
 8003c50:	0018      	movs	r0, r3
 8003c52:	f005 fe79 	bl	8009948 <xQueueGiveFromISR>
 8003c56:	0003      	movs	r3, r0
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d108      	bne.n	8003c6e <EXTI0_1_IRQHandler+0x46>
			 myprintf("Semaphore released\r\n");
 8003c5c:	4b10      	ldr	r3, [pc, #64]	@ (8003ca0 <EXTI0_1_IRQHandler+0x78>)
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f7ff fca0 	bl	80035a4 <myprintf>
 8003c64:	e003      	b.n	8003c6e <EXTI0_1_IRQHandler+0x46>
		 }
	 }
	 else{
		 myprintf("Semaphore handle is null.\r\n");
 8003c66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca4 <EXTI0_1_IRQHandler+0x7c>)
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f7ff fc9b 	bl	80035a4 <myprintf>
	 }
	 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8003c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c98 <EXTI0_1_IRQHandler+0x70>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <EXTI0_1_IRQHandler+0x56>
 8003c76:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <EXTI0_1_IRQHandler+0x80>)
 8003c78:	2280      	movs	r2, #128	@ 0x80
 8003c7a:	0552      	lsls	r2, r2, #21
 8003c7c:	601a      	str	r2, [r3, #0]
	 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8003c7e:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <EXTI0_1_IRQHandler+0x70>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <EXTI0_1_IRQHandler+0x66>
 8003c86:	4b08      	ldr	r3, [pc, #32]	@ (8003ca8 <EXTI0_1_IRQHandler+0x80>)
 8003c88:	2280      	movs	r2, #128	@ 0x80
 8003c8a:	0552      	lsls	r2, r2, #21
 8003c8c:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI0_1_IRQn 0 */
}
 8003c8e:	46c0      	nop			@ (mov r8, r8)
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200005ac 	.word	0x200005ac
 8003c98:	200007b4 	.word	0x200007b4
 8003c9c:	200005a8 	.word	0x200005a8
 8003ca0:	0800e388 	.word	0x0800e388
 8003ca4:	0800e3a0 	.word	0x0800e3a0
 8003ca8:	e000ed04 	.word	0xe000ed04

08003cac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	2380      	movs	r3, #128	@ 0x80
 8003cba:	05db      	lsls	r3, r3, #23
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d101      	bne.n	8003cc4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8003cc0:	f001 f862 	bl	8004d88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003cc4:	46c0      	nop			@ (mov r8, r8)
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	b002      	add	sp, #8
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd0:	b672      	cpsid	i
}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cd4:	46c0      	nop			@ (mov r8, r8)
 8003cd6:	e7fd      	b.n	8003cd4 <Error_Handler+0x8>

08003cd8 <max30102_plot>:
 * @note Override this in your main.c if you do not use printf() for printing.
 * @param ir_sample
 * @param red_sample
 */
__weak void max30102_plot(uint32_t ir_sample, uint32_t red_sample)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
    UNUSED(ir_sample);
    UNUSED(red_sample);
}
 8003ce2:	46c0      	nop			@ (mov r8, r8)
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b002      	add	sp, #8
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <max30102_init>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param hi2c Pointer to I2C object handle
 */
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *hi2c)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b082      	sub	sp, #8
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	6039      	str	r1, [r7, #0]
    obj->_ui2c = hi2c;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	601a      	str	r2, [r3, #0]
    obj->_interrupt_flag = 0;
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	2382      	movs	r3, #130	@ 0x82
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	2100      	movs	r1, #0
 8003d02:	54d1      	strb	r1, [r2, r3]
    memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3304      	adds	r3, #4
 8003d08:	2280      	movs	r2, #128	@ 0x80
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f007 ff9d 	bl	800bc4c <memset>
    memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3384      	adds	r3, #132	@ 0x84
 8003d16:	2280      	movs	r2, #128	@ 0x80
 8003d18:	2100      	movs	r1, #0
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f007 ff96 	bl	800bc4c <memset>
}
 8003d20:	46c0      	nop			@ (mov r8, r8)
 8003d22:	46bd      	mov	sp, r7
 8003d24:	b002      	add	sp, #8
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <max30102_write>:
 * @param reg Register address to write to.
 * @param buf Pointer containing the bytes to write.
 * @param buflen Number of bytes to write.
 */
void max30102_write(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8003d28:	b5b0      	push	{r4, r5, r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af02      	add	r7, sp, #8
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	0008      	movs	r0, r1
 8003d32:	607a      	str	r2, [r7, #4]
 8003d34:	0019      	movs	r1, r3
 8003d36:	250b      	movs	r5, #11
 8003d38:	197b      	adds	r3, r7, r5
 8003d3a:	1c02      	adds	r2, r0, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
 8003d3e:	2408      	movs	r4, #8
 8003d40:	193b      	adds	r3, r7, r4
 8003d42:	1c0a      	adds	r2, r1, #0
 8003d44:	801a      	strh	r2, [r3, #0]
    uint8_t *payload = (uint8_t *)malloc((buflen + 1) * sizeof(uint8_t));
 8003d46:	193b      	adds	r3, r7, r4
 8003d48:	881b      	ldrh	r3, [r3, #0]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f007 fbdd 	bl	800b50c <malloc>
 8003d52:	0003      	movs	r3, r0
 8003d54:	617b      	str	r3, [r7, #20]
    *payload = reg;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	197a      	adds	r2, r7, r5
 8003d5a:	7812      	ldrb	r2, [r2, #0]
 8003d5c:	701a      	strb	r2, [r3, #0]
    if (buf != NULL && buflen != 0)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00b      	beq.n	8003d7c <max30102_write+0x54>
 8003d64:	193b      	adds	r3, r7, r4
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d007      	beq.n	8003d7c <max30102_write+0x54>
        memcpy(payload + 1, buf, buflen);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	1c58      	adds	r0, r3, #1
 8003d70:	193b      	adds	r3, r7, r4
 8003d72:	881a      	ldrh	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	0019      	movs	r1, r3
 8003d78:	f007 ffbe 	bl	800bcf8 <memcpy>
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, payload, buflen + 1, MAX30102_I2C_TIMEOUT);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	2308      	movs	r3, #8
 8003d82:	18fb      	adds	r3, r7, r3
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	3301      	adds	r3, #1
 8003d88:	b299      	uxth	r1, r3
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	23fa      	movs	r3, #250	@ 0xfa
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	000b      	movs	r3, r1
 8003d94:	21ae      	movs	r1, #174	@ 0xae
 8003d96:	f001 fb19 	bl	80053cc <HAL_I2C_Master_Transmit>
    free(payload);
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f007 fbbf 	bl	800b520 <free>
}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b006      	add	sp, #24
 8003da8:	bdb0      	pop	{r4, r5, r7, pc}

08003daa <max30102_read>:
 * @param reg Register address to read from.
 * @param buf Pointer to the array to write to.
 * @param buflen Number of bytes to read.
 */
void max30102_read(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8003daa:	b5b0      	push	{r4, r5, r7, lr}
 8003dac:	b088      	sub	sp, #32
 8003dae:	af02      	add	r7, sp, #8
 8003db0:	60f8      	str	r0, [r7, #12]
 8003db2:	0008      	movs	r0, r1
 8003db4:	607a      	str	r2, [r7, #4]
 8003db6:	0019      	movs	r1, r3
 8003db8:	240b      	movs	r4, #11
 8003dba:	193b      	adds	r3, r7, r4
 8003dbc:	1c02      	adds	r2, r0, #0
 8003dbe:	701a      	strb	r2, [r3, #0]
 8003dc0:	2508      	movs	r5, #8
 8003dc2:	197b      	adds	r3, r7, r5
 8003dc4:	1c0a      	adds	r2, r1, #0
 8003dc6:	801a      	strh	r2, [r3, #0]
    uint8_t reg_addr = reg;
 8003dc8:	2117      	movs	r1, #23
 8003dca:	187b      	adds	r3, r7, r1
 8003dcc:	193a      	adds	r2, r7, r4
 8003dce:	7812      	ldrb	r2, [r2, #0]
 8003dd0:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, &reg_addr, 1, MAX30102_I2C_TIMEOUT);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6818      	ldr	r0, [r3, #0]
 8003dd6:	187a      	adds	r2, r7, r1
 8003dd8:	23fa      	movs	r3, #250	@ 0xfa
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	2301      	movs	r3, #1
 8003de0:	21ae      	movs	r1, #174	@ 0xae
 8003de2:	f001 faf3 	bl	80053cc <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(obj->_ui2c, MAX30102_I2C_ADDR << 1, buf, buflen, MAX30102_I2C_TIMEOUT);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	197b      	adds	r3, r7, r5
 8003dec:	8819      	ldrh	r1, [r3, #0]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	23fa      	movs	r3, #250	@ 0xfa
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	000b      	movs	r3, r1
 8003df8:	21ae      	movs	r1, #174	@ 0xae
 8003dfa:	f001 fbef 	bl	80055dc <HAL_I2C_Master_Receive>
}
 8003dfe:	46c0      	nop			@ (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b006      	add	sp, #24
 8003e04:	bdb0      	pop	{r4, r5, r7, pc}

08003e06 <max30102_reset>:
 * @brief Reset the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_reset(max30102_t *obj)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x40;
 8003e0e:	210f      	movs	r1, #15
 8003e10:	187b      	adds	r3, r7, r1
 8003e12:	2240      	movs	r2, #64	@ 0x40
 8003e14:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_MODE_CONFIG, &val, 1);
 8003e16:	187a      	adds	r2, r7, r1
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	2109      	movs	r1, #9
 8003e1e:	f7ff ff83 	bl	8003d28 <max30102_write>
}
 8003e22:	46c0      	nop			@ (mov r8, r8)
 8003e24:	46bd      	mov	sp, r7
 8003e26:	b004      	add	sp, #16
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <max30102_set_a_full>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_a_full(max30102_t *obj, uint8_t enable)
{
 8003e2a:	b590      	push	{r4, r7, lr}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	000a      	movs	r2, r1
 8003e34:	1cfb      	adds	r3, r7, #3
 8003e36:	701a      	strb	r2, [r3, #0]
    uint8_t reg = 0;
 8003e38:	210f      	movs	r1, #15
 8003e3a:	187b      	adds	r3, r7, r1
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8003e40:	000c      	movs	r4, r1
 8003e42:	187a      	adds	r2, r7, r1
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	2301      	movs	r3, #1
 8003e48:	2102      	movs	r1, #2
 8003e4a:	f7ff ffae 	bl	8003daa <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_A_FULL);
 8003e4e:	0021      	movs	r1, r4
 8003e50:	187b      	adds	r3, r7, r1
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	227f      	movs	r2, #127	@ 0x7f
 8003e56:	4013      	ands	r3, r2
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	187b      	adds	r3, r7, r1
 8003e5c:	701a      	strb	r2, [r3, #0]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_A_FULL);
 8003e5e:	1cfb      	adds	r3, r7, #3
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	01db      	lsls	r3, r3, #7
 8003e64:	b25a      	sxtb	r2, r3
 8003e66:	187b      	adds	r3, r7, r1
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	b25b      	sxtb	r3, r3
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	b25b      	sxtb	r3, r3
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	187b      	adds	r3, r7, r1
 8003e74:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8003e76:	187a      	adds	r2, r7, r1
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	f7ff ff53 	bl	8003d28 <max30102_write>
}
 8003e82:	46c0      	nop			@ (mov r8, r8)
 8003e84:	46bd      	mov	sp, r7
 8003e86:	b005      	add	sp, #20
 8003e88:	bd90      	pop	{r4, r7, pc}

08003e8a <max30102_set_die_temp_rdy>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_rdy(max30102_t *obj, uint8_t enable)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b084      	sub	sp, #16
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	000a      	movs	r2, r1
 8003e94:	1cfb      	adds	r3, r7, #3
 8003e96:	701a      	strb	r2, [r3, #0]
    uint8_t reg = (enable & 0x01) << MAX30102_INTERRUPT_DIE_TEMP_RDY;
 8003e98:	1cfb      	adds	r3, r7, #3
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	005b      	lsls	r3, r3, #1
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	210f      	movs	r1, #15
 8003ea8:	187b      	adds	r3, r7, r1
 8003eaa:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_2, &reg, 1);
 8003eac:	187a      	adds	r2, r7, r1
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	2103      	movs	r1, #3
 8003eb4:	f7ff ff38 	bl	8003d28 <max30102_write>
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	b004      	add	sp, #16
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <max30102_set_die_temp_en>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_en(max30102_t *obj, uint8_t enable)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	000a      	movs	r2, r1
 8003eca:	1cfb      	adds	r3, r7, #3
 8003ecc:	701a      	strb	r2, [r3, #0]
    uint8_t reg = (enable & 0x01);
 8003ece:	1cfb      	adds	r3, r7, #3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	210f      	movs	r1, #15
 8003eda:	187b      	adds	r3, r7, r1
 8003edc:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_DIE_TEMP_CONFIG, &reg, 1);
 8003ede:	187a      	adds	r2, r7, r1
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	2121      	movs	r1, #33	@ 0x21
 8003ee6:	f7ff ff1f 	bl	8003d28 <max30102_write>
}
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	46bd      	mov	sp, r7
 8003eee:	b004      	add	sp, #16
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <max30102_on_interrupt>:
 * @brief Set interrupt flag on interrupt. To be called in the corresponding external interrupt handler.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_on_interrupt(max30102_t *obj)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b082      	sub	sp, #8
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
    obj->_interrupt_flag = 1;
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	2382      	movs	r3, #130	@ 0x82
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	2101      	movs	r1, #1
 8003f02:	54d1      	strb	r1, [r2, r3]
}
 8003f04:	46c0      	nop			@ (mov r8, r8)
 8003f06:	46bd      	mov	sp, r7
 8003f08:	b002      	add	sp, #8
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <max30102_set_mode>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param mode Measurement mode enum (max30102_mode_t).
 */
void max30102_set_mode(max30102_t *obj, max30102_mode_t mode)
{
 8003f0c:	b590      	push	{r4, r7, lr}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	000a      	movs	r2, r1
 8003f16:	1cfb      	adds	r3, r7, #3
 8003f18:	701a      	strb	r2, [r3, #0]
    uint8_t config;
    max30102_read(obj, MAX30102_MODE_CONFIG, &config, 1);
 8003f1a:	240f      	movs	r4, #15
 8003f1c:	193a      	adds	r2, r7, r4
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	2301      	movs	r3, #1
 8003f22:	2109      	movs	r1, #9
 8003f24:	f7ff ff41 	bl	8003daa <max30102_read>
    config = (config & 0xf8) | mode;
 8003f28:	0021      	movs	r1, r4
 8003f2a:	187b      	adds	r3, r7, r1
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	b25b      	sxtb	r3, r3
 8003f30:	2207      	movs	r2, #7
 8003f32:	4393      	bics	r3, r2
 8003f34:	b25a      	sxtb	r2, r3
 8003f36:	1cfb      	adds	r3, r7, #3
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	b25b      	sxtb	r3, r3
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	b25b      	sxtb	r3, r3
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	187b      	adds	r3, r7, r1
 8003f44:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_MODE_CONFIG, &config, 1);
 8003f46:	187a      	adds	r2, r7, r1
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	2109      	movs	r1, #9
 8003f4e:	f7ff feeb 	bl	8003d28 <max30102_write>
    max30102_clear_fifo(obj);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 f90e 	bl	8004176 <max30102_clear_fifo>
}
 8003f5a:	46c0      	nop			@ (mov r8, r8)
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b005      	add	sp, #20
 8003f60:	bd90      	pop	{r4, r7, pc}

08003f62 <max30102_set_sampling_rate>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param sr Sampling rate enum (max30102_spo2_st_t).
 */
void max30102_set_sampling_rate(max30102_t *obj, max30102_sr_t sr)
{
 8003f62:	b590      	push	{r4, r7, lr}
 8003f64:	b085      	sub	sp, #20
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	000a      	movs	r2, r1
 8003f6c:	1cfb      	adds	r3, r7, #3
 8003f6e:	701a      	strb	r2, [r3, #0]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8003f70:	240f      	movs	r4, #15
 8003f72:	193a      	adds	r2, r7, r4
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	2301      	movs	r3, #1
 8003f78:	210a      	movs	r1, #10
 8003f7a:	f7ff ff16 	bl	8003daa <max30102_read>
    config = (config & 0x63) | (sr << MAX30102_SPO2_SR);
 8003f7e:	0021      	movs	r1, r4
 8003f80:	187b      	adds	r3, r7, r1
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	b25b      	sxtb	r3, r3
 8003f86:	2263      	movs	r2, #99	@ 0x63
 8003f88:	4013      	ands	r3, r2
 8003f8a:	b25a      	sxtb	r2, r3
 8003f8c:	1cfb      	adds	r3, r7, #3
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	b25b      	sxtb	r3, r3
 8003f94:	4313      	orrs	r3, r2
 8003f96:	b25b      	sxtb	r3, r3
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	187b      	adds	r3, r7, r1
 8003f9c:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8003f9e:	187a      	adds	r2, r7, r1
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	210a      	movs	r1, #10
 8003fa6:	f7ff febf 	bl	8003d28 <max30102_write>
}
 8003faa:	46c0      	nop			@ (mov r8, r8)
 8003fac:	46bd      	mov	sp, r7
 8003fae:	b005      	add	sp, #20
 8003fb0:	bd90      	pop	{r4, r7, pc}

08003fb2 <max30102_set_led_pulse_width>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param pw Pulse width enum (max30102_led_pw_t).
 */
void max30102_set_led_pulse_width(max30102_t *obj, max30102_led_pw_t pw)
{
 8003fb2:	b590      	push	{r4, r7, lr}
 8003fb4:	b085      	sub	sp, #20
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	000a      	movs	r2, r1
 8003fbc:	1cfb      	adds	r3, r7, #3
 8003fbe:	701a      	strb	r2, [r3, #0]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8003fc0:	240f      	movs	r4, #15
 8003fc2:	193a      	adds	r2, r7, r4
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	210a      	movs	r1, #10
 8003fca:	f7ff feee 	bl	8003daa <max30102_read>
    config = (config & 0x7c) | (pw << MAX30102_SPO2_LEW_PW);
 8003fce:	0021      	movs	r1, r4
 8003fd0:	187b      	adds	r3, r7, r1
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	b25b      	sxtb	r3, r3
 8003fd6:	227c      	movs	r2, #124	@ 0x7c
 8003fd8:	4013      	ands	r3, r2
 8003fda:	b25a      	sxtb	r2, r3
 8003fdc:	1cfb      	adds	r3, r7, #3
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	b25b      	sxtb	r3, r3
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	b25b      	sxtb	r3, r3
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	187b      	adds	r3, r7, r1
 8003fea:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8003fec:	187a      	adds	r2, r7, r1
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	210a      	movs	r1, #10
 8003ff4:	f7ff fe98 	bl	8003d28 <max30102_write>
}
 8003ff8:	46c0      	nop			@ (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b005      	add	sp, #20
 8003ffe:	bd90      	pop	{r4, r7, pc}

08004000 <max30102_set_adc_resolution>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param adc ADC resolution enum (max30102_adc_t).
 */
void max30102_set_adc_resolution(max30102_t *obj, max30102_adc_t adc)
{
 8004000:	b590      	push	{r4, r7, lr}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	000a      	movs	r2, r1
 800400a:	1cfb      	adds	r3, r7, #3
 800400c:	701a      	strb	r2, [r3, #0]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800400e:	240f      	movs	r4, #15
 8004010:	193a      	adds	r2, r7, r4
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	2301      	movs	r3, #1
 8004016:	210a      	movs	r1, #10
 8004018:	f7ff fec7 	bl	8003daa <max30102_read>
    config = (config & 0x1f) | (adc << MAX30102_SPO2_ADC_RGE);
 800401c:	0021      	movs	r1, r4
 800401e:	187b      	adds	r3, r7, r1
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	b25b      	sxtb	r3, r3
 8004024:	221f      	movs	r2, #31
 8004026:	4013      	ands	r3, r2
 8004028:	b25a      	sxtb	r2, r3
 800402a:	1cfb      	adds	r3, r7, #3
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	015b      	lsls	r3, r3, #5
 8004030:	b25b      	sxtb	r3, r3
 8004032:	4313      	orrs	r3, r2
 8004034:	b25b      	sxtb	r3, r3
 8004036:	b2da      	uxtb	r2, r3
 8004038:	187b      	adds	r3, r7, r1
 800403a:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800403c:	187a      	adds	r2, r7, r1
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	2301      	movs	r3, #1
 8004042:	210a      	movs	r1, #10
 8004044:	f7ff fe70 	bl	8003d28 <max30102_write>
}
 8004048:	46c0      	nop			@ (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	b005      	add	sp, #20
 800404e:	bd90      	pop	{r4, r7, pc}

08004050 <max30102_set_led_current_1>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_1(max30102_t *obj, float ma)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 800405a:	6838      	ldr	r0, [r7, #0]
 800405c:	f7ff f952 	bl	8003304 <__aeabi_f2d>
 8004060:	4a0c      	ldr	r2, [pc, #48]	@ (8004094 <max30102_set_led_current_1+0x44>)
 8004062:	4b0d      	ldr	r3, [pc, #52]	@ (8004098 <max30102_set_led_current_1+0x48>)
 8004064:	f7fd fdf6 	bl	8001c54 <__aeabi_ddiv>
 8004068:	0002      	movs	r2, r0
 800406a:	000b      	movs	r3, r1
 800406c:	0010      	movs	r0, r2
 800406e:	0019      	movs	r1, r3
 8004070:	f7fc faa2 	bl	80005b8 <__aeabi_d2uiz>
 8004074:	0003      	movs	r3, r0
 8004076:	b2da      	uxtb	r2, r3
 8004078:	210f      	movs	r1, #15
 800407a:	187b      	adds	r3, r7, r1
 800407c:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
 800407e:	187a      	adds	r2, r7, r1
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	2301      	movs	r3, #1
 8004084:	210c      	movs	r1, #12
 8004086:	f7ff fe4f 	bl	8003d28 <max30102_write>
}
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	46bd      	mov	sp, r7
 800408e:	b004      	add	sp, #16
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	9999999a 	.word	0x9999999a
 8004098:	3fc99999 	.word	0x3fc99999

0800409c <max30102_set_led_current_2>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_2(max30102_t *obj, float ma)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 80040a6:	6838      	ldr	r0, [r7, #0]
 80040a8:	f7ff f92c 	bl	8003304 <__aeabi_f2d>
 80040ac:	4a0c      	ldr	r2, [pc, #48]	@ (80040e0 <max30102_set_led_current_2+0x44>)
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <max30102_set_led_current_2+0x48>)
 80040b0:	f7fd fdd0 	bl	8001c54 <__aeabi_ddiv>
 80040b4:	0002      	movs	r2, r0
 80040b6:	000b      	movs	r3, r1
 80040b8:	0010      	movs	r0, r2
 80040ba:	0019      	movs	r1, r3
 80040bc:	f7fc fa7c 	bl	80005b8 <__aeabi_d2uiz>
 80040c0:	0003      	movs	r3, r0
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	210f      	movs	r1, #15
 80040c6:	187b      	adds	r3, r7, r1
 80040c8:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_LED_RED_PA2, &pa, 1);
 80040ca:	187a      	adds	r2, r7, r1
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	2301      	movs	r3, #1
 80040d0:	210d      	movs	r1, #13
 80040d2:	f7ff fe29 	bl	8003d28 <max30102_write>
}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	46bd      	mov	sp, r7
 80040da:	b004      	add	sp, #16
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	46c0      	nop			@ (mov r8, r8)
 80040e0:	9999999a 	.word	0x9999999a
 80040e4:	3fc99999 	.word	0x3fc99999

080040e8 <max30102_set_fifo_config>:
 * @param smp_ave
 * @param roll_over_en Roll over enabled(1) or disabled(0).
 * @param fifo_a_full Number of empty samples when A_FULL interrupt issued (0 < fifo_a_full < 15).
 */
void max30102_set_fifo_config(max30102_t *obj, max30102_smp_ave_t smp_ave, uint8_t roll_over_en, uint8_t fifo_a_full)
{
 80040e8:	b590      	push	{r4, r7, lr}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	000c      	movs	r4, r1
 80040f2:	0010      	movs	r0, r2
 80040f4:	0019      	movs	r1, r3
 80040f6:	1cfb      	adds	r3, r7, #3
 80040f8:	1c22      	adds	r2, r4, #0
 80040fa:	701a      	strb	r2, [r3, #0]
 80040fc:	1cbb      	adds	r3, r7, #2
 80040fe:	1c02      	adds	r2, r0, #0
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	1c7b      	adds	r3, r7, #1
 8004104:	1c0a      	adds	r2, r1, #0
 8004106:	701a      	strb	r2, [r3, #0]
    uint8_t config = 0x00;
 8004108:	210f      	movs	r1, #15
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2200      	movs	r2, #0
 800410e:	701a      	strb	r2, [r3, #0]
    config |= smp_ave << MAX30102_FIFO_CONFIG_SMP_AVE;
 8004110:	1cfb      	adds	r3, r7, #3
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	015b      	lsls	r3, r3, #5
 8004116:	b25a      	sxtb	r2, r3
 8004118:	187b      	adds	r3, r7, r1
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	b25b      	sxtb	r3, r3
 800411e:	4313      	orrs	r3, r2
 8004120:	b25b      	sxtb	r3, r3
 8004122:	b2da      	uxtb	r2, r3
 8004124:	187b      	adds	r3, r7, r1
 8004126:	701a      	strb	r2, [r3, #0]
    config |= ((roll_over_en & 0x01) << MAX30102_FIFO_CONFIG_ROLL_OVER_EN);
 8004128:	1cbb      	adds	r3, r7, #2
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	b25b      	sxtb	r3, r3
 8004130:	2210      	movs	r2, #16
 8004132:	4013      	ands	r3, r2
 8004134:	b25a      	sxtb	r2, r3
 8004136:	187b      	adds	r3, r7, r1
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	b25b      	sxtb	r3, r3
 800413c:	4313      	orrs	r3, r2
 800413e:	b25b      	sxtb	r3, r3
 8004140:	b2da      	uxtb	r2, r3
 8004142:	187b      	adds	r3, r7, r1
 8004144:	701a      	strb	r2, [r3, #0]
    config |= ((fifo_a_full & 0x0f) << MAX30102_FIFO_CONFIG_FIFO_A_FULL);
 8004146:	1c7b      	adds	r3, r7, #1
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	b25b      	sxtb	r3, r3
 800414c:	220f      	movs	r2, #15
 800414e:	4013      	ands	r3, r2
 8004150:	b25a      	sxtb	r2, r3
 8004152:	187b      	adds	r3, r7, r1
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	b25b      	sxtb	r3, r3
 8004158:	4313      	orrs	r3, r2
 800415a:	b25b      	sxtb	r3, r3
 800415c:	b2da      	uxtb	r2, r3
 800415e:	187b      	adds	r3, r7, r1
 8004160:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_FIFO_CONFIG, &config, 1);
 8004162:	187a      	adds	r2, r7, r1
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	2301      	movs	r3, #1
 8004168:	2108      	movs	r1, #8
 800416a:	f7ff fddd 	bl	8003d28 <max30102_write>
}
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	46bd      	mov	sp, r7
 8004172:	b005      	add	sp, #20
 8004174:	bd90      	pop	{r4, r7, pc}

08004176 <max30102_clear_fifo>:
 * @brief Clear all FIFO pointers in the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_clear_fifo(max30102_t *obj)
{
 8004176:	b590      	push	{r4, r7, lr}
 8004178:	b085      	sub	sp, #20
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x00;
 800417e:	210f      	movs	r1, #15
 8004180:	187b      	adds	r3, r7, r1
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]
    max30102_write(obj, MAX30102_FIFO_WR_PTR, &val, 3);
 8004186:	000c      	movs	r4, r1
 8004188:	193a      	adds	r2, r7, r4
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	2303      	movs	r3, #3
 800418e:	2104      	movs	r1, #4
 8004190:	f7ff fdca 	bl	8003d28 <max30102_write>
    max30102_write(obj, MAX30102_FIFO_RD_PTR, &val, 3);
 8004194:	193a      	adds	r2, r7, r4
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	2303      	movs	r3, #3
 800419a:	2106      	movs	r1, #6
 800419c:	f7ff fdc4 	bl	8003d28 <max30102_write>
    max30102_write(obj, MAX30102_OVF_COUNTER, &val, 3);
 80041a0:	193a      	adds	r2, r7, r4
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	2303      	movs	r3, #3
 80041a6:	2105      	movs	r1, #5
 80041a8:	f7ff fdbe 	bl	8003d28 <max30102_write>
}
 80041ac:	46c0      	nop			@ (mov r8, r8)
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b005      	add	sp, #20
 80041b2:	bd90      	pop	{r4, r7, pc}

080041b4 <max30102_read_fifo>:
 * @param obj Pointer to max30102_t object instance.
 */


Max30102Samples max30102_read_fifo(max30102_t *obj)
{
 80041b4:	b5b0      	push	{r4, r5, r7, lr}
 80041b6:	b08e      	sub	sp, #56	@ 0x38
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
    // First transaction: Get the FIFO_WR_PTR
    uint8_t wr_ptr = 0, rd_ptr = 0;
 80041be:	211f      	movs	r1, #31
 80041c0:	187b      	adds	r3, r7, r1
 80041c2:	2200      	movs	r2, #0
 80041c4:	701a      	strb	r2, [r3, #0]
 80041c6:	251e      	movs	r5, #30
 80041c8:	197b      	adds	r3, r7, r5
 80041ca:	2200      	movs	r2, #0
 80041cc:	701a      	strb	r2, [r3, #0]
    max30102_read(obj, MAX30102_FIFO_WR_PTR, &wr_ptr, 1);
 80041ce:	000c      	movs	r4, r1
 80041d0:	187a      	adds	r2, r7, r1
 80041d2:	6838      	ldr	r0, [r7, #0]
 80041d4:	2301      	movs	r3, #1
 80041d6:	2104      	movs	r1, #4
 80041d8:	f7ff fde7 	bl	8003daa <max30102_read>
    max30102_read(obj, MAX30102_FIFO_RD_PTR, &rd_ptr, 1);
 80041dc:	197a      	adds	r2, r7, r5
 80041de:	6838      	ldr	r0, [r7, #0]
 80041e0:	2301      	movs	r3, #1
 80041e2:	2106      	movs	r1, #6
 80041e4:	f7ff fde1 	bl	8003daa <max30102_read>
//    printf("Before Reading: Write Ptr: %u, Read Ptr: %u\n", wr_ptr, rd_ptr);

    int8_t num_samples;


    num_samples = (int8_t)wr_ptr - (int8_t)rd_ptr;
 80041e8:	193b      	adds	r3, r7, r4
 80041ea:	781a      	ldrb	r2, [r3, #0]
 80041ec:	197b      	adds	r3, r7, r5
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	2137      	movs	r1, #55	@ 0x37
 80041f6:	187b      	adds	r3, r7, r1
 80041f8:	701a      	strb	r2, [r3, #0]

    if (num_samples < 1)
 80041fa:	187b      	adds	r3, r7, r1
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	b25b      	sxtb	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	dc05      	bgt.n	8004210 <max30102_read_fifo+0x5c>
    {
        num_samples += 32;
 8004204:	187b      	adds	r3, r7, r1
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	3320      	adds	r3, #32
 800420a:	b2da      	uxtb	r2, r3
 800420c:	187b      	adds	r3, r7, r1
 800420e:	701a      	strb	r2, [r3, #0]
    }
    uint32_t last_ir_sample = 0;
 8004210:	2300      	movs	r3, #0
 8004212:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t last_red_sample = 0;
 8004214:	2300      	movs	r3, #0
 8004216:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // Second transaction: Read NUM_SAMPLES_TO_READ samples from the FIFO
    for (int8_t i = 0; i < num_samples; i++)
 8004218:	232b      	movs	r3, #43	@ 0x2b
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	2200      	movs	r2, #0
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	e047      	b.n	80042b2 <max30102_read_fifo+0xfe>
    {
        uint8_t sample[6];
        max30102_read(obj, MAX30102_FIFO_DATA, sample, 6);
 8004222:	240c      	movs	r4, #12
 8004224:	193a      	adds	r2, r7, r4
 8004226:	6838      	ldr	r0, [r7, #0]
 8004228:	2306      	movs	r3, #6
 800422a:	2107      	movs	r1, #7
 800422c:	f7ff fdbd 	bl	8003daa <max30102_read>
        uint32_t ir_sample = ((uint32_t)(sample[0] << 16) | (uint32_t)(sample[1] << 8) | (uint32_t)(sample[2])) & 0x3ffff;
 8004230:	0021      	movs	r1, r4
 8004232:	187b      	adds	r3, r7, r1
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	041a      	lsls	r2, r3, #16
 8004238:	187b      	adds	r3, r7, r1
 800423a:	785b      	ldrb	r3, [r3, #1]
 800423c:	021b      	lsls	r3, r3, #8
 800423e:	4313      	orrs	r3, r2
 8004240:	187a      	adds	r2, r7, r1
 8004242:	7892      	ldrb	r2, [r2, #2]
 8004244:	4313      	orrs	r3, r2
 8004246:	039b      	lsls	r3, r3, #14
 8004248:	0b9b      	lsrs	r3, r3, #14
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t red_sample = ((uint32_t)(sample[3] << 16) | (uint32_t)(sample[4] << 8) | (uint32_t)(sample[5])) & 0x3ffff;
 800424c:	187b      	adds	r3, r7, r1
 800424e:	78db      	ldrb	r3, [r3, #3]
 8004250:	041a      	lsls	r2, r3, #16
 8004252:	187b      	adds	r3, r7, r1
 8004254:	791b      	ldrb	r3, [r3, #4]
 8004256:	021b      	lsls	r3, r3, #8
 8004258:	4313      	orrs	r3, r2
 800425a:	187a      	adds	r2, r7, r1
 800425c:	7952      	ldrb	r2, [r2, #5]
 800425e:	4313      	orrs	r3, r2
 8004260:	039b      	lsls	r3, r3, #14
 8004262:	0b9b      	lsrs	r3, r3, #14
 8004264:	623b      	str	r3, [r7, #32]
        obj->_ir_samples[i] = ir_sample;
 8004266:	242b      	movs	r4, #43	@ 0x2b
 8004268:	193b      	adds	r3, r7, r4
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	b25b      	sxtb	r3, r3
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	18d3      	adds	r3, r2, r3
 8004274:	3304      	adds	r3, #4
 8004276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004278:	601a      	str	r2, [r3, #0]
        obj->_red_samples[i] = red_sample;
 800427a:	193b      	adds	r3, r7, r4
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b25b      	sxtb	r3, r3
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	3320      	adds	r3, #32
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	18d3      	adds	r3, r2, r3
 8004288:	3304      	adds	r3, #4
 800428a:	6a3a      	ldr	r2, [r7, #32]
 800428c:	601a      	str	r2, [r3, #0]
        max30102_plot(ir_sample, red_sample);
 800428e:	6a3a      	ldr	r2, [r7, #32]
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	0011      	movs	r1, r2
 8004294:	0018      	movs	r0, r3
 8004296:	f7ff fd1f 	bl	8003cd8 <max30102_plot>
        // Store the latest sample
		last_ir_sample = ir_sample;
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	633b      	str	r3, [r7, #48]	@ 0x30
		last_red_sample = red_sample;
 800429e:	6a3b      	ldr	r3, [r7, #32]
 80042a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int8_t i = 0; i < num_samples; i++)
 80042a2:	193b      	adds	r3, r7, r4
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	b25b      	sxtb	r3, r3
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	3301      	adds	r3, #1
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	193b      	adds	r3, r7, r4
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	232b      	movs	r3, #43	@ 0x2b
 80042b4:	18fa      	adds	r2, r7, r3
 80042b6:	2337      	movs	r3, #55	@ 0x37
 80042b8:	18fb      	adds	r3, r7, r3
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	b252      	sxtb	r2, r2
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	b25b      	sxtb	r3, r3
 80042c2:	429a      	cmp	r2, r3
 80042c4:	dbad      	blt.n	8004222 <max30102_read_fifo+0x6e>

    // Print only the most recent sample after the loop

//    printf("Most Recent Sample - IR: %lu, Red: %lu\n", last_ir_sample, last_red_sample);
    // Reset the FIFO read pointer to clear the data after reading
	uint8_t reset_value = wr_ptr;
 80042c6:	231f      	movs	r3, #31
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	211d      	movs	r1, #29
 80042ce:	187b      	adds	r3, r7, r1
 80042d0:	701a      	strb	r2, [r3, #0]
	max30102_write(obj, MAX30102_FIFO_RD_PTR, &reset_value, 1);
 80042d2:	187a      	adds	r2, r7, r1
 80042d4:	6838      	ldr	r0, [r7, #0]
 80042d6:	2301      	movs	r3, #1
 80042d8:	2106      	movs	r1, #6
 80042da:	f7ff fd25 	bl	8003d28 <max30102_write>
	// Return both the last IR and Red samples in a struct
	Max30102Samples result = { last_ir_sample, last_red_sample };
 80042de:	2114      	movs	r1, #20
 80042e0:	187b      	adds	r3, r7, r1
 80042e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	187b      	adds	r3, r7, r1
 80042e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042ea:	605a      	str	r2, [r3, #4]
	return result;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	187a      	adds	r2, r7, r1
 80042f0:	ca03      	ldmia	r2!, {r0, r1}
 80042f2:	c303      	stmia	r3!, {r0, r1}

}
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b00e      	add	sp, #56	@ 0x38
 80042fa:	bdb0      	pop	{r4, r5, r7, pc}

080042fc <MinMaxAvgStatistic_init>:
    float sum;
    int count;
} MinMaxAvgStatistic;

// Function to initialize the statistic block
void MinMaxAvgStatistic_init(MinMaxAvgStatistic *stat) {
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
    stat->min = NAN;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a07      	ldr	r2, [pc, #28]	@ (8004324 <MinMaxAvgStatistic_init+0x28>)
 8004308:	601a      	str	r2, [r3, #0]
    stat->max = NAN;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a05      	ldr	r2, [pc, #20]	@ (8004324 <MinMaxAvgStatistic_init+0x28>)
 800430e:	605a      	str	r2, [r3, #4]
    stat->sum = 0;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	609a      	str	r2, [r3, #8]
    stat->count = 0;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	60da      	str	r2, [r3, #12]
}
 800431c:	46c0      	nop			@ (mov r8, r8)
 800431e:	46bd      	mov	sp, r7
 8004320:	b002      	add	sp, #8
 8004322:	bd80      	pop	{r7, pc}
 8004324:	7fc00000 	.word	0x7fc00000

08004328 <HighPassFilter_init1>:

/**s
 * @brief Initialize the High Pass Filter
 * @param samples Number of samples until decay to 36.8 %
 */
void HighPassFilter_init1(HighPassFilter* filter, float samples) {
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
    filter->kX = exp(-1 / samples);
 8004332:	6839      	ldr	r1, [r7, #0]
 8004334:	481d      	ldr	r0, [pc, #116]	@ (80043ac <HighPassFilter_init1+0x84>)
 8004336:	f7fc fbb3 	bl	8000aa0 <__aeabi_fdiv>
 800433a:	1c03      	adds	r3, r0, #0
 800433c:	1c18      	adds	r0, r3, #0
 800433e:	f7fe ffe1 	bl	8003304 <__aeabi_f2d>
 8004342:	0002      	movs	r2, r0
 8004344:	000b      	movs	r3, r1
 8004346:	0010      	movs	r0, r2
 8004348:	0019      	movs	r1, r3
 800434a:	f009 fd83 	bl	800de54 <exp>
 800434e:	0002      	movs	r2, r0
 8004350:	000b      	movs	r3, r1
 8004352:	0010      	movs	r0, r2
 8004354:	0019      	movs	r1, r3
 8004356:	f7ff f81d 	bl	8003394 <__aeabi_d2f>
 800435a:	1c02      	adds	r2, r0, #0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	601a      	str	r2, [r3, #0]
    filter->kA0 = (1 + filter->kX) / 2;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	21fe      	movs	r1, #254	@ 0xfe
 8004366:	0589      	lsls	r1, r1, #22
 8004368:	1c18      	adds	r0, r3, #0
 800436a:	f7fc fa0f 	bl	800078c <__aeabi_fadd>
 800436e:	1c03      	adds	r3, r0, #0
 8004370:	2180      	movs	r1, #128	@ 0x80
 8004372:	05c9      	lsls	r1, r1, #23
 8004374:	1c18      	adds	r0, r3, #0
 8004376:	f7fc fb93 	bl	8000aa0 <__aeabi_fdiv>
 800437a:	1c03      	adds	r3, r0, #0
 800437c:	1c1a      	adds	r2, r3, #0
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	605a      	str	r2, [r3, #4]
    filter->kA1 = -filter->kA0;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2280      	movs	r2, #128	@ 0x80
 8004388:	0612      	lsls	r2, r2, #24
 800438a:	405a      	eors	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	609a      	str	r2, [r3, #8]
    filter->kB1 = filter->kX;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	60da      	str	r2, [r3, #12]
    filter->last_filter_value = NAN;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a05      	ldr	r2, [pc, #20]	@ (80043b0 <HighPassFilter_init1+0x88>)
 800439c:	611a      	str	r2, [r3, #16]
    filter->last_raw_value = NAN;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a03      	ldr	r2, [pc, #12]	@ (80043b0 <HighPassFilter_init1+0x88>)
 80043a2:	615a      	str	r2, [r3, #20]
}
 80043a4:	46c0      	nop			@ (mov r8, r8)
 80043a6:	46bd      	mov	sp, r7
 80043a8:	b002      	add	sp, #8
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	bf800000 	.word	0xbf800000
 80043b0:	7fc00000 	.word	0x7fc00000

080043b4 <HighPassFilter_init2>:

void HighPassFilter_init2(HighPassFilter* filter, float cutoff, float sampling_frequency){
 80043b4:	b5b0      	push	{r4, r5, r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
    HighPassFilter_init1(filter, sampling_frequency/(cutoff*2*PI));
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7fe ff9f 	bl	8003304 <__aeabi_f2d>
 80043c6:	0004      	movs	r4, r0
 80043c8:	000d      	movs	r5, r1
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	1c19      	adds	r1, r3, #0
 80043ce:	1c18      	adds	r0, r3, #0
 80043d0:	f7fc f9dc 	bl	800078c <__aeabi_fadd>
 80043d4:	1c03      	adds	r3, r0, #0
 80043d6:	1c18      	adds	r0, r3, #0
 80043d8:	f7fe ff94 	bl	8003304 <__aeabi_f2d>
 80043dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004410 <HighPassFilter_init2+0x5c>)
 80043de:	4b0d      	ldr	r3, [pc, #52]	@ (8004414 <HighPassFilter_init2+0x60>)
 80043e0:	f7fe f87c 	bl	80024dc <__aeabi_dmul>
 80043e4:	0002      	movs	r2, r0
 80043e6:	000b      	movs	r3, r1
 80043e8:	0020      	movs	r0, r4
 80043ea:	0029      	movs	r1, r5
 80043ec:	f7fd fc32 	bl	8001c54 <__aeabi_ddiv>
 80043f0:	0002      	movs	r2, r0
 80043f2:	000b      	movs	r3, r1
 80043f4:	0010      	movs	r0, r2
 80043f6:	0019      	movs	r1, r3
 80043f8:	f7fe ffcc 	bl	8003394 <__aeabi_d2f>
 80043fc:	1c02      	adds	r2, r0, #0
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	1c11      	adds	r1, r2, #0
 8004402:	0018      	movs	r0, r3
 8004404:	f7ff ff90 	bl	8004328 <HighPassFilter_init1>
}
 8004408:	46c0      	nop			@ (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	b004      	add	sp, #16
 800440e:	bdb0      	pop	{r4, r5, r7, pc}
 8004410:	54442d18 	.word	0x54442d18
 8004414:	400921fb 	.word	0x400921fb

08004418 <LowPassFilter_init1>:

/**
 * @brief Initialize the Low Pass Filter
 * @param samples Number of samples until decay to 36.8 %
 */
void LowPassFilter_init1(LowPassFilter* filter, float samples) {
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
    filter->kX = exp(-1 / samples);
 8004422:	6839      	ldr	r1, [r7, #0]
 8004424:	4815      	ldr	r0, [pc, #84]	@ (800447c <LowPassFilter_init1+0x64>)
 8004426:	f7fc fb3b 	bl	8000aa0 <__aeabi_fdiv>
 800442a:	1c03      	adds	r3, r0, #0
 800442c:	1c18      	adds	r0, r3, #0
 800442e:	f7fe ff69 	bl	8003304 <__aeabi_f2d>
 8004432:	0002      	movs	r2, r0
 8004434:	000b      	movs	r3, r1
 8004436:	0010      	movs	r0, r2
 8004438:	0019      	movs	r1, r3
 800443a:	f009 fd0b 	bl	800de54 <exp>
 800443e:	0002      	movs	r2, r0
 8004440:	000b      	movs	r3, r1
 8004442:	0010      	movs	r0, r2
 8004444:	0019      	movs	r1, r3
 8004446:	f7fe ffa5 	bl	8003394 <__aeabi_d2f>
 800444a:	1c02      	adds	r2, r0, #0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	601a      	str	r2, [r3, #0]
    filter->kA0 = 1 - filter->kX;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	1c19      	adds	r1, r3, #0
 8004456:	20fe      	movs	r0, #254	@ 0xfe
 8004458:	0580      	lsls	r0, r0, #22
 800445a:	f7fc fe45 	bl	80010e8 <__aeabi_fsub>
 800445e:	1c03      	adds	r3, r0, #0
 8004460:	1c1a      	adds	r2, r3, #0
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	605a      	str	r2, [r3, #4]
    filter->kB1 = filter->kX;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	609a      	str	r2, [r3, #8]
    filter->last_value = NAN;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a03      	ldr	r2, [pc, #12]	@ (8004480 <LowPassFilter_init1+0x68>)
 8004472:	60da      	str	r2, [r3, #12]
}
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	46bd      	mov	sp, r7
 8004478:	b002      	add	sp, #8
 800447a:	bd80      	pop	{r7, pc}
 800447c:	bf800000 	.word	0xbf800000
 8004480:	7fc00000 	.word	0x7fc00000

08004484 <LowPassFilter_init2>:

void LowPassFilter_init2(LowPassFilter* filter,float cutoff, float sampling_frequency){
 8004484:	b5b0      	push	{r4, r5, r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
	LowPassFilter_init1(filter, sampling_frequency/(cutoff*2*PI));
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7fe ff37 	bl	8003304 <__aeabi_f2d>
 8004496:	0004      	movs	r4, r0
 8004498:	000d      	movs	r5, r1
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	1c19      	adds	r1, r3, #0
 800449e:	1c18      	adds	r0, r3, #0
 80044a0:	f7fc f974 	bl	800078c <__aeabi_fadd>
 80044a4:	1c03      	adds	r3, r0, #0
 80044a6:	1c18      	adds	r0, r3, #0
 80044a8:	f7fe ff2c 	bl	8003304 <__aeabi_f2d>
 80044ac:	4a0c      	ldr	r2, [pc, #48]	@ (80044e0 <LowPassFilter_init2+0x5c>)
 80044ae:	4b0d      	ldr	r3, [pc, #52]	@ (80044e4 <LowPassFilter_init2+0x60>)
 80044b0:	f7fe f814 	bl	80024dc <__aeabi_dmul>
 80044b4:	0002      	movs	r2, r0
 80044b6:	000b      	movs	r3, r1
 80044b8:	0020      	movs	r0, r4
 80044ba:	0029      	movs	r1, r5
 80044bc:	f7fd fbca 	bl	8001c54 <__aeabi_ddiv>
 80044c0:	0002      	movs	r2, r0
 80044c2:	000b      	movs	r3, r1
 80044c4:	0010      	movs	r0, r2
 80044c6:	0019      	movs	r1, r3
 80044c8:	f7fe ff64 	bl	8003394 <__aeabi_d2f>
 80044cc:	1c02      	adds	r2, r0, #0
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1c11      	adds	r1, r2, #0
 80044d2:	0018      	movs	r0, r3
 80044d4:	f7ff ffa0 	bl	8004418 <LowPassFilter_init1>
}
 80044d8:	46c0      	nop			@ (mov r8, r8)
 80044da:	46bd      	mov	sp, r7
 80044dc:	b004      	add	sp, #16
 80044de:	bdb0      	pop	{r4, r5, r7, pc}
 80044e0:	54442d18 	.word	0x54442d18
 80044e4:	400921fb 	.word	0x400921fb

080044e8 <Differentiator_init1>:
} Differentiator;

/**
 * @brief Initializes the differentiator
 */
void Differentiator_init1(Differentiator* diff, float sampling_frequency) {
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
    diff->kSamplingFrequency = sampling_frequency;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	601a      	str	r2, [r3, #0]
    diff->last_value = NAN;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a03      	ldr	r2, [pc, #12]	@ (8004508 <Differentiator_init1+0x20>)
 80044fc:	605a      	str	r2, [r3, #4]
}
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	46bd      	mov	sp, r7
 8004502:	b002      	add	sp, #8
 8004504:	bd80      	pop	{r7, pc}
 8004506:	46c0      	nop			@ (mov r8, r8)
 8004508:	7fc00000 	.word	0x7fc00000

0800450c <MovingAverageFilter_init1>:
} MovingAverageFilter;

/**
 * @brief Initializes moving average filter
 */
void MovingAverageFilter_init1(MovingAverageFilter* filter, int buffer_size) {
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
    filter->index = 0;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]
    filter->count = 0;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	605a      	str	r2, [r3, #4]
    filter->buffer_size = buffer_size;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	609a      	str	r2, [r3, #8]
    filter->values = (float *)malloc(buffer_size * sizeof(float));  // Allocate memory for values
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	0018      	movs	r0, r3
 800452e:	f006 ffed 	bl	800b50c <malloc>
 8004532:	0003      	movs	r3, r0
 8004534:	001a      	movs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	60da      	str	r2, [r3, #12]
    memset(filter->values, 0, buffer_size * sizeof(float));  // Initialize buffer with zeros
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68d8      	ldr	r0, [r3, #12]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	001a      	movs	r2, r3
 8004544:	2100      	movs	r1, #0
 8004546:	f007 fb81 	bl	800bc4c <memset>

}
 800454a:	46c0      	nop			@ (mov r8, r8)
 800454c:	46bd      	mov	sp, r7
 800454e:	b002      	add	sp, #8
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <calculate_heart_rate>:
// Last value to detect crossing the threshold
float lastValue = 0.0;
const unsigned long kFingerThreshold_0 = 10000;
bool finger_detected_0 = false;

float calculate_heart_rate(uint32_t latest_red_value) {
 8004554:	b590      	push	{r4, r7, lr}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
    float currentValue = latest_red_value;
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7fc ffd3 	bl	8001508 <__aeabi_ui2f>
 8004562:	1c03      	adds	r3, r0, #0
 8004564:	617b      	str	r3, [r7, #20]
    maxValue = fmaxf(maxValue, currentValue);
 8004566:	4b7c      	ldr	r3, [pc, #496]	@ (8004758 <calculate_heart_rate+0x204>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	1c11      	adds	r1, r2, #0
 800456e:	1c18      	adds	r0, r3, #0
 8004570:	f009 fe18 	bl	800e1a4 <fmaxf>
 8004574:	1c02      	adds	r2, r0, #0
 8004576:	4b78      	ldr	r3, [pc, #480]	@ (8004758 <calculate_heart_rate+0x204>)
 8004578:	601a      	str	r2, [r3, #0]
    minValue = fminf(minValue, currentValue);
 800457a:	4b78      	ldr	r3, [pc, #480]	@ (800475c <calculate_heart_rate+0x208>)
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	1c11      	adds	r1, r2, #0
 8004582:	1c18      	adds	r0, r3, #0
 8004584:	f009 fe24 	bl	800e1d0 <fminf>
 8004588:	1c02      	adds	r2, r0, #0
 800458a:	4b74      	ldr	r3, [pc, #464]	@ (800475c <calculate_heart_rate+0x208>)
 800458c:	601a      	str	r2, [r3, #0]
    float nthreshold = (maxValue - minValue) * rThreshold + minValue;
 800458e:	4b72      	ldr	r3, [pc, #456]	@ (8004758 <calculate_heart_rate+0x204>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b72      	ldr	r3, [pc, #456]	@ (800475c <calculate_heart_rate+0x208>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	1c19      	adds	r1, r3, #0
 8004598:	1c10      	adds	r0, r2, #0
 800459a:	f7fc fda5 	bl	80010e8 <__aeabi_fsub>
 800459e:	1c03      	adds	r3, r0, #0
 80045a0:	1c1a      	adds	r2, r3, #0
 80045a2:	4b6f      	ldr	r3, [pc, #444]	@ (8004760 <calculate_heart_rate+0x20c>)
 80045a4:	1c19      	adds	r1, r3, #0
 80045a6:	1c10      	adds	r0, r2, #0
 80045a8:	f7fc fc60 	bl	8000e6c <__aeabi_fmul>
 80045ac:	1c03      	adds	r3, r0, #0
 80045ae:	1c1a      	adds	r2, r3, #0
 80045b0:	4b6a      	ldr	r3, [pc, #424]	@ (800475c <calculate_heart_rate+0x208>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	1c19      	adds	r1, r3, #0
 80045b6:	1c10      	adds	r0, r2, #0
 80045b8:	f7fc f8e8 	bl	800078c <__aeabi_fadd>
 80045bc:	1c03      	adds	r3, r0, #0
 80045be:	613b      	str	r3, [r7, #16]
    threshold = threshold * (1 - thrRate) + nthreshold * thrRate;
 80045c0:	4b68      	ldr	r3, [pc, #416]	@ (8004764 <calculate_heart_rate+0x210>)
 80045c2:	1c19      	adds	r1, r3, #0
 80045c4:	20fe      	movs	r0, #254	@ 0xfe
 80045c6:	0580      	lsls	r0, r0, #22
 80045c8:	f7fc fd8e 	bl	80010e8 <__aeabi_fsub>
 80045cc:	1c03      	adds	r3, r0, #0
 80045ce:	1c1a      	adds	r2, r3, #0
 80045d0:	4b65      	ldr	r3, [pc, #404]	@ (8004768 <calculate_heart_rate+0x214>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	1c19      	adds	r1, r3, #0
 80045d6:	1c10      	adds	r0, r2, #0
 80045d8:	f7fc fc48 	bl	8000e6c <__aeabi_fmul>
 80045dc:	1c03      	adds	r3, r0, #0
 80045de:	1c1c      	adds	r4, r3, #0
 80045e0:	4b60      	ldr	r3, [pc, #384]	@ (8004764 <calculate_heart_rate+0x210>)
 80045e2:	6939      	ldr	r1, [r7, #16]
 80045e4:	1c18      	adds	r0, r3, #0
 80045e6:	f7fc fc41 	bl	8000e6c <__aeabi_fmul>
 80045ea:	1c03      	adds	r3, r0, #0
 80045ec:	1c19      	adds	r1, r3, #0
 80045ee:	1c20      	adds	r0, r4, #0
 80045f0:	f7fc f8cc 	bl	800078c <__aeabi_fadd>
 80045f4:	1c03      	adds	r3, r0, #0
 80045f6:	1c1a      	adds	r2, r3, #0
 80045f8:	4b5b      	ldr	r3, [pc, #364]	@ (8004768 <calculate_heart_rate+0x214>)
 80045fa:	601a      	str	r2, [r3, #0]
    threshold = fminf(maxValue, fmaxf(minValue, threshold));
 80045fc:	4b56      	ldr	r3, [pc, #344]	@ (8004758 <calculate_heart_rate+0x204>)
 80045fe:	681c      	ldr	r4, [r3, #0]
 8004600:	4b56      	ldr	r3, [pc, #344]	@ (800475c <calculate_heart_rate+0x208>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b58      	ldr	r3, [pc, #352]	@ (8004768 <calculate_heart_rate+0x214>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	1c19      	adds	r1, r3, #0
 800460a:	1c10      	adds	r0, r2, #0
 800460c:	f009 fdca 	bl	800e1a4 <fmaxf>
 8004610:	1c03      	adds	r3, r0, #0
 8004612:	1c19      	adds	r1, r3, #0
 8004614:	1c20      	adds	r0, r4, #0
 8004616:	f009 fddb 	bl	800e1d0 <fminf>
 800461a:	1c02      	adds	r2, r0, #0
 800461c:	4b52      	ldr	r3, [pc, #328]	@ (8004768 <calculate_heart_rate+0x214>)
 800461e:	601a      	str	r2, [r3, #0]

    if (currentValue > kFingerThreshold_0) {
 8004620:	4b52      	ldr	r3, [pc, #328]	@ (800476c <calculate_heart_rate+0x218>)
 8004622:	0018      	movs	r0, r3
 8004624:	f7fc ff70 	bl	8001508 <__aeabi_ui2f>
 8004628:	1c03      	adds	r3, r0, #0
 800462a:	1c19      	adds	r1, r3, #0
 800462c:	6978      	ldr	r0, [r7, #20]
 800462e:	f7fb ff61 	bl	80004f4 <__aeabi_fcmpgt>
 8004632:	1e03      	subs	r3, r0, #0
 8004634:	d002      	beq.n	800463c <calculate_heart_rate+0xe8>
          finger_detected_0 = true;
 8004636:	4b4e      	ldr	r3, [pc, #312]	@ (8004770 <calculate_heart_rate+0x21c>)
 8004638:	2201      	movs	r2, #1
 800463a:	701a      	strb	r2, [r3, #0]
    }

    if (finger_detected_0) {
 800463c:	4b4c      	ldr	r3, [pc, #304]	@ (8004770 <calculate_heart_rate+0x21c>)
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d04f      	beq.n	80046e4 <calculate_heart_rate+0x190>
		if (currentValue >= threshold && lastValue < threshold
 8004644:	4b48      	ldr	r3, [pc, #288]	@ (8004768 <calculate_heart_rate+0x214>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	1c19      	adds	r1, r3, #0
 800464a:	6978      	ldr	r0, [r7, #20]
 800464c:	f7fb ff5c 	bl	8000508 <__aeabi_fcmpge>
 8004650:	1e03      	subs	r3, r0, #0
 8004652:	d047      	beq.n	80046e4 <calculate_heart_rate+0x190>
 8004654:	4b47      	ldr	r3, [pc, #284]	@ (8004774 <calculate_heart_rate+0x220>)
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	4b43      	ldr	r3, [pc, #268]	@ (8004768 <calculate_heart_rate+0x214>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	1c19      	adds	r1, r3, #0
 800465e:	1c10      	adds	r0, r2, #0
 8004660:	f7fb ff34 	bl	80004cc <__aeabi_fcmplt>
 8004664:	1e03      	subs	r3, r0, #0
 8004666:	d03d      	beq.n	80046e4 <calculate_heart_rate+0x190>
			&& (maxValue - minValue) > minDiff
 8004668:	4b3b      	ldr	r3, [pc, #236]	@ (8004758 <calculate_heart_rate+0x204>)
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	4b3b      	ldr	r3, [pc, #236]	@ (800475c <calculate_heart_rate+0x208>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	1c19      	adds	r1, r3, #0
 8004672:	1c10      	adds	r0, r2, #0
 8004674:	f7fc fd38 	bl	80010e8 <__aeabi_fsub>
 8004678:	1c03      	adds	r3, r0, #0
 800467a:	1c1c      	adds	r4, r3, #0
 800467c:	230a      	movs	r3, #10
 800467e:	0018      	movs	r0, r3
 8004680:	f7fc fef6 	bl	8001470 <__aeabi_i2f>
 8004684:	1c03      	adds	r3, r0, #0
 8004686:	1c19      	adds	r1, r3, #0
 8004688:	1c20      	adds	r0, r4, #0
 800468a:	f7fb ff33 	bl	80004f4 <__aeabi_fcmpgt>
 800468e:	1e03      	subs	r3, r0, #0
 8004690:	d028      	beq.n	80046e4 <calculate_heart_rate+0x190>
			&& (HAL_GetTick() - lastHeartbeat) > 300) {
 8004692:	f000 fb8b 	bl	8004dac <HAL_GetTick>
 8004696:	0002      	movs	r2, r0
 8004698:	4b37      	ldr	r3, [pc, #220]	@ (8004778 <calculate_heart_rate+0x224>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	1ad2      	subs	r2, r2, r3
 800469e:	2396      	movs	r3, #150	@ 0x96
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d91e      	bls.n	80046e4 <calculate_heart_rate+0x190>
			if (lastHeartbeat != 0) {
 80046a6:	4b34      	ldr	r3, [pc, #208]	@ (8004778 <calculate_heart_rate+0x224>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d015      	beq.n	80046da <calculate_heart_rate+0x186>
				// Calculate BPM
					int bpm = 60000 / (HAL_GetTick() - lastHeartbeat);
 80046ae:	f000 fb7d 	bl	8004dac <HAL_GetTick>
 80046b2:	0002      	movs	r2, r0
 80046b4:	4b30      	ldr	r3, [pc, #192]	@ (8004778 <calculate_heart_rate+0x224>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	0019      	movs	r1, r3
 80046bc:	482f      	ldr	r0, [pc, #188]	@ (800477c <calculate_heart_rate+0x228>)
 80046be:	f7fb fd3f 	bl	8000140 <__udivsi3>
 80046c2:	0003      	movs	r3, r0
 80046c4:	60fb      	str	r3, [r7, #12]
					lastHeartbeat = HAL_GetTick();
 80046c6:	f000 fb71 	bl	8004dac <HAL_GetTick>
 80046ca:	0002      	movs	r2, r0
 80046cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004778 <calculate_heart_rate+0x224>)
 80046ce:	601a      	str	r2, [r3, #0]
					return (float)bpm;
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f7fc fecd 	bl	8001470 <__aeabi_i2f>
 80046d6:	1c03      	adds	r3, r0, #0
 80046d8:	e039      	b.n	800474e <calculate_heart_rate+0x1fa>
			}
			lastHeartbeat = HAL_GetTick(); // Update the timestamp if a heartbeat is detected
 80046da:	f000 fb67 	bl	8004dac <HAL_GetTick>
 80046de:	0002      	movs	r2, r0
 80046e0:	4b25      	ldr	r3, [pc, #148]	@ (8004778 <calculate_heart_rate+0x224>)
 80046e2:	601a      	str	r2, [r3, #0]
		}
    }

    // Decay for max/min
    maxValue -= (maxValue - currentValue) * decayRate;
 80046e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004758 <calculate_heart_rate+0x204>)
 80046e6:	681c      	ldr	r4, [r3, #0]
 80046e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004758 <calculate_heart_rate+0x204>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6979      	ldr	r1, [r7, #20]
 80046ee:	1c18      	adds	r0, r3, #0
 80046f0:	f7fc fcfa 	bl	80010e8 <__aeabi_fsub>
 80046f4:	1c03      	adds	r3, r0, #0
 80046f6:	1c1a      	adds	r2, r3, #0
 80046f8:	4b21      	ldr	r3, [pc, #132]	@ (8004780 <calculate_heart_rate+0x22c>)
 80046fa:	1c19      	adds	r1, r3, #0
 80046fc:	1c10      	adds	r0, r2, #0
 80046fe:	f7fc fbb5 	bl	8000e6c <__aeabi_fmul>
 8004702:	1c03      	adds	r3, r0, #0
 8004704:	1c19      	adds	r1, r3, #0
 8004706:	1c20      	adds	r0, r4, #0
 8004708:	f7fc fcee 	bl	80010e8 <__aeabi_fsub>
 800470c:	1c03      	adds	r3, r0, #0
 800470e:	1c1a      	adds	r2, r3, #0
 8004710:	4b11      	ldr	r3, [pc, #68]	@ (8004758 <calculate_heart_rate+0x204>)
 8004712:	601a      	str	r2, [r3, #0]
    minValue += (currentValue - minValue) * decayRate;
 8004714:	4b11      	ldr	r3, [pc, #68]	@ (800475c <calculate_heart_rate+0x208>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	1c19      	adds	r1, r3, #0
 800471a:	6978      	ldr	r0, [r7, #20]
 800471c:	f7fc fce4 	bl	80010e8 <__aeabi_fsub>
 8004720:	1c03      	adds	r3, r0, #0
 8004722:	1c1a      	adds	r2, r3, #0
 8004724:	4b16      	ldr	r3, [pc, #88]	@ (8004780 <calculate_heart_rate+0x22c>)
 8004726:	1c19      	adds	r1, r3, #0
 8004728:	1c10      	adds	r0, r2, #0
 800472a:	f7fc fb9f 	bl	8000e6c <__aeabi_fmul>
 800472e:	1c03      	adds	r3, r0, #0
 8004730:	1c1a      	adds	r2, r3, #0
 8004732:	4b0a      	ldr	r3, [pc, #40]	@ (800475c <calculate_heart_rate+0x208>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	1c19      	adds	r1, r3, #0
 8004738:	1c10      	adds	r0, r2, #0
 800473a:	f7fc f827 	bl	800078c <__aeabi_fadd>
 800473e:	1c03      	adds	r3, r0, #0
 8004740:	1c1a      	adds	r2, r3, #0
 8004742:	4b06      	ldr	r3, [pc, #24]	@ (800475c <calculate_heart_rate+0x208>)
 8004744:	601a      	str	r2, [r3, #0]

    lastValue = currentValue;  // Update lastValue for the next iteration
 8004746:	4b0b      	ldr	r3, [pc, #44]	@ (8004774 <calculate_heart_rate+0x220>)
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	601a      	str	r2, [r3, #0]
    return -1;
 800474c:	4b0d      	ldr	r3, [pc, #52]	@ (8004784 <calculate_heart_rate+0x230>)

}
 800474e:	1c18      	adds	r0, r3, #0
 8004750:	46bd      	mov	sp, r7
 8004752:	b007      	add	sp, #28
 8004754:	bd90      	pop	{r4, r7, pc}
 8004756:	46c0      	nop			@ (mov r8, r8)
 8004758:	200007b8 	.word	0x200007b8
 800475c:	200007bc 	.word	0x200007bc
 8004760:	3f333333 	.word	0x3f333333
 8004764:	3d4ccccd 	.word	0x3d4ccccd
 8004768:	200007c0 	.word	0x200007c0
 800476c:	00002710 	.word	0x00002710
 8004770:	200007cc 	.word	0x200007cc
 8004774:	200007c8 	.word	0x200007c8
 8004778:	200007c4 	.word	0x200007c4
 800477c:	0000ea60 	.word	0x0000ea60
 8004780:	3ca3d70a 	.word	0x3ca3d70a
 8004784:	bf800000 	.word	0xbf800000

08004788 <initialize_filters_1>:
static HighPassFilter high_pass_filter;
static LowPassFilter low_pass_filter;
static Differentiator differentiator;
static MovingAverageFilter averager;
// Function to initialize the filters
void initialize_filters_1() {
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
    MovingAverageFilter_init1(&averager, kAveragingSamples);
 800478c:	2232      	movs	r2, #50	@ 0x32
 800478e:	4b0d      	ldr	r3, [pc, #52]	@ (80047c4 <initialize_filters_1+0x3c>)
 8004790:	0011      	movs	r1, r2
 8004792:	0018      	movs	r0, r3
 8004794:	f7ff feba 	bl	800450c <MovingAverageFilter_init1>
    Differentiator_init1(&differentiator, kSamplingFrequency);
 8004798:	4a0b      	ldr	r2, [pc, #44]	@ (80047c8 <initialize_filters_1+0x40>)
 800479a:	4b0c      	ldr	r3, [pc, #48]	@ (80047cc <initialize_filters_1+0x44>)
 800479c:	1c11      	adds	r1, r2, #0
 800479e:	0018      	movs	r0, r3
 80047a0:	f7ff fea2 	bl	80044e8 <Differentiator_init1>
    LowPassFilter_init2(&low_pass_filter, kLowPassCutoff, kSamplingFrequency);
 80047a4:	490a      	ldr	r1, [pc, #40]	@ (80047d0 <initialize_filters_1+0x48>)
 80047a6:	4a08      	ldr	r2, [pc, #32]	@ (80047c8 <initialize_filters_1+0x40>)
 80047a8:	4b0a      	ldr	r3, [pc, #40]	@ (80047d4 <initialize_filters_1+0x4c>)
 80047aa:	0018      	movs	r0, r3
 80047ac:	f7ff fe6a 	bl	8004484 <LowPassFilter_init2>
    HighPassFilter_init2(&high_pass_filter, kHighPassCutoff, kSamplingFrequency);
 80047b0:	21fc      	movs	r1, #252	@ 0xfc
 80047b2:	0589      	lsls	r1, r1, #22
 80047b4:	4a04      	ldr	r2, [pc, #16]	@ (80047c8 <initialize_filters_1+0x40>)
 80047b6:	4b08      	ldr	r3, [pc, #32]	@ (80047d8 <initialize_filters_1+0x50>)
 80047b8:	0018      	movs	r0, r3
 80047ba:	f7ff fdfb 	bl	80043b4 <HighPassFilter_init2>
}
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	20000800 	.word	0x20000800
 80047c8:	43c80000 	.word	0x43c80000
 80047cc:	200007f8 	.word	0x200007f8
 80047d0:	40a00000 	.word	0x40a00000
 80047d4:	200007e8 	.word	0x200007e8
 80047d8:	200007d0 	.word	0x200007d0

080047dc <initialize_filters_2>:
// Statistic for pulse oximetry
static MinMaxAvgStatistic stat_red;
static MinMaxAvgStatistic stat_ir;


void initialize_filters_2() {
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
    MovingAverageFilter_init1(&averager_bpm, kAveragingSamples_spo2);
 80047e0:	2205      	movs	r2, #5
 80047e2:	4b1a      	ldr	r3, [pc, #104]	@ (800484c <initialize_filters_2+0x70>)
 80047e4:	0011      	movs	r1, r2
 80047e6:	0018      	movs	r0, r3
 80047e8:	f7ff fe90 	bl	800450c <MovingAverageFilter_init1>
    MovingAverageFilter_init1(&averager_r, kAveragingSamples_spo2);
 80047ec:	2205      	movs	r2, #5
 80047ee:	4b18      	ldr	r3, [pc, #96]	@ (8004850 <initialize_filters_2+0x74>)
 80047f0:	0011      	movs	r1, r2
 80047f2:	0018      	movs	r0, r3
 80047f4:	f7ff fe8a 	bl	800450c <MovingAverageFilter_init1>
    MovingAverageFilter_init1(&averager_spo2, kAveragingSamples_spo2);
 80047f8:	2205      	movs	r2, #5
 80047fa:	4b16      	ldr	r3, [pc, #88]	@ (8004854 <initialize_filters_2+0x78>)
 80047fc:	0011      	movs	r1, r2
 80047fe:	0018      	movs	r0, r3
 8004800:	f7ff fe84 	bl	800450c <MovingAverageFilter_init1>
    Differentiator_init1(&differentiator_spo2, kSamplingFrequency_spo2);
 8004804:	4a14      	ldr	r2, [pc, #80]	@ (8004858 <initialize_filters_2+0x7c>)
 8004806:	4b15      	ldr	r3, [pc, #84]	@ (800485c <initialize_filters_2+0x80>)
 8004808:	1c11      	adds	r1, r2, #0
 800480a:	0018      	movs	r0, r3
 800480c:	f7ff fe6c 	bl	80044e8 <Differentiator_init1>
    LowPassFilter_init2(&low_pass_filter_red, kLowPassCutoff_spo2, kSamplingFrequency_spo2);
 8004810:	4913      	ldr	r1, [pc, #76]	@ (8004860 <initialize_filters_2+0x84>)
 8004812:	4a11      	ldr	r2, [pc, #68]	@ (8004858 <initialize_filters_2+0x7c>)
 8004814:	4b13      	ldr	r3, [pc, #76]	@ (8004864 <initialize_filters_2+0x88>)
 8004816:	0018      	movs	r0, r3
 8004818:	f7ff fe34 	bl	8004484 <LowPassFilter_init2>
    LowPassFilter_init2(&low_pass_filter_ir, kLowPassCutoff_spo2, kSamplingFrequency_spo2);
 800481c:	4910      	ldr	r1, [pc, #64]	@ (8004860 <initialize_filters_2+0x84>)
 800481e:	4a0e      	ldr	r2, [pc, #56]	@ (8004858 <initialize_filters_2+0x7c>)
 8004820:	4b11      	ldr	r3, [pc, #68]	@ (8004868 <initialize_filters_2+0x8c>)
 8004822:	0018      	movs	r0, r3
 8004824:	f7ff fe2e 	bl	8004484 <LowPassFilter_init2>
    HighPassFilter_init2(&high_pass_filter_spo2, kHighPassCutoff_spo2, kSamplingFrequency_spo2);
 8004828:	21fc      	movs	r1, #252	@ 0xfc
 800482a:	0589      	lsls	r1, r1, #22
 800482c:	4a0a      	ldr	r2, [pc, #40]	@ (8004858 <initialize_filters_2+0x7c>)
 800482e:	4b0f      	ldr	r3, [pc, #60]	@ (800486c <initialize_filters_2+0x90>)
 8004830:	0018      	movs	r0, r3
 8004832:	f7ff fdbf 	bl	80043b4 <HighPassFilter_init2>
    MinMaxAvgStatistic_init(&stat_red);
 8004836:	4b0e      	ldr	r3, [pc, #56]	@ (8004870 <initialize_filters_2+0x94>)
 8004838:	0018      	movs	r0, r3
 800483a:	f7ff fd5f 	bl	80042fc <MinMaxAvgStatistic_init>
    MinMaxAvgStatistic_init(&stat_ir);
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <initialize_filters_2+0x98>)
 8004840:	0018      	movs	r0, r3
 8004842:	f7ff fd5b 	bl	80042fc <MinMaxAvgStatistic_init>
}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	20000850 	.word	0x20000850
 8004850:	20000860 	.word	0x20000860
 8004854:	20000870 	.word	0x20000870
 8004858:	43c80000 	.word	0x43c80000
 800485c:	20000848 	.word	0x20000848
 8004860:	40a00000 	.word	0x40a00000
 8004864:	20000810 	.word	0x20000810
 8004868:	20000820 	.word	0x20000820
 800486c:	20000830 	.word	0x20000830
 8004870:	20000880 	.word	0x20000880
 8004874:	20000890 	.word	0x20000890

08004878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800487c:	4b0b      	ldr	r3, [pc, #44]	@ (80048ac <HAL_MspInit+0x34>)
 800487e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004880:	4b0a      	ldr	r3, [pc, #40]	@ (80048ac <HAL_MspInit+0x34>)
 8004882:	2101      	movs	r1, #1
 8004884:	430a      	orrs	r2, r1
 8004886:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004888:	4b08      	ldr	r3, [pc, #32]	@ (80048ac <HAL_MspInit+0x34>)
 800488a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800488c:	4b07      	ldr	r3, [pc, #28]	@ (80048ac <HAL_MspInit+0x34>)
 800488e:	2180      	movs	r1, #128	@ 0x80
 8004890:	0549      	lsls	r1, r1, #21
 8004892:	430a      	orrs	r2, r1
 8004894:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8004896:	2302      	movs	r3, #2
 8004898:	425b      	negs	r3, r3
 800489a:	2200      	movs	r2, #0
 800489c:	2103      	movs	r1, #3
 800489e:	0018      	movs	r0, r3
 80048a0:	f000 fb16 	bl	8004ed0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048a4:	46c0      	nop			@ (mov r8, r8)
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	40021000 	.word	0x40021000

080048b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048b0:	b590      	push	{r4, r7, lr}
 80048b2:	b089      	sub	sp, #36	@ 0x24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b8:	240c      	movs	r4, #12
 80048ba:	193b      	adds	r3, r7, r4
 80048bc:	0018      	movs	r0, r3
 80048be:	2314      	movs	r3, #20
 80048c0:	001a      	movs	r2, r3
 80048c2:	2100      	movs	r1, #0
 80048c4:	f007 f9c2 	bl	800bc4c <memset>
  if(hi2c->Instance==I2C1)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a18      	ldr	r2, [pc, #96]	@ (8004930 <HAL_I2C_MspInit+0x80>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d12a      	bne.n	8004928 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048d2:	4b18      	ldr	r3, [pc, #96]	@ (8004934 <HAL_I2C_MspInit+0x84>)
 80048d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d6:	4b17      	ldr	r3, [pc, #92]	@ (8004934 <HAL_I2C_MspInit+0x84>)
 80048d8:	2101      	movs	r1, #1
 80048da:	430a      	orrs	r2, r1
 80048dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80048de:	4b15      	ldr	r3, [pc, #84]	@ (8004934 <HAL_I2C_MspInit+0x84>)
 80048e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e2:	2201      	movs	r2, #1
 80048e4:	4013      	ands	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]
 80048e8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	22c0      	movs	r2, #192	@ 0xc0
 80048ee:	00d2      	lsls	r2, r2, #3
 80048f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048f2:	0021      	movs	r1, r4
 80048f4:	187b      	adds	r3, r7, r1
 80048f6:	2212      	movs	r2, #18
 80048f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fa:	187b      	adds	r3, r7, r1
 80048fc:	2200      	movs	r2, #0
 80048fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004900:	187b      	adds	r3, r7, r1
 8004902:	2203      	movs	r2, #3
 8004904:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004906:	187b      	adds	r3, r7, r1
 8004908:	2206      	movs	r2, #6
 800490a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490c:	187a      	adds	r2, r7, r1
 800490e:	23a0      	movs	r3, #160	@ 0xa0
 8004910:	05db      	lsls	r3, r3, #23
 8004912:	0011      	movs	r1, r2
 8004914:	0018      	movs	r0, r3
 8004916:	f000 fb01 	bl	8004f1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800491a:	4b06      	ldr	r3, [pc, #24]	@ (8004934 <HAL_I2C_MspInit+0x84>)
 800491c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800491e:	4b05      	ldr	r3, [pc, #20]	@ (8004934 <HAL_I2C_MspInit+0x84>)
 8004920:	2180      	movs	r1, #128	@ 0x80
 8004922:	0389      	lsls	r1, r1, #14
 8004924:	430a      	orrs	r2, r1
 8004926:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004928:	46c0      	nop			@ (mov r8, r8)
 800492a:	46bd      	mov	sp, r7
 800492c:	b009      	add	sp, #36	@ 0x24
 800492e:	bd90      	pop	{r4, r7, pc}
 8004930:	40005400 	.word	0x40005400
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004938:	b590      	push	{r4, r7, lr}
 800493a:	b089      	sub	sp, #36	@ 0x24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004940:	240c      	movs	r4, #12
 8004942:	193b      	adds	r3, r7, r4
 8004944:	0018      	movs	r0, r3
 8004946:	2314      	movs	r3, #20
 8004948:	001a      	movs	r2, r3
 800494a:	2100      	movs	r1, #0
 800494c:	f007 f97e 	bl	800bc4c <memset>
  if(hspi->Instance==SPI2)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a18      	ldr	r2, [pc, #96]	@ (80049b8 <HAL_SPI_MspInit+0x80>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d129      	bne.n	80049ae <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800495a:	4b18      	ldr	r3, [pc, #96]	@ (80049bc <HAL_SPI_MspInit+0x84>)
 800495c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800495e:	4b17      	ldr	r3, [pc, #92]	@ (80049bc <HAL_SPI_MspInit+0x84>)
 8004960:	2180      	movs	r1, #128	@ 0x80
 8004962:	01c9      	lsls	r1, r1, #7
 8004964:	430a      	orrs	r2, r1
 8004966:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004968:	4b14      	ldr	r3, [pc, #80]	@ (80049bc <HAL_SPI_MspInit+0x84>)
 800496a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800496c:	4b13      	ldr	r3, [pc, #76]	@ (80049bc <HAL_SPI_MspInit+0x84>)
 800496e:	2102      	movs	r1, #2
 8004970:	430a      	orrs	r2, r1
 8004972:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004974:	4b11      	ldr	r3, [pc, #68]	@ (80049bc <HAL_SPI_MspInit+0x84>)
 8004976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004978:	2202      	movs	r2, #2
 800497a:	4013      	ands	r3, r2
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004980:	193b      	adds	r3, r7, r4
 8004982:	22e0      	movs	r2, #224	@ 0xe0
 8004984:	0212      	lsls	r2, r2, #8
 8004986:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004988:	0021      	movs	r1, r4
 800498a:	187b      	adds	r3, r7, r1
 800498c:	2202      	movs	r2, #2
 800498e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004990:	187b      	adds	r3, r7, r1
 8004992:	2200      	movs	r2, #0
 8004994:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004996:	187b      	adds	r3, r7, r1
 8004998:	2203      	movs	r2, #3
 800499a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800499c:	187b      	adds	r3, r7, r1
 800499e:	2200      	movs	r2, #0
 80049a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a2:	187b      	adds	r3, r7, r1
 80049a4:	4a06      	ldr	r2, [pc, #24]	@ (80049c0 <HAL_SPI_MspInit+0x88>)
 80049a6:	0019      	movs	r1, r3
 80049a8:	0010      	movs	r0, r2
 80049aa:	f000 fab7 	bl	8004f1c <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	46bd      	mov	sp, r7
 80049b2:	b009      	add	sp, #36	@ 0x24
 80049b4:	bd90      	pop	{r4, r7, pc}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	40003800 	.word	0x40003800
 80049bc:	40021000 	.word	0x40021000
 80049c0:	50000400 	.word	0x50000400

080049c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049c4:	b590      	push	{r4, r7, lr}
 80049c6:	b089      	sub	sp, #36	@ 0x24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049cc:	240c      	movs	r4, #12
 80049ce:	193b      	adds	r3, r7, r4
 80049d0:	0018      	movs	r0, r3
 80049d2:	2314      	movs	r3, #20
 80049d4:	001a      	movs	r2, r3
 80049d6:	2100      	movs	r1, #0
 80049d8:	f007 f938 	bl	800bc4c <memset>
  if(huart->Instance==USART2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a18      	ldr	r2, [pc, #96]	@ (8004a44 <HAL_UART_MspInit+0x80>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d129      	bne.n	8004a3a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80049e6:	4b18      	ldr	r3, [pc, #96]	@ (8004a48 <HAL_UART_MspInit+0x84>)
 80049e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049ea:	4b17      	ldr	r3, [pc, #92]	@ (8004a48 <HAL_UART_MspInit+0x84>)
 80049ec:	2180      	movs	r1, #128	@ 0x80
 80049ee:	0289      	lsls	r1, r1, #10
 80049f0:	430a      	orrs	r2, r1
 80049f2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f4:	4b14      	ldr	r3, [pc, #80]	@ (8004a48 <HAL_UART_MspInit+0x84>)
 80049f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049f8:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <HAL_UART_MspInit+0x84>)
 80049fa:	2101      	movs	r1, #1
 80049fc:	430a      	orrs	r2, r1
 80049fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004a00:	4b11      	ldr	r3, [pc, #68]	@ (8004a48 <HAL_UART_MspInit+0x84>)
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	2201      	movs	r2, #1
 8004a06:	4013      	ands	r3, r2
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004a0c:	0021      	movs	r1, r4
 8004a0e:	187b      	adds	r3, r7, r1
 8004a10:	220c      	movs	r2, #12
 8004a12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	187b      	adds	r3, r7, r1
 8004a16:	2202      	movs	r2, #2
 8004a18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1a:	187b      	adds	r3, r7, r1
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a20:	187b      	adds	r3, r7, r1
 8004a22:	2203      	movs	r2, #3
 8004a24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004a26:	187b      	adds	r3, r7, r1
 8004a28:	2204      	movs	r2, #4
 8004a2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a2c:	187a      	adds	r2, r7, r1
 8004a2e:	23a0      	movs	r3, #160	@ 0xa0
 8004a30:	05db      	lsls	r3, r3, #23
 8004a32:	0011      	movs	r1, r2
 8004a34:	0018      	movs	r0, r3
 8004a36:	f000 fa71 	bl	8004f1c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8004a3a:	46c0      	nop			@ (mov r8, r8)
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b009      	add	sp, #36	@ 0x24
 8004a40:	bd90      	pop	{r4, r7, pc}
 8004a42:	46c0      	nop			@ (mov r8, r8)
 8004a44:	40004400 	.word	0x40004400
 8004a48:	40021000 	.word	0x40021000

08004a4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a4c:	b5b0      	push	{r4, r5, r7, lr}
 8004a4e:	b08c      	sub	sp, #48	@ 0x30
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	0019      	movs	r1, r3
 8004a5a:	200f      	movs	r0, #15
 8004a5c:	f000 fa38 	bl	8004ed0 <HAL_NVIC_SetPriority>
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a60:	200f      	movs	r0, #15
 8004a62:	f000 fa4a 	bl	8004efa <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004a66:	4b32      	ldr	r3, [pc, #200]	@ (8004b30 <HAL_InitTick+0xe4>)
 8004a68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a6a:	4b31      	ldr	r3, [pc, #196]	@ (8004b30 <HAL_InitTick+0xe4>)
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a72:	2308      	movs	r3, #8
 8004a74:	18fa      	adds	r2, r7, r3
 8004a76:	240c      	movs	r4, #12
 8004a78:	193b      	adds	r3, r7, r4
 8004a7a:	0011      	movs	r1, r2
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f001 fff3 	bl	8006a68 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004a82:	193b      	adds	r3, r7, r4
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d104      	bne.n	8004a98 <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004a8e:	f001 ffbf 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 8004a92:	0003      	movs	r3, r0
 8004a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a96:	e004      	b.n	8004aa2 <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004a98:	f001 ffba 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 8004a9c:	0003      	movs	r3, r0
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aa4:	4923      	ldr	r1, [pc, #140]	@ (8004b34 <HAL_InitTick+0xe8>)
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f7fb fb4a 	bl	8000140 <__udivsi3>
 8004aac:	0003      	movs	r3, r0
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	623b      	str	r3, [r7, #32]

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8004ab2:	4b21      	ldr	r3, [pc, #132]	@ (8004b38 <HAL_InitTick+0xec>)
 8004ab4:	2280      	movs	r2, #128	@ 0x80
 8004ab6:	05d2      	lsls	r2, r2, #23
 8004ab8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8004aba:	4b1f      	ldr	r3, [pc, #124]	@ (8004b38 <HAL_InitTick+0xec>)
 8004abc:	4a1f      	ldr	r2, [pc, #124]	@ (8004b3c <HAL_InitTick+0xf0>)
 8004abe:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8004ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b38 <HAL_InitTick+0xec>)
 8004ac2:	6a3a      	ldr	r2, [r7, #32]
 8004ac4:	605a      	str	r2, [r3, #4]
  htim2.Init.ClockDivision = 0;
 8004ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b38 <HAL_InitTick+0xec>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004acc:	4b1a      	ldr	r3, [pc, #104]	@ (8004b38 <HAL_InitTick+0xec>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8004ad2:	252b      	movs	r5, #43	@ 0x2b
 8004ad4:	197c      	adds	r4, r7, r5
 8004ad6:	4b18      	ldr	r3, [pc, #96]	@ (8004b38 <HAL_InitTick+0xec>)
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f002 fe25 	bl	8007728 <HAL_TIM_Base_Init>
 8004ade:	0003      	movs	r3, r0
 8004ae0:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8004ae2:	197b      	adds	r3, r7, r5
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d11b      	bne.n	8004b22 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8004aea:	197c      	adds	r4, r7, r5
 8004aec:	4b12      	ldr	r3, [pc, #72]	@ (8004b38 <HAL_InitTick+0xec>)
 8004aee:	0018      	movs	r0, r3
 8004af0:	f002 fe62 	bl	80077b8 <HAL_TIM_Base_Start_IT>
 8004af4:	0003      	movs	r3, r0
 8004af6:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8004af8:	197b      	adds	r3, r7, r5
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d110      	bne.n	8004b22 <HAL_InitTick+0xd6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b03      	cmp	r3, #3
 8004b04:	d809      	bhi.n	8004b1a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	0019      	movs	r1, r3
 8004b0c:	200f      	movs	r0, #15
 8004b0e:	f000 f9df 	bl	8004ed0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b12:	4b0b      	ldr	r3, [pc, #44]	@ (8004b40 <HAL_InitTick+0xf4>)
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	e003      	b.n	8004b22 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 8004b1a:	232b      	movs	r3, #43	@ 0x2b
 8004b1c:	18fb      	adds	r3, r7, r3
 8004b1e:	2201      	movs	r2, #1
 8004b20:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8004b22:	232b      	movs	r3, #43	@ 0x2b
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	781b      	ldrb	r3, [r3, #0]
}
 8004b28:	0018      	movs	r0, r3
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	b00c      	add	sp, #48	@ 0x30
 8004b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8004b30:	40021000 	.word	0x40021000
 8004b34:	000f4240 	.word	0x000f4240
 8004b38:	200008a0 	.word	0x200008a0
 8004b3c:	000003e7 	.word	0x000003e7
 8004b40:	20000004 	.word	0x20000004

08004b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b48:	46c0      	nop			@ (mov r8, r8)
 8004b4a:	e7fd      	b.n	8004b48 <NMI_Handler+0x4>

08004b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b50:	46c0      	nop			@ (mov r8, r8)
 8004b52:	e7fd      	b.n	8004b50 <HardFault_Handler+0x4>

08004b54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b58:	4b03      	ldr	r3, [pc, #12]	@ (8004b68 <TIM2_IRQHandler+0x14>)
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	f002 fe7e 	bl	800785c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004b60:	46c0      	nop			@ (mov r8, r8)
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	46c0      	nop			@ (mov r8, r8)
 8004b68:	200008a0 	.word	0x200008a0

08004b6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  return 1;
 8004b70:	2301      	movs	r3, #1
}
 8004b72:	0018      	movs	r0, r3
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <_kill>:

int _kill(int pid, int sig)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004b82:	f007 f881 	bl	800bc88 <__errno>
 8004b86:	0003      	movs	r3, r0
 8004b88:	2216      	movs	r2, #22
 8004b8a:	601a      	str	r2, [r3, #0]
  return -1;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	425b      	negs	r3, r3
}
 8004b90:	0018      	movs	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b002      	add	sp, #8
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <_exit>:

void _exit (int status)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	425a      	negs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	0011      	movs	r1, r2
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f7ff ffe5 	bl	8004b78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004bae:	46c0      	nop			@ (mov r8, r8)
 8004bb0:	e7fd      	b.n	8004bae <_exit+0x16>

08004bb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b086      	sub	sp, #24
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	60f8      	str	r0, [r7, #12]
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	e00a      	b.n	8004bda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004bc4:	e000      	b.n	8004bc8 <_read+0x16>
 8004bc6:	bf00      	nop
 8004bc8:	0001      	movs	r1, r0
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	60ba      	str	r2, [r7, #8]
 8004bd0:	b2ca      	uxtb	r2, r1
 8004bd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	617b      	str	r3, [r7, #20]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	dbf0      	blt.n	8004bc4 <_read+0x12>
  }

  return len;
 8004be2:	687b      	ldr	r3, [r7, #4]
}
 8004be4:	0018      	movs	r0, r3
 8004be6:	46bd      	mov	sp, r7
 8004be8:	b006      	add	sp, #24
 8004bea:	bd80      	pop	{r7, pc}

08004bec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	e009      	b.n	8004c12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	1c5a      	adds	r2, r3, #1
 8004c02:	60ba      	str	r2, [r7, #8]
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	0018      	movs	r0, r3
 8004c08:	f7fe fc8a 	bl	8003520 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	dbf1      	blt.n	8004bfe <_write+0x12>
  }
  return len;
 8004c1a:	687b      	ldr	r3, [r7, #4]
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b006      	add	sp, #24
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <_close>:

int _close(int file)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	425b      	negs	r3, r3
}
 8004c30:	0018      	movs	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b002      	add	sp, #8
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2280      	movs	r2, #128	@ 0x80
 8004c46:	0192      	lsls	r2, r2, #6
 8004c48:	605a      	str	r2, [r3, #4]
  return 0;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b002      	add	sp, #8
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <_isatty>:

int _isatty(int file)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004c5c:	2301      	movs	r3, #1
}
 8004c5e:	0018      	movs	r0, r3
 8004c60:	46bd      	mov	sp, r7
 8004c62:	b002      	add	sp, #8
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	0018      	movs	r0, r3
 8004c76:	46bd      	mov	sp, r7
 8004c78:	b004      	add	sp, #16
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c84:	4a14      	ldr	r2, [pc, #80]	@ (8004cd8 <_sbrk+0x5c>)
 8004c86:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <_sbrk+0x60>)
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c90:	4b13      	ldr	r3, [pc, #76]	@ (8004ce0 <_sbrk+0x64>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d102      	bne.n	8004c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c98:	4b11      	ldr	r3, [pc, #68]	@ (8004ce0 <_sbrk+0x64>)
 8004c9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ce4 <_sbrk+0x68>)
 8004c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ce0 <_sbrk+0x64>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	18d3      	adds	r3, r2, r3
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d207      	bcs.n	8004cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cac:	f006 ffec 	bl	800bc88 <__errno>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	220c      	movs	r2, #12
 8004cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	425b      	negs	r3, r3
 8004cba:	e009      	b.n	8004cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cbc:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <_sbrk+0x64>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cc2:	4b07      	ldr	r3, [pc, #28]	@ (8004ce0 <_sbrk+0x64>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	18d2      	adds	r2, r2, r3
 8004cca:	4b05      	ldr	r3, [pc, #20]	@ (8004ce0 <_sbrk+0x64>)
 8004ccc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004cce:	68fb      	ldr	r3, [r7, #12]
}
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	b006      	add	sp, #24
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	20005000 	.word	0x20005000
 8004cdc:	00000400 	.word	0x00000400
 8004ce0:	200008e0 	.word	0x200008e0
 8004ce4:	20001798 	.word	0x20001798

08004ce8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004cec:	46c0      	nop			@ (mov r8, r8)
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004cf4:	480d      	ldr	r0, [pc, #52]	@ (8004d2c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004cf6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004cf8:	f7ff fff6 	bl	8004ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004cfc:	480c      	ldr	r0, [pc, #48]	@ (8004d30 <LoopForever+0x6>)
  ldr r1, =_edata
 8004cfe:	490d      	ldr	r1, [pc, #52]	@ (8004d34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d00:	4a0d      	ldr	r2, [pc, #52]	@ (8004d38 <LoopForever+0xe>)
  movs r3, #0
 8004d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d04:	e002      	b.n	8004d0c <LoopCopyDataInit>

08004d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d0a:	3304      	adds	r3, #4

08004d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d10:	d3f9      	bcc.n	8004d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d12:	4a0a      	ldr	r2, [pc, #40]	@ (8004d3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d14:	4c0a      	ldr	r4, [pc, #40]	@ (8004d40 <LoopForever+0x16>)
  movs r3, #0
 8004d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d18:	e001      	b.n	8004d1e <LoopFillZerobss>

08004d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d1c:	3204      	adds	r2, #4

08004d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d20:	d3fb      	bcc.n	8004d1a <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8004d22:	f006 ffb7 	bl	800bc94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d26:	f7fe fc65 	bl	80035f4 <main>

08004d2a <LoopForever>:

LoopForever:
    b LoopForever
 8004d2a:	e7fe      	b.n	8004d2a <LoopForever>
   ldr   r0, =_estack
 8004d2c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d34:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004d38:	0800e8c8 	.word	0x0800e8c8
  ldr r2, =_sbss
 8004d3c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004d40:	20001798 	.word	0x20001798

08004d44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d44:	e7fe      	b.n	8004d44 <ADC1_COMP_IRQHandler>
	...

08004d48 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004d4e:	1dfb      	adds	r3, r7, #7
 8004d50:	2200      	movs	r2, #0
 8004d52:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <HAL_Init+0x3c>)
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	4b0a      	ldr	r3, [pc, #40]	@ (8004d84 <HAL_Init+0x3c>)
 8004d5a:	2140      	movs	r1, #64	@ 0x40
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d60:	2003      	movs	r0, #3
 8004d62:	f7ff fe73 	bl	8004a4c <HAL_InitTick>
 8004d66:	1e03      	subs	r3, r0, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004d6a:	1dfb      	adds	r3, r7, #7
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	701a      	strb	r2, [r3, #0]
 8004d70:	e001      	b.n	8004d76 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004d72:	f7ff fd81 	bl	8004878 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004d76:	1dfb      	adds	r3, r7, #7
 8004d78:	781b      	ldrb	r3, [r3, #0]
}
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	b002      	add	sp, #8
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	46c0      	nop			@ (mov r8, r8)
 8004d84:	40022000 	.word	0x40022000

08004d88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d8c:	4b05      	ldr	r3, [pc, #20]	@ (8004da4 <HAL_IncTick+0x1c>)
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	001a      	movs	r2, r3
 8004d92:	4b05      	ldr	r3, [pc, #20]	@ (8004da8 <HAL_IncTick+0x20>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	18d2      	adds	r2, r2, r3
 8004d98:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <HAL_IncTick+0x20>)
 8004d9a:	601a      	str	r2, [r3, #0]
}
 8004d9c:	46c0      	nop			@ (mov r8, r8)
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	20000008 	.word	0x20000008
 8004da8:	200008e4 	.word	0x200008e4

08004dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	af00      	add	r7, sp, #0
  return uwTick;
 8004db0:	4b02      	ldr	r3, [pc, #8]	@ (8004dbc <HAL_GetTick+0x10>)
 8004db2:	681b      	ldr	r3, [r3, #0]
}
 8004db4:	0018      	movs	r0, r3
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	46c0      	nop			@ (mov r8, r8)
 8004dbc:	200008e4 	.word	0x200008e4

08004dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	0002      	movs	r2, r0
 8004dc8:	1dfb      	adds	r3, r7, #7
 8004dca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004dcc:	1dfb      	adds	r3, r7, #7
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dd2:	d809      	bhi.n	8004de8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dd4:	1dfb      	adds	r3, r7, #7
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	001a      	movs	r2, r3
 8004dda:	231f      	movs	r3, #31
 8004ddc:	401a      	ands	r2, r3
 8004dde:	4b04      	ldr	r3, [pc, #16]	@ (8004df0 <__NVIC_EnableIRQ+0x30>)
 8004de0:	2101      	movs	r1, #1
 8004de2:	4091      	lsls	r1, r2
 8004de4:	000a      	movs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]
  }
}
 8004de8:	46c0      	nop			@ (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b002      	add	sp, #8
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	e000e100 	.word	0xe000e100

08004df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	0002      	movs	r2, r0
 8004dfc:	6039      	str	r1, [r7, #0]
 8004dfe:	1dfb      	adds	r3, r7, #7
 8004e00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004e02:	1dfb      	adds	r3, r7, #7
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e08:	d828      	bhi.n	8004e5c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e0a:	4a2f      	ldr	r2, [pc, #188]	@ (8004ec8 <__NVIC_SetPriority+0xd4>)
 8004e0c:	1dfb      	adds	r3, r7, #7
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b25b      	sxtb	r3, r3
 8004e12:	089b      	lsrs	r3, r3, #2
 8004e14:	33c0      	adds	r3, #192	@ 0xc0
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	589b      	ldr	r3, [r3, r2]
 8004e1a:	1dfa      	adds	r2, r7, #7
 8004e1c:	7812      	ldrb	r2, [r2, #0]
 8004e1e:	0011      	movs	r1, r2
 8004e20:	2203      	movs	r2, #3
 8004e22:	400a      	ands	r2, r1
 8004e24:	00d2      	lsls	r2, r2, #3
 8004e26:	21ff      	movs	r1, #255	@ 0xff
 8004e28:	4091      	lsls	r1, r2
 8004e2a:	000a      	movs	r2, r1
 8004e2c:	43d2      	mvns	r2, r2
 8004e2e:	401a      	ands	r2, r3
 8004e30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	019b      	lsls	r3, r3, #6
 8004e36:	22ff      	movs	r2, #255	@ 0xff
 8004e38:	401a      	ands	r2, r3
 8004e3a:	1dfb      	adds	r3, r7, #7
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	0018      	movs	r0, r3
 8004e40:	2303      	movs	r3, #3
 8004e42:	4003      	ands	r3, r0
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e48:	481f      	ldr	r0, [pc, #124]	@ (8004ec8 <__NVIC_SetPriority+0xd4>)
 8004e4a:	1dfb      	adds	r3, r7, #7
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	b25b      	sxtb	r3, r3
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	430a      	orrs	r2, r1
 8004e54:	33c0      	adds	r3, #192	@ 0xc0
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004e5a:	e031      	b.n	8004ec0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ecc <__NVIC_SetPriority+0xd8>)
 8004e5e:	1dfb      	adds	r3, r7, #7
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	0019      	movs	r1, r3
 8004e64:	230f      	movs	r3, #15
 8004e66:	400b      	ands	r3, r1
 8004e68:	3b08      	subs	r3, #8
 8004e6a:	089b      	lsrs	r3, r3, #2
 8004e6c:	3306      	adds	r3, #6
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	18d3      	adds	r3, r2, r3
 8004e72:	3304      	adds	r3, #4
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	1dfa      	adds	r2, r7, #7
 8004e78:	7812      	ldrb	r2, [r2, #0]
 8004e7a:	0011      	movs	r1, r2
 8004e7c:	2203      	movs	r2, #3
 8004e7e:	400a      	ands	r2, r1
 8004e80:	00d2      	lsls	r2, r2, #3
 8004e82:	21ff      	movs	r1, #255	@ 0xff
 8004e84:	4091      	lsls	r1, r2
 8004e86:	000a      	movs	r2, r1
 8004e88:	43d2      	mvns	r2, r2
 8004e8a:	401a      	ands	r2, r3
 8004e8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	019b      	lsls	r3, r3, #6
 8004e92:	22ff      	movs	r2, #255	@ 0xff
 8004e94:	401a      	ands	r2, r3
 8004e96:	1dfb      	adds	r3, r7, #7
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	4003      	ands	r3, r0
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ea4:	4809      	ldr	r0, [pc, #36]	@ (8004ecc <__NVIC_SetPriority+0xd8>)
 8004ea6:	1dfb      	adds	r3, r7, #7
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	001c      	movs	r4, r3
 8004eac:	230f      	movs	r3, #15
 8004eae:	4023      	ands	r3, r4
 8004eb0:	3b08      	subs	r3, #8
 8004eb2:	089b      	lsrs	r3, r3, #2
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	3306      	adds	r3, #6
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	18c3      	adds	r3, r0, r3
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	601a      	str	r2, [r3, #0]
}
 8004ec0:	46c0      	nop			@ (mov r8, r8)
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	b003      	add	sp, #12
 8004ec6:	bd90      	pop	{r4, r7, pc}
 8004ec8:	e000e100 	.word	0xe000e100
 8004ecc:	e000ed00 	.word	0xe000ed00

08004ed0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	210f      	movs	r1, #15
 8004edc:	187b      	adds	r3, r7, r1
 8004ede:	1c02      	adds	r2, r0, #0
 8004ee0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	187b      	adds	r3, r7, r1
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	b25b      	sxtb	r3, r3
 8004eea:	0011      	movs	r1, r2
 8004eec:	0018      	movs	r0, r3
 8004eee:	f7ff ff81 	bl	8004df4 <__NVIC_SetPriority>
}
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	b004      	add	sp, #16
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	0002      	movs	r2, r0
 8004f02:	1dfb      	adds	r3, r7, #7
 8004f04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f06:	1dfb      	adds	r3, r7, #7
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	b25b      	sxtb	r3, r3
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f7ff ff57 	bl	8004dc0 <__NVIC_EnableIRQ>
}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b002      	add	sp, #8
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004f32:	e155      	b.n	80051e0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2101      	movs	r1, #1
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4091      	lsls	r1, r2
 8004f3e:	000a      	movs	r2, r1
 8004f40:	4013      	ands	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d100      	bne.n	8004f4c <HAL_GPIO_Init+0x30>
 8004f4a:	e146      	b.n	80051da <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2203      	movs	r2, #3
 8004f52:	4013      	ands	r3, r2
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d005      	beq.n	8004f64 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2203      	movs	r2, #3
 8004f5e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d130      	bne.n	8004fc6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	2203      	movs	r2, #3
 8004f70:	409a      	lsls	r2, r3
 8004f72:	0013      	movs	r3, r2
 8004f74:	43da      	mvns	r2, r3
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	409a      	lsls	r2, r3
 8004f86:	0013      	movs	r3, r2
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	409a      	lsls	r2, r3
 8004fa0:	0013      	movs	r3, r2
 8004fa2:	43da      	mvns	r2, r3
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	091b      	lsrs	r3, r3, #4
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	401a      	ands	r2, r3
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	0013      	movs	r3, r2
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2203      	movs	r2, #3
 8004fcc:	4013      	ands	r3, r2
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	d017      	beq.n	8005002 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	2203      	movs	r2, #3
 8004fde:	409a      	lsls	r2, r3
 8004fe0:	0013      	movs	r3, r2
 8004fe2:	43da      	mvns	r2, r3
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	409a      	lsls	r2, r3
 8004ff4:	0013      	movs	r3, r2
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2203      	movs	r2, #3
 8005008:	4013      	ands	r3, r2
 800500a:	2b02      	cmp	r3, #2
 800500c:	d123      	bne.n	8005056 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	08da      	lsrs	r2, r3, #3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3208      	adds	r2, #8
 8005016:	0092      	lsls	r2, r2, #2
 8005018:	58d3      	ldr	r3, [r2, r3]
 800501a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2207      	movs	r2, #7
 8005020:	4013      	ands	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	220f      	movs	r2, #15
 8005026:	409a      	lsls	r2, r3
 8005028:	0013      	movs	r3, r2
 800502a:	43da      	mvns	r2, r3
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	4013      	ands	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	691a      	ldr	r2, [r3, #16]
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	2107      	movs	r1, #7
 800503a:	400b      	ands	r3, r1
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	409a      	lsls	r2, r3
 8005040:	0013      	movs	r3, r2
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	4313      	orrs	r3, r2
 8005046:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	08da      	lsrs	r2, r3, #3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	3208      	adds	r2, #8
 8005050:	0092      	lsls	r2, r2, #2
 8005052:	6939      	ldr	r1, [r7, #16]
 8005054:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	2203      	movs	r2, #3
 8005062:	409a      	lsls	r2, r3
 8005064:	0013      	movs	r3, r2
 8005066:	43da      	mvns	r2, r3
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4013      	ands	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2203      	movs	r2, #3
 8005074:	401a      	ands	r2, r3
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	409a      	lsls	r2, r3
 800507c:	0013      	movs	r3, r2
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	4313      	orrs	r3, r2
 8005082:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	23c0      	movs	r3, #192	@ 0xc0
 8005090:	029b      	lsls	r3, r3, #10
 8005092:	4013      	ands	r3, r2
 8005094:	d100      	bne.n	8005098 <HAL_GPIO_Init+0x17c>
 8005096:	e0a0      	b.n	80051da <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005098:	4b57      	ldr	r3, [pc, #348]	@ (80051f8 <HAL_GPIO_Init+0x2dc>)
 800509a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800509c:	4b56      	ldr	r3, [pc, #344]	@ (80051f8 <HAL_GPIO_Init+0x2dc>)
 800509e:	2101      	movs	r1, #1
 80050a0:	430a      	orrs	r2, r1
 80050a2:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80050a4:	4a55      	ldr	r2, [pc, #340]	@ (80051fc <HAL_GPIO_Init+0x2e0>)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	089b      	lsrs	r3, r3, #2
 80050aa:	3302      	adds	r3, #2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	589b      	ldr	r3, [r3, r2]
 80050b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2203      	movs	r2, #3
 80050b6:	4013      	ands	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	220f      	movs	r2, #15
 80050bc:	409a      	lsls	r2, r3
 80050be:	0013      	movs	r3, r2
 80050c0:	43da      	mvns	r2, r3
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	4013      	ands	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	23a0      	movs	r3, #160	@ 0xa0
 80050cc:	05db      	lsls	r3, r3, #23
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d01f      	beq.n	8005112 <HAL_GPIO_Init+0x1f6>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a4a      	ldr	r2, [pc, #296]	@ (8005200 <HAL_GPIO_Init+0x2e4>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d019      	beq.n	800510e <HAL_GPIO_Init+0x1f2>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a49      	ldr	r2, [pc, #292]	@ (8005204 <HAL_GPIO_Init+0x2e8>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d013      	beq.n	800510a <HAL_GPIO_Init+0x1ee>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a48      	ldr	r2, [pc, #288]	@ (8005208 <HAL_GPIO_Init+0x2ec>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00d      	beq.n	8005106 <HAL_GPIO_Init+0x1ea>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a47      	ldr	r2, [pc, #284]	@ (800520c <HAL_GPIO_Init+0x2f0>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <HAL_GPIO_Init+0x1e6>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a46      	ldr	r2, [pc, #280]	@ (8005210 <HAL_GPIO_Init+0x2f4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d101      	bne.n	80050fe <HAL_GPIO_Init+0x1e2>
 80050fa:	2305      	movs	r3, #5
 80050fc:	e00a      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 80050fe:	2306      	movs	r3, #6
 8005100:	e008      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 8005102:	2304      	movs	r3, #4
 8005104:	e006      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 8005106:	2303      	movs	r3, #3
 8005108:	e004      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 800510a:	2302      	movs	r3, #2
 800510c:	e002      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_GPIO_Init+0x1f8>
 8005112:	2300      	movs	r3, #0
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	2103      	movs	r1, #3
 8005118:	400a      	ands	r2, r1
 800511a:	0092      	lsls	r2, r2, #2
 800511c:	4093      	lsls	r3, r2
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005124:	4935      	ldr	r1, [pc, #212]	@ (80051fc <HAL_GPIO_Init+0x2e0>)
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	089b      	lsrs	r3, r3, #2
 800512a:	3302      	adds	r3, #2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005132:	4b38      	ldr	r3, [pc, #224]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	43da      	mvns	r2, r3
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4013      	ands	r3, r2
 8005140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	2380      	movs	r3, #128	@ 0x80
 8005148:	035b      	lsls	r3, r3, #13
 800514a:	4013      	ands	r3, r2
 800514c:	d003      	beq.n	8005156 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005156:	4b2f      	ldr	r3, [pc, #188]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800515c:	4b2d      	ldr	r3, [pc, #180]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	43da      	mvns	r2, r3
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	4013      	ands	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	2380      	movs	r3, #128	@ 0x80
 8005172:	039b      	lsls	r3, r3, #14
 8005174:	4013      	ands	r3, r2
 8005176:	d003      	beq.n	8005180 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	4313      	orrs	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005180:	4b24      	ldr	r3, [pc, #144]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005186:	4b23      	ldr	r3, [pc, #140]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	43da      	mvns	r2, r3
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	4013      	ands	r3, r2
 8005194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	2380      	movs	r3, #128	@ 0x80
 800519c:	029b      	lsls	r3, r3, #10
 800519e:	4013      	ands	r3, r2
 80051a0:	d003      	beq.n	80051aa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80051aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051b0:	4b18      	ldr	r3, [pc, #96]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	43da      	mvns	r2, r3
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	4013      	ands	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	2380      	movs	r3, #128	@ 0x80
 80051c6:	025b      	lsls	r3, r3, #9
 80051c8:	4013      	ands	r3, r2
 80051ca:	d003      	beq.n	80051d4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80051d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005214 <HAL_GPIO_Init+0x2f8>)
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	3301      	adds	r3, #1
 80051de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	40da      	lsrs	r2, r3
 80051e8:	1e13      	subs	r3, r2, #0
 80051ea:	d000      	beq.n	80051ee <HAL_GPIO_Init+0x2d2>
 80051ec:	e6a2      	b.n	8004f34 <HAL_GPIO_Init+0x18>
  }
}
 80051ee:	46c0      	nop			@ (mov r8, r8)
 80051f0:	46c0      	nop			@ (mov r8, r8)
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b006      	add	sp, #24
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40021000 	.word	0x40021000
 80051fc:	40010000 	.word	0x40010000
 8005200:	50000400 	.word	0x50000400
 8005204:	50000800 	.word	0x50000800
 8005208:	50000c00 	.word	0x50000c00
 800520c:	50001000 	.word	0x50001000
 8005210:	50001c00 	.word	0x50001c00
 8005214:	40010400 	.word	0x40010400

08005218 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	0008      	movs	r0, r1
 8005222:	0011      	movs	r1, r2
 8005224:	1cbb      	adds	r3, r7, #2
 8005226:	1c02      	adds	r2, r0, #0
 8005228:	801a      	strh	r2, [r3, #0]
 800522a:	1c7b      	adds	r3, r7, #1
 800522c:	1c0a      	adds	r2, r1, #0
 800522e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005230:	1c7b      	adds	r3, r7, #1
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005238:	1cbb      	adds	r3, r7, #2
 800523a:	881a      	ldrh	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005240:	e003      	b.n	800524a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005242:	1cbb      	adds	r3, r7, #2
 8005244:	881a      	ldrh	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800524a:	46c0      	nop			@ (mov r8, r8)
 800524c:	46bd      	mov	sp, r7
 800524e:	b002      	add	sp, #8
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	0002      	movs	r2, r0
 800525c:	1dbb      	adds	r3, r7, #6
 800525e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005260:	4b09      	ldr	r3, [pc, #36]	@ (8005288 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	1dba      	adds	r2, r7, #6
 8005266:	8812      	ldrh	r2, [r2, #0]
 8005268:	4013      	ands	r3, r2
 800526a:	d008      	beq.n	800527e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800526c:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800526e:	1dba      	adds	r2, r7, #6
 8005270:	8812      	ldrh	r2, [r2, #0]
 8005272:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005274:	1dbb      	adds	r3, r7, #6
 8005276:	881b      	ldrh	r3, [r3, #0]
 8005278:	0018      	movs	r0, r3
 800527a:	f000 f807 	bl	800528c <HAL_GPIO_EXTI_Callback>
  }
}
 800527e:	46c0      	nop			@ (mov r8, r8)
 8005280:	46bd      	mov	sp, r7
 8005282:	b002      	add	sp, #8
 8005284:	bd80      	pop	{r7, pc}
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	40010400 	.word	0x40010400

0800528c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	0002      	movs	r2, r0
 8005294:	1dbb      	adds	r3, r7, #6
 8005296:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005298:	46c0      	nop			@ (mov r8, r8)
 800529a:	46bd      	mov	sp, r7
 800529c:	b002      	add	sp, #8
 800529e:	bd80      	pop	{r7, pc}

080052a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e082      	b.n	80053b8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2241      	movs	r2, #65	@ 0x41
 80052b6:	5c9b      	ldrb	r3, [r3, r2]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d107      	bne.n	80052ce <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2240      	movs	r2, #64	@ 0x40
 80052c2:	2100      	movs	r1, #0
 80052c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	0018      	movs	r0, r3
 80052ca:	f7ff faf1 	bl	80048b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2241      	movs	r2, #65	@ 0x41
 80052d2:	2124      	movs	r1, #36	@ 0x24
 80052d4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2101      	movs	r1, #1
 80052e2:	438a      	bics	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4934      	ldr	r1, [pc, #208]	@ (80053c0 <HAL_I2C_Init+0x120>)
 80052f0:	400a      	ands	r2, r1
 80052f2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689a      	ldr	r2, [r3, #8]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4931      	ldr	r1, [pc, #196]	@ (80053c4 <HAL_I2C_Init+0x124>)
 8005300:	400a      	ands	r2, r1
 8005302:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d108      	bne.n	800531e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689a      	ldr	r2, [r3, #8]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2180      	movs	r1, #128	@ 0x80
 8005316:	0209      	lsls	r1, r1, #8
 8005318:	430a      	orrs	r2, r1
 800531a:	609a      	str	r2, [r3, #8]
 800531c:	e007      	b.n	800532e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2184      	movs	r1, #132	@ 0x84
 8005328:	0209      	lsls	r1, r1, #8
 800532a:	430a      	orrs	r2, r1
 800532c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	2b02      	cmp	r3, #2
 8005334:	d104      	bne.n	8005340 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2280      	movs	r2, #128	@ 0x80
 800533c:	0112      	lsls	r2, r2, #4
 800533e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	491f      	ldr	r1, [pc, #124]	@ (80053c8 <HAL_I2C_Init+0x128>)
 800534c:	430a      	orrs	r2, r1
 800534e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	491a      	ldr	r1, [pc, #104]	@ (80053c4 <HAL_I2C_Init+0x124>)
 800535c:	400a      	ands	r2, r1
 800535e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	691a      	ldr	r2, [r3, #16]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	431a      	orrs	r2, r3
 800536a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69d9      	ldr	r1, [r3, #28]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1a      	ldr	r2, [r3, #32]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2101      	movs	r1, #1
 8005396:	430a      	orrs	r2, r1
 8005398:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2241      	movs	r2, #65	@ 0x41
 80053a4:	2120      	movs	r1, #32
 80053a6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2242      	movs	r2, #66	@ 0x42
 80053b2:	2100      	movs	r1, #0
 80053b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	0018      	movs	r0, r3
 80053ba:	46bd      	mov	sp, r7
 80053bc:	b002      	add	sp, #8
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	f0ffffff 	.word	0xf0ffffff
 80053c4:	ffff7fff 	.word	0xffff7fff
 80053c8:	02008000 	.word	0x02008000

080053cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80053cc:	b590      	push	{r4, r7, lr}
 80053ce:	b089      	sub	sp, #36	@ 0x24
 80053d0:	af02      	add	r7, sp, #8
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	0008      	movs	r0, r1
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	0019      	movs	r1, r3
 80053da:	230a      	movs	r3, #10
 80053dc:	18fb      	adds	r3, r7, r3
 80053de:	1c02      	adds	r2, r0, #0
 80053e0:	801a      	strh	r2, [r3, #0]
 80053e2:	2308      	movs	r3, #8
 80053e4:	18fb      	adds	r3, r7, r3
 80053e6:	1c0a      	adds	r2, r1, #0
 80053e8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2241      	movs	r2, #65	@ 0x41
 80053ee:	5c9b      	ldrb	r3, [r3, r2]
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b20      	cmp	r3, #32
 80053f4:	d000      	beq.n	80053f8 <HAL_I2C_Master_Transmit+0x2c>
 80053f6:	e0e7      	b.n	80055c8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2240      	movs	r2, #64	@ 0x40
 80053fc:	5c9b      	ldrb	r3, [r3, r2]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_I2C_Master_Transmit+0x3a>
 8005402:	2302      	movs	r3, #2
 8005404:	e0e1      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2240      	movs	r2, #64	@ 0x40
 800540a:	2101      	movs	r1, #1
 800540c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800540e:	f7ff fccd 	bl	8004dac <HAL_GetTick>
 8005412:	0003      	movs	r3, r0
 8005414:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005416:	2380      	movs	r3, #128	@ 0x80
 8005418:	0219      	lsls	r1, r3, #8
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	2319      	movs	r3, #25
 8005422:	2201      	movs	r2, #1
 8005424:	f000 fa04 	bl	8005830 <I2C_WaitOnFlagUntilTimeout>
 8005428:	1e03      	subs	r3, r0, #0
 800542a:	d001      	beq.n	8005430 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0cc      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2241      	movs	r2, #65	@ 0x41
 8005434:	2121      	movs	r1, #33	@ 0x21
 8005436:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2242      	movs	r2, #66	@ 0x42
 800543c:	2110      	movs	r1, #16
 800543e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2208      	movs	r2, #8
 8005450:	18ba      	adds	r2, r7, r2
 8005452:	8812      	ldrh	r2, [r2, #0]
 8005454:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005460:	b29b      	uxth	r3, r3
 8005462:	2bff      	cmp	r3, #255	@ 0xff
 8005464:	d911      	bls.n	800548a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	22ff      	movs	r2, #255	@ 0xff
 800546a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005470:	b2da      	uxtb	r2, r3
 8005472:	2380      	movs	r3, #128	@ 0x80
 8005474:	045c      	lsls	r4, r3, #17
 8005476:	230a      	movs	r3, #10
 8005478:	18fb      	adds	r3, r7, r3
 800547a:	8819      	ldrh	r1, [r3, #0]
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	4b55      	ldr	r3, [pc, #340]	@ (80055d4 <HAL_I2C_Master_Transmit+0x208>)
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	0023      	movs	r3, r4
 8005484:	f000 fc26 	bl	8005cd4 <I2C_TransferConfig>
 8005488:	e075      	b.n	8005576 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005498:	b2da      	uxtb	r2, r3
 800549a:	2380      	movs	r3, #128	@ 0x80
 800549c:	049c      	lsls	r4, r3, #18
 800549e:	230a      	movs	r3, #10
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	8819      	ldrh	r1, [r3, #0]
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	4b4b      	ldr	r3, [pc, #300]	@ (80055d4 <HAL_I2C_Master_Transmit+0x208>)
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	0023      	movs	r3, r4
 80054ac:	f000 fc12 	bl	8005cd4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80054b0:	e061      	b.n	8005576 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	0018      	movs	r0, r3
 80054ba:	f000 fa07 	bl	80058cc <I2C_WaitOnTXISFlagUntilTimeout>
 80054be:	1e03      	subs	r3, r0, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e081      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ca:	781a      	ldrb	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ee:	3b01      	subs	r3, #1
 80054f0:	b29a      	uxth	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d03a      	beq.n	8005576 <HAL_I2C_Master_Transmit+0x1aa>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005504:	2b00      	cmp	r3, #0
 8005506:	d136      	bne.n	8005576 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005508:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	0013      	movs	r3, r2
 8005512:	2200      	movs	r2, #0
 8005514:	2180      	movs	r1, #128	@ 0x80
 8005516:	f000 f98b 	bl	8005830 <I2C_WaitOnFlagUntilTimeout>
 800551a:	1e03      	subs	r3, r0, #0
 800551c:	d001      	beq.n	8005522 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e053      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005526:	b29b      	uxth	r3, r3
 8005528:	2bff      	cmp	r3, #255	@ 0xff
 800552a:	d911      	bls.n	8005550 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	22ff      	movs	r2, #255	@ 0xff
 8005530:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005536:	b2da      	uxtb	r2, r3
 8005538:	2380      	movs	r3, #128	@ 0x80
 800553a:	045c      	lsls	r4, r3, #17
 800553c:	230a      	movs	r3, #10
 800553e:	18fb      	adds	r3, r7, r3
 8005540:	8819      	ldrh	r1, [r3, #0]
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	2300      	movs	r3, #0
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	0023      	movs	r3, r4
 800554a:	f000 fbc3 	bl	8005cd4 <I2C_TransferConfig>
 800554e:	e012      	b.n	8005576 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555e:	b2da      	uxtb	r2, r3
 8005560:	2380      	movs	r3, #128	@ 0x80
 8005562:	049c      	lsls	r4, r3, #18
 8005564:	230a      	movs	r3, #10
 8005566:	18fb      	adds	r3, r7, r3
 8005568:	8819      	ldrh	r1, [r3, #0]
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	2300      	movs	r3, #0
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	0023      	movs	r3, r4
 8005572:	f000 fbaf 	bl	8005cd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800557a:	b29b      	uxth	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d198      	bne.n	80054b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	0018      	movs	r0, r3
 8005588:	f000 f9e6 	bl	8005958 <I2C_WaitOnSTOPFlagUntilTimeout>
 800558c:	1e03      	subs	r3, r0, #0
 800558e:	d001      	beq.n	8005594 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e01a      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2220      	movs	r2, #32
 800559a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	490c      	ldr	r1, [pc, #48]	@ (80055d8 <HAL_I2C_Master_Transmit+0x20c>)
 80055a8:	400a      	ands	r2, r1
 80055aa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2241      	movs	r2, #65	@ 0x41
 80055b0:	2120      	movs	r1, #32
 80055b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2242      	movs	r2, #66	@ 0x42
 80055b8:	2100      	movs	r1, #0
 80055ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2240      	movs	r2, #64	@ 0x40
 80055c0:	2100      	movs	r1, #0
 80055c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80055c4:	2300      	movs	r3, #0
 80055c6:	e000      	b.n	80055ca <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80055c8:	2302      	movs	r3, #2
  }
}
 80055ca:	0018      	movs	r0, r3
 80055cc:	46bd      	mov	sp, r7
 80055ce:	b007      	add	sp, #28
 80055d0:	bd90      	pop	{r4, r7, pc}
 80055d2:	46c0      	nop			@ (mov r8, r8)
 80055d4:	80002000 	.word	0x80002000
 80055d8:	fe00e800 	.word	0xfe00e800

080055dc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80055dc:	b590      	push	{r4, r7, lr}
 80055de:	b089      	sub	sp, #36	@ 0x24
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	0008      	movs	r0, r1
 80055e6:	607a      	str	r2, [r7, #4]
 80055e8:	0019      	movs	r1, r3
 80055ea:	230a      	movs	r3, #10
 80055ec:	18fb      	adds	r3, r7, r3
 80055ee:	1c02      	adds	r2, r0, #0
 80055f0:	801a      	strh	r2, [r3, #0]
 80055f2:	2308      	movs	r3, #8
 80055f4:	18fb      	adds	r3, r7, r3
 80055f6:	1c0a      	adds	r2, r1, #0
 80055f8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2241      	movs	r2, #65	@ 0x41
 80055fe:	5c9b      	ldrb	r3, [r3, r2]
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b20      	cmp	r3, #32
 8005604:	d000      	beq.n	8005608 <HAL_I2C_Master_Receive+0x2c>
 8005606:	e0e8      	b.n	80057da <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2240      	movs	r2, #64	@ 0x40
 800560c:	5c9b      	ldrb	r3, [r3, r2]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_I2C_Master_Receive+0x3a>
 8005612:	2302      	movs	r3, #2
 8005614:	e0e2      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2240      	movs	r2, #64	@ 0x40
 800561a:	2101      	movs	r1, #1
 800561c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800561e:	f7ff fbc5 	bl	8004dac <HAL_GetTick>
 8005622:	0003      	movs	r3, r0
 8005624:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005626:	2380      	movs	r3, #128	@ 0x80
 8005628:	0219      	lsls	r1, r3, #8
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	2319      	movs	r3, #25
 8005632:	2201      	movs	r2, #1
 8005634:	f000 f8fc 	bl	8005830 <I2C_WaitOnFlagUntilTimeout>
 8005638:	1e03      	subs	r3, r0, #0
 800563a:	d001      	beq.n	8005640 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e0cd      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2241      	movs	r2, #65	@ 0x41
 8005644:	2122      	movs	r1, #34	@ 0x22
 8005646:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2242      	movs	r2, #66	@ 0x42
 800564c:	2110      	movs	r1, #16
 800564e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2208      	movs	r2, #8
 8005660:	18ba      	adds	r2, r7, r2
 8005662:	8812      	ldrh	r2, [r2, #0]
 8005664:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005670:	b29b      	uxth	r3, r3
 8005672:	2bff      	cmp	r3, #255	@ 0xff
 8005674:	d911      	bls.n	800569a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	22ff      	movs	r2, #255	@ 0xff
 800567a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005680:	b2da      	uxtb	r2, r3
 8005682:	2380      	movs	r3, #128	@ 0x80
 8005684:	045c      	lsls	r4, r3, #17
 8005686:	230a      	movs	r3, #10
 8005688:	18fb      	adds	r3, r7, r3
 800568a:	8819      	ldrh	r1, [r3, #0]
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	4b55      	ldr	r3, [pc, #340]	@ (80057e4 <HAL_I2C_Master_Receive+0x208>)
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	0023      	movs	r3, r4
 8005694:	f000 fb1e 	bl	8005cd4 <I2C_TransferConfig>
 8005698:	e076      	b.n	8005788 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	2380      	movs	r3, #128	@ 0x80
 80056ac:	049c      	lsls	r4, r3, #18
 80056ae:	230a      	movs	r3, #10
 80056b0:	18fb      	adds	r3, r7, r3
 80056b2:	8819      	ldrh	r1, [r3, #0]
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	4b4b      	ldr	r3, [pc, #300]	@ (80057e4 <HAL_I2C_Master_Receive+0x208>)
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	0023      	movs	r3, r4
 80056bc:	f000 fb0a 	bl	8005cd4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80056c0:	e062      	b.n	8005788 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	0018      	movs	r0, r3
 80056ca:	f000 f989 	bl	80059e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056ce:	1e03      	subs	r3, r0, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e082      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e0:	b2d2      	uxtb	r2, r2
 80056e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	1c5a      	adds	r2, r3, #1
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056fe:	b29b      	uxth	r3, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d03a      	beq.n	8005788 <HAL_I2C_Master_Receive+0x1ac>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005716:	2b00      	cmp	r3, #0
 8005718:	d136      	bne.n	8005788 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800571a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	0013      	movs	r3, r2
 8005724:	2200      	movs	r2, #0
 8005726:	2180      	movs	r1, #128	@ 0x80
 8005728:	f000 f882 	bl	8005830 <I2C_WaitOnFlagUntilTimeout>
 800572c:	1e03      	subs	r3, r0, #0
 800572e:	d001      	beq.n	8005734 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e053      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005738:	b29b      	uxth	r3, r3
 800573a:	2bff      	cmp	r3, #255	@ 0xff
 800573c:	d911      	bls.n	8005762 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	22ff      	movs	r2, #255	@ 0xff
 8005742:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005748:	b2da      	uxtb	r2, r3
 800574a:	2380      	movs	r3, #128	@ 0x80
 800574c:	045c      	lsls	r4, r3, #17
 800574e:	230a      	movs	r3, #10
 8005750:	18fb      	adds	r3, r7, r3
 8005752:	8819      	ldrh	r1, [r3, #0]
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	2300      	movs	r3, #0
 8005758:	9300      	str	r3, [sp, #0]
 800575a:	0023      	movs	r3, r4
 800575c:	f000 faba 	bl	8005cd4 <I2C_TransferConfig>
 8005760:	e012      	b.n	8005788 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005766:	b29a      	uxth	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005770:	b2da      	uxtb	r2, r3
 8005772:	2380      	movs	r3, #128	@ 0x80
 8005774:	049c      	lsls	r4, r3, #18
 8005776:	230a      	movs	r3, #10
 8005778:	18fb      	adds	r3, r7, r3
 800577a:	8819      	ldrh	r1, [r3, #0]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	2300      	movs	r3, #0
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	0023      	movs	r3, r4
 8005784:	f000 faa6 	bl	8005cd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800578c:	b29b      	uxth	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d197      	bne.n	80056c2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	0018      	movs	r0, r3
 800579a:	f000 f8dd 	bl	8005958 <I2C_WaitOnSTOPFlagUntilTimeout>
 800579e:	1e03      	subs	r3, r0, #0
 80057a0:	d001      	beq.n	80057a6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e01a      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2220      	movs	r2, #32
 80057ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	490b      	ldr	r1, [pc, #44]	@ (80057e8 <HAL_I2C_Master_Receive+0x20c>)
 80057ba:	400a      	ands	r2, r1
 80057bc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2241      	movs	r2, #65	@ 0x41
 80057c2:	2120      	movs	r1, #32
 80057c4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2242      	movs	r2, #66	@ 0x42
 80057ca:	2100      	movs	r1, #0
 80057cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2240      	movs	r2, #64	@ 0x40
 80057d2:	2100      	movs	r1, #0
 80057d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	e000      	b.n	80057dc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80057da:	2302      	movs	r3, #2
  }
}
 80057dc:	0018      	movs	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	b007      	add	sp, #28
 80057e2:	bd90      	pop	{r4, r7, pc}
 80057e4:	80002400 	.word	0x80002400
 80057e8:	fe00e800 	.word	0xfe00e800

080057ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	2202      	movs	r2, #2
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d103      	bne.n	800580a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2200      	movs	r2, #0
 8005808:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	2201      	movs	r2, #1
 8005812:	4013      	ands	r3, r2
 8005814:	2b01      	cmp	r3, #1
 8005816:	d007      	beq.n	8005828 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	699a      	ldr	r2, [r3, #24]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2101      	movs	r1, #1
 8005824:	430a      	orrs	r2, r1
 8005826:	619a      	str	r2, [r3, #24]
  }
}
 8005828:	46c0      	nop			@ (mov r8, r8)
 800582a:	46bd      	mov	sp, r7
 800582c:	b002      	add	sp, #8
 800582e:	bd80      	pop	{r7, pc}

08005830 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	603b      	str	r3, [r7, #0]
 800583c:	1dfb      	adds	r3, r7, #7
 800583e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005840:	e030      	b.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	3301      	adds	r3, #1
 8005846:	d02d      	beq.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005848:	f7ff fab0 	bl	8004dac <HAL_GetTick>
 800584c:	0002      	movs	r2, r0
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d302      	bcc.n	800585e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d122      	bne.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	4013      	ands	r3, r2
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	425a      	negs	r2, r3
 800586e:	4153      	adcs	r3, r2
 8005870:	b2db      	uxtb	r3, r3
 8005872:	001a      	movs	r2, r3
 8005874:	1dfb      	adds	r3, r7, #7
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	429a      	cmp	r2, r3
 800587a:	d113      	bne.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005880:	2220      	movs	r2, #32
 8005882:	431a      	orrs	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2241      	movs	r2, #65	@ 0x41
 800588c:	2120      	movs	r1, #32
 800588e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2242      	movs	r2, #66	@ 0x42
 8005894:	2100      	movs	r1, #0
 8005896:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2240      	movs	r2, #64	@ 0x40
 800589c:	2100      	movs	r1, #0
 800589e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e00f      	b.n	80058c4 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	4013      	ands	r3, r2
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	425a      	negs	r2, r3
 80058b4:	4153      	adcs	r3, r2
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	001a      	movs	r2, r3
 80058ba:	1dfb      	adds	r3, r7, #7
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d0bf      	beq.n	8005842 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	0018      	movs	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b004      	add	sp, #16
 80058ca:	bd80      	pop	{r7, pc}

080058cc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058d8:	e032      	b.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	68b9      	ldr	r1, [r7, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	0018      	movs	r0, r3
 80058e2:	f000 f8ff 	bl	8005ae4 <I2C_IsErrorOccurred>
 80058e6:	1e03      	subs	r3, r0, #0
 80058e8:	d001      	beq.n	80058ee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e030      	b.n	8005950 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	3301      	adds	r3, #1
 80058f2:	d025      	beq.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f4:	f7ff fa5a 	bl	8004dac <HAL_GetTick>
 80058f8:	0002      	movs	r2, r0
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	429a      	cmp	r2, r3
 8005902:	d302      	bcc.n	800590a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d11a      	bne.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	2202      	movs	r2, #2
 8005912:	4013      	ands	r3, r2
 8005914:	2b02      	cmp	r3, #2
 8005916:	d013      	beq.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591c:	2220      	movs	r2, #32
 800591e:	431a      	orrs	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2241      	movs	r2, #65	@ 0x41
 8005928:	2120      	movs	r1, #32
 800592a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2242      	movs	r2, #66	@ 0x42
 8005930:	2100      	movs	r1, #0
 8005932:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2240      	movs	r2, #64	@ 0x40
 8005938:	2100      	movs	r1, #0
 800593a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e007      	b.n	8005950 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	2202      	movs	r2, #2
 8005948:	4013      	ands	r3, r2
 800594a:	2b02      	cmp	r3, #2
 800594c:	d1c5      	bne.n	80058da <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	0018      	movs	r0, r3
 8005952:	46bd      	mov	sp, r7
 8005954:	b004      	add	sp, #16
 8005956:	bd80      	pop	{r7, pc}

08005958 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005964:	e02f      	b.n	80059c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	68b9      	ldr	r1, [r7, #8]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	0018      	movs	r0, r3
 800596e:	f000 f8b9 	bl	8005ae4 <I2C_IsErrorOccurred>
 8005972:	1e03      	subs	r3, r0, #0
 8005974:	d001      	beq.n	800597a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e02d      	b.n	80059d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597a:	f7ff fa17 	bl	8004dac <HAL_GetTick>
 800597e:	0002      	movs	r2, r0
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	429a      	cmp	r2, r3
 8005988:	d302      	bcc.n	8005990 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d11a      	bne.n	80059c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	2220      	movs	r2, #32
 8005998:	4013      	ands	r3, r2
 800599a:	2b20      	cmp	r3, #32
 800599c:	d013      	beq.n	80059c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a2:	2220      	movs	r2, #32
 80059a4:	431a      	orrs	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2241      	movs	r2, #65	@ 0x41
 80059ae:	2120      	movs	r1, #32
 80059b0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2242      	movs	r2, #66	@ 0x42
 80059b6:	2100      	movs	r1, #0
 80059b8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2240      	movs	r2, #64	@ 0x40
 80059be:	2100      	movs	r1, #0
 80059c0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e007      	b.n	80059d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	2220      	movs	r2, #32
 80059ce:	4013      	ands	r3, r2
 80059d0:	2b20      	cmp	r3, #32
 80059d2:	d1c8      	bne.n	8005966 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	0018      	movs	r0, r3
 80059d8:	46bd      	mov	sp, r7
 80059da:	b004      	add	sp, #16
 80059dc:	bd80      	pop	{r7, pc}
	...

080059e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059ec:	e06b      	b.n	8005ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	0018      	movs	r0, r3
 80059f6:	f000 f875 	bl	8005ae4 <I2C_IsErrorOccurred>
 80059fa:	1e03      	subs	r3, r0, #0
 80059fc:	d001      	beq.n	8005a02 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e069      	b.n	8005ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d138      	bne.n	8005a82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	2204      	movs	r2, #4
 8005a18:	4013      	ands	r3, r2
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d105      	bne.n	8005a2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	e055      	b.n	8005ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	2210      	movs	r2, #16
 8005a32:	4013      	ands	r3, r2
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d107      	bne.n	8005a48 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2210      	movs	r2, #16
 8005a3e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2204      	movs	r2, #4
 8005a44:	645a      	str	r2, [r3, #68]	@ 0x44
 8005a46:	e002      	b.n	8005a4e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2220      	movs	r2, #32
 8005a54:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	491f      	ldr	r1, [pc, #124]	@ (8005ae0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8005a62:	400a      	ands	r2, r1
 8005a64:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2241      	movs	r2, #65	@ 0x41
 8005a6a:	2120      	movs	r1, #32
 8005a6c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2242      	movs	r2, #66	@ 0x42
 8005a72:	2100      	movs	r1, #0
 8005a74:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2240      	movs	r2, #64	@ 0x40
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e029      	b.n	8005ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a82:	f7ff f993 	bl	8004dac <HAL_GetTick>
 8005a86:	0002      	movs	r2, r0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d302      	bcc.n	8005a98 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d116      	bne.n	8005ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	d00f      	beq.n	8005ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aaa:	2220      	movs	r2, #32
 8005aac:	431a      	orrs	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2241      	movs	r2, #65	@ 0x41
 8005ab6:	2120      	movs	r1, #32
 8005ab8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2240      	movs	r2, #64	@ 0x40
 8005abe:	2100      	movs	r1, #0
 8005ac0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e007      	b.n	8005ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	2204      	movs	r2, #4
 8005ace:	4013      	ands	r3, r2
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	d18c      	bne.n	80059ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	0018      	movs	r0, r3
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	b004      	add	sp, #16
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	46c0      	nop			@ (mov r8, r8)
 8005ae0:	fe00e800 	.word	0xfe00e800

08005ae4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b08a      	sub	sp, #40	@ 0x28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af0:	2327      	movs	r3, #39	@ 0x27
 8005af2:	18fb      	adds	r3, r7, r3
 8005af4:	2200      	movs	r2, #0
 8005af6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b00:	2300      	movs	r3, #0
 8005b02:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2210      	movs	r2, #16
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	d100      	bne.n	8005b12 <I2C_IsErrorOccurred+0x2e>
 8005b10:	e079      	b.n	8005c06 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2210      	movs	r2, #16
 8005b18:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b1a:	e057      	b.n	8005bcc <I2C_IsErrorOccurred+0xe8>
 8005b1c:	2227      	movs	r2, #39	@ 0x27
 8005b1e:	18bb      	adds	r3, r7, r2
 8005b20:	18ba      	adds	r2, r7, r2
 8005b22:	7812      	ldrb	r2, [r2, #0]
 8005b24:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	d04f      	beq.n	8005bcc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b2c:	f7ff f93e 	bl	8004dac <HAL_GetTick>
 8005b30:	0002      	movs	r2, r0
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d302      	bcc.n	8005b42 <I2C_IsErrorOccurred+0x5e>
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d144      	bne.n	8005bcc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	2380      	movs	r3, #128	@ 0x80
 8005b4a:	01db      	lsls	r3, r3, #7
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005b50:	2013      	movs	r0, #19
 8005b52:	183b      	adds	r3, r7, r0
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	2142      	movs	r1, #66	@ 0x42
 8005b58:	5c52      	ldrb	r2, [r2, r1]
 8005b5a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	699a      	ldr	r2, [r3, #24]
 8005b62:	2380      	movs	r3, #128	@ 0x80
 8005b64:	021b      	lsls	r3, r3, #8
 8005b66:	401a      	ands	r2, r3
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d126      	bne.n	8005bbe <I2C_IsErrorOccurred+0xda>
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	2380      	movs	r3, #128	@ 0x80
 8005b74:	01db      	lsls	r3, r3, #7
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d021      	beq.n	8005bbe <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8005b7a:	183b      	adds	r3, r7, r0
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2b20      	cmp	r3, #32
 8005b80:	d01d      	beq.n	8005bbe <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2180      	movs	r1, #128	@ 0x80
 8005b8e:	01c9      	lsls	r1, r1, #7
 8005b90:	430a      	orrs	r2, r1
 8005b92:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005b94:	f7ff f90a 	bl	8004dac <HAL_GetTick>
 8005b98:	0003      	movs	r3, r0
 8005b9a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b9c:	e00f      	b.n	8005bbe <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005b9e:	f7ff f905 	bl	8004dac <HAL_GetTick>
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b19      	cmp	r3, #25
 8005baa:	d908      	bls.n	8005bbe <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005bb4:	2327      	movs	r3, #39	@ 0x27
 8005bb6:	18fb      	adds	r3, r7, r3
 8005bb8:	2201      	movs	r2, #1
 8005bba:	701a      	strb	r2, [r3, #0]

              break;
 8005bbc:	e006      	b.n	8005bcc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d1e8      	bne.n	8005b9e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	2b20      	cmp	r3, #32
 8005bd8:	d004      	beq.n	8005be4 <I2C_IsErrorOccurred+0x100>
 8005bda:	2327      	movs	r3, #39	@ 0x27
 8005bdc:	18fb      	adds	r3, r7, r3
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d09b      	beq.n	8005b1c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005be4:	2327      	movs	r3, #39	@ 0x27
 8005be6:	18fb      	adds	r3, r7, r3
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d103      	bne.n	8005bf6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	2204      	movs	r2, #4
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005bfe:	2327      	movs	r3, #39	@ 0x27
 8005c00:	18fb      	adds	r3, r7, r3
 8005c02:	2201      	movs	r2, #1
 8005c04:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	2380      	movs	r3, #128	@ 0x80
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	4013      	ands	r3, r2
 8005c16:	d00c      	beq.n	8005c32 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2280      	movs	r2, #128	@ 0x80
 8005c26:	0052      	lsls	r2, r2, #1
 8005c28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c2a:	2327      	movs	r3, #39	@ 0x27
 8005c2c:	18fb      	adds	r3, r7, r3
 8005c2e:	2201      	movs	r2, #1
 8005c30:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	2380      	movs	r3, #128	@ 0x80
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	4013      	ands	r3, r2
 8005c3a:	d00c      	beq.n	8005c56 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	2208      	movs	r2, #8
 8005c40:	4313      	orrs	r3, r2
 8005c42:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2280      	movs	r2, #128	@ 0x80
 8005c4a:	00d2      	lsls	r2, r2, #3
 8005c4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c4e:	2327      	movs	r3, #39	@ 0x27
 8005c50:	18fb      	adds	r3, r7, r3
 8005c52:	2201      	movs	r2, #1
 8005c54:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	2380      	movs	r3, #128	@ 0x80
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	d00c      	beq.n	8005c7a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	2202      	movs	r2, #2
 8005c64:	4313      	orrs	r3, r2
 8005c66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2280      	movs	r2, #128	@ 0x80
 8005c6e:	0092      	lsls	r2, r2, #2
 8005c70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c72:	2327      	movs	r3, #39	@ 0x27
 8005c74:	18fb      	adds	r3, r7, r3
 8005c76:	2201      	movs	r2, #1
 8005c78:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8005c7a:	2327      	movs	r3, #39	@ 0x27
 8005c7c:	18fb      	adds	r3, r7, r3
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d01d      	beq.n	8005cc0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	0018      	movs	r0, r3
 8005c88:	f7ff fdb0 	bl	80057ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	490e      	ldr	r1, [pc, #56]	@ (8005cd0 <I2C_IsErrorOccurred+0x1ec>)
 8005c98:	400a      	ands	r2, r1
 8005c9a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2241      	movs	r2, #65	@ 0x41
 8005cac:	2120      	movs	r1, #32
 8005cae:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2242      	movs	r2, #66	@ 0x42
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2240      	movs	r2, #64	@ 0x40
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005cc0:	2327      	movs	r3, #39	@ 0x27
 8005cc2:	18fb      	adds	r3, r7, r3
 8005cc4:	781b      	ldrb	r3, [r3, #0]
}
 8005cc6:	0018      	movs	r0, r3
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	b00a      	add	sp, #40	@ 0x28
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	46c0      	nop			@ (mov r8, r8)
 8005cd0:	fe00e800 	.word	0xfe00e800

08005cd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005cd4:	b590      	push	{r4, r7, lr}
 8005cd6:	b087      	sub	sp, #28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	0008      	movs	r0, r1
 8005cde:	0011      	movs	r1, r2
 8005ce0:	607b      	str	r3, [r7, #4]
 8005ce2:	240a      	movs	r4, #10
 8005ce4:	193b      	adds	r3, r7, r4
 8005ce6:	1c02      	adds	r2, r0, #0
 8005ce8:	801a      	strh	r2, [r3, #0]
 8005cea:	2009      	movs	r0, #9
 8005cec:	183b      	adds	r3, r7, r0
 8005cee:	1c0a      	adds	r2, r1, #0
 8005cf0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005cf2:	193b      	adds	r3, r7, r4
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	059b      	lsls	r3, r3, #22
 8005cf8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005cfa:	183b      	adds	r3, r7, r0
 8005cfc:	781b      	ldrb	r3, [r3, #0]
 8005cfe:	0419      	lsls	r1, r3, #16
 8005d00:	23ff      	movs	r3, #255	@ 0xff
 8005d02:	041b      	lsls	r3, r3, #16
 8005d04:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d06:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	085b      	lsrs	r3, r3, #1
 8005d14:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d1e:	0d51      	lsrs	r1, r2, #21
 8005d20:	2280      	movs	r2, #128	@ 0x80
 8005d22:	00d2      	lsls	r2, r2, #3
 8005d24:	400a      	ands	r2, r1
 8005d26:	4907      	ldr	r1, [pc, #28]	@ (8005d44 <I2C_TransferConfig+0x70>)
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	43d2      	mvns	r2, r2
 8005d2c:	401a      	ands	r2, r3
 8005d2e:	0011      	movs	r1, r2
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	b007      	add	sp, #28
 8005d40:	bd90      	pop	{r4, r7, pc}
 8005d42:	46c0      	nop			@ (mov r8, r8)
 8005d44:	03ff63ff 	.word	0x03ff63ff

08005d48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2241      	movs	r2, #65	@ 0x41
 8005d56:	5c9b      	ldrb	r3, [r3, r2]
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b20      	cmp	r3, #32
 8005d5c:	d138      	bne.n	8005dd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2240      	movs	r2, #64	@ 0x40
 8005d62:	5c9b      	ldrb	r3, [r3, r2]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e032      	b.n	8005dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2240      	movs	r2, #64	@ 0x40
 8005d70:	2101      	movs	r1, #1
 8005d72:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2241      	movs	r2, #65	@ 0x41
 8005d78:	2124      	movs	r1, #36	@ 0x24
 8005d7a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2101      	movs	r1, #1
 8005d88:	438a      	bics	r2, r1
 8005d8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4911      	ldr	r1, [pc, #68]	@ (8005ddc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005d98:	400a      	ands	r2, r1
 8005d9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6819      	ldr	r1, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	430a      	orrs	r2, r1
 8005daa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2101      	movs	r1, #1
 8005db8:	430a      	orrs	r2, r1
 8005dba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2241      	movs	r2, #65	@ 0x41
 8005dc0:	2120      	movs	r1, #32
 8005dc2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2240      	movs	r2, #64	@ 0x40
 8005dc8:	2100      	movs	r1, #0
 8005dca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	e000      	b.n	8005dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005dd0:	2302      	movs	r3, #2
  }
}
 8005dd2:	0018      	movs	r0, r3
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	b002      	add	sp, #8
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	ffffefff 	.word	0xffffefff

08005de0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2241      	movs	r2, #65	@ 0x41
 8005dee:	5c9b      	ldrb	r3, [r3, r2]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b20      	cmp	r3, #32
 8005df4:	d139      	bne.n	8005e6a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2240      	movs	r2, #64	@ 0x40
 8005dfa:	5c9b      	ldrb	r3, [r3, r2]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d101      	bne.n	8005e04 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e00:	2302      	movs	r3, #2
 8005e02:	e033      	b.n	8005e6c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2240      	movs	r2, #64	@ 0x40
 8005e08:	2101      	movs	r1, #1
 8005e0a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2241      	movs	r2, #65	@ 0x41
 8005e10:	2124      	movs	r1, #36	@ 0x24
 8005e12:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2101      	movs	r1, #1
 8005e20:	438a      	bics	r2, r1
 8005e22:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4a11      	ldr	r2, [pc, #68]	@ (8005e74 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005e30:	4013      	ands	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2101      	movs	r1, #1
 8005e52:	430a      	orrs	r2, r1
 8005e54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2241      	movs	r2, #65	@ 0x41
 8005e5a:	2120      	movs	r1, #32
 8005e5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2240      	movs	r2, #64	@ 0x40
 8005e62:	2100      	movs	r1, #0
 8005e64:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	e000      	b.n	8005e6c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e6a:	2302      	movs	r3, #2
  }
}
 8005e6c:	0018      	movs	r0, r3
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	b004      	add	sp, #16
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	fffff0ff 	.word	0xfffff0ff

08005e78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e78:	b5b0      	push	{r4, r5, r7, lr}
 8005e7a:	b08a      	sub	sp, #40	@ 0x28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d102      	bne.n	8005e8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	f000 fbbf 	bl	800660a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e8c:	4bc9      	ldr	r3, [pc, #804]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	220c      	movs	r2, #12
 8005e92:	4013      	ands	r3, r2
 8005e94:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e96:	4bc7      	ldr	r3, [pc, #796]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	2380      	movs	r3, #128	@ 0x80
 8005e9c:	025b      	lsls	r3, r3, #9
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	d100      	bne.n	8005eae <HAL_RCC_OscConfig+0x36>
 8005eac:	e07e      	b.n	8005fac <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d007      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	2b0c      	cmp	r3, #12
 8005eb8:	d112      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x68>
 8005eba:	69ba      	ldr	r2, [r7, #24]
 8005ebc:	2380      	movs	r3, #128	@ 0x80
 8005ebe:	025b      	lsls	r3, r3, #9
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d10d      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ec4:	4bbb      	ldr	r3, [pc, #748]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	2380      	movs	r3, #128	@ 0x80
 8005eca:	029b      	lsls	r3, r3, #10
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d100      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x5a>
 8005ed0:	e06b      	b.n	8005faa <HAL_RCC_OscConfig+0x132>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d167      	bne.n	8005faa <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	f000 fb95 	bl	800660a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	2380      	movs	r3, #128	@ 0x80
 8005ee6:	025b      	lsls	r3, r3, #9
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d107      	bne.n	8005efc <HAL_RCC_OscConfig+0x84>
 8005eec:	4bb1      	ldr	r3, [pc, #708]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	4bb0      	ldr	r3, [pc, #704]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005ef2:	2180      	movs	r1, #128	@ 0x80
 8005ef4:	0249      	lsls	r1, r1, #9
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	e027      	b.n	8005f4c <HAL_RCC_OscConfig+0xd4>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	23a0      	movs	r3, #160	@ 0xa0
 8005f02:	02db      	lsls	r3, r3, #11
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d10e      	bne.n	8005f26 <HAL_RCC_OscConfig+0xae>
 8005f08:	4baa      	ldr	r3, [pc, #680]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	4ba9      	ldr	r3, [pc, #676]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f0e:	2180      	movs	r1, #128	@ 0x80
 8005f10:	02c9      	lsls	r1, r1, #11
 8005f12:	430a      	orrs	r2, r1
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	4ba7      	ldr	r3, [pc, #668]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	4ba6      	ldr	r3, [pc, #664]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f1c:	2180      	movs	r1, #128	@ 0x80
 8005f1e:	0249      	lsls	r1, r1, #9
 8005f20:	430a      	orrs	r2, r1
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	e012      	b.n	8005f4c <HAL_RCC_OscConfig+0xd4>
 8005f26:	4ba3      	ldr	r3, [pc, #652]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	4ba2      	ldr	r3, [pc, #648]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f2c:	49a2      	ldr	r1, [pc, #648]	@ (80061b8 <HAL_RCC_OscConfig+0x340>)
 8005f2e:	400a      	ands	r2, r1
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	4ba0      	ldr	r3, [pc, #640]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	2380      	movs	r3, #128	@ 0x80
 8005f38:	025b      	lsls	r3, r3, #9
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4b9c      	ldr	r3, [pc, #624]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	4b9b      	ldr	r3, [pc, #620]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f46:	499d      	ldr	r1, [pc, #628]	@ (80061bc <HAL_RCC_OscConfig+0x344>)
 8005f48:	400a      	ands	r2, r1
 8005f4a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d015      	beq.n	8005f80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f54:	f7fe ff2a 	bl	8004dac <HAL_GetTick>
 8005f58:	0003      	movs	r3, r0
 8005f5a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f5c:	e009      	b.n	8005f72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f5e:	f7fe ff25 	bl	8004dac <HAL_GetTick>
 8005f62:	0002      	movs	r2, r0
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b64      	cmp	r3, #100	@ 0x64
 8005f6a:	d902      	bls.n	8005f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	f000 fb4c 	bl	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f72:	4b90      	ldr	r3, [pc, #576]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	2380      	movs	r3, #128	@ 0x80
 8005f78:	029b      	lsls	r3, r3, #10
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	d0ef      	beq.n	8005f5e <HAL_RCC_OscConfig+0xe6>
 8005f7e:	e015      	b.n	8005fac <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f80:	f7fe ff14 	bl	8004dac <HAL_GetTick>
 8005f84:	0003      	movs	r3, r0
 8005f86:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f88:	e008      	b.n	8005f9c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f8a:	f7fe ff0f 	bl	8004dac <HAL_GetTick>
 8005f8e:	0002      	movs	r2, r0
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b64      	cmp	r3, #100	@ 0x64
 8005f96:	d901      	bls.n	8005f9c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e336      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005f9c:	4b85      	ldr	r3, [pc, #532]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	2380      	movs	r3, #128	@ 0x80
 8005fa2:	029b      	lsls	r3, r3, #10
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	d1f0      	bne.n	8005f8a <HAL_RCC_OscConfig+0x112>
 8005fa8:	e000      	b.n	8005fac <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005faa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	d100      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x140>
 8005fb6:	e099      	b.n	80060ec <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	d009      	beq.n	8005fda <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005fc6:	4b7b      	ldr	r3, [pc, #492]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	4b7a      	ldr	r3, [pc, #488]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005fcc:	2120      	movs	r1, #32
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	4393      	bics	r3, r2
 8005fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d005      	beq.n	8005fec <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	2b0c      	cmp	r3, #12
 8005fe4:	d13e      	bne.n	8006064 <HAL_RCC_OscConfig+0x1ec>
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d13b      	bne.n	8006064 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005fec:	4b71      	ldr	r3, [pc, #452]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2204      	movs	r2, #4
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	d004      	beq.n	8006000 <HAL_RCC_OscConfig+0x188>
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e304      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006000:	4b6c      	ldr	r3, [pc, #432]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	4a6e      	ldr	r2, [pc, #440]	@ (80061c0 <HAL_RCC_OscConfig+0x348>)
 8006006:	4013      	ands	r3, r2
 8006008:	0019      	movs	r1, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	021a      	lsls	r2, r3, #8
 8006010:	4b68      	ldr	r3, [pc, #416]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006012:	430a      	orrs	r2, r1
 8006014:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006016:	4b67      	ldr	r3, [pc, #412]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2209      	movs	r2, #9
 800601c:	4393      	bics	r3, r2
 800601e:	0019      	movs	r1, r3
 8006020:	4b64      	ldr	r3, [pc, #400]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006024:	430a      	orrs	r2, r1
 8006026:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006028:	f000 fc42 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 800602c:	0001      	movs	r1, r0
 800602e:	4b61      	ldr	r3, [pc, #388]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	091b      	lsrs	r3, r3, #4
 8006034:	220f      	movs	r2, #15
 8006036:	4013      	ands	r3, r2
 8006038:	4a62      	ldr	r2, [pc, #392]	@ (80061c4 <HAL_RCC_OscConfig+0x34c>)
 800603a:	5cd3      	ldrb	r3, [r2, r3]
 800603c:	000a      	movs	r2, r1
 800603e:	40da      	lsrs	r2, r3
 8006040:	4b61      	ldr	r3, [pc, #388]	@ (80061c8 <HAL_RCC_OscConfig+0x350>)
 8006042:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006044:	4b61      	ldr	r3, [pc, #388]	@ (80061cc <HAL_RCC_OscConfig+0x354>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2513      	movs	r5, #19
 800604a:	197c      	adds	r4, r7, r5
 800604c:	0018      	movs	r0, r3
 800604e:	f7fe fcfd 	bl	8004a4c <HAL_InitTick>
 8006052:	0003      	movs	r3, r0
 8006054:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8006056:	197b      	adds	r3, r7, r5
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d046      	beq.n	80060ec <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800605e:	197b      	adds	r3, r7, r5
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	e2d2      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006066:	2b00      	cmp	r3, #0
 8006068:	d027      	beq.n	80060ba <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800606a:	4b52      	ldr	r3, [pc, #328]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2209      	movs	r2, #9
 8006070:	4393      	bics	r3, r2
 8006072:	0019      	movs	r1, r3
 8006074:	4b4f      	ldr	r3, [pc, #316]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006078:	430a      	orrs	r2, r1
 800607a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800607c:	f7fe fe96 	bl	8004dac <HAL_GetTick>
 8006080:	0003      	movs	r3, r0
 8006082:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006084:	e008      	b.n	8006098 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006086:	f7fe fe91 	bl	8004dac <HAL_GetTick>
 800608a:	0002      	movs	r2, r0
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	2b02      	cmp	r3, #2
 8006092:	d901      	bls.n	8006098 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e2b8      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006098:	4b46      	ldr	r3, [pc, #280]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2204      	movs	r2, #4
 800609e:	4013      	ands	r3, r2
 80060a0:	d0f1      	beq.n	8006086 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a2:	4b44      	ldr	r3, [pc, #272]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4a46      	ldr	r2, [pc, #280]	@ (80061c0 <HAL_RCC_OscConfig+0x348>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	0019      	movs	r1, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	021a      	lsls	r2, r3, #8
 80060b2:	4b40      	ldr	r3, [pc, #256]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 80060b4:	430a      	orrs	r2, r1
 80060b6:	605a      	str	r2, [r3, #4]
 80060b8:	e018      	b.n	80060ec <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060ba:	4b3e      	ldr	r3, [pc, #248]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	4b3d      	ldr	r3, [pc, #244]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 80060c0:	2101      	movs	r1, #1
 80060c2:	438a      	bics	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c6:	f7fe fe71 	bl	8004dac <HAL_GetTick>
 80060ca:	0003      	movs	r3, r0
 80060cc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060d0:	f7fe fe6c 	bl	8004dac <HAL_GetTick>
 80060d4:	0002      	movs	r2, r0
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e293      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80060e2:	4b34      	ldr	r3, [pc, #208]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2204      	movs	r2, #4
 80060e8:	4013      	ands	r3, r2
 80060ea:	d1f1      	bne.n	80060d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2210      	movs	r2, #16
 80060f2:	4013      	ands	r3, r2
 80060f4:	d100      	bne.n	80060f8 <HAL_RCC_OscConfig+0x280>
 80060f6:	e0a2      	b.n	800623e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d140      	bne.n	8006180 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060fe:	4b2d      	ldr	r3, [pc, #180]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	2380      	movs	r3, #128	@ 0x80
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4013      	ands	r3, r2
 8006108:	d005      	beq.n	8006116 <HAL_RCC_OscConfig+0x29e>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e279      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006116:	4b27      	ldr	r3, [pc, #156]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4a2d      	ldr	r2, [pc, #180]	@ (80061d0 <HAL_RCC_OscConfig+0x358>)
 800611c:	4013      	ands	r3, r2
 800611e:	0019      	movs	r1, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006124:	4b23      	ldr	r3, [pc, #140]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 8006126:	430a      	orrs	r2, r1
 8006128:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800612a:	4b22      	ldr	r3, [pc, #136]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	021b      	lsls	r3, r3, #8
 8006130:	0a19      	lsrs	r1, r3, #8
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	061a      	lsls	r2, r3, #24
 8006138:	4b1e      	ldr	r3, [pc, #120]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800613a:	430a      	orrs	r2, r1
 800613c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006142:	0b5b      	lsrs	r3, r3, #13
 8006144:	3301      	adds	r3, #1
 8006146:	2280      	movs	r2, #128	@ 0x80
 8006148:	0212      	lsls	r2, r2, #8
 800614a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800614c:	4b19      	ldr	r3, [pc, #100]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	210f      	movs	r1, #15
 8006154:	400b      	ands	r3, r1
 8006156:	491b      	ldr	r1, [pc, #108]	@ (80061c4 <HAL_RCC_OscConfig+0x34c>)
 8006158:	5ccb      	ldrb	r3, [r1, r3]
 800615a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800615c:	4b1a      	ldr	r3, [pc, #104]	@ (80061c8 <HAL_RCC_OscConfig+0x350>)
 800615e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006160:	4b1a      	ldr	r3, [pc, #104]	@ (80061cc <HAL_RCC_OscConfig+0x354>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2513      	movs	r5, #19
 8006166:	197c      	adds	r4, r7, r5
 8006168:	0018      	movs	r0, r3
 800616a:	f7fe fc6f 	bl	8004a4c <HAL_InitTick>
 800616e:	0003      	movs	r3, r0
 8006170:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006172:	197b      	adds	r3, r7, r5
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d061      	beq.n	800623e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800617a:	197b      	adds	r3, r7, r5
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	e244      	b.n	800660a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	69db      	ldr	r3, [r3, #28]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d040      	beq.n	800620a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006188:	4b0a      	ldr	r3, [pc, #40]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	4b09      	ldr	r3, [pc, #36]	@ (80061b4 <HAL_RCC_OscConfig+0x33c>)
 800618e:	2180      	movs	r1, #128	@ 0x80
 8006190:	0049      	lsls	r1, r1, #1
 8006192:	430a      	orrs	r2, r1
 8006194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006196:	f7fe fe09 	bl	8004dac <HAL_GetTick>
 800619a:	0003      	movs	r3, r0
 800619c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800619e:	e019      	b.n	80061d4 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061a0:	f7fe fe04 	bl	8004dac <HAL_GetTick>
 80061a4:	0002      	movs	r2, r0
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d912      	bls.n	80061d4 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e22b      	b.n	800660a <HAL_RCC_OscConfig+0x792>
 80061b2:	46c0      	nop			@ (mov r8, r8)
 80061b4:	40021000 	.word	0x40021000
 80061b8:	fffeffff 	.word	0xfffeffff
 80061bc:	fffbffff 	.word	0xfffbffff
 80061c0:	ffffe0ff 	.word	0xffffe0ff
 80061c4:	0800e4ac 	.word	0x0800e4ac
 80061c8:	20000000 	.word	0x20000000
 80061cc:	20000004 	.word	0x20000004
 80061d0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80061d4:	4bca      	ldr	r3, [pc, #808]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	2380      	movs	r3, #128	@ 0x80
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	4013      	ands	r3, r2
 80061de:	d0df      	beq.n	80061a0 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061e0:	4bc7      	ldr	r3, [pc, #796]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	4ac7      	ldr	r2, [pc, #796]	@ (8006504 <HAL_RCC_OscConfig+0x68c>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	0019      	movs	r1, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80061ee:	4bc4      	ldr	r3, [pc, #784]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80061f0:	430a      	orrs	r2, r1
 80061f2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061f4:	4bc2      	ldr	r3, [pc, #776]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	021b      	lsls	r3, r3, #8
 80061fa:	0a19      	lsrs	r1, r3, #8
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	061a      	lsls	r2, r3, #24
 8006202:	4bbf      	ldr	r3, [pc, #764]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006204:	430a      	orrs	r2, r1
 8006206:	605a      	str	r2, [r3, #4]
 8006208:	e019      	b.n	800623e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800620a:	4bbd      	ldr	r3, [pc, #756]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	4bbc      	ldr	r3, [pc, #752]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006210:	49bd      	ldr	r1, [pc, #756]	@ (8006508 <HAL_RCC_OscConfig+0x690>)
 8006212:	400a      	ands	r2, r1
 8006214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006216:	f7fe fdc9 	bl	8004dac <HAL_GetTick>
 800621a:	0003      	movs	r3, r0
 800621c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006220:	f7fe fdc4 	bl	8004dac <HAL_GetTick>
 8006224:	0002      	movs	r2, r0
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e1eb      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006232:	4bb3      	ldr	r3, [pc, #716]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	2380      	movs	r3, #128	@ 0x80
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4013      	ands	r3, r2
 800623c:	d1f0      	bne.n	8006220 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2208      	movs	r2, #8
 8006244:	4013      	ands	r3, r2
 8006246:	d036      	beq.n	80062b6 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d019      	beq.n	8006284 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006250:	4bab      	ldr	r3, [pc, #684]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006252:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006254:	4baa      	ldr	r3, [pc, #680]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006256:	2101      	movs	r1, #1
 8006258:	430a      	orrs	r2, r1
 800625a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800625c:	f7fe fda6 	bl	8004dac <HAL_GetTick>
 8006260:	0003      	movs	r3, r0
 8006262:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006264:	e008      	b.n	8006278 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006266:	f7fe fda1 	bl	8004dac <HAL_GetTick>
 800626a:	0002      	movs	r2, r0
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d901      	bls.n	8006278 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e1c8      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006278:	4ba1      	ldr	r3, [pc, #644]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800627a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800627c:	2202      	movs	r2, #2
 800627e:	4013      	ands	r3, r2
 8006280:	d0f1      	beq.n	8006266 <HAL_RCC_OscConfig+0x3ee>
 8006282:	e018      	b.n	80062b6 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006284:	4b9e      	ldr	r3, [pc, #632]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006286:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006288:	4b9d      	ldr	r3, [pc, #628]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800628a:	2101      	movs	r1, #1
 800628c:	438a      	bics	r2, r1
 800628e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006290:	f7fe fd8c 	bl	8004dac <HAL_GetTick>
 8006294:	0003      	movs	r3, r0
 8006296:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006298:	e008      	b.n	80062ac <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800629a:	f7fe fd87 	bl	8004dac <HAL_GetTick>
 800629e:	0002      	movs	r2, r0
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d901      	bls.n	80062ac <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e1ae      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80062ac:	4b94      	ldr	r3, [pc, #592]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80062ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b0:	2202      	movs	r2, #2
 80062b2:	4013      	ands	r3, r2
 80062b4:	d1f1      	bne.n	800629a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2204      	movs	r2, #4
 80062bc:	4013      	ands	r3, r2
 80062be:	d100      	bne.n	80062c2 <HAL_RCC_OscConfig+0x44a>
 80062c0:	e0ae      	b.n	8006420 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062c2:	2023      	movs	r0, #35	@ 0x23
 80062c4:	183b      	adds	r3, r7, r0
 80062c6:	2200      	movs	r2, #0
 80062c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80062cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ce:	2380      	movs	r3, #128	@ 0x80
 80062d0:	055b      	lsls	r3, r3, #21
 80062d2:	4013      	ands	r3, r2
 80062d4:	d109      	bne.n	80062ea <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062d6:	4b8a      	ldr	r3, [pc, #552]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80062d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062da:	4b89      	ldr	r3, [pc, #548]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80062dc:	2180      	movs	r1, #128	@ 0x80
 80062de:	0549      	lsls	r1, r1, #21
 80062e0:	430a      	orrs	r2, r1
 80062e2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80062e4:	183b      	adds	r3, r7, r0
 80062e6:	2201      	movs	r2, #1
 80062e8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ea:	4b88      	ldr	r3, [pc, #544]	@ (800650c <HAL_RCC_OscConfig+0x694>)
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	2380      	movs	r3, #128	@ 0x80
 80062f0:	005b      	lsls	r3, r3, #1
 80062f2:	4013      	ands	r3, r2
 80062f4:	d11a      	bne.n	800632c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062f6:	4b85      	ldr	r3, [pc, #532]	@ (800650c <HAL_RCC_OscConfig+0x694>)
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	4b84      	ldr	r3, [pc, #528]	@ (800650c <HAL_RCC_OscConfig+0x694>)
 80062fc:	2180      	movs	r1, #128	@ 0x80
 80062fe:	0049      	lsls	r1, r1, #1
 8006300:	430a      	orrs	r2, r1
 8006302:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006304:	f7fe fd52 	bl	8004dac <HAL_GetTick>
 8006308:	0003      	movs	r3, r0
 800630a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630c:	e008      	b.n	8006320 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800630e:	f7fe fd4d 	bl	8004dac <HAL_GetTick>
 8006312:	0002      	movs	r2, r0
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b64      	cmp	r3, #100	@ 0x64
 800631a:	d901      	bls.n	8006320 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e174      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006320:	4b7a      	ldr	r3, [pc, #488]	@ (800650c <HAL_RCC_OscConfig+0x694>)
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	2380      	movs	r3, #128	@ 0x80
 8006326:	005b      	lsls	r3, r3, #1
 8006328:	4013      	ands	r3, r2
 800632a:	d0f0      	beq.n	800630e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	2380      	movs	r3, #128	@ 0x80
 8006332:	005b      	lsls	r3, r3, #1
 8006334:	429a      	cmp	r2, r3
 8006336:	d107      	bne.n	8006348 <HAL_RCC_OscConfig+0x4d0>
 8006338:	4b71      	ldr	r3, [pc, #452]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800633a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800633c:	4b70      	ldr	r3, [pc, #448]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800633e:	2180      	movs	r1, #128	@ 0x80
 8006340:	0049      	lsls	r1, r1, #1
 8006342:	430a      	orrs	r2, r1
 8006344:	651a      	str	r2, [r3, #80]	@ 0x50
 8006346:	e031      	b.n	80063ac <HAL_RCC_OscConfig+0x534>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10c      	bne.n	800636a <HAL_RCC_OscConfig+0x4f2>
 8006350:	4b6b      	ldr	r3, [pc, #428]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006352:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006354:	4b6a      	ldr	r3, [pc, #424]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006356:	496c      	ldr	r1, [pc, #432]	@ (8006508 <HAL_RCC_OscConfig+0x690>)
 8006358:	400a      	ands	r2, r1
 800635a:	651a      	str	r2, [r3, #80]	@ 0x50
 800635c:	4b68      	ldr	r3, [pc, #416]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800635e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006360:	4b67      	ldr	r3, [pc, #412]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006362:	496b      	ldr	r1, [pc, #428]	@ (8006510 <HAL_RCC_OscConfig+0x698>)
 8006364:	400a      	ands	r2, r1
 8006366:	651a      	str	r2, [r3, #80]	@ 0x50
 8006368:	e020      	b.n	80063ac <HAL_RCC_OscConfig+0x534>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	689a      	ldr	r2, [r3, #8]
 800636e:	23a0      	movs	r3, #160	@ 0xa0
 8006370:	00db      	lsls	r3, r3, #3
 8006372:	429a      	cmp	r2, r3
 8006374:	d10e      	bne.n	8006394 <HAL_RCC_OscConfig+0x51c>
 8006376:	4b62      	ldr	r3, [pc, #392]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006378:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800637a:	4b61      	ldr	r3, [pc, #388]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800637c:	2180      	movs	r1, #128	@ 0x80
 800637e:	00c9      	lsls	r1, r1, #3
 8006380:	430a      	orrs	r2, r1
 8006382:	651a      	str	r2, [r3, #80]	@ 0x50
 8006384:	4b5e      	ldr	r3, [pc, #376]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006386:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006388:	4b5d      	ldr	r3, [pc, #372]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800638a:	2180      	movs	r1, #128	@ 0x80
 800638c:	0049      	lsls	r1, r1, #1
 800638e:	430a      	orrs	r2, r1
 8006390:	651a      	str	r2, [r3, #80]	@ 0x50
 8006392:	e00b      	b.n	80063ac <HAL_RCC_OscConfig+0x534>
 8006394:	4b5a      	ldr	r3, [pc, #360]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006396:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006398:	4b59      	ldr	r3, [pc, #356]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800639a:	495b      	ldr	r1, [pc, #364]	@ (8006508 <HAL_RCC_OscConfig+0x690>)
 800639c:	400a      	ands	r2, r1
 800639e:	651a      	str	r2, [r3, #80]	@ 0x50
 80063a0:	4b57      	ldr	r3, [pc, #348]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80063a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063a4:	4b56      	ldr	r3, [pc, #344]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80063a6:	495a      	ldr	r1, [pc, #360]	@ (8006510 <HAL_RCC_OscConfig+0x698>)
 80063a8:	400a      	ands	r2, r1
 80063aa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d015      	beq.n	80063e0 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063b4:	f7fe fcfa 	bl	8004dac <HAL_GetTick>
 80063b8:	0003      	movs	r3, r0
 80063ba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80063bc:	e009      	b.n	80063d2 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063be:	f7fe fcf5 	bl	8004dac <HAL_GetTick>
 80063c2:	0002      	movs	r2, r0
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	4a52      	ldr	r2, [pc, #328]	@ (8006514 <HAL_RCC_OscConfig+0x69c>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d901      	bls.n	80063d2 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e11b      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80063d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80063d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063d6:	2380      	movs	r3, #128	@ 0x80
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4013      	ands	r3, r2
 80063dc:	d0ef      	beq.n	80063be <HAL_RCC_OscConfig+0x546>
 80063de:	e014      	b.n	800640a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063e0:	f7fe fce4 	bl	8004dac <HAL_GetTick>
 80063e4:	0003      	movs	r3, r0
 80063e6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80063e8:	e009      	b.n	80063fe <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063ea:	f7fe fcdf 	bl	8004dac <HAL_GetTick>
 80063ee:	0002      	movs	r2, r0
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	4a47      	ldr	r2, [pc, #284]	@ (8006514 <HAL_RCC_OscConfig+0x69c>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d901      	bls.n	80063fe <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e105      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80063fe:	4b40      	ldr	r3, [pc, #256]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006400:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006402:	2380      	movs	r3, #128	@ 0x80
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4013      	ands	r3, r2
 8006408:	d1ef      	bne.n	80063ea <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800640a:	2323      	movs	r3, #35	@ 0x23
 800640c:	18fb      	adds	r3, r7, r3
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d105      	bne.n	8006420 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006414:	4b3a      	ldr	r3, [pc, #232]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006418:	4b39      	ldr	r3, [pc, #228]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 800641a:	493f      	ldr	r1, [pc, #252]	@ (8006518 <HAL_RCC_OscConfig+0x6a0>)
 800641c:	400a      	ands	r2, r1
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2220      	movs	r2, #32
 8006426:	4013      	ands	r3, r2
 8006428:	d049      	beq.n	80064be <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d026      	beq.n	8006480 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006432:	4b33      	ldr	r3, [pc, #204]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	4b32      	ldr	r3, [pc, #200]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006438:	2101      	movs	r1, #1
 800643a:	430a      	orrs	r2, r1
 800643c:	609a      	str	r2, [r3, #8]
 800643e:	4b30      	ldr	r3, [pc, #192]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006440:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006442:	4b2f      	ldr	r3, [pc, #188]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006444:	2101      	movs	r1, #1
 8006446:	430a      	orrs	r2, r1
 8006448:	635a      	str	r2, [r3, #52]	@ 0x34
 800644a:	4b34      	ldr	r3, [pc, #208]	@ (800651c <HAL_RCC_OscConfig+0x6a4>)
 800644c:	6a1a      	ldr	r2, [r3, #32]
 800644e:	4b33      	ldr	r3, [pc, #204]	@ (800651c <HAL_RCC_OscConfig+0x6a4>)
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	0189      	lsls	r1, r1, #6
 8006454:	430a      	orrs	r2, r1
 8006456:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006458:	f7fe fca8 	bl	8004dac <HAL_GetTick>
 800645c:	0003      	movs	r3, r0
 800645e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006460:	e008      	b.n	8006474 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006462:	f7fe fca3 	bl	8004dac <HAL_GetTick>
 8006466:	0002      	movs	r2, r0
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	2b02      	cmp	r3, #2
 800646e:	d901      	bls.n	8006474 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e0ca      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006474:	4b22      	ldr	r3, [pc, #136]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2202      	movs	r2, #2
 800647a:	4013      	ands	r3, r2
 800647c:	d0f1      	beq.n	8006462 <HAL_RCC_OscConfig+0x5ea>
 800647e:	e01e      	b.n	80064be <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006480:	4b1f      	ldr	r3, [pc, #124]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	4b1e      	ldr	r3, [pc, #120]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 8006486:	2101      	movs	r1, #1
 8006488:	438a      	bics	r2, r1
 800648a:	609a      	str	r2, [r3, #8]
 800648c:	4b23      	ldr	r3, [pc, #140]	@ (800651c <HAL_RCC_OscConfig+0x6a4>)
 800648e:	6a1a      	ldr	r2, [r3, #32]
 8006490:	4b22      	ldr	r3, [pc, #136]	@ (800651c <HAL_RCC_OscConfig+0x6a4>)
 8006492:	4923      	ldr	r1, [pc, #140]	@ (8006520 <HAL_RCC_OscConfig+0x6a8>)
 8006494:	400a      	ands	r2, r1
 8006496:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006498:	f7fe fc88 	bl	8004dac <HAL_GetTick>
 800649c:	0003      	movs	r3, r0
 800649e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064a0:	e008      	b.n	80064b4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064a2:	f7fe fc83 	bl	8004dac <HAL_GetTick>
 80064a6:	0002      	movs	r2, r0
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d901      	bls.n	80064b4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e0aa      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064b4:	4b12      	ldr	r3, [pc, #72]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	2202      	movs	r2, #2
 80064ba:	4013      	ands	r3, r2
 80064bc:	d1f1      	bne.n	80064a2 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d100      	bne.n	80064c8 <HAL_RCC_OscConfig+0x650>
 80064c6:	e09f      	b.n	8006608 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	2b0c      	cmp	r3, #12
 80064cc:	d100      	bne.n	80064d0 <HAL_RCC_OscConfig+0x658>
 80064ce:	e078      	b.n	80065c2 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d159      	bne.n	800658c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064d8:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	4b08      	ldr	r3, [pc, #32]	@ (8006500 <HAL_RCC_OscConfig+0x688>)
 80064de:	4911      	ldr	r1, [pc, #68]	@ (8006524 <HAL_RCC_OscConfig+0x6ac>)
 80064e0:	400a      	ands	r2, r1
 80064e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064e4:	f7fe fc62 	bl	8004dac <HAL_GetTick>
 80064e8:	0003      	movs	r3, r0
 80064ea:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80064ec:	e01c      	b.n	8006528 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064ee:	f7fe fc5d 	bl	8004dac <HAL_GetTick>
 80064f2:	0002      	movs	r2, r0
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d915      	bls.n	8006528 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e084      	b.n	800660a <HAL_RCC_OscConfig+0x792>
 8006500:	40021000 	.word	0x40021000
 8006504:	ffff1fff 	.word	0xffff1fff
 8006508:	fffffeff 	.word	0xfffffeff
 800650c:	40007000 	.word	0x40007000
 8006510:	fffffbff 	.word	0xfffffbff
 8006514:	00001388 	.word	0x00001388
 8006518:	efffffff 	.word	0xefffffff
 800651c:	40010000 	.word	0x40010000
 8006520:	ffffdfff 	.word	0xffffdfff
 8006524:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006528:	4b3a      	ldr	r3, [pc, #232]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	2380      	movs	r3, #128	@ 0x80
 800652e:	049b      	lsls	r3, r3, #18
 8006530:	4013      	ands	r3, r2
 8006532:	d1dc      	bne.n	80064ee <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006534:	4b37      	ldr	r3, [pc, #220]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	4a37      	ldr	r2, [pc, #220]	@ (8006618 <HAL_RCC_OscConfig+0x7a0>)
 800653a:	4013      	ands	r3, r2
 800653c:	0019      	movs	r1, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006546:	431a      	orrs	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800654c:	431a      	orrs	r2, r3
 800654e:	4b31      	ldr	r3, [pc, #196]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 8006550:	430a      	orrs	r2, r1
 8006552:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006554:	4b2f      	ldr	r3, [pc, #188]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	4b2e      	ldr	r3, [pc, #184]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 800655a:	2180      	movs	r1, #128	@ 0x80
 800655c:	0449      	lsls	r1, r1, #17
 800655e:	430a      	orrs	r2, r1
 8006560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006562:	f7fe fc23 	bl	8004dac <HAL_GetTick>
 8006566:	0003      	movs	r3, r0
 8006568:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800656a:	e008      	b.n	800657e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800656c:	f7fe fc1e 	bl	8004dac <HAL_GetTick>
 8006570:	0002      	movs	r2, r0
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	2b02      	cmp	r3, #2
 8006578:	d901      	bls.n	800657e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e045      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800657e:	4b25      	ldr	r3, [pc, #148]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	2380      	movs	r3, #128	@ 0x80
 8006584:	049b      	lsls	r3, r3, #18
 8006586:	4013      	ands	r3, r2
 8006588:	d0f0      	beq.n	800656c <HAL_RCC_OscConfig+0x6f4>
 800658a:	e03d      	b.n	8006608 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800658c:	4b21      	ldr	r3, [pc, #132]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	4b20      	ldr	r3, [pc, #128]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 8006592:	4922      	ldr	r1, [pc, #136]	@ (800661c <HAL_RCC_OscConfig+0x7a4>)
 8006594:	400a      	ands	r2, r1
 8006596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006598:	f7fe fc08 	bl	8004dac <HAL_GetTick>
 800659c:	0003      	movs	r3, r0
 800659e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80065a0:	e008      	b.n	80065b4 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065a2:	f7fe fc03 	bl	8004dac <HAL_GetTick>
 80065a6:	0002      	movs	r2, r0
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d901      	bls.n	80065b4 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e02a      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80065b4:	4b17      	ldr	r3, [pc, #92]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	2380      	movs	r3, #128	@ 0x80
 80065ba:	049b      	lsls	r3, r3, #18
 80065bc:	4013      	ands	r3, r2
 80065be:	d1f0      	bne.n	80065a2 <HAL_RCC_OscConfig+0x72a>
 80065c0:	e022      	b.n	8006608 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d101      	bne.n	80065ce <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e01d      	b.n	800660a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80065ce:	4b11      	ldr	r3, [pc, #68]	@ (8006614 <HAL_RCC_OscConfig+0x79c>)
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	2380      	movs	r3, #128	@ 0x80
 80065d8:	025b      	lsls	r3, r3, #9
 80065da:	401a      	ands	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d10f      	bne.n	8006604 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	23f0      	movs	r3, #240	@ 0xf0
 80065e8:	039b      	lsls	r3, r3, #14
 80065ea:	401a      	ands	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d107      	bne.n	8006604 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80065f4:	69ba      	ldr	r2, [r7, #24]
 80065f6:	23c0      	movs	r3, #192	@ 0xc0
 80065f8:	041b      	lsls	r3, r3, #16
 80065fa:	401a      	ands	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006600:	429a      	cmp	r2, r3
 8006602:	d001      	beq.n	8006608 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e000      	b.n	800660a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	0018      	movs	r0, r3
 800660c:	46bd      	mov	sp, r7
 800660e:	b00a      	add	sp, #40	@ 0x28
 8006610:	bdb0      	pop	{r4, r5, r7, pc}
 8006612:	46c0      	nop			@ (mov r8, r8)
 8006614:	40021000 	.word	0x40021000
 8006618:	ff02ffff 	.word	0xff02ffff
 800661c:	feffffff 	.word	0xfeffffff

08006620 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006620:	b5b0      	push	{r4, r5, r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e128      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006634:	4b96      	ldr	r3, [pc, #600]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2201      	movs	r2, #1
 800663a:	4013      	ands	r3, r2
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d91e      	bls.n	8006680 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006642:	4b93      	ldr	r3, [pc, #588]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2201      	movs	r2, #1
 8006648:	4393      	bics	r3, r2
 800664a:	0019      	movs	r1, r3
 800664c:	4b90      	ldr	r3, [pc, #576]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006654:	f7fe fbaa 	bl	8004dac <HAL_GetTick>
 8006658:	0003      	movs	r3, r0
 800665a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800665c:	e009      	b.n	8006672 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800665e:	f7fe fba5 	bl	8004dac <HAL_GetTick>
 8006662:	0002      	movs	r2, r0
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	4a8a      	ldr	r2, [pc, #552]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d901      	bls.n	8006672 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e109      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006672:	4b87      	ldr	r3, [pc, #540]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2201      	movs	r2, #1
 8006678:	4013      	ands	r3, r2
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	d1ee      	bne.n	800665e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2202      	movs	r2, #2
 8006686:	4013      	ands	r3, r2
 8006688:	d009      	beq.n	800669e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800668a:	4b83      	ldr	r3, [pc, #524]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	22f0      	movs	r2, #240	@ 0xf0
 8006690:	4393      	bics	r3, r2
 8006692:	0019      	movs	r1, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	4b7f      	ldr	r3, [pc, #508]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 800669a:	430a      	orrs	r2, r1
 800669c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2201      	movs	r2, #1
 80066a4:	4013      	ands	r3, r2
 80066a6:	d100      	bne.n	80066aa <HAL_RCC_ClockConfig+0x8a>
 80066a8:	e089      	b.n	80067be <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d107      	bne.n	80066c2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066b2:	4b79      	ldr	r3, [pc, #484]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	2380      	movs	r3, #128	@ 0x80
 80066b8:	029b      	lsls	r3, r3, #10
 80066ba:	4013      	ands	r3, r2
 80066bc:	d120      	bne.n	8006700 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e0e1      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	2b03      	cmp	r3, #3
 80066c8:	d107      	bne.n	80066da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066ca:	4b73      	ldr	r3, [pc, #460]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	2380      	movs	r3, #128	@ 0x80
 80066d0:	049b      	lsls	r3, r3, #18
 80066d2:	4013      	ands	r3, r2
 80066d4:	d114      	bne.n	8006700 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e0d5      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d106      	bne.n	80066f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80066e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2204      	movs	r2, #4
 80066e8:	4013      	ands	r3, r2
 80066ea:	d109      	bne.n	8006700 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e0ca      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80066f0:	4b69      	ldr	r3, [pc, #420]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	2380      	movs	r3, #128	@ 0x80
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	4013      	ands	r3, r2
 80066fa:	d101      	bne.n	8006700 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e0c2      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006700:	4b65      	ldr	r3, [pc, #404]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	2203      	movs	r2, #3
 8006706:	4393      	bics	r3, r2
 8006708:	0019      	movs	r1, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	4b62      	ldr	r3, [pc, #392]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006710:	430a      	orrs	r2, r1
 8006712:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006714:	f7fe fb4a 	bl	8004dac <HAL_GetTick>
 8006718:	0003      	movs	r3, r0
 800671a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	2b02      	cmp	r3, #2
 8006722:	d111      	bne.n	8006748 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006724:	e009      	b.n	800673a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006726:	f7fe fb41 	bl	8004dac <HAL_GetTick>
 800672a:	0002      	movs	r2, r0
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	4a58      	ldr	r2, [pc, #352]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d901      	bls.n	800673a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e0a5      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800673a:	4b57      	ldr	r3, [pc, #348]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	220c      	movs	r2, #12
 8006740:	4013      	ands	r3, r2
 8006742:	2b08      	cmp	r3, #8
 8006744:	d1ef      	bne.n	8006726 <HAL_RCC_ClockConfig+0x106>
 8006746:	e03a      	b.n	80067be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b03      	cmp	r3, #3
 800674e:	d111      	bne.n	8006774 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006750:	e009      	b.n	8006766 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006752:	f7fe fb2b 	bl	8004dac <HAL_GetTick>
 8006756:	0002      	movs	r2, r0
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	4a4d      	ldr	r2, [pc, #308]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d901      	bls.n	8006766 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e08f      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006766:	4b4c      	ldr	r3, [pc, #304]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	220c      	movs	r2, #12
 800676c:	4013      	ands	r3, r2
 800676e:	2b0c      	cmp	r3, #12
 8006770:	d1ef      	bne.n	8006752 <HAL_RCC_ClockConfig+0x132>
 8006772:	e024      	b.n	80067be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d11b      	bne.n	80067b4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800677c:	e009      	b.n	8006792 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800677e:	f7fe fb15 	bl	8004dac <HAL_GetTick>
 8006782:	0002      	movs	r2, r0
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	4a42      	ldr	r2, [pc, #264]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e079      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006792:	4b41      	ldr	r3, [pc, #260]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	220c      	movs	r2, #12
 8006798:	4013      	ands	r3, r2
 800679a:	2b04      	cmp	r3, #4
 800679c:	d1ef      	bne.n	800677e <HAL_RCC_ClockConfig+0x15e>
 800679e:	e00e      	b.n	80067be <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067a0:	f7fe fb04 	bl	8004dac <HAL_GetTick>
 80067a4:	0002      	movs	r2, r0
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	4a3a      	ldr	r2, [pc, #232]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e068      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80067b4:	4b38      	ldr	r3, [pc, #224]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	220c      	movs	r2, #12
 80067ba:	4013      	ands	r3, r2
 80067bc:	d1f0      	bne.n	80067a0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067be:	4b34      	ldr	r3, [pc, #208]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2201      	movs	r2, #1
 80067c4:	4013      	ands	r3, r2
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d21e      	bcs.n	800680a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067cc:	4b30      	ldr	r3, [pc, #192]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	4393      	bics	r3, r2
 80067d4:	0019      	movs	r1, r3
 80067d6:	4b2e      	ldr	r3, [pc, #184]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80067de:	f7fe fae5 	bl	8004dac <HAL_GetTick>
 80067e2:	0003      	movs	r3, r0
 80067e4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067e6:	e009      	b.n	80067fc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067e8:	f7fe fae0 	bl	8004dac <HAL_GetTick>
 80067ec:	0002      	movs	r2, r0
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	4a28      	ldr	r2, [pc, #160]	@ (8006894 <HAL_RCC_ClockConfig+0x274>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d901      	bls.n	80067fc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e044      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067fc:	4b24      	ldr	r3, [pc, #144]	@ (8006890 <HAL_RCC_ClockConfig+0x270>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2201      	movs	r2, #1
 8006802:	4013      	ands	r3, r2
 8006804:	683a      	ldr	r2, [r7, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d1ee      	bne.n	80067e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2204      	movs	r2, #4
 8006810:	4013      	ands	r3, r2
 8006812:	d009      	beq.n	8006828 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006814:	4b20      	ldr	r3, [pc, #128]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	4a20      	ldr	r2, [pc, #128]	@ (800689c <HAL_RCC_ClockConfig+0x27c>)
 800681a:	4013      	ands	r3, r2
 800681c:	0019      	movs	r1, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	68da      	ldr	r2, [r3, #12]
 8006822:	4b1d      	ldr	r3, [pc, #116]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006824:	430a      	orrs	r2, r1
 8006826:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2208      	movs	r2, #8
 800682e:	4013      	ands	r3, r2
 8006830:	d00a      	beq.n	8006848 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006832:	4b19      	ldr	r3, [pc, #100]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	4a1a      	ldr	r2, [pc, #104]	@ (80068a0 <HAL_RCC_ClockConfig+0x280>)
 8006838:	4013      	ands	r3, r2
 800683a:	0019      	movs	r1, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	00da      	lsls	r2, r3, #3
 8006842:	4b15      	ldr	r3, [pc, #84]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006844:	430a      	orrs	r2, r1
 8006846:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006848:	f000 f832 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 800684c:	0001      	movs	r1, r0
 800684e:	4b12      	ldr	r3, [pc, #72]	@ (8006898 <HAL_RCC_ClockConfig+0x278>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	091b      	lsrs	r3, r3, #4
 8006854:	220f      	movs	r2, #15
 8006856:	4013      	ands	r3, r2
 8006858:	4a12      	ldr	r2, [pc, #72]	@ (80068a4 <HAL_RCC_ClockConfig+0x284>)
 800685a:	5cd3      	ldrb	r3, [r2, r3]
 800685c:	000a      	movs	r2, r1
 800685e:	40da      	lsrs	r2, r3
 8006860:	4b11      	ldr	r3, [pc, #68]	@ (80068a8 <HAL_RCC_ClockConfig+0x288>)
 8006862:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006864:	4b11      	ldr	r3, [pc, #68]	@ (80068ac <HAL_RCC_ClockConfig+0x28c>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	250b      	movs	r5, #11
 800686a:	197c      	adds	r4, r7, r5
 800686c:	0018      	movs	r0, r3
 800686e:	f7fe f8ed 	bl	8004a4c <HAL_InitTick>
 8006872:	0003      	movs	r3, r0
 8006874:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006876:	197b      	adds	r3, r7, r5
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d002      	beq.n	8006884 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800687e:	197b      	adds	r3, r7, r5
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	e000      	b.n	8006886 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	0018      	movs	r0, r3
 8006888:	46bd      	mov	sp, r7
 800688a:	b004      	add	sp, #16
 800688c:	bdb0      	pop	{r4, r5, r7, pc}
 800688e:	46c0      	nop			@ (mov r8, r8)
 8006890:	40022000 	.word	0x40022000
 8006894:	00001388 	.word	0x00001388
 8006898:	40021000 	.word	0x40021000
 800689c:	fffff8ff 	.word	0xfffff8ff
 80068a0:	ffffc7ff 	.word	0xffffc7ff
 80068a4:	0800e4ac 	.word	0x0800e4ac
 80068a8:	20000000 	.word	0x20000000
 80068ac:	20000004 	.word	0x20000004

080068b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b0:	b5b0      	push	{r4, r5, r7, lr}
 80068b2:	b08e      	sub	sp, #56	@ 0x38
 80068b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80068b6:	4b4c      	ldr	r3, [pc, #304]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80068bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068be:	230c      	movs	r3, #12
 80068c0:	4013      	ands	r3, r2
 80068c2:	2b0c      	cmp	r3, #12
 80068c4:	d014      	beq.n	80068f0 <HAL_RCC_GetSysClockFreq+0x40>
 80068c6:	d900      	bls.n	80068ca <HAL_RCC_GetSysClockFreq+0x1a>
 80068c8:	e07b      	b.n	80069c2 <HAL_RCC_GetSysClockFreq+0x112>
 80068ca:	2b04      	cmp	r3, #4
 80068cc:	d002      	beq.n	80068d4 <HAL_RCC_GetSysClockFreq+0x24>
 80068ce:	2b08      	cmp	r3, #8
 80068d0:	d00b      	beq.n	80068ea <HAL_RCC_GetSysClockFreq+0x3a>
 80068d2:	e076      	b.n	80069c2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80068d4:	4b44      	ldr	r3, [pc, #272]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2210      	movs	r2, #16
 80068da:	4013      	ands	r3, r2
 80068dc:	d002      	beq.n	80068e4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80068de:	4b43      	ldr	r3, [pc, #268]	@ (80069ec <HAL_RCC_GetSysClockFreq+0x13c>)
 80068e0:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80068e2:	e07c      	b.n	80069de <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80068e4:	4b42      	ldr	r3, [pc, #264]	@ (80069f0 <HAL_RCC_GetSysClockFreq+0x140>)
 80068e6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80068e8:	e079      	b.n	80069de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80068ea:	4b42      	ldr	r3, [pc, #264]	@ (80069f4 <HAL_RCC_GetSysClockFreq+0x144>)
 80068ec:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80068ee:	e076      	b.n	80069de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80068f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f2:	0c9a      	lsrs	r2, r3, #18
 80068f4:	230f      	movs	r3, #15
 80068f6:	401a      	ands	r2, r3
 80068f8:	4b3f      	ldr	r3, [pc, #252]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x148>)
 80068fa:	5c9b      	ldrb	r3, [r3, r2]
 80068fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80068fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006900:	0d9a      	lsrs	r2, r3, #22
 8006902:	2303      	movs	r3, #3
 8006904:	4013      	ands	r3, r2
 8006906:	3301      	adds	r3, #1
 8006908:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800690a:	4b37      	ldr	r3, [pc, #220]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x138>)
 800690c:	68da      	ldr	r2, [r3, #12]
 800690e:	2380      	movs	r3, #128	@ 0x80
 8006910:	025b      	lsls	r3, r3, #9
 8006912:	4013      	ands	r3, r2
 8006914:	d01a      	beq.n	800694c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	61bb      	str	r3, [r7, #24]
 800691a:	2300      	movs	r3, #0
 800691c:	61fb      	str	r3, [r7, #28]
 800691e:	4a35      	ldr	r2, [pc, #212]	@ (80069f4 <HAL_RCC_GetSysClockFreq+0x144>)
 8006920:	2300      	movs	r3, #0
 8006922:	69b8      	ldr	r0, [r7, #24]
 8006924:	69f9      	ldr	r1, [r7, #28]
 8006926:	f7f9 fe19 	bl	800055c <__aeabi_lmul>
 800692a:	0002      	movs	r2, r0
 800692c:	000b      	movs	r3, r1
 800692e:	0010      	movs	r0, r2
 8006930:	0019      	movs	r1, r3
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	613b      	str	r3, [r7, #16]
 8006936:	2300      	movs	r3, #0
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f7f9 fded 	bl	800051c <__aeabi_uldivmod>
 8006942:	0002      	movs	r2, r0
 8006944:	000b      	movs	r3, r1
 8006946:	0013      	movs	r3, r2
 8006948:	637b      	str	r3, [r7, #52]	@ 0x34
 800694a:	e037      	b.n	80069bc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800694c:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x138>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2210      	movs	r2, #16
 8006952:	4013      	ands	r3, r2
 8006954:	d01a      	beq.n	800698c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006958:	60bb      	str	r3, [r7, #8]
 800695a:	2300      	movs	r3, #0
 800695c:	60fb      	str	r3, [r7, #12]
 800695e:	4a23      	ldr	r2, [pc, #140]	@ (80069ec <HAL_RCC_GetSysClockFreq+0x13c>)
 8006960:	2300      	movs	r3, #0
 8006962:	68b8      	ldr	r0, [r7, #8]
 8006964:	68f9      	ldr	r1, [r7, #12]
 8006966:	f7f9 fdf9 	bl	800055c <__aeabi_lmul>
 800696a:	0002      	movs	r2, r0
 800696c:	000b      	movs	r3, r1
 800696e:	0010      	movs	r0, r2
 8006970:	0019      	movs	r1, r3
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	603b      	str	r3, [r7, #0]
 8006976:	2300      	movs	r3, #0
 8006978:	607b      	str	r3, [r7, #4]
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f7f9 fdcd 	bl	800051c <__aeabi_uldivmod>
 8006982:	0002      	movs	r2, r0
 8006984:	000b      	movs	r3, r1
 8006986:	0013      	movs	r3, r2
 8006988:	637b      	str	r3, [r7, #52]	@ 0x34
 800698a:	e017      	b.n	80069bc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800698c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698e:	0018      	movs	r0, r3
 8006990:	2300      	movs	r3, #0
 8006992:	0019      	movs	r1, r3
 8006994:	4a16      	ldr	r2, [pc, #88]	@ (80069f0 <HAL_RCC_GetSysClockFreq+0x140>)
 8006996:	2300      	movs	r3, #0
 8006998:	f7f9 fde0 	bl	800055c <__aeabi_lmul>
 800699c:	0002      	movs	r2, r0
 800699e:	000b      	movs	r3, r1
 80069a0:	0010      	movs	r0, r2
 80069a2:	0019      	movs	r1, r3
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	001c      	movs	r4, r3
 80069a8:	2300      	movs	r3, #0
 80069aa:	001d      	movs	r5, r3
 80069ac:	0022      	movs	r2, r4
 80069ae:	002b      	movs	r3, r5
 80069b0:	f7f9 fdb4 	bl	800051c <__aeabi_uldivmod>
 80069b4:	0002      	movs	r2, r0
 80069b6:	000b      	movs	r3, r1
 80069b8:	0013      	movs	r3, r2
 80069ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 80069bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069be:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80069c0:	e00d      	b.n	80069de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80069c2:	4b09      	ldr	r3, [pc, #36]	@ (80069e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	0b5b      	lsrs	r3, r3, #13
 80069c8:	2207      	movs	r2, #7
 80069ca:	4013      	ands	r3, r2
 80069cc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	3301      	adds	r3, #1
 80069d2:	2280      	movs	r2, #128	@ 0x80
 80069d4:	0212      	lsls	r2, r2, #8
 80069d6:	409a      	lsls	r2, r3
 80069d8:	0013      	movs	r3, r2
 80069da:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80069dc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80069de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80069e0:	0018      	movs	r0, r3
 80069e2:	46bd      	mov	sp, r7
 80069e4:	b00e      	add	sp, #56	@ 0x38
 80069e6:	bdb0      	pop	{r4, r5, r7, pc}
 80069e8:	40021000 	.word	0x40021000
 80069ec:	003d0900 	.word	0x003d0900
 80069f0:	00f42400 	.word	0x00f42400
 80069f4:	007a1200 	.word	0x007a1200
 80069f8:	0800e4c4 	.word	0x0800e4c4

080069fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a00:	4b02      	ldr	r3, [pc, #8]	@ (8006a0c <HAL_RCC_GetHCLKFreq+0x10>)
 8006a02:	681b      	ldr	r3, [r3, #0]
}
 8006a04:	0018      	movs	r0, r3
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			@ (mov r8, r8)
 8006a0c:	20000000 	.word	0x20000000

08006a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a14:	f7ff fff2 	bl	80069fc <HAL_RCC_GetHCLKFreq>
 8006a18:	0001      	movs	r1, r0
 8006a1a:	4b06      	ldr	r3, [pc, #24]	@ (8006a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	0a1b      	lsrs	r3, r3, #8
 8006a20:	2207      	movs	r2, #7
 8006a22:	4013      	ands	r3, r2
 8006a24:	4a04      	ldr	r2, [pc, #16]	@ (8006a38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a26:	5cd3      	ldrb	r3, [r2, r3]
 8006a28:	40d9      	lsrs	r1, r3
 8006a2a:	000b      	movs	r3, r1
}
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	46c0      	nop			@ (mov r8, r8)
 8006a34:	40021000 	.word	0x40021000
 8006a38:	0800e4bc 	.word	0x0800e4bc

08006a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a40:	f7ff ffdc 	bl	80069fc <HAL_RCC_GetHCLKFreq>
 8006a44:	0001      	movs	r1, r0
 8006a46:	4b06      	ldr	r3, [pc, #24]	@ (8006a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	0adb      	lsrs	r3, r3, #11
 8006a4c:	2207      	movs	r2, #7
 8006a4e:	4013      	ands	r3, r2
 8006a50:	4a04      	ldr	r2, [pc, #16]	@ (8006a64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a52:	5cd3      	ldrb	r3, [r2, r3]
 8006a54:	40d9      	lsrs	r1, r3
 8006a56:	000b      	movs	r3, r1
}
 8006a58:	0018      	movs	r0, r3
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	46c0      	nop			@ (mov r8, r8)
 8006a60:	40021000 	.word	0x40021000
 8006a64:	0800e4bc 	.word	0x0800e4bc

08006a68 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	220f      	movs	r2, #15
 8006a76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a78:	4b12      	ldr	r3, [pc, #72]	@ (8006ac4 <HAL_RCC_GetClockConfig+0x5c>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	401a      	ands	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006a84:	4b0f      	ldr	r3, [pc, #60]	@ (8006ac4 <HAL_RCC_GetClockConfig+0x5c>)
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	22f0      	movs	r2, #240	@ 0xf0
 8006a8a:	401a      	ands	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a90:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac4 <HAL_RCC_GetClockConfig+0x5c>)
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	23e0      	movs	r3, #224	@ 0xe0
 8006a96:	00db      	lsls	r3, r3, #3
 8006a98:	401a      	ands	r2, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006a9e:	4b09      	ldr	r3, [pc, #36]	@ (8006ac4 <HAL_RCC_GetClockConfig+0x5c>)
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	08da      	lsrs	r2, r3, #3
 8006aa4:	23e0      	movs	r3, #224	@ 0xe0
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	401a      	ands	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006aae:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <HAL_RCC_GetClockConfig+0x60>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	401a      	ands	r2, r3
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	601a      	str	r2, [r3, #0]
}
 8006aba:	46c0      	nop			@ (mov r8, r8)
 8006abc:	46bd      	mov	sp, r7
 8006abe:	b002      	add	sp, #8
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	46c0      	nop			@ (mov r8, r8)
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	40022000 	.word	0x40022000

08006acc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006ad4:	2317      	movs	r3, #23
 8006ad6:	18fb      	adds	r3, r7, r3
 8006ad8:	2200      	movs	r2, #0
 8006ada:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2220      	movs	r2, #32
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	d106      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	2380      	movs	r3, #128	@ 0x80
 8006aec:	011b      	lsls	r3, r3, #4
 8006aee:	4013      	ands	r3, r2
 8006af0:	d100      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8006af2:	e104      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006af4:	4bb9      	ldr	r3, [pc, #740]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006af6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006af8:	2380      	movs	r3, #128	@ 0x80
 8006afa:	055b      	lsls	r3, r3, #21
 8006afc:	4013      	ands	r3, r2
 8006afe:	d10a      	bne.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b00:	4bb6      	ldr	r3, [pc, #728]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006b02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b04:	4bb5      	ldr	r3, [pc, #724]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006b06:	2180      	movs	r1, #128	@ 0x80
 8006b08:	0549      	lsls	r1, r1, #21
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006b0e:	2317      	movs	r3, #23
 8006b10:	18fb      	adds	r3, r7, r3
 8006b12:	2201      	movs	r2, #1
 8006b14:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b16:	4bb2      	ldr	r3, [pc, #712]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	2380      	movs	r3, #128	@ 0x80
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	4013      	ands	r3, r2
 8006b20:	d11a      	bne.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b22:	4baf      	ldr	r3, [pc, #700]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	4bae      	ldr	r3, [pc, #696]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006b28:	2180      	movs	r1, #128	@ 0x80
 8006b2a:	0049      	lsls	r1, r1, #1
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b30:	f7fe f93c 	bl	8004dac <HAL_GetTick>
 8006b34:	0003      	movs	r3, r0
 8006b36:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b38:	e008      	b.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b3a:	f7fe f937 	bl	8004dac <HAL_GetTick>
 8006b3e:	0002      	movs	r2, r0
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b64      	cmp	r3, #100	@ 0x64
 8006b46:	d901      	bls.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e143      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b4c:	4ba4      	ldr	r3, [pc, #656]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	2380      	movs	r3, #128	@ 0x80
 8006b52:	005b      	lsls	r3, r3, #1
 8006b54:	4013      	ands	r3, r2
 8006b56:	d0f0      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006b58:	4ba0      	ldr	r3, [pc, #640]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	23c0      	movs	r3, #192	@ 0xc0
 8006b5e:	039b      	lsls	r3, r3, #14
 8006b60:	4013      	ands	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	23c0      	movs	r3, #192	@ 0xc0
 8006b6a:	039b      	lsls	r3, r3, #14
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d107      	bne.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	23c0      	movs	r3, #192	@ 0xc0
 8006b7a:	039b      	lsls	r3, r3, #14
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d013      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685a      	ldr	r2, [r3, #4]
 8006b88:	23c0      	movs	r3, #192	@ 0xc0
 8006b8a:	029b      	lsls	r3, r3, #10
 8006b8c:	401a      	ands	r2, r3
 8006b8e:	23c0      	movs	r3, #192	@ 0xc0
 8006b90:	029b      	lsls	r3, r3, #10
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d10a      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006b96:	4b91      	ldr	r3, [pc, #580]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	2380      	movs	r3, #128	@ 0x80
 8006b9c:	029b      	lsls	r3, r3, #10
 8006b9e:	401a      	ands	r2, r3
 8006ba0:	2380      	movs	r3, #128	@ 0x80
 8006ba2:	029b      	lsls	r3, r3, #10
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d101      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e113      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006bac:	4b8b      	ldr	r3, [pc, #556]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006bae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bb0:	23c0      	movs	r3, #192	@ 0xc0
 8006bb2:	029b      	lsls	r3, r3, #10
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d049      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	23c0      	movs	r3, #192	@ 0xc0
 8006bc4:	029b      	lsls	r3, r3, #10
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d004      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	d10d      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	689a      	ldr	r2, [r3, #8]
 8006bdc:	23c0      	movs	r3, #192	@ 0xc0
 8006bde:	029b      	lsls	r3, r3, #10
 8006be0:	4013      	ands	r3, r2
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d034      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	2380      	movs	r3, #128	@ 0x80
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	d02e      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006bf4:	4b79      	ldr	r3, [pc, #484]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bf8:	4a7a      	ldr	r2, [pc, #488]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bfe:	4b77      	ldr	r3, [pc, #476]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c02:	4b76      	ldr	r3, [pc, #472]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c04:	2180      	movs	r1, #128	@ 0x80
 8006c06:	0309      	lsls	r1, r1, #12
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c0c:	4b73      	ldr	r3, [pc, #460]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c10:	4b72      	ldr	r3, [pc, #456]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c12:	4975      	ldr	r1, [pc, #468]	@ (8006de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006c14:	400a      	ands	r2, r1
 8006c16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006c18:	4b70      	ldr	r3, [pc, #448]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	2380      	movs	r3, #128	@ 0x80
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	4013      	ands	r3, r2
 8006c26:	d014      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c28:	f7fe f8c0 	bl	8004dac <HAL_GetTick>
 8006c2c:	0003      	movs	r3, r0
 8006c2e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c30:	e009      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c32:	f7fe f8bb 	bl	8004dac <HAL_GetTick>
 8006c36:	0002      	movs	r2, r0
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	4a6b      	ldr	r2, [pc, #428]	@ (8006dec <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e0c6      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c46:	4b65      	ldr	r3, [pc, #404]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c4a:	2380      	movs	r3, #128	@ 0x80
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4013      	ands	r3, r2
 8006c50:	d0ef      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	2380      	movs	r3, #128	@ 0x80
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	d01f      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	689a      	ldr	r2, [r3, #8]
 8006c62:	23c0      	movs	r3, #192	@ 0xc0
 8006c64:	029b      	lsls	r3, r3, #10
 8006c66:	401a      	ands	r2, r3
 8006c68:	23c0      	movs	r3, #192	@ 0xc0
 8006c6a:	029b      	lsls	r3, r3, #10
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d10c      	bne.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8006c70:	4b5a      	ldr	r3, [pc, #360]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a5e      	ldr	r2, [pc, #376]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8006c76:	4013      	ands	r3, r2
 8006c78:	0019      	movs	r1, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689a      	ldr	r2, [r3, #8]
 8006c7e:	23c0      	movs	r3, #192	@ 0xc0
 8006c80:	039b      	lsls	r3, r3, #14
 8006c82:	401a      	ands	r2, r3
 8006c84:	4b55      	ldr	r3, [pc, #340]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c86:	430a      	orrs	r2, r1
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	4b54      	ldr	r3, [pc, #336]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c8c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	23c0      	movs	r3, #192	@ 0xc0
 8006c94:	029b      	lsls	r3, r3, #10
 8006c96:	401a      	ands	r2, r3
 8006c98:	4b50      	ldr	r3, [pc, #320]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006c9a:	430a      	orrs	r2, r1
 8006c9c:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	d01f      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	23c0      	movs	r3, #192	@ 0xc0
 8006cae:	029b      	lsls	r3, r3, #10
 8006cb0:	401a      	ands	r2, r3
 8006cb2:	23c0      	movs	r3, #192	@ 0xc0
 8006cb4:	029b      	lsls	r3, r3, #10
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d10c      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8006cba:	4b48      	ldr	r3, [pc, #288]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a4c      	ldr	r2, [pc, #304]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	0019      	movs	r1, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	23c0      	movs	r3, #192	@ 0xc0
 8006cca:	039b      	lsls	r3, r3, #14
 8006ccc:	401a      	ands	r2, r3
 8006cce:	4b43      	ldr	r3, [pc, #268]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	4b41      	ldr	r3, [pc, #260]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006cd6:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	23c0      	movs	r3, #192	@ 0xc0
 8006cde:	029b      	lsls	r3, r3, #10
 8006ce0:	401a      	ands	r2, r3
 8006ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006ce8:	2317      	movs	r3, #23
 8006cea:	18fb      	adds	r3, r7, r3
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d105      	bne.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006cf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cf6:	4b39      	ldr	r3, [pc, #228]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006cf8:	493e      	ldr	r1, [pc, #248]	@ (8006df4 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8006cfa:	400a      	ands	r2, r1
 8006cfc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2201      	movs	r2, #1
 8006d04:	4013      	ands	r3, r2
 8006d06:	d009      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d08:	4b34      	ldr	r3, [pc, #208]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d0c:	2203      	movs	r2, #3
 8006d0e:	4393      	bics	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68da      	ldr	r2, [r3, #12]
 8006d16:	4b31      	ldr	r3, [pc, #196]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2202      	movs	r2, #2
 8006d22:	4013      	ands	r3, r2
 8006d24:	d009      	beq.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d26:	4b2d      	ldr	r3, [pc, #180]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d2a:	220c      	movs	r2, #12
 8006d2c:	4393      	bics	r3, r2
 8006d2e:	0019      	movs	r1, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	691a      	ldr	r2, [r3, #16]
 8006d34:	4b29      	ldr	r3, [pc, #164]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d36:	430a      	orrs	r2, r1
 8006d38:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2204      	movs	r2, #4
 8006d40:	4013      	ands	r3, r2
 8006d42:	d009      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d44:	4b25      	ldr	r3, [pc, #148]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d48:	4a2b      	ldr	r2, [pc, #172]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	0019      	movs	r1, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	695a      	ldr	r2, [r3, #20]
 8006d52:	4b22      	ldr	r3, [pc, #136]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d54:	430a      	orrs	r2, r1
 8006d56:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2208      	movs	r2, #8
 8006d5e:	4013      	ands	r3, r2
 8006d60:	d009      	beq.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d62:	4b1e      	ldr	r3, [pc, #120]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d66:	4a25      	ldr	r2, [pc, #148]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d68:	4013      	ands	r3, r2
 8006d6a:	0019      	movs	r1, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	699a      	ldr	r2, [r3, #24]
 8006d70:	4b1a      	ldr	r3, [pc, #104]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d72:	430a      	orrs	r2, r1
 8006d74:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	2380      	movs	r3, #128	@ 0x80
 8006d7c:	005b      	lsls	r3, r3, #1
 8006d7e:	4013      	ands	r3, r2
 8006d80:	d009      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d82:	4b16      	ldr	r3, [pc, #88]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d86:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	0019      	movs	r1, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69da      	ldr	r2, [r3, #28]
 8006d90:	4b12      	ldr	r3, [pc, #72]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006d92:	430a      	orrs	r2, r1
 8006d94:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2240      	movs	r2, #64	@ 0x40
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	d009      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006da0:	4b0e      	ldr	r3, [pc, #56]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da4:	4a16      	ldr	r2, [pc, #88]	@ (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8006da6:	4013      	ands	r3, r2
 8006da8:	0019      	movs	r1, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dae:	4b0b      	ldr	r3, [pc, #44]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006db0:	430a      	orrs	r2, r1
 8006db2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2280      	movs	r2, #128	@ 0x80
 8006dba:	4013      	ands	r3, r2
 8006dbc:	d009      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006dbe:	4b07      	ldr	r3, [pc, #28]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dc2:	4a10      	ldr	r2, [pc, #64]	@ (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	0019      	movs	r1, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1a      	ldr	r2, [r3, #32]
 8006dcc:	4b03      	ldr	r3, [pc, #12]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	b006      	add	sp, #24
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	40021000 	.word	0x40021000
 8006de0:	40007000 	.word	0x40007000
 8006de4:	fffcffff 	.word	0xfffcffff
 8006de8:	fff7ffff 	.word	0xfff7ffff
 8006dec:	00001388 	.word	0x00001388
 8006df0:	ffcfffff 	.word	0xffcfffff
 8006df4:	efffffff 	.word	0xefffffff
 8006df8:	fffff3ff 	.word	0xfffff3ff
 8006dfc:	ffffcfff 	.word	0xffffcfff
 8006e00:	fbffffff 	.word	0xfbffffff
 8006e04:	fff3ffff 	.word	0xfff3ffff

08006e08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d101      	bne.n	8006e1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e083      	b.n	8006f22 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d109      	bne.n	8006e36 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	2382      	movs	r3, #130	@ 0x82
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d009      	beq.n	8006e42 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	61da      	str	r2, [r3, #28]
 8006e34:	e005      	b.n	8006e42 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2251      	movs	r2, #81	@ 0x51
 8006e4c:	5c9b      	ldrb	r3, [r3, r2]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d107      	bne.n	8006e64 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2250      	movs	r2, #80	@ 0x50
 8006e58:	2100      	movs	r1, #0
 8006e5a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f7fd fd6a 	bl	8004938 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2251      	movs	r2, #81	@ 0x51
 8006e68:	2102      	movs	r1, #2
 8006e6a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2140      	movs	r1, #64	@ 0x40
 8006e78:	438a      	bics	r2, r1
 8006e7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	2382      	movs	r3, #130	@ 0x82
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	401a      	ands	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6899      	ldr	r1, [r3, #8]
 8006e8a:	2384      	movs	r3, #132	@ 0x84
 8006e8c:	021b      	lsls	r3, r3, #8
 8006e8e:	400b      	ands	r3, r1
 8006e90:	431a      	orrs	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68d9      	ldr	r1, [r3, #12]
 8006e96:	2380      	movs	r3, #128	@ 0x80
 8006e98:	011b      	lsls	r3, r3, #4
 8006e9a:	400b      	ands	r3, r1
 8006e9c:	431a      	orrs	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	2102      	movs	r1, #2
 8006ea4:	400b      	ands	r3, r1
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	2101      	movs	r1, #1
 8006eae:	400b      	ands	r3, r1
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6999      	ldr	r1, [r3, #24]
 8006eb6:	2380      	movs	r3, #128	@ 0x80
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	400b      	ands	r3, r1
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	2138      	movs	r1, #56	@ 0x38
 8006ec4:	400b      	ands	r3, r1
 8006ec6:	431a      	orrs	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	2180      	movs	r1, #128	@ 0x80
 8006ece:	400b      	ands	r3, r1
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	0011      	movs	r1, r2
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ed8:	2380      	movs	r3, #128	@ 0x80
 8006eda:	019b      	lsls	r3, r3, #6
 8006edc:	401a      	ands	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	0c1b      	lsrs	r3, r3, #16
 8006eec:	2204      	movs	r2, #4
 8006eee:	4013      	ands	r3, r2
 8006ef0:	0019      	movs	r1, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef6:	2210      	movs	r2, #16
 8006ef8:	401a      	ands	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	430a      	orrs	r2, r1
 8006f00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69da      	ldr	r2, [r3, #28]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4907      	ldr	r1, [pc, #28]	@ (8006f2c <HAL_SPI_Init+0x124>)
 8006f0e:	400a      	ands	r2, r1
 8006f10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2251      	movs	r2, #81	@ 0x51
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	0018      	movs	r0, r3
 8006f24:	46bd      	mov	sp, r7
 8006f26:	b002      	add	sp, #8
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	46c0      	nop			@ (mov r8, r8)
 8006f2c:	fffff7ff 	.word	0xfffff7ff

08006f30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	603b      	str	r3, [r7, #0]
 8006f3c:	1dbb      	adds	r3, r7, #6
 8006f3e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f40:	231f      	movs	r3, #31
 8006f42:	18fb      	adds	r3, r7, r3
 8006f44:	2200      	movs	r2, #0
 8006f46:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2250      	movs	r2, #80	@ 0x50
 8006f4c:	5c9b      	ldrb	r3, [r3, r2]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d101      	bne.n	8006f56 <HAL_SPI_Transmit+0x26>
 8006f52:	2302      	movs	r3, #2
 8006f54:	e145      	b.n	80071e2 <HAL_SPI_Transmit+0x2b2>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2250      	movs	r2, #80	@ 0x50
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f5e:	f7fd ff25 	bl	8004dac <HAL_GetTick>
 8006f62:	0003      	movs	r3, r0
 8006f64:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f66:	2316      	movs	r3, #22
 8006f68:	18fb      	adds	r3, r7, r3
 8006f6a:	1dba      	adds	r2, r7, #6
 8006f6c:	8812      	ldrh	r2, [r2, #0]
 8006f6e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2251      	movs	r2, #81	@ 0x51
 8006f74:	5c9b      	ldrb	r3, [r3, r2]
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d004      	beq.n	8006f86 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006f7c:	231f      	movs	r3, #31
 8006f7e:	18fb      	adds	r3, r7, r3
 8006f80:	2202      	movs	r2, #2
 8006f82:	701a      	strb	r2, [r3, #0]
    goto error;
 8006f84:	e126      	b.n	80071d4 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d003      	beq.n	8006f94 <HAL_SPI_Transmit+0x64>
 8006f8c:	1dbb      	adds	r3, r7, #6
 8006f8e:	881b      	ldrh	r3, [r3, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d104      	bne.n	8006f9e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006f94:	231f      	movs	r3, #31
 8006f96:	18fb      	adds	r3, r7, r3
 8006f98:	2201      	movs	r2, #1
 8006f9a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006f9c:	e11a      	b.n	80071d4 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2251      	movs	r2, #81	@ 0x51
 8006fa2:	2103      	movs	r1, #3
 8006fa4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1dba      	adds	r2, r7, #6
 8006fb6:	8812      	ldrh	r2, [r2, #0]
 8006fb8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	1dba      	adds	r2, r7, #6
 8006fbe:	8812      	ldrh	r2, [r2, #0]
 8006fc0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689a      	ldr	r2, [r3, #8]
 8006fe4:	2380      	movs	r3, #128	@ 0x80
 8006fe6:	021b      	lsls	r3, r3, #8
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d110      	bne.n	800700e <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2140      	movs	r1, #64	@ 0x40
 8006ff8:	438a      	bics	r2, r1
 8006ffa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2180      	movs	r1, #128	@ 0x80
 8007008:	01c9      	lsls	r1, r1, #7
 800700a:	430a      	orrs	r2, r1
 800700c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2240      	movs	r2, #64	@ 0x40
 8007016:	4013      	ands	r3, r2
 8007018:	2b40      	cmp	r3, #64	@ 0x40
 800701a:	d007      	beq.n	800702c <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2140      	movs	r1, #64	@ 0x40
 8007028:	430a      	orrs	r2, r1
 800702a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	68da      	ldr	r2, [r3, #12]
 8007030:	2380      	movs	r3, #128	@ 0x80
 8007032:	011b      	lsls	r3, r3, #4
 8007034:	429a      	cmp	r2, r3
 8007036:	d152      	bne.n	80070de <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d004      	beq.n	800704a <HAL_SPI_Transmit+0x11a>
 8007040:	2316      	movs	r3, #22
 8007042:	18fb      	adds	r3, r7, r3
 8007044:	881b      	ldrh	r3, [r3, #0]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d143      	bne.n	80070d2 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704e:	881a      	ldrh	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705a:	1c9a      	adds	r2, r3, #2
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007064:	b29b      	uxth	r3, r3
 8007066:	3b01      	subs	r3, #1
 8007068:	b29a      	uxth	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800706e:	e030      	b.n	80070d2 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	2202      	movs	r2, #2
 8007078:	4013      	ands	r3, r2
 800707a:	2b02      	cmp	r3, #2
 800707c:	d112      	bne.n	80070a4 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007082:	881a      	ldrh	r2, [r3, #0]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800708e:	1c9a      	adds	r2, r3, #2
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007098:	b29b      	uxth	r3, r3
 800709a:	3b01      	subs	r3, #1
 800709c:	b29a      	uxth	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80070a2:	e016      	b.n	80070d2 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070a4:	f7fd fe82 	bl	8004dac <HAL_GetTick>
 80070a8:	0002      	movs	r2, r0
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d802      	bhi.n	80070ba <HAL_SPI_Transmit+0x18a>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	3301      	adds	r3, #1
 80070b8:	d102      	bne.n	80070c0 <HAL_SPI_Transmit+0x190>
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d108      	bne.n	80070d2 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 80070c0:	231f      	movs	r3, #31
 80070c2:	18fb      	adds	r3, r7, r3
 80070c4:	2203      	movs	r2, #3
 80070c6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2251      	movs	r2, #81	@ 0x51
 80070cc:	2101      	movs	r1, #1
 80070ce:	5499      	strb	r1, [r3, r2]
          goto error;
 80070d0:	e080      	b.n	80071d4 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1c9      	bne.n	8007070 <HAL_SPI_Transmit+0x140>
 80070dc:	e053      	b.n	8007186 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d004      	beq.n	80070f0 <HAL_SPI_Transmit+0x1c0>
 80070e6:	2316      	movs	r3, #22
 80070e8:	18fb      	adds	r3, r7, r3
 80070ea:	881b      	ldrh	r3, [r3, #0]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d145      	bne.n	800717c <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	330c      	adds	r3, #12
 80070fa:	7812      	ldrb	r2, [r2, #0]
 80070fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007102:	1c5a      	adds	r2, r3, #1
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800710c:	b29b      	uxth	r3, r3
 800710e:	3b01      	subs	r3, #1
 8007110:	b29a      	uxth	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007116:	e031      	b.n	800717c <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	2202      	movs	r2, #2
 8007120:	4013      	ands	r3, r2
 8007122:	2b02      	cmp	r3, #2
 8007124:	d113      	bne.n	800714e <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	330c      	adds	r3, #12
 8007130:	7812      	ldrb	r2, [r2, #0]
 8007132:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800714c:	e016      	b.n	800717c <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800714e:	f7fd fe2d 	bl	8004dac <HAL_GetTick>
 8007152:	0002      	movs	r2, r0
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	429a      	cmp	r2, r3
 800715c:	d802      	bhi.n	8007164 <HAL_SPI_Transmit+0x234>
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	3301      	adds	r3, #1
 8007162:	d102      	bne.n	800716a <HAL_SPI_Transmit+0x23a>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d108      	bne.n	800717c <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 800716a:	231f      	movs	r3, #31
 800716c:	18fb      	adds	r3, r7, r3
 800716e:	2203      	movs	r2, #3
 8007170:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2251      	movs	r2, #81	@ 0x51
 8007176:	2101      	movs	r1, #1
 8007178:	5499      	strb	r1, [r3, r2]
          goto error;
 800717a:	e02b      	b.n	80071d4 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1c8      	bne.n	8007118 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007186:	69ba      	ldr	r2, [r7, #24]
 8007188:	6839      	ldr	r1, [r7, #0]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	0018      	movs	r0, r3
 800718e:	f000 fa85 	bl	800769c <SPI_EndRxTxTransaction>
 8007192:	1e03      	subs	r3, r0, #0
 8007194:	d002      	beq.n	800719c <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2220      	movs	r2, #32
 800719a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10a      	bne.n	80071ba <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071a4:	2300      	movs	r3, #0
 80071a6:	613b      	str	r3, [r7, #16]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	613b      	str	r3, [r7, #16]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	613b      	str	r3, [r7, #16]
 80071b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d004      	beq.n	80071cc <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 80071c2:	231f      	movs	r3, #31
 80071c4:	18fb      	adds	r3, r7, r3
 80071c6:	2201      	movs	r2, #1
 80071c8:	701a      	strb	r2, [r3, #0]
 80071ca:	e003      	b.n	80071d4 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2251      	movs	r2, #81	@ 0x51
 80071d0:	2101      	movs	r1, #1
 80071d2:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2250      	movs	r2, #80	@ 0x50
 80071d8:	2100      	movs	r1, #0
 80071da:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80071dc:	231f      	movs	r3, #31
 80071de:	18fb      	adds	r3, r7, r3
 80071e0:	781b      	ldrb	r3, [r3, #0]
}
 80071e2:	0018      	movs	r0, r3
 80071e4:	46bd      	mov	sp, r7
 80071e6:	b008      	add	sp, #32
 80071e8:	bd80      	pop	{r7, pc}

080071ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b08c      	sub	sp, #48	@ 0x30
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	60b9      	str	r1, [r7, #8]
 80071f4:	607a      	str	r2, [r7, #4]
 80071f6:	001a      	movs	r2, r3
 80071f8:	1cbb      	adds	r3, r7, #2
 80071fa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80071fc:	2301      	movs	r3, #1
 80071fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007200:	232b      	movs	r3, #43	@ 0x2b
 8007202:	18fb      	adds	r3, r7, r3
 8007204:	2200      	movs	r2, #0
 8007206:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2250      	movs	r2, #80	@ 0x50
 800720c:	5c9b      	ldrb	r3, [r3, r2]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d101      	bne.n	8007216 <HAL_SPI_TransmitReceive+0x2c>
 8007212:	2302      	movs	r3, #2
 8007214:	e1b0      	b.n	8007578 <HAL_SPI_TransmitReceive+0x38e>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2250      	movs	r2, #80	@ 0x50
 800721a:	2101      	movs	r1, #1
 800721c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800721e:	f7fd fdc5 	bl	8004dac <HAL_GetTick>
 8007222:	0003      	movs	r3, r0
 8007224:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007226:	2023      	movs	r0, #35	@ 0x23
 8007228:	183b      	adds	r3, r7, r0
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	2151      	movs	r1, #81	@ 0x51
 800722e:	5c52      	ldrb	r2, [r2, r1]
 8007230:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007238:	231a      	movs	r3, #26
 800723a:	18fb      	adds	r3, r7, r3
 800723c:	1cba      	adds	r2, r7, #2
 800723e:	8812      	ldrh	r2, [r2, #0]
 8007240:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007242:	183b      	adds	r3, r7, r0
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d011      	beq.n	800726e <HAL_SPI_TransmitReceive+0x84>
 800724a:	69fa      	ldr	r2, [r7, #28]
 800724c:	2382      	movs	r3, #130	@ 0x82
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	429a      	cmp	r2, r3
 8007252:	d107      	bne.n	8007264 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d103      	bne.n	8007264 <HAL_SPI_TransmitReceive+0x7a>
 800725c:	183b      	adds	r3, r7, r0
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	2b04      	cmp	r3, #4
 8007262:	d004      	beq.n	800726e <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8007264:	232b      	movs	r3, #43	@ 0x2b
 8007266:	18fb      	adds	r3, r7, r3
 8007268:	2202      	movs	r2, #2
 800726a:	701a      	strb	r2, [r3, #0]
    goto error;
 800726c:	e17d      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d006      	beq.n	8007282 <HAL_SPI_TransmitReceive+0x98>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <HAL_SPI_TransmitReceive+0x98>
 800727a:	1cbb      	adds	r3, r7, #2
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d104      	bne.n	800728c <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8007282:	232b      	movs	r3, #43	@ 0x2b
 8007284:	18fb      	adds	r3, r7, r3
 8007286:	2201      	movs	r2, #1
 8007288:	701a      	strb	r2, [r3, #0]
    goto error;
 800728a:	e16e      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2251      	movs	r2, #81	@ 0x51
 8007290:	5c9b      	ldrb	r3, [r3, r2]
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b04      	cmp	r3, #4
 8007296:	d003      	beq.n	80072a0 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2251      	movs	r2, #81	@ 0x51
 800729c:	2105      	movs	r1, #5
 800729e:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	1cba      	adds	r2, r7, #2
 80072b0:	8812      	ldrh	r2, [r2, #0]
 80072b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	1cba      	adds	r2, r7, #2
 80072b8:	8812      	ldrh	r2, [r2, #0]
 80072ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	1cba      	adds	r2, r7, #2
 80072c6:	8812      	ldrh	r2, [r2, #0]
 80072c8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	1cba      	adds	r2, r7, #2
 80072ce:	8812      	ldrh	r2, [r2, #0]
 80072d0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2240      	movs	r2, #64	@ 0x40
 80072e6:	4013      	ands	r3, r2
 80072e8:	2b40      	cmp	r3, #64	@ 0x40
 80072ea:	d007      	beq.n	80072fc <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2140      	movs	r1, #64	@ 0x40
 80072f8:	430a      	orrs	r2, r1
 80072fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68da      	ldr	r2, [r3, #12]
 8007300:	2380      	movs	r3, #128	@ 0x80
 8007302:	011b      	lsls	r3, r3, #4
 8007304:	429a      	cmp	r2, r3
 8007306:	d000      	beq.n	800730a <HAL_SPI_TransmitReceive+0x120>
 8007308:	e07f      	b.n	800740a <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <HAL_SPI_TransmitReceive+0x134>
 8007312:	231a      	movs	r3, #26
 8007314:	18fb      	adds	r3, r7, r3
 8007316:	881b      	ldrh	r3, [r3, #0]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d000      	beq.n	800731e <HAL_SPI_TransmitReceive+0x134>
 800731c:	e06a      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007322:	881a      	ldrh	r2, [r3, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800732e:	1c9a      	adds	r2, r3, #2
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007338:	b29b      	uxth	r3, r3
 800733a:	3b01      	subs	r3, #1
 800733c:	b29a      	uxth	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007342:	e057      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	2202      	movs	r2, #2
 800734c:	4013      	ands	r3, r2
 800734e:	2b02      	cmp	r3, #2
 8007350:	d11b      	bne.n	800738a <HAL_SPI_TransmitReceive+0x1a0>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007356:	b29b      	uxth	r3, r3
 8007358:	2b00      	cmp	r3, #0
 800735a:	d016      	beq.n	800738a <HAL_SPI_TransmitReceive+0x1a0>
 800735c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800735e:	2b01      	cmp	r3, #1
 8007360:	d113      	bne.n	800738a <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007366:	881a      	ldrh	r2, [r3, #0]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007372:	1c9a      	adds	r2, r3, #2
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800737c:	b29b      	uxth	r3, r3
 800737e:	3b01      	subs	r3, #1
 8007380:	b29a      	uxth	r2, r3
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	2201      	movs	r2, #1
 8007392:	4013      	ands	r3, r2
 8007394:	2b01      	cmp	r3, #1
 8007396:	d119      	bne.n	80073cc <HAL_SPI_TransmitReceive+0x1e2>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800739c:	b29b      	uxth	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d014      	beq.n	80073cc <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68da      	ldr	r2, [r3, #12]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ac:	b292      	uxth	r2, r2
 80073ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b4:	1c9a      	adds	r2, r3, #2
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073be:	b29b      	uxth	r3, r3
 80073c0:	3b01      	subs	r3, #1
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073c8:	2301      	movs	r3, #1
 80073ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80073cc:	f7fd fcee 	bl	8004dac <HAL_GetTick>
 80073d0:	0002      	movs	r2, r0
 80073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073d8:	429a      	cmp	r2, r3
 80073da:	d80b      	bhi.n	80073f4 <HAL_SPI_TransmitReceive+0x20a>
 80073dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073de:	3301      	adds	r3, #1
 80073e0:	d008      	beq.n	80073f4 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 80073e2:	232b      	movs	r3, #43	@ 0x2b
 80073e4:	18fb      	adds	r3, r7, r3
 80073e6:	2203      	movs	r2, #3
 80073e8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2251      	movs	r2, #81	@ 0x51
 80073ee:	2101      	movs	r1, #1
 80073f0:	5499      	strb	r1, [r3, r2]
        goto error;
 80073f2:	e0ba      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1a2      	bne.n	8007344 <HAL_SPI_TransmitReceive+0x15a>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007402:	b29b      	uxth	r3, r3
 8007404:	2b00      	cmp	r3, #0
 8007406:	d19d      	bne.n	8007344 <HAL_SPI_TransmitReceive+0x15a>
 8007408:	e083      	b.n	8007512 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d005      	beq.n	800741e <HAL_SPI_TransmitReceive+0x234>
 8007412:	231a      	movs	r3, #26
 8007414:	18fb      	adds	r3, r7, r3
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d000      	beq.n	800741e <HAL_SPI_TransmitReceive+0x234>
 800741c:	e06f      	b.n	80074fe <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	330c      	adds	r3, #12
 8007428:	7812      	ldrb	r2, [r2, #0]
 800742a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800743a:	b29b      	uxth	r3, r3
 800743c:	3b01      	subs	r3, #1
 800743e:	b29a      	uxth	r2, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007444:	e05b      	b.n	80074fe <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	2202      	movs	r2, #2
 800744e:	4013      	ands	r3, r2
 8007450:	2b02      	cmp	r3, #2
 8007452:	d11c      	bne.n	800748e <HAL_SPI_TransmitReceive+0x2a4>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007458:	b29b      	uxth	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d017      	beq.n	800748e <HAL_SPI_TransmitReceive+0x2a4>
 800745e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007460:	2b01      	cmp	r3, #1
 8007462:	d114      	bne.n	800748e <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	330c      	adds	r3, #12
 800746e:	7812      	ldrb	r2, [r2, #0]
 8007470:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007480:	b29b      	uxth	r3, r3
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800748a:	2300      	movs	r3, #0
 800748c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	2201      	movs	r2, #1
 8007496:	4013      	ands	r3, r2
 8007498:	2b01      	cmp	r3, #1
 800749a:	d119      	bne.n	80074d0 <HAL_SPI_TransmitReceive+0x2e6>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d014      	beq.n	80074d0 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68da      	ldr	r2, [r3, #12]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b0:	b2d2      	uxtb	r2, r2
 80074b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b8:	1c5a      	adds	r2, r3, #1
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	3b01      	subs	r3, #1
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074cc:	2301      	movs	r3, #1
 80074ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80074d0:	f7fd fc6c 	bl	8004dac <HAL_GetTick>
 80074d4:	0002      	movs	r2, r0
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80074dc:	429a      	cmp	r2, r3
 80074de:	d802      	bhi.n	80074e6 <HAL_SPI_TransmitReceive+0x2fc>
 80074e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e2:	3301      	adds	r3, #1
 80074e4:	d102      	bne.n	80074ec <HAL_SPI_TransmitReceive+0x302>
 80074e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d108      	bne.n	80074fe <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 80074ec:	232b      	movs	r3, #43	@ 0x2b
 80074ee:	18fb      	adds	r3, r7, r3
 80074f0:	2203      	movs	r2, #3
 80074f2:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2251      	movs	r2, #81	@ 0x51
 80074f8:	2101      	movs	r1, #1
 80074fa:	5499      	strb	r1, [r3, r2]
        goto error;
 80074fc:	e035      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	d19e      	bne.n	8007446 <HAL_SPI_TransmitReceive+0x25c>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800750c:	b29b      	uxth	r3, r3
 800750e:	2b00      	cmp	r3, #0
 8007510:	d199      	bne.n	8007446 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007514:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	0018      	movs	r0, r3
 800751a:	f000 f8bf 	bl	800769c <SPI_EndRxTxTransaction>
 800751e:	1e03      	subs	r3, r0, #0
 8007520:	d007      	beq.n	8007532 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8007522:	232b      	movs	r3, #43	@ 0x2b
 8007524:	18fb      	adds	r3, r7, r3
 8007526:	2201      	movs	r2, #1
 8007528:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2220      	movs	r2, #32
 800752e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8007530:	e01b      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10a      	bne.n	8007550 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800753a:	2300      	movs	r3, #0
 800753c:	617b      	str	r3, [r7, #20]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	617b      	str	r3, [r7, #20]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	617b      	str	r3, [r7, #20]
 800754e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007554:	2b00      	cmp	r3, #0
 8007556:	d004      	beq.n	8007562 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8007558:	232b      	movs	r3, #43	@ 0x2b
 800755a:	18fb      	adds	r3, r7, r3
 800755c:	2201      	movs	r2, #1
 800755e:	701a      	strb	r2, [r3, #0]
 8007560:	e003      	b.n	800756a <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2251      	movs	r2, #81	@ 0x51
 8007566:	2101      	movs	r1, #1
 8007568:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2250      	movs	r2, #80	@ 0x50
 800756e:	2100      	movs	r1, #0
 8007570:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007572:	232b      	movs	r3, #43	@ 0x2b
 8007574:	18fb      	adds	r3, r7, r3
 8007576:	781b      	ldrb	r3, [r3, #0]
}
 8007578:	0018      	movs	r0, r3
 800757a:	46bd      	mov	sp, r7
 800757c:	b00c      	add	sp, #48	@ 0x30
 800757e:	bd80      	pop	{r7, pc}

08007580 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	603b      	str	r3, [r7, #0]
 800758c:	1dfb      	adds	r3, r7, #7
 800758e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007590:	f7fd fc0c 	bl	8004dac <HAL_GetTick>
 8007594:	0002      	movs	r2, r0
 8007596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007598:	1a9b      	subs	r3, r3, r2
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	18d3      	adds	r3, r2, r3
 800759e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80075a0:	f7fd fc04 	bl	8004dac <HAL_GetTick>
 80075a4:	0003      	movs	r3, r0
 80075a6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075a8:	4b3a      	ldr	r3, [pc, #232]	@ (8007694 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	015b      	lsls	r3, r3, #5
 80075ae:	0d1b      	lsrs	r3, r3, #20
 80075b0:	69fa      	ldr	r2, [r7, #28]
 80075b2:	4353      	muls	r3, r2
 80075b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075b6:	e058      	b.n	800766a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	3301      	adds	r3, #1
 80075bc:	d055      	beq.n	800766a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075be:	f7fd fbf5 	bl	8004dac <HAL_GetTick>
 80075c2:	0002      	movs	r2, r0
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	69fa      	ldr	r2, [r7, #28]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d902      	bls.n	80075d4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d142      	bne.n	800765a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	21e0      	movs	r1, #224	@ 0xe0
 80075e0:	438a      	bics	r2, r1
 80075e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	2382      	movs	r3, #130	@ 0x82
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d113      	bne.n	8007618 <SPI_WaitFlagStateUntilTimeout+0x98>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	689a      	ldr	r2, [r3, #8]
 80075f4:	2380      	movs	r3, #128	@ 0x80
 80075f6:	021b      	lsls	r3, r3, #8
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d005      	beq.n	8007608 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	689a      	ldr	r2, [r3, #8]
 8007600:	2380      	movs	r3, #128	@ 0x80
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	429a      	cmp	r2, r3
 8007606:	d107      	bne.n	8007618 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2140      	movs	r1, #64	@ 0x40
 8007614:	438a      	bics	r2, r1
 8007616:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800761c:	2380      	movs	r3, #128	@ 0x80
 800761e:	019b      	lsls	r3, r3, #6
 8007620:	429a      	cmp	r2, r3
 8007622:	d110      	bne.n	8007646 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	491a      	ldr	r1, [pc, #104]	@ (8007698 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007630:	400a      	ands	r2, r1
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2180      	movs	r1, #128	@ 0x80
 8007640:	0189      	lsls	r1, r1, #6
 8007642:	430a      	orrs	r2, r1
 8007644:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2251      	movs	r2, #81	@ 0x51
 800764a:	2101      	movs	r1, #1
 800764c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2250      	movs	r2, #80	@ 0x50
 8007652:	2100      	movs	r1, #0
 8007654:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e017      	b.n	800768a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007660:	2300      	movs	r3, #0
 8007662:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	3b01      	subs	r3, #1
 8007668:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	4013      	ands	r3, r2
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	1ad3      	subs	r3, r2, r3
 8007678:	425a      	negs	r2, r3
 800767a:	4153      	adcs	r3, r2
 800767c:	b2db      	uxtb	r3, r3
 800767e:	001a      	movs	r2, r3
 8007680:	1dfb      	adds	r3, r7, #7
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	429a      	cmp	r2, r3
 8007686:	d197      	bne.n	80075b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	0018      	movs	r0, r3
 800768c:	46bd      	mov	sp, r7
 800768e:	b008      	add	sp, #32
 8007690:	bd80      	pop	{r7, pc}
 8007692:	46c0      	nop			@ (mov r8, r8)
 8007694:	20000000 	.word	0x20000000
 8007698:	ffffdfff 	.word	0xffffdfff

0800769c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b088      	sub	sp, #32
 80076a0:	af02      	add	r7, sp, #8
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80076a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007720 <SPI_EndRxTxTransaction+0x84>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	491d      	ldr	r1, [pc, #116]	@ (8007724 <SPI_EndRxTxTransaction+0x88>)
 80076ae:	0018      	movs	r0, r3
 80076b0:	f7f8 fd46 	bl	8000140 <__udivsi3>
 80076b4:	0003      	movs	r3, r0
 80076b6:	001a      	movs	r2, r3
 80076b8:	0013      	movs	r3, r2
 80076ba:	015b      	lsls	r3, r3, #5
 80076bc:	1a9b      	subs	r3, r3, r2
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	189b      	adds	r3, r3, r2
 80076c2:	00db      	lsls	r3, r3, #3
 80076c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	685a      	ldr	r2, [r3, #4]
 80076ca:	2382      	movs	r3, #130	@ 0x82
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d112      	bne.n	80076f8 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	0013      	movs	r3, r2
 80076dc:	2200      	movs	r2, #0
 80076de:	2180      	movs	r1, #128	@ 0x80
 80076e0:	f7ff ff4e 	bl	8007580 <SPI_WaitFlagStateUntilTimeout>
 80076e4:	1e03      	subs	r3, r0, #0
 80076e6:	d016      	beq.n	8007716 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ec:	2220      	movs	r2, #32
 80076ee:	431a      	orrs	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e00f      	b.n	8007718 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00a      	beq.n	8007714 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	3b01      	subs	r3, #1
 8007702:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	2280      	movs	r2, #128	@ 0x80
 800770c:	4013      	ands	r3, r2
 800770e:	2b80      	cmp	r3, #128	@ 0x80
 8007710:	d0f2      	beq.n	80076f8 <SPI_EndRxTxTransaction+0x5c>
 8007712:	e000      	b.n	8007716 <SPI_EndRxTxTransaction+0x7a>
        break;
 8007714:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	0018      	movs	r0, r3
 800771a:	46bd      	mov	sp, r7
 800771c:	b006      	add	sp, #24
 800771e:	bd80      	pop	{r7, pc}
 8007720:	20000000 	.word	0x20000000
 8007724:	016e3600 	.word	0x016e3600

08007728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e032      	b.n	80077a0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2239      	movs	r2, #57	@ 0x39
 800773e:	5c9b      	ldrb	r3, [r3, r2]
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d107      	bne.n	8007756 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2238      	movs	r2, #56	@ 0x38
 800774a:	2100      	movs	r1, #0
 800774c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	0018      	movs	r0, r3
 8007752:	f000 f829 	bl	80077a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2239      	movs	r2, #57	@ 0x39
 800775a:	2102      	movs	r1, #2
 800775c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	3304      	adds	r3, #4
 8007766:	0019      	movs	r1, r3
 8007768:	0010      	movs	r0, r2
 800776a:	f000 f97f 	bl	8007a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	223e      	movs	r2, #62	@ 0x3e
 8007772:	2101      	movs	r1, #1
 8007774:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	223a      	movs	r2, #58	@ 0x3a
 800777a:	2101      	movs	r1, #1
 800777c:	5499      	strb	r1, [r3, r2]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	223b      	movs	r2, #59	@ 0x3b
 8007782:	2101      	movs	r1, #1
 8007784:	5499      	strb	r1, [r3, r2]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	223c      	movs	r2, #60	@ 0x3c
 800778a:	2101      	movs	r1, #1
 800778c:	5499      	strb	r1, [r3, r2]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	223d      	movs	r2, #61	@ 0x3d
 8007792:	2101      	movs	r1, #1
 8007794:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2239      	movs	r2, #57	@ 0x39
 800779a:	2101      	movs	r1, #1
 800779c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	0018      	movs	r0, r3
 80077a2:	46bd      	mov	sp, r7
 80077a4:	b002      	add	sp, #8
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80077b0:	46c0      	nop			@ (mov r8, r8)
 80077b2:	46bd      	mov	sp, r7
 80077b4:	b002      	add	sp, #8
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2239      	movs	r2, #57	@ 0x39
 80077c4:	5c9b      	ldrb	r3, [r3, r2]
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d001      	beq.n	80077d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e03b      	b.n	8007848 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2239      	movs	r2, #57	@ 0x39
 80077d4:	2102      	movs	r1, #2
 80077d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68da      	ldr	r2, [r3, #12]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2101      	movs	r1, #1
 80077e4:	430a      	orrs	r2, r1
 80077e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	2380      	movs	r3, #128	@ 0x80
 80077ee:	05db      	lsls	r3, r3, #23
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d00e      	beq.n	8007812 <HAL_TIM_Base_Start_IT+0x5a>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a15      	ldr	r2, [pc, #84]	@ (8007850 <HAL_TIM_Base_Start_IT+0x98>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d009      	beq.n	8007812 <HAL_TIM_Base_Start_IT+0x5a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a14      	ldr	r2, [pc, #80]	@ (8007854 <HAL_TIM_Base_Start_IT+0x9c>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d004      	beq.n	8007812 <HAL_TIM_Base_Start_IT+0x5a>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a12      	ldr	r2, [pc, #72]	@ (8007858 <HAL_TIM_Base_Start_IT+0xa0>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d111      	bne.n	8007836 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	2207      	movs	r2, #7
 800781a:	4013      	ands	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2b06      	cmp	r3, #6
 8007822:	d010      	beq.n	8007846 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2101      	movs	r1, #1
 8007830:	430a      	orrs	r2, r1
 8007832:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007834:	e007      	b.n	8007846 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2101      	movs	r1, #1
 8007842:	430a      	orrs	r2, r1
 8007844:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007846:	2300      	movs	r3, #0
}
 8007848:	0018      	movs	r0, r3
 800784a:	46bd      	mov	sp, r7
 800784c:	b004      	add	sp, #16
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40000400 	.word	0x40000400
 8007854:	40010800 	.word	0x40010800
 8007858:	40011400 	.word	0x40011400

0800785c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	2202      	movs	r2, #2
 800786c:	4013      	ands	r3, r2
 800786e:	2b02      	cmp	r3, #2
 8007870:	d124      	bne.n	80078bc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	2202      	movs	r2, #2
 800787a:	4013      	ands	r3, r2
 800787c:	2b02      	cmp	r3, #2
 800787e:	d11d      	bne.n	80078bc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2203      	movs	r2, #3
 8007886:	4252      	negs	r2, r2
 8007888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	699b      	ldr	r3, [r3, #24]
 8007896:	2203      	movs	r2, #3
 8007898:	4013      	ands	r3, r2
 800789a:	d004      	beq.n	80078a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	0018      	movs	r0, r3
 80078a0:	f000 f8cc 	bl	8007a3c <HAL_TIM_IC_CaptureCallback>
 80078a4:	e007      	b.n	80078b6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	0018      	movs	r0, r3
 80078aa:	f000 f8bf 	bl	8007a2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	0018      	movs	r0, r3
 80078b2:	f000 f8cb 	bl	8007a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2204      	movs	r2, #4
 80078c4:	4013      	ands	r3, r2
 80078c6:	2b04      	cmp	r3, #4
 80078c8:	d125      	bne.n	8007916 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	2204      	movs	r2, #4
 80078d2:	4013      	ands	r3, r2
 80078d4:	2b04      	cmp	r3, #4
 80078d6:	d11e      	bne.n	8007916 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2205      	movs	r2, #5
 80078de:	4252      	negs	r2, r2
 80078e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2202      	movs	r2, #2
 80078e6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	699a      	ldr	r2, [r3, #24]
 80078ee:	23c0      	movs	r3, #192	@ 0xc0
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4013      	ands	r3, r2
 80078f4:	d004      	beq.n	8007900 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	0018      	movs	r0, r3
 80078fa:	f000 f89f 	bl	8007a3c <HAL_TIM_IC_CaptureCallback>
 80078fe:	e007      	b.n	8007910 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	0018      	movs	r0, r3
 8007904:	f000 f892 	bl	8007a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	0018      	movs	r0, r3
 800790c:	f000 f89e 	bl	8007a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	691b      	ldr	r3, [r3, #16]
 800791c:	2208      	movs	r2, #8
 800791e:	4013      	ands	r3, r2
 8007920:	2b08      	cmp	r3, #8
 8007922:	d124      	bne.n	800796e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	2208      	movs	r2, #8
 800792c:	4013      	ands	r3, r2
 800792e:	2b08      	cmp	r3, #8
 8007930:	d11d      	bne.n	800796e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2209      	movs	r2, #9
 8007938:	4252      	negs	r2, r2
 800793a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2204      	movs	r2, #4
 8007940:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	2203      	movs	r2, #3
 800794a:	4013      	ands	r3, r2
 800794c:	d004      	beq.n	8007958 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	0018      	movs	r0, r3
 8007952:	f000 f873 	bl	8007a3c <HAL_TIM_IC_CaptureCallback>
 8007956:	e007      	b.n	8007968 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	0018      	movs	r0, r3
 800795c:	f000 f866 	bl	8007a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	0018      	movs	r0, r3
 8007964:	f000 f872 	bl	8007a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2210      	movs	r2, #16
 8007976:	4013      	ands	r3, r2
 8007978:	2b10      	cmp	r3, #16
 800797a:	d125      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	2210      	movs	r2, #16
 8007984:	4013      	ands	r3, r2
 8007986:	2b10      	cmp	r3, #16
 8007988:	d11e      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2211      	movs	r2, #17
 8007990:	4252      	negs	r2, r2
 8007992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2208      	movs	r2, #8
 8007998:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	69da      	ldr	r2, [r3, #28]
 80079a0:	23c0      	movs	r3, #192	@ 0xc0
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4013      	ands	r3, r2
 80079a6:	d004      	beq.n	80079b2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	0018      	movs	r0, r3
 80079ac:	f000 f846 	bl	8007a3c <HAL_TIM_IC_CaptureCallback>
 80079b0:	e007      	b.n	80079c2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	0018      	movs	r0, r3
 80079b6:	f000 f839 	bl	8007a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	0018      	movs	r0, r3
 80079be:	f000 f845 	bl	8007a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	2201      	movs	r2, #1
 80079d0:	4013      	ands	r3, r2
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d10f      	bne.n	80079f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	4013      	ands	r3, r2
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d108      	bne.n	80079f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2202      	movs	r2, #2
 80079ea:	4252      	negs	r2, r2
 80079ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fc f95b 	bl	8003cac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	2240      	movs	r2, #64	@ 0x40
 80079fe:	4013      	ands	r3, r2
 8007a00:	2b40      	cmp	r3, #64	@ 0x40
 8007a02:	d10f      	bne.n	8007a24 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	2240      	movs	r2, #64	@ 0x40
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	2b40      	cmp	r3, #64	@ 0x40
 8007a10:	d108      	bne.n	8007a24 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2241      	movs	r2, #65	@ 0x41
 8007a18:	4252      	negs	r2, r2
 8007a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	0018      	movs	r0, r3
 8007a20:	f000 f81c 	bl	8007a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a24:	46c0      	nop			@ (mov r8, r8)
 8007a26:	46bd      	mov	sp, r7
 8007a28:	b002      	add	sp, #8
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a34:	46c0      	nop			@ (mov r8, r8)
 8007a36:	46bd      	mov	sp, r7
 8007a38:	b002      	add	sp, #8
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a44:	46c0      	nop			@ (mov r8, r8)
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b002      	add	sp, #8
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a54:	46c0      	nop			@ (mov r8, r8)
 8007a56:	46bd      	mov	sp, r7
 8007a58:	b002      	add	sp, #8
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a64:	46c0      	nop			@ (mov r8, r8)
 8007a66:	46bd      	mov	sp, r7
 8007a68:	b002      	add	sp, #8
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	2380      	movs	r3, #128	@ 0x80
 8007a80:	05db      	lsls	r3, r3, #23
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d00b      	beq.n	8007a9e <TIM_Base_SetConfig+0x32>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a23      	ldr	r2, [pc, #140]	@ (8007b18 <TIM_Base_SetConfig+0xac>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d007      	beq.n	8007a9e <TIM_Base_SetConfig+0x32>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a22      	ldr	r2, [pc, #136]	@ (8007b1c <TIM_Base_SetConfig+0xb0>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d003      	beq.n	8007a9e <TIM_Base_SetConfig+0x32>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a21      	ldr	r2, [pc, #132]	@ (8007b20 <TIM_Base_SetConfig+0xb4>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d108      	bne.n	8007ab0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2270      	movs	r2, #112	@ 0x70
 8007aa2:	4393      	bics	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	2380      	movs	r3, #128	@ 0x80
 8007ab4:	05db      	lsls	r3, r3, #23
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d00b      	beq.n	8007ad2 <TIM_Base_SetConfig+0x66>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a16      	ldr	r2, [pc, #88]	@ (8007b18 <TIM_Base_SetConfig+0xac>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d007      	beq.n	8007ad2 <TIM_Base_SetConfig+0x66>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a15      	ldr	r2, [pc, #84]	@ (8007b1c <TIM_Base_SetConfig+0xb0>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d003      	beq.n	8007ad2 <TIM_Base_SetConfig+0x66>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a14      	ldr	r2, [pc, #80]	@ (8007b20 <TIM_Base_SetConfig+0xb4>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d108      	bne.n	8007ae4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4a13      	ldr	r2, [pc, #76]	@ (8007b24 <TIM_Base_SetConfig+0xb8>)
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2280      	movs	r2, #128	@ 0x80
 8007ae8:	4393      	bics	r3, r2
 8007aea:	001a      	movs	r2, r3
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	689a      	ldr	r2, [r3, #8]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	615a      	str	r2, [r3, #20]
}
 8007b10:	46c0      	nop			@ (mov r8, r8)
 8007b12:	46bd      	mov	sp, r7
 8007b14:	b004      	add	sp, #16
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	40000400 	.word	0x40000400
 8007b1c:	40010800 	.word	0x40010800
 8007b20:	40011400 	.word	0x40011400
 8007b24:	fffffcff 	.word	0xfffffcff

08007b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d101      	bne.n	8007b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e044      	b.n	8007bc4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d107      	bne.n	8007b52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2278      	movs	r2, #120	@ 0x78
 8007b46:	2100      	movs	r1, #0
 8007b48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	0018      	movs	r0, r3
 8007b4e:	f7fc ff39 	bl	80049c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2224      	movs	r2, #36	@ 0x24
 8007b56:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2101      	movs	r1, #1
 8007b64:	438a      	bics	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	0018      	movs	r0, r3
 8007b6c:	f000 f8d0 	bl	8007d10 <UART_SetConfig>
 8007b70:	0003      	movs	r3, r0
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d101      	bne.n	8007b7a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e024      	b.n	8007bc4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	0018      	movs	r0, r3
 8007b86:	f000 fb61 	bl	800824c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685a      	ldr	r2, [r3, #4]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	490d      	ldr	r1, [pc, #52]	@ (8007bcc <HAL_UART_Init+0xa4>)
 8007b96:	400a      	ands	r2, r1
 8007b98:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	212a      	movs	r1, #42	@ 0x2a
 8007ba6:	438a      	bics	r2, r1
 8007ba8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f000 fbf9 	bl	80083b4 <UART_CheckIdleState>
 8007bc2:	0003      	movs	r3, r0
}
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	b002      	add	sp, #8
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	ffffb7ff 	.word	0xffffb7ff

08007bd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b08a      	sub	sp, #40	@ 0x28
 8007bd4:	af02      	add	r7, sp, #8
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	603b      	str	r3, [r7, #0]
 8007bdc:	1dbb      	adds	r3, r7, #6
 8007bde:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007be4:	2b20      	cmp	r3, #32
 8007be6:	d000      	beq.n	8007bea <HAL_UART_Transmit+0x1a>
 8007be8:	e08c      	b.n	8007d04 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d003      	beq.n	8007bf8 <HAL_UART_Transmit+0x28>
 8007bf0:	1dbb      	adds	r3, r7, #6
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d101      	bne.n	8007bfc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e084      	b.n	8007d06 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	689a      	ldr	r2, [r3, #8]
 8007c00:	2380      	movs	r3, #128	@ 0x80
 8007c02:	015b      	lsls	r3, r3, #5
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d109      	bne.n	8007c1c <HAL_UART_Transmit+0x4c>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d105      	bne.n	8007c1c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	2201      	movs	r2, #1
 8007c14:	4013      	ands	r3, r2
 8007c16:	d001      	beq.n	8007c1c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e074      	b.n	8007d06 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2284      	movs	r2, #132	@ 0x84
 8007c20:	2100      	movs	r1, #0
 8007c22:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2221      	movs	r2, #33	@ 0x21
 8007c28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c2a:	f7fd f8bf 	bl	8004dac <HAL_GetTick>
 8007c2e:	0003      	movs	r3, r0
 8007c30:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	1dba      	adds	r2, r7, #6
 8007c36:	2150      	movs	r1, #80	@ 0x50
 8007c38:	8812      	ldrh	r2, [r2, #0]
 8007c3a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	1dba      	adds	r2, r7, #6
 8007c40:	2152      	movs	r1, #82	@ 0x52
 8007c42:	8812      	ldrh	r2, [r2, #0]
 8007c44:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689a      	ldr	r2, [r3, #8]
 8007c4a:	2380      	movs	r3, #128	@ 0x80
 8007c4c:	015b      	lsls	r3, r3, #5
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d108      	bne.n	8007c64 <HAL_UART_Transmit+0x94>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d104      	bne.n	8007c64 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	61bb      	str	r3, [r7, #24]
 8007c62:	e003      	b.n	8007c6c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c6c:	e02f      	b.n	8007cce <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	0013      	movs	r3, r2
 8007c78:	2200      	movs	r2, #0
 8007c7a:	2180      	movs	r1, #128	@ 0x80
 8007c7c:	f000 fc42 	bl	8008504 <UART_WaitOnFlagUntilTimeout>
 8007c80:	1e03      	subs	r3, r0, #0
 8007c82:	d004      	beq.n	8007c8e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2220      	movs	r2, #32
 8007c88:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e03b      	b.n	8007d06 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d10b      	bne.n	8007cac <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	881b      	ldrh	r3, [r3, #0]
 8007c98:	001a      	movs	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	05d2      	lsls	r2, r2, #23
 8007ca0:	0dd2      	lsrs	r2, r2, #23
 8007ca2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	3302      	adds	r3, #2
 8007ca8:	61bb      	str	r3, [r7, #24]
 8007caa:	e007      	b.n	8007cbc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	781a      	ldrb	r2, [r3, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2252      	movs	r2, #82	@ 0x52
 8007cc0:	5a9b      	ldrh	r3, [r3, r2]
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b299      	uxth	r1, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2252      	movs	r2, #82	@ 0x52
 8007ccc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2252      	movs	r2, #82	@ 0x52
 8007cd2:	5a9b      	ldrh	r3, [r3, r2]
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1c9      	bne.n	8007c6e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	0013      	movs	r3, r2
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2140      	movs	r1, #64	@ 0x40
 8007ce8:	f000 fc0c 	bl	8008504 <UART_WaitOnFlagUntilTimeout>
 8007cec:	1e03      	subs	r3, r0, #0
 8007cee:	d004      	beq.n	8007cfa <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e005      	b.n	8007d06 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	e000      	b.n	8007d06 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007d04:	2302      	movs	r3, #2
  }
}
 8007d06:	0018      	movs	r0, r3
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	b008      	add	sp, #32
 8007d0c:	bd80      	pop	{r7, pc}
	...

08007d10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d10:	b5b0      	push	{r4, r5, r7, lr}
 8007d12:	b08e      	sub	sp, #56	@ 0x38
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d18:	231a      	movs	r3, #26
 8007d1a:	2218      	movs	r2, #24
 8007d1c:	189b      	adds	r3, r3, r2
 8007d1e:	19db      	adds	r3, r3, r7
 8007d20:	2200      	movs	r2, #0
 8007d22:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	431a      	orrs	r2, r3
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	69db      	ldr	r3, [r3, #28]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4ac3      	ldr	r2, [pc, #780]	@ (8008050 <UART_SetConfig+0x340>)
 8007d44:	4013      	ands	r3, r2
 8007d46:	0019      	movs	r1, r3
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	4abe      	ldr	r2, [pc, #760]	@ (8008054 <UART_SetConfig+0x344>)
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	0019      	movs	r1, r3
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	68da      	ldr	r2, [r3, #12]
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4ab8      	ldr	r2, [pc, #736]	@ (8008058 <UART_SetConfig+0x348>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d004      	beq.n	8007d84 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d80:	4313      	orrs	r3, r2
 8007d82:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	4ab4      	ldr	r2, [pc, #720]	@ (800805c <UART_SetConfig+0x34c>)
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	0019      	movs	r1, r3
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d96:	430a      	orrs	r2, r1
 8007d98:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4ab0      	ldr	r2, [pc, #704]	@ (8008060 <UART_SetConfig+0x350>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d131      	bne.n	8007e08 <UART_SetConfig+0xf8>
 8007da4:	4baf      	ldr	r3, [pc, #700]	@ (8008064 <UART_SetConfig+0x354>)
 8007da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007da8:	2203      	movs	r2, #3
 8007daa:	4013      	ands	r3, r2
 8007dac:	2b03      	cmp	r3, #3
 8007dae:	d01d      	beq.n	8007dec <UART_SetConfig+0xdc>
 8007db0:	d823      	bhi.n	8007dfa <UART_SetConfig+0xea>
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d00c      	beq.n	8007dd0 <UART_SetConfig+0xc0>
 8007db6:	d820      	bhi.n	8007dfa <UART_SetConfig+0xea>
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d002      	beq.n	8007dc2 <UART_SetConfig+0xb2>
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d00e      	beq.n	8007dde <UART_SetConfig+0xce>
 8007dc0:	e01b      	b.n	8007dfa <UART_SetConfig+0xea>
 8007dc2:	231b      	movs	r3, #27
 8007dc4:	2218      	movs	r2, #24
 8007dc6:	189b      	adds	r3, r3, r2
 8007dc8:	19db      	adds	r3, r3, r7
 8007dca:	2201      	movs	r2, #1
 8007dcc:	701a      	strb	r2, [r3, #0]
 8007dce:	e0b4      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007dd0:	231b      	movs	r3, #27
 8007dd2:	2218      	movs	r2, #24
 8007dd4:	189b      	adds	r3, r3, r2
 8007dd6:	19db      	adds	r3, r3, r7
 8007dd8:	2202      	movs	r2, #2
 8007dda:	701a      	strb	r2, [r3, #0]
 8007ddc:	e0ad      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007dde:	231b      	movs	r3, #27
 8007de0:	2218      	movs	r2, #24
 8007de2:	189b      	adds	r3, r3, r2
 8007de4:	19db      	adds	r3, r3, r7
 8007de6:	2204      	movs	r2, #4
 8007de8:	701a      	strb	r2, [r3, #0]
 8007dea:	e0a6      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007dec:	231b      	movs	r3, #27
 8007dee:	2218      	movs	r2, #24
 8007df0:	189b      	adds	r3, r3, r2
 8007df2:	19db      	adds	r3, r3, r7
 8007df4:	2208      	movs	r2, #8
 8007df6:	701a      	strb	r2, [r3, #0]
 8007df8:	e09f      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007dfa:	231b      	movs	r3, #27
 8007dfc:	2218      	movs	r2, #24
 8007dfe:	189b      	adds	r3, r3, r2
 8007e00:	19db      	adds	r3, r3, r7
 8007e02:	2210      	movs	r2, #16
 8007e04:	701a      	strb	r2, [r3, #0]
 8007e06:	e098      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a96      	ldr	r2, [pc, #600]	@ (8008068 <UART_SetConfig+0x358>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d131      	bne.n	8007e76 <UART_SetConfig+0x166>
 8007e12:	4b94      	ldr	r3, [pc, #592]	@ (8008064 <UART_SetConfig+0x354>)
 8007e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e16:	220c      	movs	r2, #12
 8007e18:	4013      	ands	r3, r2
 8007e1a:	2b0c      	cmp	r3, #12
 8007e1c:	d01d      	beq.n	8007e5a <UART_SetConfig+0x14a>
 8007e1e:	d823      	bhi.n	8007e68 <UART_SetConfig+0x158>
 8007e20:	2b08      	cmp	r3, #8
 8007e22:	d00c      	beq.n	8007e3e <UART_SetConfig+0x12e>
 8007e24:	d820      	bhi.n	8007e68 <UART_SetConfig+0x158>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d002      	beq.n	8007e30 <UART_SetConfig+0x120>
 8007e2a:	2b04      	cmp	r3, #4
 8007e2c:	d00e      	beq.n	8007e4c <UART_SetConfig+0x13c>
 8007e2e:	e01b      	b.n	8007e68 <UART_SetConfig+0x158>
 8007e30:	231b      	movs	r3, #27
 8007e32:	2218      	movs	r2, #24
 8007e34:	189b      	adds	r3, r3, r2
 8007e36:	19db      	adds	r3, r3, r7
 8007e38:	2200      	movs	r2, #0
 8007e3a:	701a      	strb	r2, [r3, #0]
 8007e3c:	e07d      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e3e:	231b      	movs	r3, #27
 8007e40:	2218      	movs	r2, #24
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	19db      	adds	r3, r3, r7
 8007e46:	2202      	movs	r2, #2
 8007e48:	701a      	strb	r2, [r3, #0]
 8007e4a:	e076      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e4c:	231b      	movs	r3, #27
 8007e4e:	2218      	movs	r2, #24
 8007e50:	189b      	adds	r3, r3, r2
 8007e52:	19db      	adds	r3, r3, r7
 8007e54:	2204      	movs	r2, #4
 8007e56:	701a      	strb	r2, [r3, #0]
 8007e58:	e06f      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e5a:	231b      	movs	r3, #27
 8007e5c:	2218      	movs	r2, #24
 8007e5e:	189b      	adds	r3, r3, r2
 8007e60:	19db      	adds	r3, r3, r7
 8007e62:	2208      	movs	r2, #8
 8007e64:	701a      	strb	r2, [r3, #0]
 8007e66:	e068      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e68:	231b      	movs	r3, #27
 8007e6a:	2218      	movs	r2, #24
 8007e6c:	189b      	adds	r3, r3, r2
 8007e6e:	19db      	adds	r3, r3, r7
 8007e70:	2210      	movs	r2, #16
 8007e72:	701a      	strb	r2, [r3, #0]
 8007e74:	e061      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e76:	69fb      	ldr	r3, [r7, #28]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a7c      	ldr	r2, [pc, #496]	@ (800806c <UART_SetConfig+0x35c>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d106      	bne.n	8007e8e <UART_SetConfig+0x17e>
 8007e80:	231b      	movs	r3, #27
 8007e82:	2218      	movs	r2, #24
 8007e84:	189b      	adds	r3, r3, r2
 8007e86:	19db      	adds	r3, r3, r7
 8007e88:	2200      	movs	r2, #0
 8007e8a:	701a      	strb	r2, [r3, #0]
 8007e8c:	e055      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a77      	ldr	r2, [pc, #476]	@ (8008070 <UART_SetConfig+0x360>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d106      	bne.n	8007ea6 <UART_SetConfig+0x196>
 8007e98:	231b      	movs	r3, #27
 8007e9a:	2218      	movs	r2, #24
 8007e9c:	189b      	adds	r3, r3, r2
 8007e9e:	19db      	adds	r3, r3, r7
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	701a      	strb	r2, [r3, #0]
 8007ea4:	e049      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a6b      	ldr	r2, [pc, #428]	@ (8008058 <UART_SetConfig+0x348>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d13e      	bne.n	8007f2e <UART_SetConfig+0x21e>
 8007eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8008064 <UART_SetConfig+0x354>)
 8007eb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007eb4:	23c0      	movs	r3, #192	@ 0xc0
 8007eb6:	011b      	lsls	r3, r3, #4
 8007eb8:	4013      	ands	r3, r2
 8007eba:	22c0      	movs	r2, #192	@ 0xc0
 8007ebc:	0112      	lsls	r2, r2, #4
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d027      	beq.n	8007f12 <UART_SetConfig+0x202>
 8007ec2:	22c0      	movs	r2, #192	@ 0xc0
 8007ec4:	0112      	lsls	r2, r2, #4
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d82a      	bhi.n	8007f20 <UART_SetConfig+0x210>
 8007eca:	2280      	movs	r2, #128	@ 0x80
 8007ecc:	0112      	lsls	r2, r2, #4
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d011      	beq.n	8007ef6 <UART_SetConfig+0x1e6>
 8007ed2:	2280      	movs	r2, #128	@ 0x80
 8007ed4:	0112      	lsls	r2, r2, #4
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d822      	bhi.n	8007f20 <UART_SetConfig+0x210>
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <UART_SetConfig+0x1d8>
 8007ede:	2280      	movs	r2, #128	@ 0x80
 8007ee0:	00d2      	lsls	r2, r2, #3
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d00e      	beq.n	8007f04 <UART_SetConfig+0x1f4>
 8007ee6:	e01b      	b.n	8007f20 <UART_SetConfig+0x210>
 8007ee8:	231b      	movs	r3, #27
 8007eea:	2218      	movs	r2, #24
 8007eec:	189b      	adds	r3, r3, r2
 8007eee:	19db      	adds	r3, r3, r7
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	701a      	strb	r2, [r3, #0]
 8007ef4:	e021      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007ef6:	231b      	movs	r3, #27
 8007ef8:	2218      	movs	r2, #24
 8007efa:	189b      	adds	r3, r3, r2
 8007efc:	19db      	adds	r3, r3, r7
 8007efe:	2202      	movs	r2, #2
 8007f00:	701a      	strb	r2, [r3, #0]
 8007f02:	e01a      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007f04:	231b      	movs	r3, #27
 8007f06:	2218      	movs	r2, #24
 8007f08:	189b      	adds	r3, r3, r2
 8007f0a:	19db      	adds	r3, r3, r7
 8007f0c:	2204      	movs	r2, #4
 8007f0e:	701a      	strb	r2, [r3, #0]
 8007f10:	e013      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007f12:	231b      	movs	r3, #27
 8007f14:	2218      	movs	r2, #24
 8007f16:	189b      	adds	r3, r3, r2
 8007f18:	19db      	adds	r3, r3, r7
 8007f1a:	2208      	movs	r2, #8
 8007f1c:	701a      	strb	r2, [r3, #0]
 8007f1e:	e00c      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007f20:	231b      	movs	r3, #27
 8007f22:	2218      	movs	r2, #24
 8007f24:	189b      	adds	r3, r3, r2
 8007f26:	19db      	adds	r3, r3, r7
 8007f28:	2210      	movs	r2, #16
 8007f2a:	701a      	strb	r2, [r3, #0]
 8007f2c:	e005      	b.n	8007f3a <UART_SetConfig+0x22a>
 8007f2e:	231b      	movs	r3, #27
 8007f30:	2218      	movs	r2, #24
 8007f32:	189b      	adds	r3, r3, r2
 8007f34:	19db      	adds	r3, r3, r7
 8007f36:	2210      	movs	r2, #16
 8007f38:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a46      	ldr	r2, [pc, #280]	@ (8008058 <UART_SetConfig+0x348>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d000      	beq.n	8007f46 <UART_SetConfig+0x236>
 8007f44:	e09a      	b.n	800807c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f46:	231b      	movs	r3, #27
 8007f48:	2218      	movs	r2, #24
 8007f4a:	189b      	adds	r3, r3, r2
 8007f4c:	19db      	adds	r3, r3, r7
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	d01d      	beq.n	8007f90 <UART_SetConfig+0x280>
 8007f54:	dc20      	bgt.n	8007f98 <UART_SetConfig+0x288>
 8007f56:	2b04      	cmp	r3, #4
 8007f58:	d015      	beq.n	8007f86 <UART_SetConfig+0x276>
 8007f5a:	dc1d      	bgt.n	8007f98 <UART_SetConfig+0x288>
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <UART_SetConfig+0x256>
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d005      	beq.n	8007f70 <UART_SetConfig+0x260>
 8007f64:	e018      	b.n	8007f98 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f66:	f7fe fd53 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 8007f6a:	0003      	movs	r3, r0
 8007f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f6e:	e01c      	b.n	8007faa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f70:	4b3c      	ldr	r3, [pc, #240]	@ (8008064 <UART_SetConfig+0x354>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2210      	movs	r2, #16
 8007f76:	4013      	ands	r3, r2
 8007f78:	d002      	beq.n	8007f80 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8008074 <UART_SetConfig+0x364>)
 8007f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007f7e:	e014      	b.n	8007faa <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8007f80:	4b3d      	ldr	r3, [pc, #244]	@ (8008078 <UART_SetConfig+0x368>)
 8007f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f84:	e011      	b.n	8007faa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f86:	f7fe fc93 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 8007f8a:	0003      	movs	r3, r0
 8007f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f8e:	e00c      	b.n	8007faa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f90:	2380      	movs	r3, #128	@ 0x80
 8007f92:	021b      	lsls	r3, r3, #8
 8007f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f96:	e008      	b.n	8007faa <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007f9c:	231a      	movs	r3, #26
 8007f9e:	2218      	movs	r2, #24
 8007fa0:	189b      	adds	r3, r3, r2
 8007fa2:	19db      	adds	r3, r3, r7
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	701a      	strb	r2, [r3, #0]
        break;
 8007fa8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d100      	bne.n	8007fb2 <UART_SetConfig+0x2a2>
 8007fb0:	e133      	b.n	800821a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007fb2:	69fb      	ldr	r3, [r7, #28]
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	0013      	movs	r3, r2
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	189b      	adds	r3, r3, r2
 8007fbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d305      	bcc.n	8007fce <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007fc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d906      	bls.n	8007fdc <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8007fce:	231a      	movs	r3, #26
 8007fd0:	2218      	movs	r2, #24
 8007fd2:	189b      	adds	r3, r3, r2
 8007fd4:	19db      	adds	r3, r3, r7
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	701a      	strb	r2, [r3, #0]
 8007fda:	e11e      	b.n	800821a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fde:	613b      	str	r3, [r7, #16]
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	6939      	ldr	r1, [r7, #16]
 8007fe6:	697a      	ldr	r2, [r7, #20]
 8007fe8:	000b      	movs	r3, r1
 8007fea:	0e1b      	lsrs	r3, r3, #24
 8007fec:	0010      	movs	r0, r2
 8007fee:	0205      	lsls	r5, r0, #8
 8007ff0:	431d      	orrs	r5, r3
 8007ff2:	000b      	movs	r3, r1
 8007ff4:	021c      	lsls	r4, r3, #8
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	085b      	lsrs	r3, r3, #1
 8007ffc:	60bb      	str	r3, [r7, #8]
 8007ffe:	2300      	movs	r3, #0
 8008000:	60fb      	str	r3, [r7, #12]
 8008002:	68b8      	ldr	r0, [r7, #8]
 8008004:	68f9      	ldr	r1, [r7, #12]
 8008006:	1900      	adds	r0, r0, r4
 8008008:	4169      	adcs	r1, r5
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	603b      	str	r3, [r7, #0]
 8008010:	2300      	movs	r3, #0
 8008012:	607b      	str	r3, [r7, #4]
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f7f8 fa80 	bl	800051c <__aeabi_uldivmod>
 800801c:	0002      	movs	r2, r0
 800801e:	000b      	movs	r3, r1
 8008020:	0013      	movs	r3, r2
 8008022:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008024:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008026:	23c0      	movs	r3, #192	@ 0xc0
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	429a      	cmp	r2, r3
 800802c:	d309      	bcc.n	8008042 <UART_SetConfig+0x332>
 800802e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008030:	2380      	movs	r3, #128	@ 0x80
 8008032:	035b      	lsls	r3, r3, #13
 8008034:	429a      	cmp	r2, r3
 8008036:	d204      	bcs.n	8008042 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800803e:	60da      	str	r2, [r3, #12]
 8008040:	e0eb      	b.n	800821a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8008042:	231a      	movs	r3, #26
 8008044:	2218      	movs	r2, #24
 8008046:	189b      	adds	r3, r3, r2
 8008048:	19db      	adds	r3, r3, r7
 800804a:	2201      	movs	r2, #1
 800804c:	701a      	strb	r2, [r3, #0]
 800804e:	e0e4      	b.n	800821a <UART_SetConfig+0x50a>
 8008050:	efff69f3 	.word	0xefff69f3
 8008054:	ffffcfff 	.word	0xffffcfff
 8008058:	40004800 	.word	0x40004800
 800805c:	fffff4ff 	.word	0xfffff4ff
 8008060:	40013800 	.word	0x40013800
 8008064:	40021000 	.word	0x40021000
 8008068:	40004400 	.word	0x40004400
 800806c:	40004c00 	.word	0x40004c00
 8008070:	40005000 	.word	0x40005000
 8008074:	003d0900 	.word	0x003d0900
 8008078:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	69da      	ldr	r2, [r3, #28]
 8008080:	2380      	movs	r3, #128	@ 0x80
 8008082:	021b      	lsls	r3, r3, #8
 8008084:	429a      	cmp	r2, r3
 8008086:	d000      	beq.n	800808a <UART_SetConfig+0x37a>
 8008088:	e070      	b.n	800816c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800808a:	231b      	movs	r3, #27
 800808c:	2218      	movs	r2, #24
 800808e:	189b      	adds	r3, r3, r2
 8008090:	19db      	adds	r3, r3, r7
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	2b08      	cmp	r3, #8
 8008096:	d822      	bhi.n	80080de <UART_SetConfig+0x3ce>
 8008098:	009a      	lsls	r2, r3, #2
 800809a:	4b67      	ldr	r3, [pc, #412]	@ (8008238 <UART_SetConfig+0x528>)
 800809c:	18d3      	adds	r3, r2, r3
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080a2:	f7fe fcb5 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 80080a6:	0003      	movs	r3, r0
 80080a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80080aa:	e021      	b.n	80080f0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080ac:	f7fe fcc6 	bl	8006a3c <HAL_RCC_GetPCLK2Freq>
 80080b0:	0003      	movs	r3, r0
 80080b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80080b4:	e01c      	b.n	80080f0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80080b6:	4b61      	ldr	r3, [pc, #388]	@ (800823c <UART_SetConfig+0x52c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2210      	movs	r2, #16
 80080bc:	4013      	ands	r3, r2
 80080be:	d002      	beq.n	80080c6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80080c0:	4b5f      	ldr	r3, [pc, #380]	@ (8008240 <UART_SetConfig+0x530>)
 80080c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80080c4:	e014      	b.n	80080f0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80080c6:	4b5f      	ldr	r3, [pc, #380]	@ (8008244 <UART_SetConfig+0x534>)
 80080c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80080ca:	e011      	b.n	80080f0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080cc:	f7fe fbf0 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 80080d0:	0003      	movs	r3, r0
 80080d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80080d4:	e00c      	b.n	80080f0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080d6:	2380      	movs	r3, #128	@ 0x80
 80080d8:	021b      	lsls	r3, r3, #8
 80080da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80080dc:	e008      	b.n	80080f0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80080de:	2300      	movs	r3, #0
 80080e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80080e2:	231a      	movs	r3, #26
 80080e4:	2218      	movs	r2, #24
 80080e6:	189b      	adds	r3, r3, r2
 80080e8:	19db      	adds	r3, r3, r7
 80080ea:	2201      	movs	r2, #1
 80080ec:	701a      	strb	r2, [r3, #0]
        break;
 80080ee:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d100      	bne.n	80080f8 <UART_SetConfig+0x3e8>
 80080f6:	e090      	b.n	800821a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fa:	005a      	lsls	r2, r3, #1
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	085b      	lsrs	r3, r3, #1
 8008102:	18d2      	adds	r2, r2, r3
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	0019      	movs	r1, r3
 800810a:	0010      	movs	r0, r2
 800810c:	f7f8 f818 	bl	8000140 <__udivsi3>
 8008110:	0003      	movs	r3, r0
 8008112:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008116:	2b0f      	cmp	r3, #15
 8008118:	d921      	bls.n	800815e <UART_SetConfig+0x44e>
 800811a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800811c:	2380      	movs	r3, #128	@ 0x80
 800811e:	025b      	lsls	r3, r3, #9
 8008120:	429a      	cmp	r2, r3
 8008122:	d21c      	bcs.n	800815e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008126:	b29a      	uxth	r2, r3
 8008128:	200e      	movs	r0, #14
 800812a:	2418      	movs	r4, #24
 800812c:	1903      	adds	r3, r0, r4
 800812e:	19db      	adds	r3, r3, r7
 8008130:	210f      	movs	r1, #15
 8008132:	438a      	bics	r2, r1
 8008134:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008138:	085b      	lsrs	r3, r3, #1
 800813a:	b29b      	uxth	r3, r3
 800813c:	2207      	movs	r2, #7
 800813e:	4013      	ands	r3, r2
 8008140:	b299      	uxth	r1, r3
 8008142:	1903      	adds	r3, r0, r4
 8008144:	19db      	adds	r3, r3, r7
 8008146:	1902      	adds	r2, r0, r4
 8008148:	19d2      	adds	r2, r2, r7
 800814a:	8812      	ldrh	r2, [r2, #0]
 800814c:	430a      	orrs	r2, r1
 800814e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	1902      	adds	r2, r0, r4
 8008156:	19d2      	adds	r2, r2, r7
 8008158:	8812      	ldrh	r2, [r2, #0]
 800815a:	60da      	str	r2, [r3, #12]
 800815c:	e05d      	b.n	800821a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800815e:	231a      	movs	r3, #26
 8008160:	2218      	movs	r2, #24
 8008162:	189b      	adds	r3, r3, r2
 8008164:	19db      	adds	r3, r3, r7
 8008166:	2201      	movs	r2, #1
 8008168:	701a      	strb	r2, [r3, #0]
 800816a:	e056      	b.n	800821a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800816c:	231b      	movs	r3, #27
 800816e:	2218      	movs	r2, #24
 8008170:	189b      	adds	r3, r3, r2
 8008172:	19db      	adds	r3, r3, r7
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	2b08      	cmp	r3, #8
 8008178:	d822      	bhi.n	80081c0 <UART_SetConfig+0x4b0>
 800817a:	009a      	lsls	r2, r3, #2
 800817c:	4b32      	ldr	r3, [pc, #200]	@ (8008248 <UART_SetConfig+0x538>)
 800817e:	18d3      	adds	r3, r2, r3
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008184:	f7fe fc44 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 8008188:	0003      	movs	r3, r0
 800818a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800818c:	e021      	b.n	80081d2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800818e:	f7fe fc55 	bl	8006a3c <HAL_RCC_GetPCLK2Freq>
 8008192:	0003      	movs	r3, r0
 8008194:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008196:	e01c      	b.n	80081d2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008198:	4b28      	ldr	r3, [pc, #160]	@ (800823c <UART_SetConfig+0x52c>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2210      	movs	r2, #16
 800819e:	4013      	ands	r3, r2
 80081a0:	d002      	beq.n	80081a8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80081a2:	4b27      	ldr	r3, [pc, #156]	@ (8008240 <UART_SetConfig+0x530>)
 80081a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081a6:	e014      	b.n	80081d2 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80081a8:	4b26      	ldr	r3, [pc, #152]	@ (8008244 <UART_SetConfig+0x534>)
 80081aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80081ac:	e011      	b.n	80081d2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081ae:	f7fe fb7f 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 80081b2:	0003      	movs	r3, r0
 80081b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80081b6:	e00c      	b.n	80081d2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081b8:	2380      	movs	r3, #128	@ 0x80
 80081ba:	021b      	lsls	r3, r3, #8
 80081bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80081be:	e008      	b.n	80081d2 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80081c0:	2300      	movs	r3, #0
 80081c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80081c4:	231a      	movs	r3, #26
 80081c6:	2218      	movs	r2, #24
 80081c8:	189b      	adds	r3, r3, r2
 80081ca:	19db      	adds	r3, r3, r7
 80081cc:	2201      	movs	r2, #1
 80081ce:	701a      	strb	r2, [r3, #0]
        break;
 80081d0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80081d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d020      	beq.n	800821a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	085a      	lsrs	r2, r3, #1
 80081de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e0:	18d2      	adds	r2, r2, r3
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	0019      	movs	r1, r3
 80081e8:	0010      	movs	r0, r2
 80081ea:	f7f7 ffa9 	bl	8000140 <__udivsi3>
 80081ee:	0003      	movs	r3, r0
 80081f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f4:	2b0f      	cmp	r3, #15
 80081f6:	d90a      	bls.n	800820e <UART_SetConfig+0x4fe>
 80081f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081fa:	2380      	movs	r3, #128	@ 0x80
 80081fc:	025b      	lsls	r3, r3, #9
 80081fe:	429a      	cmp	r2, r3
 8008200:	d205      	bcs.n	800820e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008204:	b29a      	uxth	r2, r3
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	60da      	str	r2, [r3, #12]
 800820c:	e005      	b.n	800821a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800820e:	231a      	movs	r3, #26
 8008210:	2218      	movs	r2, #24
 8008212:	189b      	adds	r3, r3, r2
 8008214:	19db      	adds	r3, r3, r7
 8008216:	2201      	movs	r2, #1
 8008218:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	2200      	movs	r2, #0
 800821e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	2200      	movs	r2, #0
 8008224:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008226:	231a      	movs	r3, #26
 8008228:	2218      	movs	r2, #24
 800822a:	189b      	adds	r3, r3, r2
 800822c:	19db      	adds	r3, r3, r7
 800822e:	781b      	ldrb	r3, [r3, #0]
}
 8008230:	0018      	movs	r0, r3
 8008232:	46bd      	mov	sp, r7
 8008234:	b00e      	add	sp, #56	@ 0x38
 8008236:	bdb0      	pop	{r4, r5, r7, pc}
 8008238:	0800e4d0 	.word	0x0800e4d0
 800823c:	40021000 	.word	0x40021000
 8008240:	003d0900 	.word	0x003d0900
 8008244:	00f42400 	.word	0x00f42400
 8008248:	0800e4f4 	.word	0x0800e4f4

0800824c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b082      	sub	sp, #8
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008258:	2201      	movs	r2, #1
 800825a:	4013      	ands	r3, r2
 800825c:	d00b      	beq.n	8008276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	4a4a      	ldr	r2, [pc, #296]	@ (8008390 <UART_AdvFeatureConfig+0x144>)
 8008266:	4013      	ands	r3, r2
 8008268:	0019      	movs	r1, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	430a      	orrs	r2, r1
 8008274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827a:	2202      	movs	r2, #2
 800827c:	4013      	ands	r3, r2
 800827e:	d00b      	beq.n	8008298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	4a43      	ldr	r2, [pc, #268]	@ (8008394 <UART_AdvFeatureConfig+0x148>)
 8008288:	4013      	ands	r3, r2
 800828a:	0019      	movs	r1, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	430a      	orrs	r2, r1
 8008296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829c:	2204      	movs	r2, #4
 800829e:	4013      	ands	r3, r2
 80082a0:	d00b      	beq.n	80082ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	4a3b      	ldr	r2, [pc, #236]	@ (8008398 <UART_AdvFeatureConfig+0x14c>)
 80082aa:	4013      	ands	r3, r2
 80082ac:	0019      	movs	r1, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	430a      	orrs	r2, r1
 80082b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082be:	2208      	movs	r2, #8
 80082c0:	4013      	ands	r3, r2
 80082c2:	d00b      	beq.n	80082dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	4a34      	ldr	r2, [pc, #208]	@ (800839c <UART_AdvFeatureConfig+0x150>)
 80082cc:	4013      	ands	r3, r2
 80082ce:	0019      	movs	r1, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e0:	2210      	movs	r2, #16
 80082e2:	4013      	ands	r3, r2
 80082e4:	d00b      	beq.n	80082fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	4a2c      	ldr	r2, [pc, #176]	@ (80083a0 <UART_AdvFeatureConfig+0x154>)
 80082ee:	4013      	ands	r3, r2
 80082f0:	0019      	movs	r1, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008302:	2220      	movs	r2, #32
 8008304:	4013      	ands	r3, r2
 8008306:	d00b      	beq.n	8008320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	4a25      	ldr	r2, [pc, #148]	@ (80083a4 <UART_AdvFeatureConfig+0x158>)
 8008310:	4013      	ands	r3, r2
 8008312:	0019      	movs	r1, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008324:	2240      	movs	r2, #64	@ 0x40
 8008326:	4013      	ands	r3, r2
 8008328:	d01d      	beq.n	8008366 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	4a1d      	ldr	r2, [pc, #116]	@ (80083a8 <UART_AdvFeatureConfig+0x15c>)
 8008332:	4013      	ands	r3, r2
 8008334:	0019      	movs	r1, r3
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008346:	2380      	movs	r3, #128	@ 0x80
 8008348:	035b      	lsls	r3, r3, #13
 800834a:	429a      	cmp	r2, r3
 800834c:	d10b      	bne.n	8008366 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	4a15      	ldr	r2, [pc, #84]	@ (80083ac <UART_AdvFeatureConfig+0x160>)
 8008356:	4013      	ands	r3, r2
 8008358:	0019      	movs	r1, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	430a      	orrs	r2, r1
 8008364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836a:	2280      	movs	r2, #128	@ 0x80
 800836c:	4013      	ands	r3, r2
 800836e:	d00b      	beq.n	8008388 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	4a0e      	ldr	r2, [pc, #56]	@ (80083b0 <UART_AdvFeatureConfig+0x164>)
 8008378:	4013      	ands	r3, r2
 800837a:	0019      	movs	r1, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	430a      	orrs	r2, r1
 8008386:	605a      	str	r2, [r3, #4]
  }
}
 8008388:	46c0      	nop			@ (mov r8, r8)
 800838a:	46bd      	mov	sp, r7
 800838c:	b002      	add	sp, #8
 800838e:	bd80      	pop	{r7, pc}
 8008390:	fffdffff 	.word	0xfffdffff
 8008394:	fffeffff 	.word	0xfffeffff
 8008398:	fffbffff 	.word	0xfffbffff
 800839c:	ffff7fff 	.word	0xffff7fff
 80083a0:	ffffefff 	.word	0xffffefff
 80083a4:	ffffdfff 	.word	0xffffdfff
 80083a8:	ffefffff 	.word	0xffefffff
 80083ac:	ff9fffff 	.word	0xff9fffff
 80083b0:	fff7ffff 	.word	0xfff7ffff

080083b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b092      	sub	sp, #72	@ 0x48
 80083b8:	af02      	add	r7, sp, #8
 80083ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2284      	movs	r2, #132	@ 0x84
 80083c0:	2100      	movs	r1, #0
 80083c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083c4:	f7fc fcf2 	bl	8004dac <HAL_GetTick>
 80083c8:	0003      	movs	r3, r0
 80083ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2208      	movs	r2, #8
 80083d4:	4013      	ands	r3, r2
 80083d6:	2b08      	cmp	r3, #8
 80083d8:	d12c      	bne.n	8008434 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083dc:	2280      	movs	r2, #128	@ 0x80
 80083de:	0391      	lsls	r1, r2, #14
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	4a46      	ldr	r2, [pc, #280]	@ (80084fc <UART_CheckIdleState+0x148>)
 80083e4:	9200      	str	r2, [sp, #0]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f000 f88c 	bl	8008504 <UART_WaitOnFlagUntilTimeout>
 80083ec:	1e03      	subs	r3, r0, #0
 80083ee:	d021      	beq.n	8008434 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083f0:	f3ef 8310 	mrs	r3, PRIMASK
 80083f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80083f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80083f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083fa:	2301      	movs	r3, #1
 80083fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008400:	f383 8810 	msr	PRIMASK, r3
}
 8008404:	46c0      	nop			@ (mov r8, r8)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2180      	movs	r1, #128	@ 0x80
 8008412:	438a      	bics	r2, r1
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008418:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800841a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800841c:	f383 8810 	msr	PRIMASK, r3
}
 8008420:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2220      	movs	r2, #32
 8008426:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2278      	movs	r2, #120	@ 0x78
 800842c:	2100      	movs	r1, #0
 800842e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008430:	2303      	movs	r3, #3
 8008432:	e05f      	b.n	80084f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2204      	movs	r2, #4
 800843c:	4013      	ands	r3, r2
 800843e:	2b04      	cmp	r3, #4
 8008440:	d146      	bne.n	80084d0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008444:	2280      	movs	r2, #128	@ 0x80
 8008446:	03d1      	lsls	r1, r2, #15
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	4a2c      	ldr	r2, [pc, #176]	@ (80084fc <UART_CheckIdleState+0x148>)
 800844c:	9200      	str	r2, [sp, #0]
 800844e:	2200      	movs	r2, #0
 8008450:	f000 f858 	bl	8008504 <UART_WaitOnFlagUntilTimeout>
 8008454:	1e03      	subs	r3, r0, #0
 8008456:	d03b      	beq.n	80084d0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008458:	f3ef 8310 	mrs	r3, PRIMASK
 800845c:	60fb      	str	r3, [r7, #12]
  return(result);
 800845e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008460:	637b      	str	r3, [r7, #52]	@ 0x34
 8008462:	2301      	movs	r3, #1
 8008464:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	f383 8810 	msr	PRIMASK, r3
}
 800846c:	46c0      	nop			@ (mov r8, r8)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4921      	ldr	r1, [pc, #132]	@ (8008500 <UART_CheckIdleState+0x14c>)
 800847a:	400a      	ands	r2, r1
 800847c:	601a      	str	r2, [r3, #0]
 800847e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008480:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	f383 8810 	msr	PRIMASK, r3
}
 8008488:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800848a:	f3ef 8310 	mrs	r3, PRIMASK
 800848e:	61bb      	str	r3, [r7, #24]
  return(result);
 8008490:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008492:	633b      	str	r3, [r7, #48]	@ 0x30
 8008494:	2301      	movs	r3, #1
 8008496:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	f383 8810 	msr	PRIMASK, r3
}
 800849e:	46c0      	nop			@ (mov r8, r8)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689a      	ldr	r2, [r3, #8]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2101      	movs	r1, #1
 80084ac:	438a      	bics	r2, r1
 80084ae:	609a      	str	r2, [r3, #8]
 80084b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	f383 8810 	msr	PRIMASK, r3
}
 80084ba:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2280      	movs	r2, #128	@ 0x80
 80084c0:	2120      	movs	r1, #32
 80084c2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2278      	movs	r2, #120	@ 0x78
 80084c8:	2100      	movs	r1, #0
 80084ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084cc:	2303      	movs	r3, #3
 80084ce:	e011      	b.n	80084f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2220      	movs	r2, #32
 80084d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2280      	movs	r2, #128	@ 0x80
 80084da:	2120      	movs	r1, #32
 80084dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2278      	movs	r2, #120	@ 0x78
 80084ee:	2100      	movs	r1, #0
 80084f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	0018      	movs	r0, r3
 80084f6:	46bd      	mov	sp, r7
 80084f8:	b010      	add	sp, #64	@ 0x40
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	01ffffff 	.word	0x01ffffff
 8008500:	fffffedf 	.word	0xfffffedf

08008504 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	60b9      	str	r1, [r7, #8]
 800850e:	603b      	str	r3, [r7, #0]
 8008510:	1dfb      	adds	r3, r7, #7
 8008512:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008514:	e04b      	b.n	80085ae <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	3301      	adds	r3, #1
 800851a:	d048      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800851c:	f7fc fc46 	bl	8004dac <HAL_GetTick>
 8008520:	0002      	movs	r2, r0
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	69ba      	ldr	r2, [r7, #24]
 8008528:	429a      	cmp	r2, r3
 800852a:	d302      	bcc.n	8008532 <UART_WaitOnFlagUntilTimeout+0x2e>
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e04b      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2204      	movs	r2, #4
 800853e:	4013      	ands	r3, r2
 8008540:	d035      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69db      	ldr	r3, [r3, #28]
 8008548:	2208      	movs	r2, #8
 800854a:	4013      	ands	r3, r2
 800854c:	2b08      	cmp	r3, #8
 800854e:	d111      	bne.n	8008574 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2208      	movs	r2, #8
 8008556:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	0018      	movs	r0, r3
 800855c:	f000 f83c 	bl	80085d8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2284      	movs	r2, #132	@ 0x84
 8008564:	2108      	movs	r1, #8
 8008566:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2278      	movs	r2, #120	@ 0x78
 800856c:	2100      	movs	r1, #0
 800856e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e02c      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	69da      	ldr	r2, [r3, #28]
 800857a:	2380      	movs	r3, #128	@ 0x80
 800857c:	011b      	lsls	r3, r3, #4
 800857e:	401a      	ands	r2, r3
 8008580:	2380      	movs	r3, #128	@ 0x80
 8008582:	011b      	lsls	r3, r3, #4
 8008584:	429a      	cmp	r2, r3
 8008586:	d112      	bne.n	80085ae <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2280      	movs	r2, #128	@ 0x80
 800858e:	0112      	lsls	r2, r2, #4
 8008590:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	0018      	movs	r0, r3
 8008596:	f000 f81f 	bl	80085d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2284      	movs	r2, #132	@ 0x84
 800859e:	2120      	movs	r1, #32
 80085a0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2278      	movs	r2, #120	@ 0x78
 80085a6:	2100      	movs	r1, #0
 80085a8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e00f      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	4013      	ands	r3, r2
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	1ad3      	subs	r3, r2, r3
 80085bc:	425a      	negs	r2, r3
 80085be:	4153      	adcs	r3, r2
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	001a      	movs	r2, r3
 80085c4:	1dfb      	adds	r3, r7, #7
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d0a4      	beq.n	8008516 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	0018      	movs	r0, r3
 80085d0:	46bd      	mov	sp, r7
 80085d2:	b004      	add	sp, #16
 80085d4:	bd80      	pop	{r7, pc}
	...

080085d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08e      	sub	sp, #56	@ 0x38
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085e0:	f3ef 8310 	mrs	r3, PRIMASK
 80085e4:	617b      	str	r3, [r7, #20]
  return(result);
 80085e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80085ea:	2301      	movs	r3, #1
 80085ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	f383 8810 	msr	PRIMASK, r3
}
 80085f4:	46c0      	nop			@ (mov r8, r8)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4926      	ldr	r1, [pc, #152]	@ (800869c <UART_EndRxTransfer+0xc4>)
 8008602:	400a      	ands	r2, r1
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008608:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	f383 8810 	msr	PRIMASK, r3
}
 8008610:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008612:	f3ef 8310 	mrs	r3, PRIMASK
 8008616:	623b      	str	r3, [r7, #32]
  return(result);
 8008618:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800861a:	633b      	str	r3, [r7, #48]	@ 0x30
 800861c:	2301      	movs	r3, #1
 800861e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	f383 8810 	msr	PRIMASK, r3
}
 8008626:	46c0      	nop			@ (mov r8, r8)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2101      	movs	r1, #1
 8008634:	438a      	bics	r2, r1
 8008636:	609a      	str	r2, [r3, #8]
 8008638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800863c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863e:	f383 8810 	msr	PRIMASK, r3
}
 8008642:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008648:	2b01      	cmp	r3, #1
 800864a:	d118      	bne.n	800867e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800864c:	f3ef 8310 	mrs	r3, PRIMASK
 8008650:	60bb      	str	r3, [r7, #8]
  return(result);
 8008652:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008656:	2301      	movs	r3, #1
 8008658:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f383 8810 	msr	PRIMASK, r3
}
 8008660:	46c0      	nop			@ (mov r8, r8)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2110      	movs	r1, #16
 800866e:	438a      	bics	r2, r1
 8008670:	601a      	str	r2, [r3, #0]
 8008672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008674:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	f383 8810 	msr	PRIMASK, r3
}
 800867c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2280      	movs	r2, #128	@ 0x80
 8008682:	2120      	movs	r1, #32
 8008684:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008692:	46c0      	nop			@ (mov r8, r8)
 8008694:	46bd      	mov	sp, r7
 8008696:	b00e      	add	sp, #56	@ 0x38
 8008698:	bd80      	pop	{r7, pc}
 800869a:	46c0      	nop			@ (mov r8, r8)
 800869c:	fffffedf 	.word	0xfffffedf

080086a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80086a4:	4a06      	ldr	r2, [pc, #24]	@ (80086c0 <MX_FATFS_Init+0x20>)
 80086a6:	4b07      	ldr	r3, [pc, #28]	@ (80086c4 <MX_FATFS_Init+0x24>)
 80086a8:	0011      	movs	r1, r2
 80086aa:	0018      	movs	r0, r3
 80086ac:	f000 fe34 	bl	8009318 <FATFS_LinkDriver>
 80086b0:	0003      	movs	r3, r0
 80086b2:	001a      	movs	r2, r3
 80086b4:	4b04      	ldr	r3, [pc, #16]	@ (80086c8 <MX_FATFS_Init+0x28>)
 80086b6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80086b8:	46c0      	nop			@ (mov r8, r8)
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	200008ec 	.word	0x200008ec
 80086c4:	2000000c 	.word	0x2000000c
 80086c8:	200008e8 	.word	0x200008e8

080086cc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	0002      	movs	r2, r0
 80086d4:	1dfb      	adds	r3, r7, #7
 80086d6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80086d8:	1dfb      	adds	r3, r7, #7
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	0018      	movs	r0, r3
 80086de:	f000 fa19 	bl	8008b14 <USER_SPI_initialize>
 80086e2:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 80086e4:	0018      	movs	r0, r3
 80086e6:	46bd      	mov	sp, r7
 80086e8:	b002      	add	sp, #8
 80086ea:	bd80      	pop	{r7, pc}

080086ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	0002      	movs	r2, r0
 80086f4:	1dfb      	adds	r3, r7, #7
 80086f6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80086f8:	1dfb      	adds	r3, r7, #7
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	0018      	movs	r0, r3
 80086fe:	f000 fb21 	bl	8008d44 <USER_SPI_status>
 8008702:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8008704:	0018      	movs	r0, r3
 8008706:	46bd      	mov	sp, r7
 8008708:	b002      	add	sp, #8
 800870a:	bd80      	pop	{r7, pc}

0800870c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800870c:	b5b0      	push	{r4, r5, r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	607a      	str	r2, [r7, #4]
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	250f      	movs	r5, #15
 800871a:	197b      	adds	r3, r7, r5
 800871c:	1c02      	adds	r2, r0, #0
 800871e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8008720:	683c      	ldr	r4, [r7, #0]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	68b9      	ldr	r1, [r7, #8]
 8008726:	197b      	adds	r3, r7, r5
 8008728:	7818      	ldrb	r0, [r3, #0]
 800872a:	0023      	movs	r3, r4
 800872c:	f000 fb20 	bl	8008d70 <USER_SPI_read>
 8008730:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 8008732:	0018      	movs	r0, r3
 8008734:	46bd      	mov	sp, r7
 8008736:	b004      	add	sp, #16
 8008738:	bdb0      	pop	{r4, r5, r7, pc}

0800873a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800873a:	b5b0      	push	{r4, r5, r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
 8008744:	603b      	str	r3, [r7, #0]
 8008746:	250f      	movs	r5, #15
 8008748:	197b      	adds	r3, r7, r5
 800874a:	1c02      	adds	r2, r0, #0
 800874c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 800874e:	683c      	ldr	r4, [r7, #0]
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	68b9      	ldr	r1, [r7, #8]
 8008754:	197b      	adds	r3, r7, r5
 8008756:	7818      	ldrb	r0, [r3, #0]
 8008758:	0023      	movs	r3, r4
 800875a:	f000 fb75 	bl	8008e48 <USER_SPI_write>
 800875e:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8008760:	0018      	movs	r0, r3
 8008762:	46bd      	mov	sp, r7
 8008764:	b004      	add	sp, #16
 8008766:	bdb0      	pop	{r4, r5, r7, pc}

08008768 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
 800876e:	603a      	str	r2, [r7, #0]
 8008770:	1dfb      	adds	r3, r7, #7
 8008772:	1c02      	adds	r2, r0, #0
 8008774:	701a      	strb	r2, [r3, #0]
 8008776:	1dbb      	adds	r3, r7, #6
 8008778:	1c0a      	adds	r2, r1, #0
 800877a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 800877c:	683a      	ldr	r2, [r7, #0]
 800877e:	1dbb      	adds	r3, r7, #6
 8008780:	7819      	ldrb	r1, [r3, #0]
 8008782:	1dfb      	adds	r3, r7, #7
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	0018      	movs	r0, r3
 8008788:	f000 fbde 	bl	8008f48 <USER_SPI_ioctl>
 800878c:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 800878e:	0018      	movs	r0, r3
 8008790:	46bd      	mov	sp, r7
 8008792:	b002      	add	sp, #8
 8008794:	bd80      	pop	{r7, pc}
	...

08008798 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80087a0:	f7fc fb04 	bl	8004dac <HAL_GetTick>
 80087a4:	0002      	movs	r2, r0
 80087a6:	4b04      	ldr	r3, [pc, #16]	@ (80087b8 <SPI_Timer_On+0x20>)
 80087a8:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 80087aa:	4b04      	ldr	r3, [pc, #16]	@ (80087bc <SPI_Timer_On+0x24>)
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	601a      	str	r2, [r3, #0]
}
 80087b0:	46c0      	nop			@ (mov r8, r8)
 80087b2:	46bd      	mov	sp, r7
 80087b4:	b002      	add	sp, #8
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	200008f4 	.word	0x200008f4
 80087bc:	200008f8 	.word	0x200008f8

080087c0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80087c0:	b580      	push	{r7, lr}
 80087c2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80087c4:	f7fc faf2 	bl	8004dac <HAL_GetTick>
 80087c8:	0002      	movs	r2, r0
 80087ca:	4b06      	ldr	r3, [pc, #24]	@ (80087e4 <SPI_Timer_Status+0x24>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	1ad2      	subs	r2, r2, r3
 80087d0:	4b05      	ldr	r3, [pc, #20]	@ (80087e8 <SPI_Timer_Status+0x28>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	429a      	cmp	r2, r3
 80087d6:	419b      	sbcs	r3, r3
 80087d8:	425b      	negs	r3, r3
 80087da:	b2db      	uxtb	r3, r3
}
 80087dc:	0018      	movs	r0, r3
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	46c0      	nop			@ (mov r8, r8)
 80087e4:	200008f4 	.word	0x200008f4
 80087e8:	200008f8 	.word	0x200008f8

080087ec <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80087ec:	b590      	push	{r4, r7, lr}
 80087ee:	b087      	sub	sp, #28
 80087f0:	af02      	add	r7, sp, #8
 80087f2:	0002      	movs	r2, r0
 80087f4:	1dfb      	adds	r3, r7, #7
 80087f6:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80087f8:	240f      	movs	r4, #15
 80087fa:	193a      	adds	r2, r7, r4
 80087fc:	1df9      	adds	r1, r7, #7
 80087fe:	4806      	ldr	r0, [pc, #24]	@ (8008818 <xchg_spi+0x2c>)
 8008800:	2332      	movs	r3, #50	@ 0x32
 8008802:	9300      	str	r3, [sp, #0]
 8008804:	2301      	movs	r3, #1
 8008806:	f7fe fcf0 	bl	80071ea <HAL_SPI_TransmitReceive>
    return rxDat;
 800880a:	193b      	adds	r3, r7, r4
 800880c:	781b      	ldrb	r3, [r3, #0]
}
 800880e:	0018      	movs	r0, r3
 8008810:	46bd      	mov	sp, r7
 8008812:	b005      	add	sp, #20
 8008814:	bd90      	pop	{r4, r7, pc}
 8008816:	46c0      	nop			@ (mov r8, r8)
 8008818:	200004b4 	.word	0x200004b4

0800881c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800881c:	b590      	push	{r4, r7, lr}
 800881e:	b085      	sub	sp, #20
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008826:	2300      	movs	r3, #0
 8008828:	60fb      	str	r3, [r7, #12]
 800882a:	e00a      	b.n	8008842 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	18d4      	adds	r4, r2, r3
 8008832:	20ff      	movs	r0, #255	@ 0xff
 8008834:	f7ff ffda 	bl	80087ec <xchg_spi>
 8008838:	0003      	movs	r3, r0
 800883a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	3301      	adds	r3, #1
 8008840:	60fb      	str	r3, [r7, #12]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	429a      	cmp	r2, r3
 8008848:	d3f0      	bcc.n	800882c <rcvr_spi_multi+0x10>
	}
}
 800884a:	46c0      	nop			@ (mov r8, r8)
 800884c:	46c0      	nop			@ (mov r8, r8)
 800884e:	46bd      	mov	sp, r7
 8008850:	b005      	add	sp, #20
 8008852:	bd90      	pop	{r4, r7, pc}

08008854 <xmit_spi_multi>:
static
void xmit_spi_multi (
		BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	b29a      	uxth	r2, r3
 8008862:	2301      	movs	r3, #1
 8008864:	425b      	negs	r3, r3
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	4803      	ldr	r0, [pc, #12]	@ (8008878 <xmit_spi_multi+0x24>)
 800886a:	f7fe fb61 	bl	8006f30 <HAL_SPI_Transmit>
}
 800886e:	46c0      	nop			@ (mov r8, r8)
 8008870:	46bd      	mov	sp, r7
 8008872:	b002      	add	sp, #8
 8008874:	bd80      	pop	{r7, pc}
 8008876:	46c0      	nop			@ (mov r8, r8)
 8008878:	200004b4 	.word	0x200004b4

0800887c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800887c:	b5b0      	push	{r4, r5, r7, lr}
 800887e:	b086      	sub	sp, #24
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008884:	f7fc fa92 	bl	8004dac <HAL_GetTick>
 8008888:	0003      	movs	r3, r0
 800888a:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008890:	250f      	movs	r5, #15
 8008892:	197c      	adds	r4, r7, r5
 8008894:	20ff      	movs	r0, #255	@ 0xff
 8008896:	f7ff ffa9 	bl	80087ec <xchg_spi>
 800889a:	0003      	movs	r3, r0
 800889c:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800889e:	197b      	adds	r3, r7, r5
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	2bff      	cmp	r3, #255	@ 0xff
 80088a4:	d007      	beq.n	80088b6 <wait_ready+0x3a>
 80088a6:	f7fc fa81 	bl	8004dac <HAL_GetTick>
 80088aa:	0002      	movs	r2, r0
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	1ad3      	subs	r3, r2, r3
 80088b0:	693a      	ldr	r2, [r7, #16]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d8ec      	bhi.n	8008890 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 80088b6:	230f      	movs	r3, #15
 80088b8:	18fb      	adds	r3, r7, r3
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	3bff      	subs	r3, #255	@ 0xff
 80088be:	425a      	negs	r2, r3
 80088c0:	4153      	adcs	r3, r2
 80088c2:	b2db      	uxtb	r3, r3
}
 80088c4:	0018      	movs	r0, r3
 80088c6:	46bd      	mov	sp, r7
 80088c8:	b006      	add	sp, #24
 80088ca:	bdb0      	pop	{r4, r5, r7, pc}

080088cc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80088d0:	4b05      	ldr	r3, [pc, #20]	@ (80088e8 <despiselect+0x1c>)
 80088d2:	2201      	movs	r2, #1
 80088d4:	2102      	movs	r1, #2
 80088d6:	0018      	movs	r0, r3
 80088d8:	f7fc fc9e 	bl	8005218 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80088dc:	20ff      	movs	r0, #255	@ 0xff
 80088de:	f7ff ff85 	bl	80087ec <xchg_spi>

}
 80088e2:	46c0      	nop			@ (mov r8, r8)
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	50000400 	.word	0x50000400

080088ec <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80088f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008920 <spiselect+0x34>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	2102      	movs	r1, #2
 80088f6:	0018      	movs	r0, r3
 80088f8:	f7fc fc8e 	bl	8005218 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80088fc:	20ff      	movs	r0, #255	@ 0xff
 80088fe:	f7ff ff75 	bl	80087ec <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008902:	23fa      	movs	r3, #250	@ 0xfa
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	0018      	movs	r0, r3
 8008908:	f7ff ffb8 	bl	800887c <wait_ready>
 800890c:	1e03      	subs	r3, r0, #0
 800890e:	d001      	beq.n	8008914 <spiselect+0x28>
 8008910:	2301      	movs	r3, #1
 8008912:	e002      	b.n	800891a <spiselect+0x2e>

	despiselect();
 8008914:	f7ff ffda 	bl	80088cc <despiselect>
	return 0;	/* Timeout */
 8008918:	2300      	movs	r3, #0
}
 800891a:	0018      	movs	r0, r3
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	50000400 	.word	0x50000400

08008924 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008924:	b5b0      	push	{r4, r5, r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800892e:	20c8      	movs	r0, #200	@ 0xc8
 8008930:	f7ff ff32 	bl	8008798 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008934:	250f      	movs	r5, #15
 8008936:	197c      	adds	r4, r7, r5
 8008938:	20ff      	movs	r0, #255	@ 0xff
 800893a:	f7ff ff57 	bl	80087ec <xchg_spi>
 800893e:	0003      	movs	r3, r0
 8008940:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8008942:	197b      	adds	r3, r7, r5
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2bff      	cmp	r3, #255	@ 0xff
 8008948:	d103      	bne.n	8008952 <rcvr_datablock+0x2e>
 800894a:	f7ff ff39 	bl	80087c0 <SPI_Timer_Status>
 800894e:	1e03      	subs	r3, r0, #0
 8008950:	d1f0      	bne.n	8008934 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8008952:	230f      	movs	r3, #15
 8008954:	18fb      	adds	r3, r7, r3
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	2bfe      	cmp	r3, #254	@ 0xfe
 800895a:	d001      	beq.n	8008960 <rcvr_datablock+0x3c>
 800895c:	2300      	movs	r3, #0
 800895e:	e00c      	b.n	800897a <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008960:	683a      	ldr	r2, [r7, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	0011      	movs	r1, r2
 8008966:	0018      	movs	r0, r3
 8008968:	f7ff ff58 	bl	800881c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800896c:	20ff      	movs	r0, #255	@ 0xff
 800896e:	f7ff ff3d 	bl	80087ec <xchg_spi>
 8008972:	20ff      	movs	r0, #255	@ 0xff
 8008974:	f7ff ff3a 	bl	80087ec <xchg_spi>

	return 1;						/* Function succeeded */
 8008978:	2301      	movs	r3, #1
}
 800897a:	0018      	movs	r0, r3
 800897c:	46bd      	mov	sp, r7
 800897e:	b004      	add	sp, #16
 8008980:	bdb0      	pop	{r4, r5, r7, pc}

08008982 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008982:	b5b0      	push	{r4, r5, r7, lr}
 8008984:	b084      	sub	sp, #16
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
 800898a:	000a      	movs	r2, r1
 800898c:	1cfb      	adds	r3, r7, #3
 800898e:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008990:	23fa      	movs	r3, #250	@ 0xfa
 8008992:	005b      	lsls	r3, r3, #1
 8008994:	0018      	movs	r0, r3
 8008996:	f7ff ff71 	bl	800887c <wait_ready>
 800899a:	1e03      	subs	r3, r0, #0
 800899c:	d101      	bne.n	80089a2 <xmit_datablock+0x20>
 800899e:	2300      	movs	r3, #0
 80089a0:	e025      	b.n	80089ee <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 80089a2:	1cfb      	adds	r3, r7, #3
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	0018      	movs	r0, r3
 80089a8:	f7ff ff20 	bl	80087ec <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80089ac:	1cfb      	adds	r3, r7, #3
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	2bfd      	cmp	r3, #253	@ 0xfd
 80089b2:	d01b      	beq.n	80089ec <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 80089b4:	2380      	movs	r3, #128	@ 0x80
 80089b6:	009a      	lsls	r2, r3, #2
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	0011      	movs	r1, r2
 80089bc:	0018      	movs	r0, r3
 80089be:	f7ff ff49 	bl	8008854 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80089c2:	20ff      	movs	r0, #255	@ 0xff
 80089c4:	f7ff ff12 	bl	80087ec <xchg_spi>
 80089c8:	20ff      	movs	r0, #255	@ 0xff
 80089ca:	f7ff ff0f 	bl	80087ec <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80089ce:	250f      	movs	r5, #15
 80089d0:	197c      	adds	r4, r7, r5
 80089d2:	20ff      	movs	r0, #255	@ 0xff
 80089d4:	f7ff ff0a 	bl	80087ec <xchg_spi>
 80089d8:	0003      	movs	r3, r0
 80089da:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80089dc:	197b      	adds	r3, r7, r5
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	221f      	movs	r2, #31
 80089e2:	4013      	ands	r3, r2
 80089e4:	2b05      	cmp	r3, #5
 80089e6:	d001      	beq.n	80089ec <xmit_datablock+0x6a>
 80089e8:	2300      	movs	r3, #0
 80089ea:	e000      	b.n	80089ee <xmit_datablock+0x6c>
	}
	return 1;
 80089ec:	2301      	movs	r3, #1
}
 80089ee:	0018      	movs	r0, r3
 80089f0:	46bd      	mov	sp, r7
 80089f2:	b004      	add	sp, #16
 80089f4:	bdb0      	pop	{r4, r5, r7, pc}

080089f6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80089f6:	b5b0      	push	{r4, r5, r7, lr}
 80089f8:	b084      	sub	sp, #16
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	0002      	movs	r2, r0
 80089fe:	6039      	str	r1, [r7, #0]
 8008a00:	1dfb      	adds	r3, r7, #7
 8008a02:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008a04:	1dfb      	adds	r3, r7, #7
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	b25b      	sxtb	r3, r3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	da15      	bge.n	8008a3a <send_cmd+0x44>
		cmd &= 0x7F;
 8008a0e:	1dfb      	adds	r3, r7, #7
 8008a10:	1dfa      	adds	r2, r7, #7
 8008a12:	7812      	ldrb	r2, [r2, #0]
 8008a14:	217f      	movs	r1, #127	@ 0x7f
 8008a16:	400a      	ands	r2, r1
 8008a18:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 8008a1a:	250e      	movs	r5, #14
 8008a1c:	197c      	adds	r4, r7, r5
 8008a1e:	2100      	movs	r1, #0
 8008a20:	2037      	movs	r0, #55	@ 0x37
 8008a22:	f7ff ffe8 	bl	80089f6 <send_cmd>
 8008a26:	0003      	movs	r3, r0
 8008a28:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 8008a2a:	002a      	movs	r2, r5
 8008a2c:	18bb      	adds	r3, r7, r2
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d902      	bls.n	8008a3a <send_cmd+0x44>
 8008a34:	18bb      	adds	r3, r7, r2
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	e067      	b.n	8008b0a <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008a3a:	1dfb      	adds	r3, r7, #7
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	2b0c      	cmp	r3, #12
 8008a40:	d007      	beq.n	8008a52 <send_cmd+0x5c>
		despiselect();
 8008a42:	f7ff ff43 	bl	80088cc <despiselect>
		if (!spiselect()) return 0xFF;
 8008a46:	f7ff ff51 	bl	80088ec <spiselect>
 8008a4a:	1e03      	subs	r3, r0, #0
 8008a4c:	d101      	bne.n	8008a52 <send_cmd+0x5c>
 8008a4e:	23ff      	movs	r3, #255	@ 0xff
 8008a50:	e05b      	b.n	8008b0a <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008a52:	1dfb      	adds	r3, r7, #7
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	2240      	movs	r2, #64	@ 0x40
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	0018      	movs	r0, r3
 8008a5e:	f7ff fec5 	bl	80087ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	0e1b      	lsrs	r3, r3, #24
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	0018      	movs	r0, r3
 8008a6a:	f7ff febf 	bl	80087ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	0c1b      	lsrs	r3, r3, #16
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	0018      	movs	r0, r3
 8008a76:	f7ff feb9 	bl	80087ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	0a1b      	lsrs	r3, r3, #8
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	0018      	movs	r0, r3
 8008a82:	f7ff feb3 	bl	80087ec <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	0018      	movs	r0, r3
 8008a8c:	f7ff feae 	bl	80087ec <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008a90:	210f      	movs	r1, #15
 8008a92:	187b      	adds	r3, r7, r1
 8008a94:	2201      	movs	r2, #1
 8008a96:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008a98:	1dfb      	adds	r3, r7, #7
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d102      	bne.n	8008aa6 <send_cmd+0xb0>
 8008aa0:	187b      	adds	r3, r7, r1
 8008aa2:	2295      	movs	r2, #149	@ 0x95
 8008aa4:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008aa6:	1dfb      	adds	r3, r7, #7
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	2b08      	cmp	r3, #8
 8008aac:	d103      	bne.n	8008ab6 <send_cmd+0xc0>
 8008aae:	230f      	movs	r3, #15
 8008ab0:	18fb      	adds	r3, r7, r3
 8008ab2:	2287      	movs	r2, #135	@ 0x87
 8008ab4:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 8008ab6:	230f      	movs	r3, #15
 8008ab8:	18fb      	adds	r3, r7, r3
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	0018      	movs	r0, r3
 8008abe:	f7ff fe95 	bl	80087ec <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008ac2:	1dfb      	adds	r3, r7, #7
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	2b0c      	cmp	r3, #12
 8008ac8:	d102      	bne.n	8008ad0 <send_cmd+0xda>
 8008aca:	20ff      	movs	r0, #255	@ 0xff
 8008acc:	f7ff fe8e 	bl	80087ec <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008ad0:	230f      	movs	r3, #15
 8008ad2:	18fb      	adds	r3, r7, r3
 8008ad4:	220a      	movs	r2, #10
 8008ad6:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 8008ad8:	250e      	movs	r5, #14
 8008ada:	197c      	adds	r4, r7, r5
 8008adc:	20ff      	movs	r0, #255	@ 0xff
 8008ade:	f7ff fe85 	bl	80087ec <xchg_spi>
 8008ae2:	0003      	movs	r3, r0
 8008ae4:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 8008ae6:	197b      	adds	r3, r7, r5
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	b25b      	sxtb	r3, r3
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	da09      	bge.n	8008b04 <send_cmd+0x10e>
 8008af0:	210f      	movs	r1, #15
 8008af2:	187b      	adds	r3, r7, r1
 8008af4:	187a      	adds	r2, r7, r1
 8008af6:	7812      	ldrb	r2, [r2, #0]
 8008af8:	3a01      	subs	r2, #1
 8008afa:	701a      	strb	r2, [r3, #0]
 8008afc:	187b      	adds	r3, r7, r1
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e9      	bne.n	8008ad8 <send_cmd+0xe2>

	return res;							/* Return received response */
 8008b04:	230e      	movs	r3, #14
 8008b06:	18fb      	adds	r3, r7, r3
 8008b08:	781b      	ldrb	r3, [r3, #0]
}
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	b004      	add	sp, #16
 8008b10:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008b14 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008b14:	b5b0      	push	{r4, r5, r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	0002      	movs	r2, r0
 8008b1c:	1dfb      	adds	r3, r7, #7
 8008b1e:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008b20:	1dfb      	adds	r3, r7, #7
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <USER_SPI_initialize+0x18>
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e100      	b.n	8008d2e <USER_SPI_initialize+0x21a>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008b2c:	4b82      	ldr	r3, [pc, #520]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	001a      	movs	r2, r3
 8008b34:	2302      	movs	r3, #2
 8008b36:	4013      	ands	r3, r2
 8008b38:	d003      	beq.n	8008b42 <USER_SPI_initialize+0x2e>
 8008b3a:	4b7f      	ldr	r3, [pc, #508]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	e0f5      	b.n	8008d2e <USER_SPI_initialize+0x21a>

	FCLK_SLOW();
 8008b42:	4b7e      	ldr	r3, [pc, #504]	@ (8008d3c <USER_SPI_initialize+0x228>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2238      	movs	r2, #56	@ 0x38
 8008b4a:	4393      	bics	r3, r2
 8008b4c:	001a      	movs	r2, r3
 8008b4e:	4b7b      	ldr	r3, [pc, #492]	@ (8008d3c <USER_SPI_initialize+0x228>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2130      	movs	r1, #48	@ 0x30
 8008b54:	430a      	orrs	r2, r1
 8008b56:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008b58:	230f      	movs	r3, #15
 8008b5a:	18fb      	adds	r3, r7, r3
 8008b5c:	220a      	movs	r2, #10
 8008b5e:	701a      	strb	r2, [r3, #0]
 8008b60:	e008      	b.n	8008b74 <USER_SPI_initialize+0x60>
 8008b62:	20ff      	movs	r0, #255	@ 0xff
 8008b64:	f7ff fe42 	bl	80087ec <xchg_spi>
 8008b68:	210f      	movs	r1, #15
 8008b6a:	187b      	adds	r3, r7, r1
 8008b6c:	781a      	ldrb	r2, [r3, #0]
 8008b6e:	187b      	adds	r3, r7, r1
 8008b70:	3a01      	subs	r2, #1
 8008b72:	701a      	strb	r2, [r3, #0]
 8008b74:	240f      	movs	r4, #15
 8008b76:	193b      	adds	r3, r7, r4
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d1f1      	bne.n	8008b62 <USER_SPI_initialize+0x4e>

	ty = 0;
 8008b7e:	230d      	movs	r3, #13
 8008b80:	18fb      	adds	r3, r7, r3
 8008b82:	2200      	movs	r2, #0
 8008b84:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008b86:	2100      	movs	r1, #0
 8008b88:	2000      	movs	r0, #0
 8008b8a:	f7ff ff34 	bl	80089f6 <send_cmd>
 8008b8e:	0003      	movs	r3, r0
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d000      	beq.n	8008b96 <USER_SPI_initialize+0x82>
 8008b94:	e0a6      	b.n	8008ce4 <USER_SPI_initialize+0x1d0>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8008b96:	23fa      	movs	r3, #250	@ 0xfa
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	0018      	movs	r0, r3
 8008b9c:	f7ff fdfc 	bl	8008798 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008ba0:	23d5      	movs	r3, #213	@ 0xd5
 8008ba2:	005b      	lsls	r3, r3, #1
 8008ba4:	0019      	movs	r1, r3
 8008ba6:	2008      	movs	r0, #8
 8008ba8:	f7ff ff25 	bl	80089f6 <send_cmd>
 8008bac:	0003      	movs	r3, r0
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d162      	bne.n	8008c78 <USER_SPI_initialize+0x164>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008bb2:	193b      	adds	r3, r7, r4
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	701a      	strb	r2, [r3, #0]
 8008bb8:	e00f      	b.n	8008bda <USER_SPI_initialize+0xc6>
 8008bba:	250f      	movs	r5, #15
 8008bbc:	197b      	adds	r3, r7, r5
 8008bbe:	781c      	ldrb	r4, [r3, #0]
 8008bc0:	20ff      	movs	r0, #255	@ 0xff
 8008bc2:	f7ff fe13 	bl	80087ec <xchg_spi>
 8008bc6:	0003      	movs	r3, r0
 8008bc8:	001a      	movs	r2, r3
 8008bca:	2308      	movs	r3, #8
 8008bcc:	18fb      	adds	r3, r7, r3
 8008bce:	551a      	strb	r2, [r3, r4]
 8008bd0:	197b      	adds	r3, r7, r5
 8008bd2:	781a      	ldrb	r2, [r3, #0]
 8008bd4:	197b      	adds	r3, r7, r5
 8008bd6:	3201      	adds	r2, #1
 8008bd8:	701a      	strb	r2, [r3, #0]
 8008bda:	230f      	movs	r3, #15
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d9ea      	bls.n	8008bba <USER_SPI_initialize+0xa6>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008be4:	2208      	movs	r2, #8
 8008be6:	18bb      	adds	r3, r7, r2
 8008be8:	789b      	ldrb	r3, [r3, #2]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d000      	beq.n	8008bf0 <USER_SPI_initialize+0xdc>
 8008bee:	e079      	b.n	8008ce4 <USER_SPI_initialize+0x1d0>
 8008bf0:	18bb      	adds	r3, r7, r2
 8008bf2:	78db      	ldrb	r3, [r3, #3]
 8008bf4:	2baa      	cmp	r3, #170	@ 0xaa
 8008bf6:	d000      	beq.n	8008bfa <USER_SPI_initialize+0xe6>
 8008bf8:	e074      	b.n	8008ce4 <USER_SPI_initialize+0x1d0>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008bfa:	46c0      	nop			@ (mov r8, r8)
 8008bfc:	f7ff fde0 	bl	80087c0 <SPI_Timer_Status>
 8008c00:	1e03      	subs	r3, r0, #0
 8008c02:	d007      	beq.n	8008c14 <USER_SPI_initialize+0x100>
 8008c04:	2380      	movs	r3, #128	@ 0x80
 8008c06:	05db      	lsls	r3, r3, #23
 8008c08:	0019      	movs	r1, r3
 8008c0a:	20a9      	movs	r0, #169	@ 0xa9
 8008c0c:	f7ff fef3 	bl	80089f6 <send_cmd>
 8008c10:	1e03      	subs	r3, r0, #0
 8008c12:	d1f3      	bne.n	8008bfc <USER_SPI_initialize+0xe8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008c14:	f7ff fdd4 	bl	80087c0 <SPI_Timer_Status>
 8008c18:	1e03      	subs	r3, r0, #0
 8008c1a:	d063      	beq.n	8008ce4 <USER_SPI_initialize+0x1d0>
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	203a      	movs	r0, #58	@ 0x3a
 8008c20:	f7ff fee9 	bl	80089f6 <send_cmd>
 8008c24:	1e03      	subs	r3, r0, #0
 8008c26:	d15d      	bne.n	8008ce4 <USER_SPI_initialize+0x1d0>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008c28:	230f      	movs	r3, #15
 8008c2a:	18fb      	adds	r3, r7, r3
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	701a      	strb	r2, [r3, #0]
 8008c30:	e00f      	b.n	8008c52 <USER_SPI_initialize+0x13e>
 8008c32:	250f      	movs	r5, #15
 8008c34:	197b      	adds	r3, r7, r5
 8008c36:	781c      	ldrb	r4, [r3, #0]
 8008c38:	20ff      	movs	r0, #255	@ 0xff
 8008c3a:	f7ff fdd7 	bl	80087ec <xchg_spi>
 8008c3e:	0003      	movs	r3, r0
 8008c40:	001a      	movs	r2, r3
 8008c42:	2308      	movs	r3, #8
 8008c44:	18fb      	adds	r3, r7, r3
 8008c46:	551a      	strb	r2, [r3, r4]
 8008c48:	197b      	adds	r3, r7, r5
 8008c4a:	781a      	ldrb	r2, [r3, #0]
 8008c4c:	197b      	adds	r3, r7, r5
 8008c4e:	3201      	adds	r2, #1
 8008c50:	701a      	strb	r2, [r3, #0]
 8008c52:	230f      	movs	r3, #15
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	2b03      	cmp	r3, #3
 8008c5a:	d9ea      	bls.n	8008c32 <USER_SPI_initialize+0x11e>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008c5c:	2308      	movs	r3, #8
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	001a      	movs	r2, r3
 8008c64:	2340      	movs	r3, #64	@ 0x40
 8008c66:	4013      	ands	r3, r2
 8008c68:	d001      	beq.n	8008c6e <USER_SPI_initialize+0x15a>
 8008c6a:	220c      	movs	r2, #12
 8008c6c:	e000      	b.n	8008c70 <USER_SPI_initialize+0x15c>
 8008c6e:	2204      	movs	r2, #4
 8008c70:	230d      	movs	r3, #13
 8008c72:	18fb      	adds	r3, r7, r3
 8008c74:	701a      	strb	r2, [r3, #0]
 8008c76:	e035      	b.n	8008ce4 <USER_SPI_initialize+0x1d0>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008c78:	2100      	movs	r1, #0
 8008c7a:	20a9      	movs	r0, #169	@ 0xa9
 8008c7c:	f7ff febb 	bl	80089f6 <send_cmd>
 8008c80:	0003      	movs	r3, r0
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d808      	bhi.n	8008c98 <USER_SPI_initialize+0x184>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008c86:	230d      	movs	r3, #13
 8008c88:	18fb      	adds	r3, r7, r3
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	701a      	strb	r2, [r3, #0]
 8008c8e:	230e      	movs	r3, #14
 8008c90:	18fb      	adds	r3, r7, r3
 8008c92:	22a9      	movs	r2, #169	@ 0xa9
 8008c94:	701a      	strb	r2, [r3, #0]
 8008c96:	e007      	b.n	8008ca8 <USER_SPI_initialize+0x194>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008c98:	230d      	movs	r3, #13
 8008c9a:	18fb      	adds	r3, r7, r3
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	701a      	strb	r2, [r3, #0]
 8008ca0:	230e      	movs	r3, #14
 8008ca2:	18fb      	adds	r3, r7, r3
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008ca8:	46c0      	nop			@ (mov r8, r8)
 8008caa:	f7ff fd89 	bl	80087c0 <SPI_Timer_Status>
 8008cae:	1e03      	subs	r3, r0, #0
 8008cb0:	d008      	beq.n	8008cc4 <USER_SPI_initialize+0x1b0>
 8008cb2:	230e      	movs	r3, #14
 8008cb4:	18fb      	adds	r3, r7, r3
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	2100      	movs	r1, #0
 8008cba:	0018      	movs	r0, r3
 8008cbc:	f7ff fe9b 	bl	80089f6 <send_cmd>
 8008cc0:	1e03      	subs	r3, r0, #0
 8008cc2:	d1f2      	bne.n	8008caa <USER_SPI_initialize+0x196>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008cc4:	f7ff fd7c 	bl	80087c0 <SPI_Timer_Status>
 8008cc8:	1e03      	subs	r3, r0, #0
 8008cca:	d007      	beq.n	8008cdc <USER_SPI_initialize+0x1c8>
 8008ccc:	2380      	movs	r3, #128	@ 0x80
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	0019      	movs	r1, r3
 8008cd2:	2010      	movs	r0, #16
 8008cd4:	f7ff fe8f 	bl	80089f6 <send_cmd>
 8008cd8:	1e03      	subs	r3, r0, #0
 8008cda:	d003      	beq.n	8008ce4 <USER_SPI_initialize+0x1d0>
				ty = 0;
 8008cdc:	230d      	movs	r3, #13
 8008cde:	18fb      	adds	r3, r7, r3
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 8008ce4:	4b16      	ldr	r3, [pc, #88]	@ (8008d40 <USER_SPI_initialize+0x22c>)
 8008ce6:	240d      	movs	r4, #13
 8008ce8:	193a      	adds	r2, r7, r4
 8008cea:	7812      	ldrb	r2, [r2, #0]
 8008cec:	701a      	strb	r2, [r3, #0]
	despiselect();
 8008cee:	f7ff fded 	bl	80088cc <despiselect>

	if (ty) {			/* OK */
 8008cf2:	193b      	adds	r3, r7, r4
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d013      	beq.n	8008d22 <USER_SPI_initialize+0x20e>
		FCLK_FAST();			/* Set fast clock */
 8008cfa:	4b10      	ldr	r3, [pc, #64]	@ (8008d3c <USER_SPI_initialize+0x228>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2238      	movs	r2, #56	@ 0x38
 8008d02:	4393      	bics	r3, r2
 8008d04:	001a      	movs	r2, r3
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <USER_SPI_initialize+0x228>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2110      	movs	r1, #16
 8008d0c:	430a      	orrs	r2, r1
 8008d0e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008d10:	4b09      	ldr	r3, [pc, #36]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	2201      	movs	r2, #1
 8008d18:	4393      	bics	r3, r2
 8008d1a:	b2da      	uxtb	r2, r3
 8008d1c:	4b06      	ldr	r3, [pc, #24]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008d1e:	701a      	strb	r2, [r3, #0]
 8008d20:	e002      	b.n	8008d28 <USER_SPI_initialize+0x214>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008d22:	4b05      	ldr	r3, [pc, #20]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008d28:	4b03      	ldr	r3, [pc, #12]	@ (8008d38 <USER_SPI_initialize+0x224>)
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	b2db      	uxtb	r3, r3
}
 8008d2e:	0018      	movs	r0, r3
 8008d30:	46bd      	mov	sp, r7
 8008d32:	b004      	add	sp, #16
 8008d34:	bdb0      	pop	{r4, r5, r7, pc}
 8008d36:	46c0      	nop			@ (mov r8, r8)
 8008d38:	20000020 	.word	0x20000020
 8008d3c:	200004b4 	.word	0x200004b4
 8008d40:	200008f0 	.word	0x200008f0

08008d44 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	0002      	movs	r2, r0
 8008d4c:	1dfb      	adds	r3, r7, #7
 8008d4e:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008d50:	1dfb      	adds	r3, r7, #7
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d001      	beq.n	8008d5c <USER_SPI_status+0x18>
 8008d58:	2301      	movs	r3, #1
 8008d5a:	e002      	b.n	8008d62 <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8008d5c:	4b03      	ldr	r3, [pc, #12]	@ (8008d6c <USER_SPI_status+0x28>)
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	b2db      	uxtb	r3, r3
}
 8008d62:	0018      	movs	r0, r3
 8008d64:	46bd      	mov	sp, r7
 8008d66:	b002      	add	sp, #8
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	46c0      	nop			@ (mov r8, r8)
 8008d6c:	20000020 	.word	0x20000020

08008d70 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60b9      	str	r1, [r7, #8]
 8008d78:	607a      	str	r2, [r7, #4]
 8008d7a:	603b      	str	r3, [r7, #0]
 8008d7c:	210f      	movs	r1, #15
 8008d7e:	187b      	adds	r3, r7, r1
 8008d80:	1c02      	adds	r2, r0, #0
 8008d82:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008d84:	187b      	adds	r3, r7, r1
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d102      	bne.n	8008d92 <USER_SPI_read+0x22>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d101      	bne.n	8008d96 <USER_SPI_read+0x26>
 8008d92:	2304      	movs	r3, #4
 8008d94:	e04f      	b.n	8008e36 <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008d96:	4b2a      	ldr	r3, [pc, #168]	@ (8008e40 <USER_SPI_read+0xd0>)
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	001a      	movs	r2, r3
 8008d9e:	2301      	movs	r3, #1
 8008da0:	4013      	ands	r3, r2
 8008da2:	d001      	beq.n	8008da8 <USER_SPI_read+0x38>
 8008da4:	2303      	movs	r3, #3
 8008da6:	e046      	b.n	8008e36 <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8008da8:	4b26      	ldr	r3, [pc, #152]	@ (8008e44 <USER_SPI_read+0xd4>)
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	001a      	movs	r2, r3
 8008dae:	2308      	movs	r3, #8
 8008db0:	4013      	ands	r3, r2
 8008db2:	d102      	bne.n	8008dba <USER_SPI_read+0x4a>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	025b      	lsls	r3, r3, #9
 8008db8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d112      	bne.n	8008de6 <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	0019      	movs	r1, r3
 8008dc4:	2011      	movs	r0, #17
 8008dc6:	f7ff fe16 	bl	80089f6 <send_cmd>
 8008dca:	1e03      	subs	r3, r0, #0
 8008dcc:	d12d      	bne.n	8008e2a <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 8008dce:	2380      	movs	r3, #128	@ 0x80
 8008dd0:	009a      	lsls	r2, r3, #2
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	0011      	movs	r1, r2
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	f7ff fda4 	bl	8008924 <rcvr_datablock>
 8008ddc:	1e03      	subs	r3, r0, #0
 8008dde:	d024      	beq.n	8008e2a <USER_SPI_read+0xba>
			count = 0;
 8008de0:	2300      	movs	r3, #0
 8008de2:	603b      	str	r3, [r7, #0]
 8008de4:	e021      	b.n	8008e2a <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	0019      	movs	r1, r3
 8008dea:	2012      	movs	r0, #18
 8008dec:	f7ff fe03 	bl	80089f6 <send_cmd>
 8008df0:	1e03      	subs	r3, r0, #0
 8008df2:	d11a      	bne.n	8008e2a <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008df4:	2380      	movs	r3, #128	@ 0x80
 8008df6:	009a      	lsls	r2, r3, #2
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	0011      	movs	r1, r2
 8008dfc:	0018      	movs	r0, r3
 8008dfe:	f7ff fd91 	bl	8008924 <rcvr_datablock>
 8008e02:	1e03      	subs	r3, r0, #0
 8008e04:	d00c      	beq.n	8008e20 <USER_SPI_read+0xb0>
				buff += 512;
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	2280      	movs	r2, #128	@ 0x80
 8008e0a:	0092      	lsls	r2, r2, #2
 8008e0c:	4694      	mov	ip, r2
 8008e0e:	4463      	add	r3, ip
 8008e10:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1ea      	bne.n	8008df4 <USER_SPI_read+0x84>
 8008e1e:	e000      	b.n	8008e22 <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8008e20:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008e22:	2100      	movs	r1, #0
 8008e24:	200c      	movs	r0, #12
 8008e26:	f7ff fde6 	bl	80089f6 <send_cmd>
		}
	}
	despiselect();
 8008e2a:	f7ff fd4f 	bl	80088cc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	1e5a      	subs	r2, r3, #1
 8008e32:	4193      	sbcs	r3, r2
 8008e34:	b2db      	uxtb	r3, r3
}
 8008e36:	0018      	movs	r0, r3
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	b004      	add	sp, #16
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	46c0      	nop			@ (mov r8, r8)
 8008e40:	20000020 	.word	0x20000020
 8008e44:	200008f0 	.word	0x200008f0

08008e48 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60b9      	str	r1, [r7, #8]
 8008e50:	607a      	str	r2, [r7, #4]
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	210f      	movs	r1, #15
 8008e56:	187b      	adds	r3, r7, r1
 8008e58:	1c02      	adds	r2, r0, #0
 8008e5a:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008e5c:	187b      	adds	r3, r7, r1
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d102      	bne.n	8008e6a <USER_SPI_write+0x22>
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <USER_SPI_write+0x26>
 8008e6a:	2304      	movs	r3, #4
 8008e6c:	e063      	b.n	8008f36 <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008e6e:	4b34      	ldr	r3, [pc, #208]	@ (8008f40 <USER_SPI_write+0xf8>)
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	001a      	movs	r2, r3
 8008e76:	2301      	movs	r3, #1
 8008e78:	4013      	ands	r3, r2
 8008e7a:	d001      	beq.n	8008e80 <USER_SPI_write+0x38>
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e05a      	b.n	8008f36 <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008e80:	4b2f      	ldr	r3, [pc, #188]	@ (8008f40 <USER_SPI_write+0xf8>)
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	001a      	movs	r2, r3
 8008e88:	2304      	movs	r3, #4
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	d001      	beq.n	8008e92 <USER_SPI_write+0x4a>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e051      	b.n	8008f36 <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008e92:	4b2c      	ldr	r3, [pc, #176]	@ (8008f44 <USER_SPI_write+0xfc>)
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	001a      	movs	r2, r3
 8008e98:	2308      	movs	r3, #8
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	d102      	bne.n	8008ea4 <USER_SPI_write+0x5c>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	025b      	lsls	r3, r3, #9
 8008ea2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d110      	bne.n	8008ecc <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	0019      	movs	r1, r3
 8008eae:	2018      	movs	r0, #24
 8008eb0:	f7ff fda1 	bl	80089f6 <send_cmd>
 8008eb4:	1e03      	subs	r3, r0, #0
 8008eb6:	d138      	bne.n	8008f2a <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	21fe      	movs	r1, #254	@ 0xfe
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f7ff fd60 	bl	8008982 <xmit_datablock>
 8008ec2:	1e03      	subs	r3, r0, #0
 8008ec4:	d031      	beq.n	8008f2a <USER_SPI_write+0xe2>
			count = 0;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	603b      	str	r3, [r7, #0]
 8008eca:	e02e      	b.n	8008f2a <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8008f44 <USER_SPI_write+0xfc>)
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	001a      	movs	r2, r3
 8008ed2:	2306      	movs	r3, #6
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <USER_SPI_write+0x9a>
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	0019      	movs	r1, r3
 8008edc:	2097      	movs	r0, #151	@ 0x97
 8008ede:	f7ff fd8a 	bl	80089f6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	0019      	movs	r1, r3
 8008ee6:	2019      	movs	r0, #25
 8008ee8:	f7ff fd85 	bl	80089f6 <send_cmd>
 8008eec:	1e03      	subs	r3, r0, #0
 8008eee:	d11c      	bne.n	8008f2a <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	21fc      	movs	r1, #252	@ 0xfc
 8008ef4:	0018      	movs	r0, r3
 8008ef6:	f7ff fd44 	bl	8008982 <xmit_datablock>
 8008efa:	1e03      	subs	r3, r0, #0
 8008efc:	d00c      	beq.n	8008f18 <USER_SPI_write+0xd0>
				buff += 512;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	2280      	movs	r2, #128	@ 0x80
 8008f02:	0092      	lsls	r2, r2, #2
 8008f04:	4694      	mov	ip, r2
 8008f06:	4463      	add	r3, ip
 8008f08:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	603b      	str	r3, [r7, #0]
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1ec      	bne.n	8008ef0 <USER_SPI_write+0xa8>
 8008f16:	e000      	b.n	8008f1a <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008f18:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008f1a:	21fd      	movs	r1, #253	@ 0xfd
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	f7ff fd30 	bl	8008982 <xmit_datablock>
 8008f22:	1e03      	subs	r3, r0, #0
 8008f24:	d101      	bne.n	8008f2a <USER_SPI_write+0xe2>
 8008f26:	2301      	movs	r3, #1
 8008f28:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008f2a:	f7ff fccf 	bl	80088cc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	1e5a      	subs	r2, r3, #1
 8008f32:	4193      	sbcs	r3, r2
 8008f34:	b2db      	uxtb	r3, r3
}
 8008f36:	0018      	movs	r0, r3
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	b004      	add	sp, #16
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	46c0      	nop			@ (mov r8, r8)
 8008f40:	20000020 	.word	0x20000020
 8008f44:	200008f0 	.word	0x200008f0

08008f48 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b08d      	sub	sp, #52	@ 0x34
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	603a      	str	r2, [r7, #0]
 8008f50:	1dfb      	adds	r3, r7, #7
 8008f52:	1c02      	adds	r2, r0, #0
 8008f54:	701a      	strb	r2, [r3, #0]
 8008f56:	1dbb      	adds	r3, r7, #6
 8008f58:	1c0a      	adds	r2, r1, #0
 8008f5a:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008f5c:	1dfb      	adds	r3, r7, #7
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <USER_SPI_ioctl+0x20>
 8008f64:	2304      	movs	r3, #4
 8008f66:	e178      	b.n	800925a <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008f68:	4bbe      	ldr	r3, [pc, #760]	@ (8009264 <USER_SPI_ioctl+0x31c>)
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	001a      	movs	r2, r3
 8008f70:	2301      	movs	r3, #1
 8008f72:	4013      	ands	r3, r2
 8008f74:	d001      	beq.n	8008f7a <USER_SPI_ioctl+0x32>
 8008f76:	2303      	movs	r3, #3
 8008f78:	e16f      	b.n	800925a <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8008f7a:	232f      	movs	r3, #47	@ 0x2f
 8008f7c:	18fb      	adds	r3, r7, r3
 8008f7e:	2201      	movs	r2, #1
 8008f80:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 8008f82:	1dbb      	adds	r3, r7, #6
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	2b04      	cmp	r3, #4
 8008f88:	d100      	bne.n	8008f8c <USER_SPI_ioctl+0x44>
 8008f8a:	e100      	b.n	800918e <USER_SPI_ioctl+0x246>
 8008f8c:	dd00      	ble.n	8008f90 <USER_SPI_ioctl+0x48>
 8008f8e:	e14d      	b.n	800922c <USER_SPI_ioctl+0x2e4>
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d100      	bne.n	8008f96 <USER_SPI_ioctl+0x4e>
 8008f94:	e074      	b.n	8009080 <USER_SPI_ioctl+0x138>
 8008f96:	dd00      	ble.n	8008f9a <USER_SPI_ioctl+0x52>
 8008f98:	e148      	b.n	800922c <USER_SPI_ioctl+0x2e4>
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d002      	beq.n	8008fa4 <USER_SPI_ioctl+0x5c>
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d00a      	beq.n	8008fb8 <USER_SPI_ioctl+0x70>
 8008fa2:	e143      	b.n	800922c <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008fa4:	f7ff fca2 	bl	80088ec <spiselect>
 8008fa8:	1e03      	subs	r3, r0, #0
 8008faa:	d100      	bne.n	8008fae <USER_SPI_ioctl+0x66>
 8008fac:	e143      	b.n	8009236 <USER_SPI_ioctl+0x2ee>
 8008fae:	232f      	movs	r3, #47	@ 0x2f
 8008fb0:	18fb      	adds	r3, r7, r3
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	701a      	strb	r2, [r3, #0]
		break;
 8008fb6:	e13e      	b.n	8009236 <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008fb8:	2100      	movs	r1, #0
 8008fba:	2009      	movs	r0, #9
 8008fbc:	f7ff fd1b 	bl	80089f6 <send_cmd>
 8008fc0:	1e03      	subs	r3, r0, #0
 8008fc2:	d000      	beq.n	8008fc6 <USER_SPI_ioctl+0x7e>
 8008fc4:	e139      	b.n	800923a <USER_SPI_ioctl+0x2f2>
 8008fc6:	240c      	movs	r4, #12
 8008fc8:	193b      	adds	r3, r7, r4
 8008fca:	2110      	movs	r1, #16
 8008fcc:	0018      	movs	r0, r3
 8008fce:	f7ff fca9 	bl	8008924 <rcvr_datablock>
 8008fd2:	1e03      	subs	r3, r0, #0
 8008fd4:	d100      	bne.n	8008fd8 <USER_SPI_ioctl+0x90>
 8008fd6:	e130      	b.n	800923a <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008fd8:	0020      	movs	r0, r4
 8008fda:	183b      	adds	r3, r7, r0
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	099b      	lsrs	r3, r3, #6
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d115      	bne.n	8009012 <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008fe6:	183b      	adds	r3, r7, r0
 8008fe8:	7a5b      	ldrb	r3, [r3, #9]
 8008fea:	001a      	movs	r2, r3
 8008fec:	183b      	adds	r3, r7, r0
 8008fee:	7a1b      	ldrb	r3, [r3, #8]
 8008ff0:	021b      	lsls	r3, r3, #8
 8008ff2:	18d3      	adds	r3, r2, r3
 8008ff4:	0019      	movs	r1, r3
 8008ff6:	183b      	adds	r3, r7, r0
 8008ff8:	79db      	ldrb	r3, [r3, #7]
 8008ffa:	041a      	lsls	r2, r3, #16
 8008ffc:	23fc      	movs	r3, #252	@ 0xfc
 8008ffe:	039b      	lsls	r3, r3, #14
 8009000:	4013      	ands	r3, r2
 8009002:	18cb      	adds	r3, r1, r3
 8009004:	3301      	adds	r3, #1
 8009006:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8009008:	69fb      	ldr	r3, [r7, #28]
 800900a:	029a      	lsls	r2, r3, #10
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	e031      	b.n	8009076 <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8009012:	200c      	movs	r0, #12
 8009014:	183b      	adds	r3, r7, r0
 8009016:	795b      	ldrb	r3, [r3, #5]
 8009018:	220f      	movs	r2, #15
 800901a:	4013      	ands	r3, r2
 800901c:	b2da      	uxtb	r2, r3
 800901e:	183b      	adds	r3, r7, r0
 8009020:	7a9b      	ldrb	r3, [r3, #10]
 8009022:	09db      	lsrs	r3, r3, #7
 8009024:	b2db      	uxtb	r3, r3
 8009026:	18d3      	adds	r3, r2, r3
 8009028:	b2da      	uxtb	r2, r3
 800902a:	183b      	adds	r3, r7, r0
 800902c:	7a5b      	ldrb	r3, [r3, #9]
 800902e:	005b      	lsls	r3, r3, #1
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2106      	movs	r1, #6
 8009034:	400b      	ands	r3, r1
 8009036:	b2db      	uxtb	r3, r3
 8009038:	18d3      	adds	r3, r2, r3
 800903a:	b2da      	uxtb	r2, r3
 800903c:	242e      	movs	r4, #46	@ 0x2e
 800903e:	193b      	adds	r3, r7, r4
 8009040:	3202      	adds	r2, #2
 8009042:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8009044:	183b      	adds	r3, r7, r0
 8009046:	7a1b      	ldrb	r3, [r3, #8]
 8009048:	099b      	lsrs	r3, r3, #6
 800904a:	b2db      	uxtb	r3, r3
 800904c:	001a      	movs	r2, r3
 800904e:	183b      	adds	r3, r7, r0
 8009050:	79db      	ldrb	r3, [r3, #7]
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	18d2      	adds	r2, r2, r3
 8009056:	183b      	adds	r3, r7, r0
 8009058:	799b      	ldrb	r3, [r3, #6]
 800905a:	0299      	lsls	r1, r3, #10
 800905c:	23c0      	movs	r3, #192	@ 0xc0
 800905e:	011b      	lsls	r3, r3, #4
 8009060:	400b      	ands	r3, r1
 8009062:	18d3      	adds	r3, r2, r3
 8009064:	3301      	adds	r3, #1
 8009066:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8009068:	193b      	adds	r3, r7, r4
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	3b09      	subs	r3, #9
 800906e:	69fa      	ldr	r2, [r7, #28]
 8009070:	409a      	lsls	r2, r3
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8009076:	232f      	movs	r3, #47	@ 0x2f
 8009078:	18fb      	adds	r3, r7, r3
 800907a:	2200      	movs	r2, #0
 800907c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800907e:	e0dc      	b.n	800923a <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8009080:	4b79      	ldr	r3, [pc, #484]	@ (8009268 <USER_SPI_ioctl+0x320>)
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	001a      	movs	r2, r3
 8009086:	2304      	movs	r3, #4
 8009088:	4013      	ands	r3, r2
 800908a:	d035      	beq.n	80090f8 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800908c:	2100      	movs	r1, #0
 800908e:	208d      	movs	r0, #141	@ 0x8d
 8009090:	f7ff fcb1 	bl	80089f6 <send_cmd>
 8009094:	1e03      	subs	r3, r0, #0
 8009096:	d000      	beq.n	800909a <USER_SPI_ioctl+0x152>
 8009098:	e0d1      	b.n	800923e <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 800909a:	20ff      	movs	r0, #255	@ 0xff
 800909c:	f7ff fba6 	bl	80087ec <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80090a0:	230c      	movs	r3, #12
 80090a2:	18fb      	adds	r3, r7, r3
 80090a4:	2110      	movs	r1, #16
 80090a6:	0018      	movs	r0, r3
 80090a8:	f7ff fc3c 	bl	8008924 <rcvr_datablock>
 80090ac:	1e03      	subs	r3, r0, #0
 80090ae:	d100      	bne.n	80090b2 <USER_SPI_ioctl+0x16a>
 80090b0:	e0c5      	b.n	800923e <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80090b2:	232e      	movs	r3, #46	@ 0x2e
 80090b4:	18fb      	adds	r3, r7, r3
 80090b6:	2230      	movs	r2, #48	@ 0x30
 80090b8:	701a      	strb	r2, [r3, #0]
 80090ba:	e008      	b.n	80090ce <USER_SPI_ioctl+0x186>
 80090bc:	20ff      	movs	r0, #255	@ 0xff
 80090be:	f7ff fb95 	bl	80087ec <xchg_spi>
 80090c2:	212e      	movs	r1, #46	@ 0x2e
 80090c4:	187b      	adds	r3, r7, r1
 80090c6:	781a      	ldrb	r2, [r3, #0]
 80090c8:	187b      	adds	r3, r7, r1
 80090ca:	3a01      	subs	r2, #1
 80090cc:	701a      	strb	r2, [r3, #0]
 80090ce:	232e      	movs	r3, #46	@ 0x2e
 80090d0:	18fb      	adds	r3, r7, r3
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d1f1      	bne.n	80090bc <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80090d8:	230c      	movs	r3, #12
 80090da:	18fb      	adds	r3, r7, r3
 80090dc:	7a9b      	ldrb	r3, [r3, #10]
 80090de:	091b      	lsrs	r3, r3, #4
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	001a      	movs	r2, r3
 80090e4:	2310      	movs	r3, #16
 80090e6:	4093      	lsls	r3, r2
 80090e8:	001a      	movs	r2, r3
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80090ee:	232f      	movs	r3, #47	@ 0x2f
 80090f0:	18fb      	adds	r3, r7, r3
 80090f2:	2200      	movs	r2, #0
 80090f4:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80090f6:	e0a2      	b.n	800923e <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80090f8:	2100      	movs	r1, #0
 80090fa:	2009      	movs	r0, #9
 80090fc:	f7ff fc7b 	bl	80089f6 <send_cmd>
 8009100:	1e03      	subs	r3, r0, #0
 8009102:	d000      	beq.n	8009106 <USER_SPI_ioctl+0x1be>
 8009104:	e09b      	b.n	800923e <USER_SPI_ioctl+0x2f6>
 8009106:	240c      	movs	r4, #12
 8009108:	193b      	adds	r3, r7, r4
 800910a:	2110      	movs	r1, #16
 800910c:	0018      	movs	r0, r3
 800910e:	f7ff fc09 	bl	8008924 <rcvr_datablock>
 8009112:	1e03      	subs	r3, r0, #0
 8009114:	d100      	bne.n	8009118 <USER_SPI_ioctl+0x1d0>
 8009116:	e092      	b.n	800923e <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8009118:	4b53      	ldr	r3, [pc, #332]	@ (8009268 <USER_SPI_ioctl+0x320>)
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	001a      	movs	r2, r3
 800911e:	2302      	movs	r3, #2
 8009120:	4013      	ands	r3, r2
 8009122:	d016      	beq.n	8009152 <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8009124:	0021      	movs	r1, r4
 8009126:	187b      	adds	r3, r7, r1
 8009128:	7a9b      	ldrb	r3, [r3, #10]
 800912a:	005b      	lsls	r3, r3, #1
 800912c:	227e      	movs	r2, #126	@ 0x7e
 800912e:	4013      	ands	r3, r2
 8009130:	187a      	adds	r2, r7, r1
 8009132:	7ad2      	ldrb	r2, [r2, #11]
 8009134:	09d2      	lsrs	r2, r2, #7
 8009136:	b2d2      	uxtb	r2, r2
 8009138:	189b      	adds	r3, r3, r2
 800913a:	1c5a      	adds	r2, r3, #1
 800913c:	187b      	adds	r3, r7, r1
 800913e:	7b5b      	ldrb	r3, [r3, #13]
 8009140:	099b      	lsrs	r3, r3, #6
 8009142:	b2db      	uxtb	r3, r3
 8009144:	3b01      	subs	r3, #1
 8009146:	409a      	lsls	r2, r3
 8009148:	0013      	movs	r3, r2
 800914a:	001a      	movs	r2, r3
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	601a      	str	r2, [r3, #0]
 8009150:	e018      	b.n	8009184 <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8009152:	210c      	movs	r1, #12
 8009154:	187b      	adds	r3, r7, r1
 8009156:	7a9b      	ldrb	r3, [r3, #10]
 8009158:	109b      	asrs	r3, r3, #2
 800915a:	b29b      	uxth	r3, r3
 800915c:	001a      	movs	r2, r3
 800915e:	231f      	movs	r3, #31
 8009160:	4013      	ands	r3, r2
 8009162:	3301      	adds	r3, #1
 8009164:	0008      	movs	r0, r1
 8009166:	187a      	adds	r2, r7, r1
 8009168:	7ad2      	ldrb	r2, [r2, #11]
 800916a:	00d2      	lsls	r2, r2, #3
 800916c:	2118      	movs	r1, #24
 800916e:	400a      	ands	r2, r1
 8009170:	1839      	adds	r1, r7, r0
 8009172:	7ac9      	ldrb	r1, [r1, #11]
 8009174:	0949      	lsrs	r1, r1, #5
 8009176:	b2c9      	uxtb	r1, r1
 8009178:	1852      	adds	r2, r2, r1
 800917a:	3201      	adds	r2, #1
 800917c:	4353      	muls	r3, r2
 800917e:	001a      	movs	r2, r3
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8009184:	232f      	movs	r3, #47	@ 0x2f
 8009186:	18fb      	adds	r3, r7, r3
 8009188:	2200      	movs	r2, #0
 800918a:	701a      	strb	r2, [r3, #0]
		break;
 800918c:	e057      	b.n	800923e <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800918e:	4b36      	ldr	r3, [pc, #216]	@ (8009268 <USER_SPI_ioctl+0x320>)
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	001a      	movs	r2, r3
 8009194:	2306      	movs	r3, #6
 8009196:	4013      	ands	r3, r2
 8009198:	d053      	beq.n	8009242 <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800919a:	240c      	movs	r4, #12
 800919c:	193a      	adds	r2, r7, r4
 800919e:	1dfb      	adds	r3, r7, #7
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	210b      	movs	r1, #11
 80091a4:	0018      	movs	r0, r3
 80091a6:	f7ff fecf 	bl	8008f48 <USER_SPI_ioctl>
 80091aa:	1e03      	subs	r3, r0, #0
 80091ac:	d14b      	bne.n	8009246 <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80091ae:	193b      	adds	r3, r7, r4
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	099b      	lsrs	r3, r3, #6
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d105      	bne.n	80091c6 <USER_SPI_ioctl+0x27e>
 80091ba:	193b      	adds	r3, r7, r4
 80091bc:	7a9b      	ldrb	r3, [r3, #10]
 80091be:	001a      	movs	r2, r3
 80091c0:	2340      	movs	r3, #64	@ 0x40
 80091c2:	4013      	ands	r3, r2
 80091c4:	d041      	beq.n	800924a <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	623b      	str	r3, [r7, #32]
 80091ca:	6a3b      	ldr	r3, [r7, #32]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091d0:	6a3b      	ldr	r3, [r7, #32]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80091d6:	4b24      	ldr	r3, [pc, #144]	@ (8009268 <USER_SPI_ioctl+0x320>)
 80091d8:	781b      	ldrb	r3, [r3, #0]
 80091da:	001a      	movs	r2, r3
 80091dc:	2308      	movs	r3, #8
 80091de:	4013      	ands	r3, r2
 80091e0:	d105      	bne.n	80091ee <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 80091e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e4:	025b      	lsls	r3, r3, #9
 80091e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ea:	025b      	lsls	r3, r3, #9
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80091ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f0:	0019      	movs	r1, r3
 80091f2:	2020      	movs	r0, #32
 80091f4:	f7ff fbff 	bl	80089f6 <send_cmd>
 80091f8:	1e03      	subs	r3, r0, #0
 80091fa:	d128      	bne.n	800924e <USER_SPI_ioctl+0x306>
 80091fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fe:	0019      	movs	r1, r3
 8009200:	2021      	movs	r0, #33	@ 0x21
 8009202:	f7ff fbf8 	bl	80089f6 <send_cmd>
 8009206:	1e03      	subs	r3, r0, #0
 8009208:	d121      	bne.n	800924e <USER_SPI_ioctl+0x306>
 800920a:	2100      	movs	r1, #0
 800920c:	2026      	movs	r0, #38	@ 0x26
 800920e:	f7ff fbf2 	bl	80089f6 <send_cmd>
 8009212:	1e03      	subs	r3, r0, #0
 8009214:	d11b      	bne.n	800924e <USER_SPI_ioctl+0x306>
 8009216:	4b15      	ldr	r3, [pc, #84]	@ (800926c <USER_SPI_ioctl+0x324>)
 8009218:	0018      	movs	r0, r3
 800921a:	f7ff fb2f 	bl	800887c <wait_ready>
 800921e:	1e03      	subs	r3, r0, #0
 8009220:	d015      	beq.n	800924e <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 8009222:	232f      	movs	r3, #47	@ 0x2f
 8009224:	18fb      	adds	r3, r7, r3
 8009226:	2200      	movs	r2, #0
 8009228:	701a      	strb	r2, [r3, #0]
		}
		break;
 800922a:	e010      	b.n	800924e <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 800922c:	232f      	movs	r3, #47	@ 0x2f
 800922e:	18fb      	adds	r3, r7, r3
 8009230:	2204      	movs	r2, #4
 8009232:	701a      	strb	r2, [r3, #0]
 8009234:	e00c      	b.n	8009250 <USER_SPI_ioctl+0x308>
		break;
 8009236:	46c0      	nop			@ (mov r8, r8)
 8009238:	e00a      	b.n	8009250 <USER_SPI_ioctl+0x308>
		break;
 800923a:	46c0      	nop			@ (mov r8, r8)
 800923c:	e008      	b.n	8009250 <USER_SPI_ioctl+0x308>
		break;
 800923e:	46c0      	nop			@ (mov r8, r8)
 8009240:	e006      	b.n	8009250 <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8009242:	46c0      	nop			@ (mov r8, r8)
 8009244:	e004      	b.n	8009250 <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8009246:	46c0      	nop			@ (mov r8, r8)
 8009248:	e002      	b.n	8009250 <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800924a:	46c0      	nop			@ (mov r8, r8)
 800924c:	e000      	b.n	8009250 <USER_SPI_ioctl+0x308>
		break;
 800924e:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 8009250:	f7ff fb3c 	bl	80088cc <despiselect>

	return res;
 8009254:	232f      	movs	r3, #47	@ 0x2f
 8009256:	18fb      	adds	r3, r7, r3
 8009258:	781b      	ldrb	r3, [r3, #0]
}
 800925a:	0018      	movs	r0, r3
 800925c:	46bd      	mov	sp, r7
 800925e:	b00d      	add	sp, #52	@ 0x34
 8009260:	bd90      	pop	{r4, r7, pc}
 8009262:	46c0      	nop			@ (mov r8, r8)
 8009264:	20000020 	.word	0x20000020
 8009268:	200008f0 	.word	0x200008f0
 800926c:	00007530 	.word	0x00007530

08009270 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009270:	b590      	push	{r4, r7, lr}
 8009272:	b087      	sub	sp, #28
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	1dfb      	adds	r3, r7, #7
 800927c:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800927e:	2417      	movs	r4, #23
 8009280:	193b      	adds	r3, r7, r4
 8009282:	2201      	movs	r2, #1
 8009284:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8009286:	2016      	movs	r0, #22
 8009288:	183b      	adds	r3, r7, r0
 800928a:	2200      	movs	r2, #0
 800928c:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800928e:	4b21      	ldr	r3, [pc, #132]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 8009290:	7a5b      	ldrb	r3, [r3, #9]
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b00      	cmp	r3, #0
 8009296:	d136      	bne.n	8009306 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009298:	4b1e      	ldr	r3, [pc, #120]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 800929a:	7a5b      	ldrb	r3, [r3, #9]
 800929c:	b2db      	uxtb	r3, r3
 800929e:	001a      	movs	r2, r3
 80092a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092a2:	2100      	movs	r1, #0
 80092a4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80092a6:	4b1b      	ldr	r3, [pc, #108]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092a8:	7a5b      	ldrb	r3, [r3, #9]
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	4a19      	ldr	r2, [pc, #100]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	18d3      	adds	r3, r2, r3
 80092b2:	3304      	adds	r3, #4
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 80092b8:	4b16      	ldr	r3, [pc, #88]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092ba:	7a5b      	ldrb	r3, [r3, #9]
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	001a      	movs	r2, r3
 80092c0:	4b14      	ldr	r3, [pc, #80]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092c2:	189b      	adds	r3, r3, r2
 80092c4:	1dfa      	adds	r2, r7, #7
 80092c6:	7812      	ldrb	r2, [r2, #0]
 80092c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80092ca:	4b12      	ldr	r3, [pc, #72]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092cc:	7a5b      	ldrb	r3, [r3, #9]
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	1c5a      	adds	r2, r3, #1
 80092d2:	b2d1      	uxtb	r1, r2
 80092d4:	4a0f      	ldr	r2, [pc, #60]	@ (8009314 <FATFS_LinkDriverEx+0xa4>)
 80092d6:	7251      	strb	r1, [r2, #9]
 80092d8:	183a      	adds	r2, r7, r0
 80092da:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 80092dc:	183b      	adds	r3, r7, r0
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	3330      	adds	r3, #48	@ 0x30
 80092e2:	b2da      	uxtb	r2, r3
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	3301      	adds	r3, #1
 80092ec:	223a      	movs	r2, #58	@ 0x3a
 80092ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	3302      	adds	r3, #2
 80092f4:	222f      	movs	r2, #47	@ 0x2f
 80092f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	3303      	adds	r3, #3
 80092fc:	2200      	movs	r2, #0
 80092fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009300:	193b      	adds	r3, r7, r4
 8009302:	2200      	movs	r2, #0
 8009304:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8009306:	2317      	movs	r3, #23
 8009308:	18fb      	adds	r3, r7, r3
 800930a:	781b      	ldrb	r3, [r3, #0]
}
 800930c:	0018      	movs	r0, r3
 800930e:	46bd      	mov	sp, r7
 8009310:	b007      	add	sp, #28
 8009312:	bd90      	pop	{r4, r7, pc}
 8009314:	200008fc 	.word	0x200008fc

08009318 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	0018      	movs	r0, r3
 800932a:	f7ff ffa1 	bl	8009270 <FATFS_LinkDriverEx>
 800932e:	0003      	movs	r3, r0
}
 8009330:	0018      	movs	r0, r3
 8009332:	46bd      	mov	sp, r7
 8009334:	b002      	add	sp, #8
 8009336:	bd80      	pop	{r7, pc}

08009338 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
 800933e:	0002      	movs	r2, r0
 8009340:	1dbb      	adds	r3, r7, #6
 8009342:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009344:	2300      	movs	r3, #0
 8009346:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009348:	1dbb      	adds	r3, r7, #6
 800934a:	2200      	movs	r2, #0
 800934c:	5e9b      	ldrsh	r3, [r3, r2]
 800934e:	2b84      	cmp	r3, #132	@ 0x84
 8009350:	d006      	beq.n	8009360 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8009352:	1dbb      	adds	r3, r7, #6
 8009354:	2200      	movs	r2, #0
 8009356:	5e9a      	ldrsh	r2, [r3, r2]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	18d3      	adds	r3, r2, r3
 800935c:	3303      	adds	r3, #3
 800935e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009360:	68fb      	ldr	r3, [r7, #12]
}
 8009362:	0018      	movs	r0, r3
 8009364:	46bd      	mov	sp, r7
 8009366:	b004      	add	sp, #16
 8009368:	bd80      	pop	{r7, pc}

0800936a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800936e:	f000 fea1 	bl	800a0b4 <vTaskStartScheduler>
  
  return osOK;
 8009372:	2300      	movs	r3, #0
}
 8009374:	0018      	movs	r0, r3
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800937a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800937c:	b089      	sub	sp, #36	@ 0x24
 800937e:	af04      	add	r7, sp, #16
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	695b      	ldr	r3, [r3, #20]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d020      	beq.n	80093ce <osThreadCreate+0x54>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	699b      	ldr	r3, [r3, #24]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d01c      	beq.n	80093ce <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	685c      	ldr	r4, [r3, #4]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691e      	ldr	r6, [r3, #16]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2208      	movs	r2, #8
 80093a4:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80093a6:	0018      	movs	r0, r3
 80093a8:	f7ff ffc6 	bl	8009338 <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	695a      	ldr	r2, [r3, #20]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	9302      	str	r3, [sp, #8]
 80093b8:	9201      	str	r2, [sp, #4]
 80093ba:	9000      	str	r0, [sp, #0]
 80093bc:	000b      	movs	r3, r1
 80093be:	0032      	movs	r2, r6
 80093c0:	0029      	movs	r1, r5
 80093c2:	0020      	movs	r0, r4
 80093c4:	f000 fcfd 	bl	8009dc2 <xTaskCreateStatic>
 80093c8:	0003      	movs	r3, r0
 80093ca:	60fb      	str	r3, [r7, #12]
 80093cc:	e01d      	b.n	800940a <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685c      	ldr	r4, [r3, #4]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80093da:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2208      	movs	r2, #8
 80093e0:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80093e2:	0018      	movs	r0, r3
 80093e4:	f7ff ffa8 	bl	8009338 <makeFreeRtosPriority>
 80093e8:	0001      	movs	r1, r0
 80093ea:	683a      	ldr	r2, [r7, #0]
 80093ec:	230c      	movs	r3, #12
 80093ee:	18fb      	adds	r3, r7, r3
 80093f0:	9301      	str	r3, [sp, #4]
 80093f2:	9100      	str	r1, [sp, #0]
 80093f4:	0013      	movs	r3, r2
 80093f6:	0032      	movs	r2, r6
 80093f8:	0029      	movs	r1, r5
 80093fa:	0020      	movs	r0, r4
 80093fc:	f000 fd28 	bl	8009e50 <xTaskCreate>
 8009400:	0003      	movs	r3, r0
 8009402:	2b01      	cmp	r3, #1
 8009404:	d001      	beq.n	800940a <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8009406:	2300      	movs	r3, #0
 8009408:	e000      	b.n	800940c <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800940a:	68fb      	ldr	r3, [r7, #12]
}
 800940c:	0018      	movs	r0, r3
 800940e:	46bd      	mov	sp, r7
 8009410:	b005      	add	sp, #20
 8009412:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009414 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009414:	b590      	push	{r4, r7, lr}
 8009416:	b085      	sub	sp, #20
 8009418:	af02      	add	r7, sp, #8
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d011      	beq.n	800944a <osMessageCreate+0x36>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00d      	beq.n	800944a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6818      	ldr	r0, [r3, #0]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6859      	ldr	r1, [r3, #4]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	689a      	ldr	r2, [r3, #8]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	2400      	movs	r4, #0
 8009440:	9400      	str	r4, [sp, #0]
 8009442:	f000 f90d 	bl	8009660 <xQueueGenericCreateStatic>
 8009446:	0003      	movs	r3, r0
 8009448:	e008      	b.n	800945c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6818      	ldr	r0, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	2200      	movs	r2, #0
 8009454:	0019      	movs	r1, r3
 8009456:	f000 f954 	bl	8009702 <xQueueGenericCreate>
 800945a:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800945c:	0018      	movs	r0, r3
 800945e:	46bd      	mov	sp, r7
 8009460:	b003      	add	sp, #12
 8009462:	bd90      	pop	{r4, r7, pc}

08009464 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	3308      	adds	r3, #8
 8009470:	001a      	movs	r2, r3
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2201      	movs	r2, #1
 800947a:	4252      	negs	r2, r2
 800947c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	3308      	adds	r3, #8
 8009482:	001a      	movs	r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	3308      	adds	r3, #8
 800948c:	001a      	movs	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009498:	46c0      	nop			@ (mov r8, r8)
 800949a:	46bd      	mov	sp, r7
 800949c:	b002      	add	sp, #8
 800949e:	bd80      	pop	{r7, pc}

080094a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80094ae:	46c0      	nop			@ (mov r8, r8)
 80094b0:	46bd      	mov	sp, r7
 80094b2:	b002      	add	sp, #8
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b084      	sub	sp, #16
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	689a      	ldr	r2, [r3, #8]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	683a      	ldr	r2, [r7, #0]
 80094da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	683a      	ldr	r2, [r7, #0]
 80094e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	1c5a      	adds	r2, r3, #1
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	601a      	str	r2, [r3, #0]
}
 80094f2:	46c0      	nop			@ (mov r8, r8)
 80094f4:	46bd      	mov	sp, r7
 80094f6:	b004      	add	sp, #16
 80094f8:	bd80      	pop	{r7, pc}

080094fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	3301      	adds	r3, #1
 800950e:	d103      	bne.n	8009518 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	60fb      	str	r3, [r7, #12]
 8009516:	e00c      	b.n	8009532 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	3308      	adds	r3, #8
 800951c:	60fb      	str	r3, [r7, #12]
 800951e:	e002      	b.n	8009526 <vListInsert+0x2c>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	60fb      	str	r3, [r7, #12]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	429a      	cmp	r2, r3
 8009530:	d2f6      	bcs.n	8009520 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	685a      	ldr	r2, [r3, #4]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	68fa      	ldr	r2, [r7, #12]
 8009546:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	683a      	ldr	r2, [r7, #0]
 800954c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	1c5a      	adds	r2, r3, #1
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	601a      	str	r2, [r3, #0]
}
 800955e:	46c0      	nop			@ (mov r8, r8)
 8009560:	46bd      	mov	sp, r7
 8009562:	b004      	add	sp, #16
 8009564:	bd80      	pop	{r7, pc}

08009566 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	6892      	ldr	r2, [r2, #8]
 800957c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	6852      	ldr	r2, [r2, #4]
 8009586:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	429a      	cmp	r2, r3
 8009590:	d103      	bne.n	800959a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	689a      	ldr	r2, [r3, #8]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	1e5a      	subs	r2, r3, #1
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
}
 80095ae:	0018      	movs	r0, r3
 80095b0:	46bd      	mov	sp, r7
 80095b2:	b004      	add	sp, #16
 80095b4:	bd80      	pop	{r7, pc}

080095b6 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80095b6:	b580      	push	{r7, lr}
 80095b8:	b084      	sub	sp, #16
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
 80095be:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d102      	bne.n	80095d0 <xQueueGenericReset+0x1a>
 80095ca:	b672      	cpsid	i
 80095cc:	46c0      	nop			@ (mov r8, r8)
 80095ce:	e7fd      	b.n	80095cc <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80095d0:	f001 fa76 	bl	800aac0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095e0:	434b      	muls	r3, r1
 80095e2:	18d2      	adds	r2, r2, r3
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2200      	movs	r2, #0
 80095ec:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095fe:	1e59      	subs	r1, r3, #1
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009604:	434b      	muls	r3, r1
 8009606:	18d2      	adds	r2, r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2244      	movs	r2, #68	@ 0x44
 8009610:	21ff      	movs	r1, #255	@ 0xff
 8009612:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2245      	movs	r2, #69	@ 0x45
 8009618:	21ff      	movs	r1, #255	@ 0xff
 800961a:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d10d      	bne.n	800963e <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	691b      	ldr	r3, [r3, #16]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d013      	beq.n	8009652 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	3310      	adds	r3, #16
 800962e:	0018      	movs	r0, r3
 8009630:	f000 ff48 	bl	800a4c4 <xTaskRemoveFromEventList>
 8009634:	1e03      	subs	r3, r0, #0
 8009636:	d00c      	beq.n	8009652 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009638:	f001 fa32 	bl	800aaa0 <vPortYield>
 800963c:	e009      	b.n	8009652 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	3310      	adds	r3, #16
 8009642:	0018      	movs	r0, r3
 8009644:	f7ff ff0e 	bl	8009464 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	3324      	adds	r3, #36	@ 0x24
 800964c:	0018      	movs	r0, r3
 800964e:	f7ff ff09 	bl	8009464 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009652:	f001 fa47 	bl	800aae4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009656:	2301      	movs	r3, #1
}
 8009658:	0018      	movs	r0, r3
 800965a:	46bd      	mov	sp, r7
 800965c:	b004      	add	sp, #16
 800965e:	bd80      	pop	{r7, pc}

08009660 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009660:	b590      	push	{r4, r7, lr}
 8009662:	b089      	sub	sp, #36	@ 0x24
 8009664:	af02      	add	r7, sp, #8
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d102      	bne.n	800967a <xQueueGenericCreateStatic+0x1a>
 8009674:	b672      	cpsid	i
 8009676:	46c0      	nop			@ (mov r8, r8)
 8009678:	e7fd      	b.n	8009676 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d102      	bne.n	8009686 <xQueueGenericCreateStatic+0x26>
 8009680:	b672      	cpsid	i
 8009682:	46c0      	nop			@ (mov r8, r8)
 8009684:	e7fd      	b.n	8009682 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d002      	beq.n	8009692 <xQueueGenericCreateStatic+0x32>
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d001      	beq.n	8009696 <xQueueGenericCreateStatic+0x36>
 8009692:	2301      	movs	r3, #1
 8009694:	e000      	b.n	8009698 <xQueueGenericCreateStatic+0x38>
 8009696:	2300      	movs	r3, #0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d102      	bne.n	80096a2 <xQueueGenericCreateStatic+0x42>
 800969c:	b672      	cpsid	i
 800969e:	46c0      	nop			@ (mov r8, r8)
 80096a0:	e7fd      	b.n	800969e <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d102      	bne.n	80096ae <xQueueGenericCreateStatic+0x4e>
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <xQueueGenericCreateStatic+0x52>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e000      	b.n	80096b4 <xQueueGenericCreateStatic+0x54>
 80096b2:	2300      	movs	r3, #0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d102      	bne.n	80096be <xQueueGenericCreateStatic+0x5e>
 80096b8:	b672      	cpsid	i
 80096ba:	46c0      	nop			@ (mov r8, r8)
 80096bc:	e7fd      	b.n	80096ba <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80096be:	2348      	movs	r3, #72	@ 0x48
 80096c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	2b48      	cmp	r3, #72	@ 0x48
 80096c6:	d002      	beq.n	80096ce <xQueueGenericCreateStatic+0x6e>
 80096c8:	b672      	cpsid	i
 80096ca:	46c0      	nop			@ (mov r8, r8)
 80096cc:	e7fd      	b.n	80096ca <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80096ce:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00e      	beq.n	80096f8 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2246      	movs	r2, #70	@ 0x46
 80096de:	2101      	movs	r1, #1
 80096e0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80096e2:	2328      	movs	r3, #40	@ 0x28
 80096e4:	18fb      	adds	r3, r7, r3
 80096e6:	781c      	ldrb	r4, [r3, #0]
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	68b9      	ldr	r1, [r7, #8]
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	9300      	str	r3, [sp, #0]
 80096f2:	0023      	movs	r3, r4
 80096f4:	f000 f83e 	bl	8009774 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80096f8:	697b      	ldr	r3, [r7, #20]
	}
 80096fa:	0018      	movs	r0, r3
 80096fc:	46bd      	mov	sp, r7
 80096fe:	b007      	add	sp, #28
 8009700:	bd90      	pop	{r4, r7, pc}

08009702 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009702:	b590      	push	{r4, r7, lr}
 8009704:	b08b      	sub	sp, #44	@ 0x2c
 8009706:	af02      	add	r7, sp, #8
 8009708:	60f8      	str	r0, [r7, #12]
 800970a:	60b9      	str	r1, [r7, #8]
 800970c:	1dfb      	adds	r3, r7, #7
 800970e:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d102      	bne.n	800971c <xQueueGenericCreate+0x1a>
 8009716:	b672      	cpsid	i
 8009718:	46c0      	nop			@ (mov r8, r8)
 800971a:	e7fd      	b.n	8009718 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d102      	bne.n	8009728 <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009722:	2300      	movs	r3, #0
 8009724:	61fb      	str	r3, [r7, #28]
 8009726:	e003      	b.n	8009730 <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	68ba      	ldr	r2, [r7, #8]
 800972c:	4353      	muls	r3, r2
 800972e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	3348      	adds	r3, #72	@ 0x48
 8009734:	0018      	movs	r0, r3
 8009736:	f001 fa5b 	bl	800abf0 <pvPortMalloc>
 800973a:	0003      	movs	r3, r0
 800973c:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800973e:	69bb      	ldr	r3, [r7, #24]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d012      	beq.n	800976a <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	3348      	adds	r3, #72	@ 0x48
 800974c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	2246      	movs	r2, #70	@ 0x46
 8009752:	2100      	movs	r1, #0
 8009754:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009756:	1dfb      	adds	r3, r7, #7
 8009758:	781c      	ldrb	r4, [r3, #0]
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	68b9      	ldr	r1, [r7, #8]
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	0023      	movs	r3, r4
 8009766:	f000 f805 	bl	8009774 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800976a:	69bb      	ldr	r3, [r7, #24]
	}
 800976c:	0018      	movs	r0, r3
 800976e:	46bd      	mov	sp, r7
 8009770:	b009      	add	sp, #36	@ 0x24
 8009772:	bd90      	pop	{r4, r7, pc}

08009774 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]
 8009780:	001a      	movs	r2, r3
 8009782:	1cfb      	adds	r3, r7, #3
 8009784:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d103      	bne.n	8009794 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	69ba      	ldr	r2, [r7, #24]
 8009790:	601a      	str	r2, [r3, #0]
 8009792:	e002      	b.n	800979a <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80097a0:	69bb      	ldr	r3, [r7, #24]
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	2101      	movs	r1, #1
 80097aa:	0018      	movs	r0, r3
 80097ac:	f7ff ff03 	bl	80095b6 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80097b0:	46c0      	nop			@ (mov r8, r8)
 80097b2:	46bd      	mov	sp, r7
 80097b4:	b004      	add	sp, #16
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08a      	sub	sp, #40	@ 0x28
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
 80097c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80097c6:	2300      	movs	r3, #0
 80097c8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80097ce:	6a3b      	ldr	r3, [r7, #32]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d102      	bne.n	80097da <xQueueGenericSend+0x22>
 80097d4:	b672      	cpsid	i
 80097d6:	46c0      	nop			@ (mov r8, r8)
 80097d8:	e7fd      	b.n	80097d6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d103      	bne.n	80097e8 <xQueueGenericSend+0x30>
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d101      	bne.n	80097ec <xQueueGenericSend+0x34>
 80097e8:	2301      	movs	r3, #1
 80097ea:	e000      	b.n	80097ee <xQueueGenericSend+0x36>
 80097ec:	2300      	movs	r3, #0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d102      	bne.n	80097f8 <xQueueGenericSend+0x40>
 80097f2:	b672      	cpsid	i
 80097f4:	46c0      	nop			@ (mov r8, r8)
 80097f6:	e7fd      	b.n	80097f4 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d103      	bne.n	8009806 <xQueueGenericSend+0x4e>
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009802:	2b01      	cmp	r3, #1
 8009804:	d101      	bne.n	800980a <xQueueGenericSend+0x52>
 8009806:	2301      	movs	r3, #1
 8009808:	e000      	b.n	800980c <xQueueGenericSend+0x54>
 800980a:	2300      	movs	r3, #0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d102      	bne.n	8009816 <xQueueGenericSend+0x5e>
 8009810:	b672      	cpsid	i
 8009812:	46c0      	nop			@ (mov r8, r8)
 8009814:	e7fd      	b.n	8009812 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009816:	f000 ffed 	bl	800a7f4 <xTaskGetSchedulerState>
 800981a:	1e03      	subs	r3, r0, #0
 800981c:	d102      	bne.n	8009824 <xQueueGenericSend+0x6c>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d101      	bne.n	8009828 <xQueueGenericSend+0x70>
 8009824:	2301      	movs	r3, #1
 8009826:	e000      	b.n	800982a <xQueueGenericSend+0x72>
 8009828:	2300      	movs	r3, #0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d102      	bne.n	8009834 <xQueueGenericSend+0x7c>
 800982e:	b672      	cpsid	i
 8009830:	46c0      	nop			@ (mov r8, r8)
 8009832:	e7fd      	b.n	8009830 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009834:	f001 f944 	bl	800aac0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009838:	6a3b      	ldr	r3, [r7, #32]
 800983a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800983c:	6a3b      	ldr	r3, [r7, #32]
 800983e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009840:	429a      	cmp	r2, r3
 8009842:	d302      	bcc.n	800984a <xQueueGenericSend+0x92>
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	2b02      	cmp	r3, #2
 8009848:	d11e      	bne.n	8009888 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	68b9      	ldr	r1, [r7, #8]
 800984e:	6a3b      	ldr	r3, [r7, #32]
 8009850:	0018      	movs	r0, r3
 8009852:	f000 f999 	bl	8009b88 <prvCopyDataToQueue>
 8009856:	0003      	movs	r3, r0
 8009858:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800985a:	6a3b      	ldr	r3, [r7, #32]
 800985c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985e:	2b00      	cmp	r3, #0
 8009860:	d009      	beq.n	8009876 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	3324      	adds	r3, #36	@ 0x24
 8009866:	0018      	movs	r0, r3
 8009868:	f000 fe2c 	bl	800a4c4 <xTaskRemoveFromEventList>
 800986c:	1e03      	subs	r3, r0, #0
 800986e:	d007      	beq.n	8009880 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009870:	f001 f916 	bl	800aaa0 <vPortYield>
 8009874:	e004      	b.n	8009880 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009876:	69fb      	ldr	r3, [r7, #28]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d001      	beq.n	8009880 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800987c:	f001 f910 	bl	800aaa0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009880:	f001 f930 	bl	800aae4 <vPortExitCritical>
				return pdPASS;
 8009884:	2301      	movs	r3, #1
 8009886:	e05b      	b.n	8009940 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d103      	bne.n	8009896 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800988e:	f001 f929 	bl	800aae4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009892:	2300      	movs	r3, #0
 8009894:	e054      	b.n	8009940 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009898:	2b00      	cmp	r3, #0
 800989a:	d106      	bne.n	80098aa <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800989c:	2314      	movs	r3, #20
 800989e:	18fb      	adds	r3, r7, r3
 80098a0:	0018      	movs	r0, r3
 80098a2:	f000 fe6d 	bl	800a580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098a6:	2301      	movs	r3, #1
 80098a8:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098aa:	f001 f91b 	bl	800aae4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098ae:	f000 fc4f 	bl	800a150 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098b2:	f001 f905 	bl	800aac0 <vPortEnterCritical>
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	2244      	movs	r2, #68	@ 0x44
 80098ba:	5c9b      	ldrb	r3, [r3, r2]
 80098bc:	b25b      	sxtb	r3, r3
 80098be:	3301      	adds	r3, #1
 80098c0:	d103      	bne.n	80098ca <xQueueGenericSend+0x112>
 80098c2:	6a3b      	ldr	r3, [r7, #32]
 80098c4:	2244      	movs	r2, #68	@ 0x44
 80098c6:	2100      	movs	r1, #0
 80098c8:	5499      	strb	r1, [r3, r2]
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	2245      	movs	r2, #69	@ 0x45
 80098ce:	5c9b      	ldrb	r3, [r3, r2]
 80098d0:	b25b      	sxtb	r3, r3
 80098d2:	3301      	adds	r3, #1
 80098d4:	d103      	bne.n	80098de <xQueueGenericSend+0x126>
 80098d6:	6a3b      	ldr	r3, [r7, #32]
 80098d8:	2245      	movs	r2, #69	@ 0x45
 80098da:	2100      	movs	r1, #0
 80098dc:	5499      	strb	r1, [r3, r2]
 80098de:	f001 f901 	bl	800aae4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098e2:	1d3a      	adds	r2, r7, #4
 80098e4:	2314      	movs	r3, #20
 80098e6:	18fb      	adds	r3, r7, r3
 80098e8:	0011      	movs	r1, r2
 80098ea:	0018      	movs	r0, r3
 80098ec:	f000 fe5c 	bl	800a5a8 <xTaskCheckForTimeOut>
 80098f0:	1e03      	subs	r3, r0, #0
 80098f2:	d11e      	bne.n	8009932 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80098f4:	6a3b      	ldr	r3, [r7, #32]
 80098f6:	0018      	movs	r0, r3
 80098f8:	f000 fa4b 	bl	8009d92 <prvIsQueueFull>
 80098fc:	1e03      	subs	r3, r0, #0
 80098fe:	d011      	beq.n	8009924 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009900:	6a3b      	ldr	r3, [r7, #32]
 8009902:	3310      	adds	r3, #16
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	0011      	movs	r1, r2
 8009908:	0018      	movs	r0, r3
 800990a:	f000 fdbb 	bl	800a484 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800990e:	6a3b      	ldr	r3, [r7, #32]
 8009910:	0018      	movs	r0, r3
 8009912:	f000 f9ca 	bl	8009caa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009916:	f000 fc27 	bl	800a168 <xTaskResumeAll>
 800991a:	1e03      	subs	r3, r0, #0
 800991c:	d18a      	bne.n	8009834 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800991e:	f001 f8bf 	bl	800aaa0 <vPortYield>
 8009922:	e787      	b.n	8009834 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009924:	6a3b      	ldr	r3, [r7, #32]
 8009926:	0018      	movs	r0, r3
 8009928:	f000 f9bf 	bl	8009caa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800992c:	f000 fc1c 	bl	800a168 <xTaskResumeAll>
 8009930:	e780      	b.n	8009834 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009932:	6a3b      	ldr	r3, [r7, #32]
 8009934:	0018      	movs	r0, r3
 8009936:	f000 f9b8 	bl	8009caa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800993a:	f000 fc15 	bl	800a168 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800993e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009940:	0018      	movs	r0, r3
 8009942:	46bd      	mov	sp, r7
 8009944:	b00a      	add	sp, #40	@ 0x28
 8009946:	bd80      	pop	{r7, pc}

08009948 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b088      	sub	sp, #32
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d102      	bne.n	8009962 <xQueueGiveFromISR+0x1a>
 800995c:	b672      	cpsid	i
 800995e:	46c0      	nop			@ (mov r8, r8)
 8009960:	e7fd      	b.n	800995e <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009966:	2b00      	cmp	r3, #0
 8009968:	d002      	beq.n	8009970 <xQueueGiveFromISR+0x28>
 800996a:	b672      	cpsid	i
 800996c:	46c0      	nop			@ (mov r8, r8)
 800996e:	e7fd      	b.n	800996c <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d103      	bne.n	8009980 <xQueueGiveFromISR+0x38>
 8009978:	69bb      	ldr	r3, [r7, #24]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <xQueueGiveFromISR+0x3c>
 8009980:	2301      	movs	r3, #1
 8009982:	e000      	b.n	8009986 <xQueueGiveFromISR+0x3e>
 8009984:	2300      	movs	r3, #0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d102      	bne.n	8009990 <xQueueGiveFromISR+0x48>
 800998a:	b672      	cpsid	i
 800998c:	46c0      	nop			@ (mov r8, r8)
 800998e:	e7fd      	b.n	800998c <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009990:	f001 f8c0 	bl	800ab14 <ulSetInterruptMaskFromISR>
 8009994:	0003      	movs	r3, r0
 8009996:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800999c:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d22c      	bcs.n	8009a02 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80099a8:	200f      	movs	r0, #15
 80099aa:	183b      	adds	r3, r7, r0
 80099ac:	69ba      	ldr	r2, [r7, #24]
 80099ae:	2145      	movs	r1, #69	@ 0x45
 80099b0:	5c52      	ldrb	r2, [r2, r1]
 80099b2:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	1c5a      	adds	r2, r3, #1
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80099bc:	183b      	adds	r3, r7, r0
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	b25b      	sxtb	r3, r3
 80099c2:	3301      	adds	r3, #1
 80099c4:	d111      	bne.n	80099ea <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d016      	beq.n	80099fc <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099ce:	69bb      	ldr	r3, [r7, #24]
 80099d0:	3324      	adds	r3, #36	@ 0x24
 80099d2:	0018      	movs	r0, r3
 80099d4:	f000 fd76 	bl	800a4c4 <xTaskRemoveFromEventList>
 80099d8:	1e03      	subs	r3, r0, #0
 80099da:	d00f      	beq.n	80099fc <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00c      	beq.n	80099fc <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2201      	movs	r2, #1
 80099e6:	601a      	str	r2, [r3, #0]
 80099e8:	e008      	b.n	80099fc <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099ea:	230f      	movs	r3, #15
 80099ec:	18fb      	adds	r3, r7, r3
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	3301      	adds	r3, #1
 80099f2:	b2db      	uxtb	r3, r3
 80099f4:	b259      	sxtb	r1, r3
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	2245      	movs	r2, #69	@ 0x45
 80099fa:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80099fc:	2301      	movs	r3, #1
 80099fe:	61fb      	str	r3, [r7, #28]
 8009a00:	e001      	b.n	8009a06 <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a02:	2300      	movs	r3, #0
 8009a04:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	0018      	movs	r0, r3
 8009a0a:	f001 f889 	bl	800ab20 <vClearInterruptMaskFromISR>

	return xReturn;
 8009a0e:	69fb      	ldr	r3, [r7, #28]
}
 8009a10:	0018      	movs	r0, r3
 8009a12:	46bd      	mov	sp, r7
 8009a14:	b008      	add	sp, #32
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b08a      	sub	sp, #40	@ 0x28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009a24:	2300      	movs	r3, #0
 8009a26:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a2c:	6a3b      	ldr	r3, [r7, #32]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d102      	bne.n	8009a38 <xQueueReceive+0x20>
 8009a32:	b672      	cpsid	i
 8009a34:	46c0      	nop			@ (mov r8, r8)
 8009a36:	e7fd      	b.n	8009a34 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d103      	bne.n	8009a46 <xQueueReceive+0x2e>
 8009a3e:	6a3b      	ldr	r3, [r7, #32]
 8009a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d101      	bne.n	8009a4a <xQueueReceive+0x32>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e000      	b.n	8009a4c <xQueueReceive+0x34>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d102      	bne.n	8009a56 <xQueueReceive+0x3e>
 8009a50:	b672      	cpsid	i
 8009a52:	46c0      	nop			@ (mov r8, r8)
 8009a54:	e7fd      	b.n	8009a52 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a56:	f000 fecd 	bl	800a7f4 <xTaskGetSchedulerState>
 8009a5a:	1e03      	subs	r3, r0, #0
 8009a5c:	d102      	bne.n	8009a64 <xQueueReceive+0x4c>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d101      	bne.n	8009a68 <xQueueReceive+0x50>
 8009a64:	2301      	movs	r3, #1
 8009a66:	e000      	b.n	8009a6a <xQueueReceive+0x52>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d102      	bne.n	8009a74 <xQueueReceive+0x5c>
 8009a6e:	b672      	cpsid	i
 8009a70:	46c0      	nop			@ (mov r8, r8)
 8009a72:	e7fd      	b.n	8009a70 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a74:	f001 f824 	bl	800aac0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a7c:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d01a      	beq.n	8009aba <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	0011      	movs	r1, r2
 8009a8a:	0018      	movs	r0, r3
 8009a8c:	f000 f8e7 	bl	8009c5e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	1e5a      	subs	r2, r3, #1
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a98:	6a3b      	ldr	r3, [r7, #32]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d008      	beq.n	8009ab2 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009aa0:	6a3b      	ldr	r3, [r7, #32]
 8009aa2:	3310      	adds	r3, #16
 8009aa4:	0018      	movs	r0, r3
 8009aa6:	f000 fd0d 	bl	800a4c4 <xTaskRemoveFromEventList>
 8009aaa:	1e03      	subs	r3, r0, #0
 8009aac:	d001      	beq.n	8009ab2 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009aae:	f000 fff7 	bl	800aaa0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ab2:	f001 f817 	bl	800aae4 <vPortExitCritical>
				return pdPASS;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e062      	b.n	8009b80 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d103      	bne.n	8009ac8 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ac0:	f001 f810 	bl	800aae4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	e05b      	b.n	8009b80 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d106      	bne.n	8009adc <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ace:	2314      	movs	r3, #20
 8009ad0:	18fb      	adds	r3, r7, r3
 8009ad2:	0018      	movs	r0, r3
 8009ad4:	f000 fd54 	bl	800a580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009adc:	f001 f802 	bl	800aae4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ae0:	f000 fb36 	bl	800a150 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ae4:	f000 ffec 	bl	800aac0 <vPortEnterCritical>
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	2244      	movs	r2, #68	@ 0x44
 8009aec:	5c9b      	ldrb	r3, [r3, r2]
 8009aee:	b25b      	sxtb	r3, r3
 8009af0:	3301      	adds	r3, #1
 8009af2:	d103      	bne.n	8009afc <xQueueReceive+0xe4>
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	2244      	movs	r2, #68	@ 0x44
 8009af8:	2100      	movs	r1, #0
 8009afa:	5499      	strb	r1, [r3, r2]
 8009afc:	6a3b      	ldr	r3, [r7, #32]
 8009afe:	2245      	movs	r2, #69	@ 0x45
 8009b00:	5c9b      	ldrb	r3, [r3, r2]
 8009b02:	b25b      	sxtb	r3, r3
 8009b04:	3301      	adds	r3, #1
 8009b06:	d103      	bne.n	8009b10 <xQueueReceive+0xf8>
 8009b08:	6a3b      	ldr	r3, [r7, #32]
 8009b0a:	2245      	movs	r2, #69	@ 0x45
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	5499      	strb	r1, [r3, r2]
 8009b10:	f000 ffe8 	bl	800aae4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b14:	1d3a      	adds	r2, r7, #4
 8009b16:	2314      	movs	r3, #20
 8009b18:	18fb      	adds	r3, r7, r3
 8009b1a:	0011      	movs	r1, r2
 8009b1c:	0018      	movs	r0, r3
 8009b1e:	f000 fd43 	bl	800a5a8 <xTaskCheckForTimeOut>
 8009b22:	1e03      	subs	r3, r0, #0
 8009b24:	d11e      	bne.n	8009b64 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	0018      	movs	r0, r3
 8009b2a:	f000 f91c 	bl	8009d66 <prvIsQueueEmpty>
 8009b2e:	1e03      	subs	r3, r0, #0
 8009b30:	d011      	beq.n	8009b56 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b32:	6a3b      	ldr	r3, [r7, #32]
 8009b34:	3324      	adds	r3, #36	@ 0x24
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	0011      	movs	r1, r2
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f000 fca2 	bl	800a484 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	0018      	movs	r0, r3
 8009b44:	f000 f8b1 	bl	8009caa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b48:	f000 fb0e 	bl	800a168 <xTaskResumeAll>
 8009b4c:	1e03      	subs	r3, r0, #0
 8009b4e:	d191      	bne.n	8009a74 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8009b50:	f000 ffa6 	bl	800aaa0 <vPortYield>
 8009b54:	e78e      	b.n	8009a74 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b56:	6a3b      	ldr	r3, [r7, #32]
 8009b58:	0018      	movs	r0, r3
 8009b5a:	f000 f8a6 	bl	8009caa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b5e:	f000 fb03 	bl	800a168 <xTaskResumeAll>
 8009b62:	e787      	b.n	8009a74 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b64:	6a3b      	ldr	r3, [r7, #32]
 8009b66:	0018      	movs	r0, r3
 8009b68:	f000 f89f 	bl	8009caa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b6c:	f000 fafc 	bl	800a168 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b70:	6a3b      	ldr	r3, [r7, #32]
 8009b72:	0018      	movs	r0, r3
 8009b74:	f000 f8f7 	bl	8009d66 <prvIsQueueEmpty>
 8009b78:	1e03      	subs	r3, r0, #0
 8009b7a:	d100      	bne.n	8009b7e <xQueueReceive+0x166>
 8009b7c:	e77a      	b.n	8009a74 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b80:	0018      	movs	r0, r3
 8009b82:	46bd      	mov	sp, r7
 8009b84:	b00a      	add	sp, #40	@ 0x28
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b086      	sub	sp, #24
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009b94:	2300      	movs	r3, #0
 8009b96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10e      	bne.n	8009bc4 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d14e      	bne.n	8009c4c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	0018      	movs	r0, r3
 8009bb4:	f000 fe3a 	bl	800a82c <xTaskPriorityDisinherit>
 8009bb8:	0003      	movs	r3, r0
 8009bba:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	609a      	str	r2, [r3, #8]
 8009bc2:	e043      	b.n	8009c4c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d119      	bne.n	8009bfe <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6858      	ldr	r0, [r3, #4]
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	0019      	movs	r1, r3
 8009bd6:	f002 f88f 	bl	800bcf8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	685a      	ldr	r2, [r3, #4]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be2:	18d2      	adds	r2, r2, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d32b      	bcc.n	8009c4c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	605a      	str	r2, [r3, #4]
 8009bfc:	e026      	b.n	8009c4c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	68d8      	ldr	r0, [r3, #12]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	0019      	movs	r1, r3
 8009c0a:	f002 f875 	bl	800bcf8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	68da      	ldr	r2, [r3, #12]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c16:	425b      	negs	r3, r3
 8009c18:	18d2      	adds	r2, r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	68da      	ldr	r2, [r3, #12]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d207      	bcs.n	8009c3a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	689a      	ldr	r2, [r3, #8]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c32:	425b      	negs	r3, r3
 8009c34:	18d2      	adds	r2, r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d105      	bne.n	8009c4c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d002      	beq.n	8009c4c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	1c5a      	adds	r2, r3, #1
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009c54:	697b      	ldr	r3, [r7, #20]
}
 8009c56:	0018      	movs	r0, r3
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	b006      	add	sp, #24
 8009c5c:	bd80      	pop	{r7, pc}

08009c5e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	b082      	sub	sp, #8
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
 8009c66:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d018      	beq.n	8009ca2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	68da      	ldr	r2, [r3, #12]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c78:	18d2      	adds	r2, r2, r3
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	68da      	ldr	r2, [r3, #12]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d303      	bcc.n	8009c92 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	68d9      	ldr	r1, [r3, #12]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	0018      	movs	r0, r3
 8009c9e:	f002 f82b 	bl	800bcf8 <memcpy>
	}
}
 8009ca2:	46c0      	nop			@ (mov r8, r8)
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	b002      	add	sp, #8
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b084      	sub	sp, #16
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009cb2:	f000 ff05 	bl	800aac0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009cb6:	230f      	movs	r3, #15
 8009cb8:	18fb      	adds	r3, r7, r3
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	2145      	movs	r1, #69	@ 0x45
 8009cbe:	5c52      	ldrb	r2, [r2, r1]
 8009cc0:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cc2:	e013      	b.n	8009cec <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d016      	beq.n	8009cfa <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	3324      	adds	r3, #36	@ 0x24
 8009cd0:	0018      	movs	r0, r3
 8009cd2:	f000 fbf7 	bl	800a4c4 <xTaskRemoveFromEventList>
 8009cd6:	1e03      	subs	r3, r0, #0
 8009cd8:	d001      	beq.n	8009cde <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cda:	f000 fcb7 	bl	800a64c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cde:	210f      	movs	r1, #15
 8009ce0:	187b      	adds	r3, r7, r1
 8009ce2:	781b      	ldrb	r3, [r3, #0]
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	b2da      	uxtb	r2, r3
 8009ce8:	187b      	adds	r3, r7, r1
 8009cea:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cec:	230f      	movs	r3, #15
 8009cee:	18fb      	adds	r3, r7, r3
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	b25b      	sxtb	r3, r3
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	dce5      	bgt.n	8009cc4 <prvUnlockQueue+0x1a>
 8009cf8:	e000      	b.n	8009cfc <prvUnlockQueue+0x52>
					break;
 8009cfa:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2245      	movs	r2, #69	@ 0x45
 8009d00:	21ff      	movs	r1, #255	@ 0xff
 8009d02:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009d04:	f000 feee 	bl	800aae4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d08:	f000 feda 	bl	800aac0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d0c:	230e      	movs	r3, #14
 8009d0e:	18fb      	adds	r3, r7, r3
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	2144      	movs	r1, #68	@ 0x44
 8009d14:	5c52      	ldrb	r2, [r2, r1]
 8009d16:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d18:	e013      	b.n	8009d42 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	691b      	ldr	r3, [r3, #16]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d016      	beq.n	8009d50 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	3310      	adds	r3, #16
 8009d26:	0018      	movs	r0, r3
 8009d28:	f000 fbcc 	bl	800a4c4 <xTaskRemoveFromEventList>
 8009d2c:	1e03      	subs	r3, r0, #0
 8009d2e:	d001      	beq.n	8009d34 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8009d30:	f000 fc8c 	bl	800a64c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d34:	210e      	movs	r1, #14
 8009d36:	187b      	adds	r3, r7, r1
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	187b      	adds	r3, r7, r1
 8009d40:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d42:	230e      	movs	r3, #14
 8009d44:	18fb      	adds	r3, r7, r3
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	b25b      	sxtb	r3, r3
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	dce5      	bgt.n	8009d1a <prvUnlockQueue+0x70>
 8009d4e:	e000      	b.n	8009d52 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8009d50:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2244      	movs	r2, #68	@ 0x44
 8009d56:	21ff      	movs	r1, #255	@ 0xff
 8009d58:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009d5a:	f000 fec3 	bl	800aae4 <vPortExitCritical>
}
 8009d5e:	46c0      	nop			@ (mov r8, r8)
 8009d60:	46bd      	mov	sp, r7
 8009d62:	b004      	add	sp, #16
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b084      	sub	sp, #16
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d6e:	f000 fea7 	bl	800aac0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d102      	bne.n	8009d80 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	60fb      	str	r3, [r7, #12]
 8009d7e:	e001      	b.n	8009d84 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d80:	2300      	movs	r3, #0
 8009d82:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d84:	f000 feae 	bl	800aae4 <vPortExitCritical>

	return xReturn;
 8009d88:	68fb      	ldr	r3, [r7, #12]
}
 8009d8a:	0018      	movs	r0, r3
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	b004      	add	sp, #16
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b084      	sub	sp, #16
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d9a:	f000 fe91 	bl	800aac0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d102      	bne.n	8009db0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009daa:	2301      	movs	r3, #1
 8009dac:	60fb      	str	r3, [r7, #12]
 8009dae:	e001      	b.n	8009db4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009db0:	2300      	movs	r3, #0
 8009db2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009db4:	f000 fe96 	bl	800aae4 <vPortExitCritical>

	return xReturn;
 8009db8:	68fb      	ldr	r3, [r7, #12]
}
 8009dba:	0018      	movs	r0, r3
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	b004      	add	sp, #16
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009dc2:	b590      	push	{r4, r7, lr}
 8009dc4:	b08d      	sub	sp, #52	@ 0x34
 8009dc6:	af04      	add	r7, sp, #16
 8009dc8:	60f8      	str	r0, [r7, #12]
 8009dca:	60b9      	str	r1, [r7, #8]
 8009dcc:	607a      	str	r2, [r7, #4]
 8009dce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d102      	bne.n	8009ddc <xTaskCreateStatic+0x1a>
 8009dd6:	b672      	cpsid	i
 8009dd8:	46c0      	nop			@ (mov r8, r8)
 8009dda:	e7fd      	b.n	8009dd8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8009ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d102      	bne.n	8009de8 <xTaskCreateStatic+0x26>
 8009de2:	b672      	cpsid	i
 8009de4:	46c0      	nop			@ (mov r8, r8)
 8009de6:	e7fd      	b.n	8009de4 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009de8:	2354      	movs	r3, #84	@ 0x54
 8009dea:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	2b54      	cmp	r3, #84	@ 0x54
 8009df0:	d002      	beq.n	8009df8 <xTaskCreateStatic+0x36>
 8009df2:	b672      	cpsid	i
 8009df4:	46c0      	nop			@ (mov r8, r8)
 8009df6:	e7fd      	b.n	8009df4 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009df8:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d020      	beq.n	8009e42 <xTaskCreateStatic+0x80>
 8009e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d01d      	beq.n	8009e42 <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e08:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e0e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	2251      	movs	r2, #81	@ 0x51
 8009e14:	2102      	movs	r1, #2
 8009e16:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009e18:	683c      	ldr	r4, [r7, #0]
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	68b9      	ldr	r1, [r7, #8]
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	2300      	movs	r3, #0
 8009e22:	9303      	str	r3, [sp, #12]
 8009e24:	69fb      	ldr	r3, [r7, #28]
 8009e26:	9302      	str	r3, [sp, #8]
 8009e28:	2318      	movs	r3, #24
 8009e2a:	18fb      	adds	r3, r7, r3
 8009e2c:	9301      	str	r3, [sp, #4]
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	0023      	movs	r3, r4
 8009e34:	f000 f858 	bl	8009ee8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	0018      	movs	r0, r3
 8009e3c:	f000 f8d6 	bl	8009fec <prvAddNewTaskToReadyList>
 8009e40:	e001      	b.n	8009e46 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8009e42:	2300      	movs	r3, #0
 8009e44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009e46:	69bb      	ldr	r3, [r7, #24]
	}
 8009e48:	0018      	movs	r0, r3
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	b009      	add	sp, #36	@ 0x24
 8009e4e:	bd90      	pop	{r4, r7, pc}

08009e50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009e50:	b590      	push	{r4, r7, lr}
 8009e52:	b08d      	sub	sp, #52	@ 0x34
 8009e54:	af04      	add	r7, sp, #16
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	603b      	str	r3, [r7, #0]
 8009e5c:	1dbb      	adds	r3, r7, #6
 8009e5e:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009e60:	1dbb      	adds	r3, r7, #6
 8009e62:	881b      	ldrh	r3, [r3, #0]
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	0018      	movs	r0, r3
 8009e68:	f000 fec2 	bl	800abf0 <pvPortMalloc>
 8009e6c:	0003      	movs	r3, r0
 8009e6e:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d010      	beq.n	8009e98 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009e76:	2054      	movs	r0, #84	@ 0x54
 8009e78:	f000 feba 	bl	800abf0 <pvPortMalloc>
 8009e7c:	0003      	movs	r3, r0
 8009e7e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8009e80:	69fb      	ldr	r3, [r7, #28]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d003      	beq.n	8009e8e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009e86:	69fb      	ldr	r3, [r7, #28]
 8009e88:	697a      	ldr	r2, [r7, #20]
 8009e8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e8c:	e006      	b.n	8009e9c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	0018      	movs	r0, r3
 8009e92:	f000 ff55 	bl	800ad40 <vPortFree>
 8009e96:	e001      	b.n	8009e9c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d01a      	beq.n	8009ed8 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	2251      	movs	r2, #81	@ 0x51
 8009ea6:	2100      	movs	r1, #0
 8009ea8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009eaa:	1dbb      	adds	r3, r7, #6
 8009eac:	881a      	ldrh	r2, [r3, #0]
 8009eae:	683c      	ldr	r4, [r7, #0]
 8009eb0:	68b9      	ldr	r1, [r7, #8]
 8009eb2:	68f8      	ldr	r0, [r7, #12]
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	9303      	str	r3, [sp, #12]
 8009eb8:	69fb      	ldr	r3, [r7, #28]
 8009eba:	9302      	str	r3, [sp, #8]
 8009ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ebe:	9301      	str	r3, [sp, #4]
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec2:	9300      	str	r3, [sp, #0]
 8009ec4:	0023      	movs	r3, r4
 8009ec6:	f000 f80f 	bl	8009ee8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	0018      	movs	r0, r3
 8009ece:	f000 f88d 	bl	8009fec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	61bb      	str	r3, [r7, #24]
 8009ed6:	e002      	b.n	8009ede <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	425b      	negs	r3, r3
 8009edc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ede:	69bb      	ldr	r3, [r7, #24]
	}
 8009ee0:	0018      	movs	r0, r3
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	b009      	add	sp, #36	@ 0x24
 8009ee6:	bd90      	pop	{r4, r7, pc}

08009ee8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b086      	sub	sp, #24
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	60f8      	str	r0, [r7, #12]
 8009ef0:	60b9      	str	r1, [r7, #8]
 8009ef2:	607a      	str	r2, [r7, #4]
 8009ef4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	493a      	ldr	r1, [pc, #232]	@ (8009fe8 <prvInitialiseNewTask+0x100>)
 8009efe:	468c      	mov	ip, r1
 8009f00:	4463      	add	r3, ip
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	18d3      	adds	r3, r2, r3
 8009f06:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	2207      	movs	r2, #7
 8009f0c:	4393      	bics	r3, r2
 8009f0e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	2207      	movs	r2, #7
 8009f14:	4013      	ands	r3, r2
 8009f16:	d002      	beq.n	8009f1e <prvInitialiseNewTask+0x36>
 8009f18:	b672      	cpsid	i
 8009f1a:	46c0      	nop			@ (mov r8, r8)
 8009f1c:	e7fd      	b.n	8009f1a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d020      	beq.n	8009f66 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f24:	2300      	movs	r3, #0
 8009f26:	617b      	str	r3, [r7, #20]
 8009f28:	e013      	b.n	8009f52 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	18d3      	adds	r3, r2, r3
 8009f30:	7818      	ldrb	r0, [r3, #0]
 8009f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f34:	2134      	movs	r1, #52	@ 0x34
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	18d3      	adds	r3, r2, r3
 8009f3a:	185b      	adds	r3, r3, r1
 8009f3c:	1c02      	adds	r2, r0, #0
 8009f3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	18d3      	adds	r3, r2, r3
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d006      	beq.n	8009f5a <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	617b      	str	r3, [r7, #20]
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	2b0f      	cmp	r3, #15
 8009f56:	d9e8      	bls.n	8009f2a <prvInitialiseNewTask+0x42>
 8009f58:	e000      	b.n	8009f5c <prvInitialiseNewTask+0x74>
			{
				break;
 8009f5a:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f5e:	2243      	movs	r2, #67	@ 0x43
 8009f60:	2100      	movs	r1, #0
 8009f62:	5499      	strb	r1, [r3, r2]
 8009f64:	e003      	b.n	8009f6e <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f68:	2234      	movs	r2, #52	@ 0x34
 8009f6a:	2100      	movs	r1, #0
 8009f6c:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	2b06      	cmp	r3, #6
 8009f72:	d901      	bls.n	8009f78 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009f74:	2306      	movs	r3, #6
 8009f76:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7a:	6a3a      	ldr	r2, [r7, #32]
 8009f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f80:	6a3a      	ldr	r2, [r7, #32]
 8009f82:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f86:	2200      	movs	r2, #0
 8009f88:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	0018      	movs	r0, r3
 8009f90:	f7ff fa86 	bl	80094a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f96:	3318      	adds	r3, #24
 8009f98:	0018      	movs	r0, r3
 8009f9a:	f7ff fa81 	bl	80094a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fa4:	6a3b      	ldr	r3, [r7, #32]
 8009fa6:	2207      	movs	r2, #7
 8009fa8:	1ad2      	subs	r2, r2, r3
 8009faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fb2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbc:	2250      	movs	r2, #80	@ 0x50
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	68f9      	ldr	r1, [r7, #12]
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	0018      	movs	r0, r3
 8009fca:	f000 fce1 	bl	800a990 <pxPortInitialiseStack>
 8009fce:	0002      	movs	r2, r0
 8009fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d002      	beq.n	8009fe0 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fde:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fe0:	46c0      	nop			@ (mov r8, r8)
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	b006      	add	sp, #24
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	3fffffff 	.word	0x3fffffff

08009fec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ff4:	f000 fd64 	bl	800aac0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ff8:	4b28      	ldr	r3, [pc, #160]	@ (800a09c <prvAddNewTaskToReadyList+0xb0>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	4b27      	ldr	r3, [pc, #156]	@ (800a09c <prvAddNewTaskToReadyList+0xb0>)
 800a000:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800a002:	4b27      	ldr	r3, [pc, #156]	@ (800a0a0 <prvAddNewTaskToReadyList+0xb4>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d109      	bne.n	800a01e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a00a:	4b25      	ldr	r3, [pc, #148]	@ (800a0a0 <prvAddNewTaskToReadyList+0xb4>)
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a010:	4b22      	ldr	r3, [pc, #136]	@ (800a09c <prvAddNewTaskToReadyList+0xb0>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2b01      	cmp	r3, #1
 800a016:	d110      	bne.n	800a03a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a018:	f000 fb32 	bl	800a680 <prvInitialiseTaskLists>
 800a01c:	e00d      	b.n	800a03a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a01e:	4b21      	ldr	r3, [pc, #132]	@ (800a0a4 <prvAddNewTaskToReadyList+0xb8>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d109      	bne.n	800a03a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a026:	4b1e      	ldr	r3, [pc, #120]	@ (800a0a0 <prvAddNewTaskToReadyList+0xb4>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a030:	429a      	cmp	r2, r3
 800a032:	d802      	bhi.n	800a03a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a034:	4b1a      	ldr	r3, [pc, #104]	@ (800a0a0 <prvAddNewTaskToReadyList+0xb4>)
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a03a:	4b1b      	ldr	r3, [pc, #108]	@ (800a0a8 <prvAddNewTaskToReadyList+0xbc>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	1c5a      	adds	r2, r3, #1
 800a040:	4b19      	ldr	r3, [pc, #100]	@ (800a0a8 <prvAddNewTaskToReadyList+0xbc>)
 800a042:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a048:	4b18      	ldr	r3, [pc, #96]	@ (800a0ac <prvAddNewTaskToReadyList+0xc0>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d903      	bls.n	800a058 <prvAddNewTaskToReadyList+0x6c>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a054:	4b15      	ldr	r3, [pc, #84]	@ (800a0ac <prvAddNewTaskToReadyList+0xc0>)
 800a056:	601a      	str	r2, [r3, #0]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a05c:	0013      	movs	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	189b      	adds	r3, r3, r2
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	4a12      	ldr	r2, [pc, #72]	@ (800a0b0 <prvAddNewTaskToReadyList+0xc4>)
 800a066:	189a      	adds	r2, r3, r2
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	3304      	adds	r3, #4
 800a06c:	0019      	movs	r1, r3
 800a06e:	0010      	movs	r0, r2
 800a070:	f7ff fa21 	bl	80094b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a074:	f000 fd36 	bl	800aae4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a078:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a4 <prvAddNewTaskToReadyList+0xb8>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d008      	beq.n	800a092 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a080:	4b07      	ldr	r3, [pc, #28]	@ (800a0a0 <prvAddNewTaskToReadyList+0xb4>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d201      	bcs.n	800a092 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a08e:	f000 fd07 	bl	800aaa0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a092:	46c0      	nop			@ (mov r8, r8)
 800a094:	46bd      	mov	sp, r7
 800a096:	b002      	add	sp, #8
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	46c0      	nop			@ (mov r8, r8)
 800a09c:	20000a08 	.word	0x20000a08
 800a0a0:	20000908 	.word	0x20000908
 800a0a4:	20000a14 	.word	0x20000a14
 800a0a8:	20000a24 	.word	0x20000a24
 800a0ac:	20000a10 	.word	0x20000a10
 800a0b0:	2000090c 	.word	0x2000090c

0800a0b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a0b4:	b590      	push	{r4, r7, lr}
 800a0b6:	b089      	sub	sp, #36	@ 0x24
 800a0b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a0c2:	003a      	movs	r2, r7
 800a0c4:	1d39      	adds	r1, r7, #4
 800a0c6:	2308      	movs	r3, #8
 800a0c8:	18fb      	adds	r3, r7, r3
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	f7f9 fa10 	bl	80034f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a0d0:	683c      	ldr	r4, [r7, #0]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	4918      	ldr	r1, [pc, #96]	@ (800a138 <vTaskStartScheduler+0x84>)
 800a0d8:	4818      	ldr	r0, [pc, #96]	@ (800a13c <vTaskStartScheduler+0x88>)
 800a0da:	9202      	str	r2, [sp, #8]
 800a0dc:	9301      	str	r3, [sp, #4]
 800a0de:	2300      	movs	r3, #0
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	0022      	movs	r2, r4
 800a0e6:	f7ff fe6c 	bl	8009dc2 <xTaskCreateStatic>
 800a0ea:	0002      	movs	r2, r0
 800a0ec:	4b14      	ldr	r3, [pc, #80]	@ (800a140 <vTaskStartScheduler+0x8c>)
 800a0ee:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a0f0:	4b13      	ldr	r3, [pc, #76]	@ (800a140 <vTaskStartScheduler+0x8c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d002      	beq.n	800a0fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	60fb      	str	r3, [r7, #12]
 800a0fc:	e001      	b.n	800a102 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a0fe:	2300      	movs	r3, #0
 800a100:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2b01      	cmp	r3, #1
 800a106:	d10d      	bne.n	800a124 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800a108:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a10a:	4b0e      	ldr	r3, [pc, #56]	@ (800a144 <vTaskStartScheduler+0x90>)
 800a10c:	2201      	movs	r2, #1
 800a10e:	4252      	negs	r2, r2
 800a110:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a112:	4b0d      	ldr	r3, [pc, #52]	@ (800a148 <vTaskStartScheduler+0x94>)
 800a114:	2201      	movs	r2, #1
 800a116:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a118:	4b0c      	ldr	r3, [pc, #48]	@ (800a14c <vTaskStartScheduler+0x98>)
 800a11a:	2200      	movs	r2, #0
 800a11c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a11e:	f000 fc9b 	bl	800aa58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a122:	e005      	b.n	800a130 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	3301      	adds	r3, #1
 800a128:	d102      	bne.n	800a130 <vTaskStartScheduler+0x7c>
 800a12a:	b672      	cpsid	i
 800a12c:	46c0      	nop			@ (mov r8, r8)
 800a12e:	e7fd      	b.n	800a12c <vTaskStartScheduler+0x78>
}
 800a130:	46c0      	nop			@ (mov r8, r8)
 800a132:	46bd      	mov	sp, r7
 800a134:	b005      	add	sp, #20
 800a136:	bd90      	pop	{r4, r7, pc}
 800a138:	0800e3e8 	.word	0x0800e3e8
 800a13c:	0800a661 	.word	0x0800a661
 800a140:	20000a2c 	.word	0x20000a2c
 800a144:	20000a28 	.word	0x20000a28
 800a148:	20000a14 	.word	0x20000a14
 800a14c:	20000a0c 	.word	0x20000a0c

0800a150 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a150:	b580      	push	{r7, lr}
 800a152:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a154:	4b03      	ldr	r3, [pc, #12]	@ (800a164 <vTaskSuspendAll+0x14>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	1c5a      	adds	r2, r3, #1
 800a15a:	4b02      	ldr	r3, [pc, #8]	@ (800a164 <vTaskSuspendAll+0x14>)
 800a15c:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 800a15e:	46c0      	nop			@ (mov r8, r8)
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}
 800a164:	20000a30 	.word	0x20000a30

0800a168 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b084      	sub	sp, #16
 800a16c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a16e:	2300      	movs	r3, #0
 800a170:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a172:	2300      	movs	r3, #0
 800a174:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a176:	4b3a      	ldr	r3, [pc, #232]	@ (800a260 <xTaskResumeAll+0xf8>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d102      	bne.n	800a184 <xTaskResumeAll+0x1c>
 800a17e:	b672      	cpsid	i
 800a180:	46c0      	nop			@ (mov r8, r8)
 800a182:	e7fd      	b.n	800a180 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a184:	f000 fc9c 	bl	800aac0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a188:	4b35      	ldr	r3, [pc, #212]	@ (800a260 <xTaskResumeAll+0xf8>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	1e5a      	subs	r2, r3, #1
 800a18e:	4b34      	ldr	r3, [pc, #208]	@ (800a260 <xTaskResumeAll+0xf8>)
 800a190:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a192:	4b33      	ldr	r3, [pc, #204]	@ (800a260 <xTaskResumeAll+0xf8>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d15b      	bne.n	800a252 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a19a:	4b32      	ldr	r3, [pc, #200]	@ (800a264 <xTaskResumeAll+0xfc>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d057      	beq.n	800a252 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1a2:	e02f      	b.n	800a204 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1a4:	4b30      	ldr	r3, [pc, #192]	@ (800a268 <xTaskResumeAll+0x100>)
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	3318      	adds	r3, #24
 800a1b0:	0018      	movs	r0, r3
 800a1b2:	f7ff f9d8 	bl	8009566 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	3304      	adds	r3, #4
 800a1ba:	0018      	movs	r0, r3
 800a1bc:	f7ff f9d3 	bl	8009566 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c4:	4b29      	ldr	r3, [pc, #164]	@ (800a26c <xTaskResumeAll+0x104>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d903      	bls.n	800a1d4 <xTaskResumeAll+0x6c>
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1d0:	4b26      	ldr	r3, [pc, #152]	@ (800a26c <xTaskResumeAll+0x104>)
 800a1d2:	601a      	str	r2, [r3, #0]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1d8:	0013      	movs	r3, r2
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	189b      	adds	r3, r3, r2
 800a1de:	009b      	lsls	r3, r3, #2
 800a1e0:	4a23      	ldr	r2, [pc, #140]	@ (800a270 <xTaskResumeAll+0x108>)
 800a1e2:	189a      	adds	r2, r3, r2
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	3304      	adds	r3, #4
 800a1e8:	0019      	movs	r1, r3
 800a1ea:	0010      	movs	r0, r2
 800a1ec:	f7ff f963 	bl	80094b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1f4:	4b1f      	ldr	r3, [pc, #124]	@ (800a274 <xTaskResumeAll+0x10c>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d302      	bcc.n	800a204 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 800a1fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a278 <xTaskResumeAll+0x110>)
 800a200:	2201      	movs	r2, #1
 800a202:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a204:	4b18      	ldr	r3, [pc, #96]	@ (800a268 <xTaskResumeAll+0x100>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1cb      	bne.n	800a1a4 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d001      	beq.n	800a216 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a212:	f000 fad1 	bl	800a7b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a216:	4b19      	ldr	r3, [pc, #100]	@ (800a27c <xTaskResumeAll+0x114>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d00f      	beq.n	800a242 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a222:	f000 f82d 	bl	800a280 <xTaskIncrementTick>
 800a226:	1e03      	subs	r3, r0, #0
 800a228:	d002      	beq.n	800a230 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 800a22a:	4b13      	ldr	r3, [pc, #76]	@ (800a278 <xTaskResumeAll+0x110>)
 800a22c:	2201      	movs	r2, #1
 800a22e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	3b01      	subs	r3, #1
 800a234:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d1f2      	bne.n	800a222 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 800a23c:	4b0f      	ldr	r3, [pc, #60]	@ (800a27c <xTaskResumeAll+0x114>)
 800a23e:	2200      	movs	r2, #0
 800a240:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a242:	4b0d      	ldr	r3, [pc, #52]	@ (800a278 <xTaskResumeAll+0x110>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d003      	beq.n	800a252 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a24a:	2301      	movs	r3, #1
 800a24c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a24e:	f000 fc27 	bl	800aaa0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a252:	f000 fc47 	bl	800aae4 <vPortExitCritical>

	return xAlreadyYielded;
 800a256:	68bb      	ldr	r3, [r7, #8]
}
 800a258:	0018      	movs	r0, r3
 800a25a:	46bd      	mov	sp, r7
 800a25c:	b004      	add	sp, #16
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	20000a30 	.word	0x20000a30
 800a264:	20000a08 	.word	0x20000a08
 800a268:	200009c8 	.word	0x200009c8
 800a26c:	20000a10 	.word	0x20000a10
 800a270:	2000090c 	.word	0x2000090c
 800a274:	20000908 	.word	0x20000908
 800a278:	20000a1c 	.word	0x20000a1c
 800a27c:	20000a18 	.word	0x20000a18

0800a280 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b086      	sub	sp, #24
 800a284:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a286:	2300      	movs	r3, #0
 800a288:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a28a:	4b4a      	ldr	r3, [pc, #296]	@ (800a3b4 <xTaskIncrementTick+0x134>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d000      	beq.n	800a294 <xTaskIncrementTick+0x14>
 800a292:	e07f      	b.n	800a394 <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a294:	4b48      	ldr	r3, [pc, #288]	@ (800a3b8 <xTaskIncrementTick+0x138>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	3301      	adds	r3, #1
 800a29a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a29c:	4b46      	ldr	r3, [pc, #280]	@ (800a3b8 <xTaskIncrementTick+0x138>)
 800a29e:	693a      	ldr	r2, [r7, #16]
 800a2a0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d118      	bne.n	800a2da <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a2a8:	4b44      	ldr	r3, [pc, #272]	@ (800a3bc <xTaskIncrementTick+0x13c>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d002      	beq.n	800a2b8 <xTaskIncrementTick+0x38>
 800a2b2:	b672      	cpsid	i
 800a2b4:	46c0      	nop			@ (mov r8, r8)
 800a2b6:	e7fd      	b.n	800a2b4 <xTaskIncrementTick+0x34>
 800a2b8:	4b40      	ldr	r3, [pc, #256]	@ (800a3bc <xTaskIncrementTick+0x13c>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	60fb      	str	r3, [r7, #12]
 800a2be:	4b40      	ldr	r3, [pc, #256]	@ (800a3c0 <xTaskIncrementTick+0x140>)
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	4b3e      	ldr	r3, [pc, #248]	@ (800a3bc <xTaskIncrementTick+0x13c>)
 800a2c4:	601a      	str	r2, [r3, #0]
 800a2c6:	4b3e      	ldr	r3, [pc, #248]	@ (800a3c0 <xTaskIncrementTick+0x140>)
 800a2c8:	68fa      	ldr	r2, [r7, #12]
 800a2ca:	601a      	str	r2, [r3, #0]
 800a2cc:	4b3d      	ldr	r3, [pc, #244]	@ (800a3c4 <xTaskIncrementTick+0x144>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	4b3c      	ldr	r3, [pc, #240]	@ (800a3c4 <xTaskIncrementTick+0x144>)
 800a2d4:	601a      	str	r2, [r3, #0]
 800a2d6:	f000 fa6f 	bl	800a7b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a2da:	4b3b      	ldr	r3, [pc, #236]	@ (800a3c8 <xTaskIncrementTick+0x148>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	693a      	ldr	r2, [r7, #16]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d349      	bcc.n	800a378 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2e4:	4b35      	ldr	r3, [pc, #212]	@ (800a3bc <xTaskIncrementTick+0x13c>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d104      	bne.n	800a2f8 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2ee:	4b36      	ldr	r3, [pc, #216]	@ (800a3c8 <xTaskIncrementTick+0x148>)
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	4252      	negs	r2, r2
 800a2f4:	601a      	str	r2, [r3, #0]
					break;
 800a2f6:	e03f      	b.n	800a378 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2f8:	4b30      	ldr	r3, [pc, #192]	@ (800a3bc <xTaskIncrementTick+0x13c>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d203      	bcs.n	800a318 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a310:	4b2d      	ldr	r3, [pc, #180]	@ (800a3c8 <xTaskIncrementTick+0x148>)
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a316:	e02f      	b.n	800a378 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	3304      	adds	r3, #4
 800a31c:	0018      	movs	r0, r3
 800a31e:	f7ff f922 	bl	8009566 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a326:	2b00      	cmp	r3, #0
 800a328:	d004      	beq.n	800a334 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	3318      	adds	r3, #24
 800a32e:	0018      	movs	r0, r3
 800a330:	f7ff f919 	bl	8009566 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a338:	4b24      	ldr	r3, [pc, #144]	@ (800a3cc <xTaskIncrementTick+0x14c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d903      	bls.n	800a348 <xTaskIncrementTick+0xc8>
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a344:	4b21      	ldr	r3, [pc, #132]	@ (800a3cc <xTaskIncrementTick+0x14c>)
 800a346:	601a      	str	r2, [r3, #0]
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a34c:	0013      	movs	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	189b      	adds	r3, r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4a1e      	ldr	r2, [pc, #120]	@ (800a3d0 <xTaskIncrementTick+0x150>)
 800a356:	189a      	adds	r2, r3, r2
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	3304      	adds	r3, #4
 800a35c:	0019      	movs	r1, r3
 800a35e:	0010      	movs	r0, r2
 800a360:	f7ff f8a9 	bl	80094b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a368:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d4 <xTaskIncrementTick+0x154>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a36e:	429a      	cmp	r2, r3
 800a370:	d3b8      	bcc.n	800a2e4 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800a372:	2301      	movs	r3, #1
 800a374:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a376:	e7b5      	b.n	800a2e4 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a378:	4b16      	ldr	r3, [pc, #88]	@ (800a3d4 <xTaskIncrementTick+0x154>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	4914      	ldr	r1, [pc, #80]	@ (800a3d0 <xTaskIncrementTick+0x150>)
 800a380:	0013      	movs	r3, r2
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	189b      	adds	r3, r3, r2
 800a386:	009b      	lsls	r3, r3, #2
 800a388:	585b      	ldr	r3, [r3, r1]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d907      	bls.n	800a39e <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 800a38e:	2301      	movs	r3, #1
 800a390:	617b      	str	r3, [r7, #20]
 800a392:	e004      	b.n	800a39e <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a394:	4b10      	ldr	r3, [pc, #64]	@ (800a3d8 <xTaskIncrementTick+0x158>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	1c5a      	adds	r2, r3, #1
 800a39a:	4b0f      	ldr	r3, [pc, #60]	@ (800a3d8 <xTaskIncrementTick+0x158>)
 800a39c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a39e:	4b0f      	ldr	r3, [pc, #60]	@ (800a3dc <xTaskIncrementTick+0x15c>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d001      	beq.n	800a3aa <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a3aa:	697b      	ldr	r3, [r7, #20]
}
 800a3ac:	0018      	movs	r0, r3
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	b006      	add	sp, #24
 800a3b2:	bd80      	pop	{r7, pc}
 800a3b4:	20000a30 	.word	0x20000a30
 800a3b8:	20000a0c 	.word	0x20000a0c
 800a3bc:	200009c0 	.word	0x200009c0
 800a3c0:	200009c4 	.word	0x200009c4
 800a3c4:	20000a20 	.word	0x20000a20
 800a3c8:	20000a28 	.word	0x20000a28
 800a3cc:	20000a10 	.word	0x20000a10
 800a3d0:	2000090c 	.word	0x2000090c
 800a3d4:	20000908 	.word	0x20000908
 800a3d8:	20000a18 	.word	0x20000a18
 800a3dc:	20000a1c 	.word	0x20000a1c

0800a3e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a3e6:	4b22      	ldr	r3, [pc, #136]	@ (800a470 <vTaskSwitchContext+0x90>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d003      	beq.n	800a3f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a3ee:	4b21      	ldr	r3, [pc, #132]	@ (800a474 <vTaskSwitchContext+0x94>)
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a3f4:	e038      	b.n	800a468 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800a3f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a474 <vTaskSwitchContext+0x94>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3fc:	4b1e      	ldr	r3, [pc, #120]	@ (800a478 <vTaskSwitchContext+0x98>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	607b      	str	r3, [r7, #4]
 800a402:	e008      	b.n	800a416 <vTaskSwitchContext+0x36>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d102      	bne.n	800a410 <vTaskSwitchContext+0x30>
 800a40a:	b672      	cpsid	i
 800a40c:	46c0      	nop			@ (mov r8, r8)
 800a40e:	e7fd      	b.n	800a40c <vTaskSwitchContext+0x2c>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	3b01      	subs	r3, #1
 800a414:	607b      	str	r3, [r7, #4]
 800a416:	4919      	ldr	r1, [pc, #100]	@ (800a47c <vTaskSwitchContext+0x9c>)
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	0013      	movs	r3, r2
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	189b      	adds	r3, r3, r2
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	585b      	ldr	r3, [r3, r1]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d0ed      	beq.n	800a404 <vTaskSwitchContext+0x24>
 800a428:	687a      	ldr	r2, [r7, #4]
 800a42a:	0013      	movs	r3, r2
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	189b      	adds	r3, r3, r2
 800a430:	009b      	lsls	r3, r3, #2
 800a432:	4a12      	ldr	r2, [pc, #72]	@ (800a47c <vTaskSwitchContext+0x9c>)
 800a434:	189b      	adds	r3, r3, r2
 800a436:	603b      	str	r3, [r7, #0]
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	685a      	ldr	r2, [r3, #4]
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	605a      	str	r2, [r3, #4]
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	685a      	ldr	r2, [r3, #4]
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	3308      	adds	r3, #8
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d104      	bne.n	800a458 <vTaskSwitchContext+0x78>
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	605a      	str	r2, [r3, #4]
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	68da      	ldr	r2, [r3, #12]
 800a45e:	4b08      	ldr	r3, [pc, #32]	@ (800a480 <vTaskSwitchContext+0xa0>)
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	4b05      	ldr	r3, [pc, #20]	@ (800a478 <vTaskSwitchContext+0x98>)
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	601a      	str	r2, [r3, #0]
}
 800a468:	46c0      	nop			@ (mov r8, r8)
 800a46a:	46bd      	mov	sp, r7
 800a46c:	b002      	add	sp, #8
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	20000a30 	.word	0x20000a30
 800a474:	20000a1c 	.word	0x20000a1c
 800a478:	20000a10 	.word	0x20000a10
 800a47c:	2000090c 	.word	0x2000090c
 800a480:	20000908 	.word	0x20000908

0800a484 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b082      	sub	sp, #8
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d102      	bne.n	800a49a <vTaskPlaceOnEventList+0x16>
 800a494:	b672      	cpsid	i
 800a496:	46c0      	nop			@ (mov r8, r8)
 800a498:	e7fd      	b.n	800a496 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a49a:	4b09      	ldr	r3, [pc, #36]	@ (800a4c0 <vTaskPlaceOnEventList+0x3c>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	3318      	adds	r3, #24
 800a4a0:	001a      	movs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	0011      	movs	r1, r2
 800a4a6:	0018      	movs	r0, r3
 800a4a8:	f7ff f827 	bl	80094fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	2101      	movs	r1, #1
 800a4b0:	0018      	movs	r0, r3
 800a4b2:	f000 fa19 	bl	800a8e8 <prvAddCurrentTaskToDelayedList>
}
 800a4b6:	46c0      	nop			@ (mov r8, r8)
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	b002      	add	sp, #8
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	46c0      	nop			@ (mov r8, r8)
 800a4c0:	20000908 	.word	0x20000908

0800a4c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	68db      	ldr	r3, [r3, #12]
 800a4d0:	68db      	ldr	r3, [r3, #12]
 800a4d2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d102      	bne.n	800a4e0 <xTaskRemoveFromEventList+0x1c>
 800a4da:	b672      	cpsid	i
 800a4dc:	46c0      	nop			@ (mov r8, r8)
 800a4de:	e7fd      	b.n	800a4dc <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	3318      	adds	r3, #24
 800a4e4:	0018      	movs	r0, r3
 800a4e6:	f7ff f83e 	bl	8009566 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4ea:	4b1f      	ldr	r3, [pc, #124]	@ (800a568 <xTaskRemoveFromEventList+0xa4>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d11d      	bne.n	800a52e <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	3304      	adds	r3, #4
 800a4f6:	0018      	movs	r0, r3
 800a4f8:	f7ff f835 	bl	8009566 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a500:	4b1a      	ldr	r3, [pc, #104]	@ (800a56c <xTaskRemoveFromEventList+0xa8>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	429a      	cmp	r2, r3
 800a506:	d903      	bls.n	800a510 <xTaskRemoveFromEventList+0x4c>
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a50c:	4b17      	ldr	r3, [pc, #92]	@ (800a56c <xTaskRemoveFromEventList+0xa8>)
 800a50e:	601a      	str	r2, [r3, #0]
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a514:	0013      	movs	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	189b      	adds	r3, r3, r2
 800a51a:	009b      	lsls	r3, r3, #2
 800a51c:	4a14      	ldr	r2, [pc, #80]	@ (800a570 <xTaskRemoveFromEventList+0xac>)
 800a51e:	189a      	adds	r2, r3, r2
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	3304      	adds	r3, #4
 800a524:	0019      	movs	r1, r3
 800a526:	0010      	movs	r0, r2
 800a528:	f7fe ffc5 	bl	80094b6 <vListInsertEnd>
 800a52c:	e007      	b.n	800a53e <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	3318      	adds	r3, #24
 800a532:	001a      	movs	r2, r3
 800a534:	4b0f      	ldr	r3, [pc, #60]	@ (800a574 <xTaskRemoveFromEventList+0xb0>)
 800a536:	0011      	movs	r1, r2
 800a538:	0018      	movs	r0, r3
 800a53a:	f7fe ffbc 	bl	80094b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a542:	4b0d      	ldr	r3, [pc, #52]	@ (800a578 <xTaskRemoveFromEventList+0xb4>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a548:	429a      	cmp	r2, r3
 800a54a:	d905      	bls.n	800a558 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a54c:	2301      	movs	r3, #1
 800a54e:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a550:	4b0a      	ldr	r3, [pc, #40]	@ (800a57c <xTaskRemoveFromEventList+0xb8>)
 800a552:	2201      	movs	r2, #1
 800a554:	601a      	str	r2, [r3, #0]
 800a556:	e001      	b.n	800a55c <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 800a558:	2300      	movs	r3, #0
 800a55a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800a55c:	68fb      	ldr	r3, [r7, #12]
}
 800a55e:	0018      	movs	r0, r3
 800a560:	46bd      	mov	sp, r7
 800a562:	b004      	add	sp, #16
 800a564:	bd80      	pop	{r7, pc}
 800a566:	46c0      	nop			@ (mov r8, r8)
 800a568:	20000a30 	.word	0x20000a30
 800a56c:	20000a10 	.word	0x20000a10
 800a570:	2000090c 	.word	0x2000090c
 800a574:	200009c8 	.word	0x200009c8
 800a578:	20000908 	.word	0x20000908
 800a57c:	20000a1c 	.word	0x20000a1c

0800a580 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a588:	4b05      	ldr	r3, [pc, #20]	@ (800a5a0 <vTaskInternalSetTimeOutState+0x20>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a590:	4b04      	ldr	r3, [pc, #16]	@ (800a5a4 <vTaskInternalSetTimeOutState+0x24>)
 800a592:	681a      	ldr	r2, [r3, #0]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	605a      	str	r2, [r3, #4]
}
 800a598:	46c0      	nop			@ (mov r8, r8)
 800a59a:	46bd      	mov	sp, r7
 800a59c:	b002      	add	sp, #8
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	20000a20 	.word	0x20000a20
 800a5a4:	20000a0c 	.word	0x20000a0c

0800a5a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d102      	bne.n	800a5be <xTaskCheckForTimeOut+0x16>
 800a5b8:	b672      	cpsid	i
 800a5ba:	46c0      	nop			@ (mov r8, r8)
 800a5bc:	e7fd      	b.n	800a5ba <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d102      	bne.n	800a5ca <xTaskCheckForTimeOut+0x22>
 800a5c4:	b672      	cpsid	i
 800a5c6:	46c0      	nop			@ (mov r8, r8)
 800a5c8:	e7fd      	b.n	800a5c6 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 800a5ca:	f000 fa79 	bl	800aac0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a5ce:	4b1d      	ldr	r3, [pc, #116]	@ (800a644 <xTaskCheckForTimeOut+0x9c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	1ad3      	subs	r3, r2, r3
 800a5dc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	d102      	bne.n	800a5ec <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	617b      	str	r3, [r7, #20]
 800a5ea:	e024      	b.n	800a636 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	4b15      	ldr	r3, [pc, #84]	@ (800a648 <xTaskCheckForTimeOut+0xa0>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d007      	beq.n	800a608 <xTaskCheckForTimeOut+0x60>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	693a      	ldr	r2, [r7, #16]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d302      	bcc.n	800a608 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a602:	2301      	movs	r3, #1
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	e016      	b.n	800a636 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68fa      	ldr	r2, [r7, #12]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d20c      	bcs.n	800a62c <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	681a      	ldr	r2, [r3, #0]
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	1ad2      	subs	r2, r2, r3
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	0018      	movs	r0, r3
 800a622:	f7ff ffad 	bl	800a580 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a626:	2300      	movs	r3, #0
 800a628:	617b      	str	r3, [r7, #20]
 800a62a:	e004      	b.n	800a636 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	2200      	movs	r2, #0
 800a630:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a632:	2301      	movs	r3, #1
 800a634:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a636:	f000 fa55 	bl	800aae4 <vPortExitCritical>

	return xReturn;
 800a63a:	697b      	ldr	r3, [r7, #20]
}
 800a63c:	0018      	movs	r0, r3
 800a63e:	46bd      	mov	sp, r7
 800a640:	b006      	add	sp, #24
 800a642:	bd80      	pop	{r7, pc}
 800a644:	20000a0c 	.word	0x20000a0c
 800a648:	20000a20 	.word	0x20000a20

0800a64c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a650:	4b02      	ldr	r3, [pc, #8]	@ (800a65c <vTaskMissedYield+0x10>)
 800a652:	2201      	movs	r2, #1
 800a654:	601a      	str	r2, [r3, #0]
}
 800a656:	46c0      	nop			@ (mov r8, r8)
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}
 800a65c:	20000a1c 	.word	0x20000a1c

0800a660 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a668:	f000 f84e 	bl	800a708 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a66c:	4b03      	ldr	r3, [pc, #12]	@ (800a67c <prvIdleTask+0x1c>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2b01      	cmp	r3, #1
 800a672:	d9f9      	bls.n	800a668 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a674:	f000 fa14 	bl	800aaa0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800a678:	e7f6      	b.n	800a668 <prvIdleTask+0x8>
 800a67a:	46c0      	nop			@ (mov r8, r8)
 800a67c:	2000090c 	.word	0x2000090c

0800a680 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a686:	2300      	movs	r3, #0
 800a688:	607b      	str	r3, [r7, #4]
 800a68a:	e00c      	b.n	800a6a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	0013      	movs	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	189b      	adds	r3, r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4a14      	ldr	r2, [pc, #80]	@ (800a6e8 <prvInitialiseTaskLists+0x68>)
 800a698:	189b      	adds	r3, r3, r2
 800a69a:	0018      	movs	r0, r3
 800a69c:	f7fe fee2 	bl	8009464 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	607b      	str	r3, [r7, #4]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2b06      	cmp	r3, #6
 800a6aa:	d9ef      	bls.n	800a68c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a6ac:	4b0f      	ldr	r3, [pc, #60]	@ (800a6ec <prvInitialiseTaskLists+0x6c>)
 800a6ae:	0018      	movs	r0, r3
 800a6b0:	f7fe fed8 	bl	8009464 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a6b4:	4b0e      	ldr	r3, [pc, #56]	@ (800a6f0 <prvInitialiseTaskLists+0x70>)
 800a6b6:	0018      	movs	r0, r3
 800a6b8:	f7fe fed4 	bl	8009464 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a6bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a6f4 <prvInitialiseTaskLists+0x74>)
 800a6be:	0018      	movs	r0, r3
 800a6c0:	f7fe fed0 	bl	8009464 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a6c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f8 <prvInitialiseTaskLists+0x78>)
 800a6c6:	0018      	movs	r0, r3
 800a6c8:	f7fe fecc 	bl	8009464 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a6cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a6fc <prvInitialiseTaskLists+0x7c>)
 800a6ce:	0018      	movs	r0, r3
 800a6d0:	f7fe fec8 	bl	8009464 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a6d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a700 <prvInitialiseTaskLists+0x80>)
 800a6d6:	4a05      	ldr	r2, [pc, #20]	@ (800a6ec <prvInitialiseTaskLists+0x6c>)
 800a6d8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a6da:	4b0a      	ldr	r3, [pc, #40]	@ (800a704 <prvInitialiseTaskLists+0x84>)
 800a6dc:	4a04      	ldr	r2, [pc, #16]	@ (800a6f0 <prvInitialiseTaskLists+0x70>)
 800a6de:	601a      	str	r2, [r3, #0]
}
 800a6e0:	46c0      	nop			@ (mov r8, r8)
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	b002      	add	sp, #8
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	2000090c 	.word	0x2000090c
 800a6ec:	20000998 	.word	0x20000998
 800a6f0:	200009ac 	.word	0x200009ac
 800a6f4:	200009c8 	.word	0x200009c8
 800a6f8:	200009dc 	.word	0x200009dc
 800a6fc:	200009f4 	.word	0x200009f4
 800a700:	200009c0 	.word	0x200009c0
 800a704:	200009c4 	.word	0x200009c4

0800a708 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a70e:	e01a      	b.n	800a746 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800a710:	f000 f9d6 	bl	800aac0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a714:	4b10      	ldr	r3, [pc, #64]	@ (800a758 <prvCheckTasksWaitingTermination+0x50>)
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3304      	adds	r3, #4
 800a720:	0018      	movs	r0, r3
 800a722:	f7fe ff20 	bl	8009566 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a726:	4b0d      	ldr	r3, [pc, #52]	@ (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	1e5a      	subs	r2, r3, #1
 800a72c:	4b0b      	ldr	r3, [pc, #44]	@ (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a72e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a730:	4b0b      	ldr	r3, [pc, #44]	@ (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	1e5a      	subs	r2, r3, #1
 800a736:	4b0a      	ldr	r3, [pc, #40]	@ (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a738:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800a73a:	f000 f9d3 	bl	800aae4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	0018      	movs	r0, r3
 800a742:	f000 f80f 	bl	800a764 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a746:	4b06      	ldr	r3, [pc, #24]	@ (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1e0      	bne.n	800a710 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a74e:	46c0      	nop			@ (mov r8, r8)
 800a750:	46c0      	nop			@ (mov r8, r8)
 800a752:	46bd      	mov	sp, r7
 800a754:	b002      	add	sp, #8
 800a756:	bd80      	pop	{r7, pc}
 800a758:	200009dc 	.word	0x200009dc
 800a75c:	20000a08 	.word	0x20000a08
 800a760:	200009f0 	.word	0x200009f0

0800a764 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a764:	b580      	push	{r7, lr}
 800a766:	b082      	sub	sp, #8
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2251      	movs	r2, #81	@ 0x51
 800a770:	5c9b      	ldrb	r3, [r3, r2]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d109      	bne.n	800a78a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a77a:	0018      	movs	r0, r3
 800a77c:	f000 fae0 	bl	800ad40 <vPortFree>
				vPortFree( pxTCB );
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	0018      	movs	r0, r3
 800a784:	f000 fadc 	bl	800ad40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a788:	e011      	b.n	800a7ae <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2251      	movs	r2, #81	@ 0x51
 800a78e:	5c9b      	ldrb	r3, [r3, r2]
 800a790:	2b01      	cmp	r3, #1
 800a792:	d104      	bne.n	800a79e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	0018      	movs	r0, r3
 800a798:	f000 fad2 	bl	800ad40 <vPortFree>
	}
 800a79c:	e007      	b.n	800a7ae <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2251      	movs	r2, #81	@ 0x51
 800a7a2:	5c9b      	ldrb	r3, [r3, r2]
 800a7a4:	2b02      	cmp	r3, #2
 800a7a6:	d002      	beq.n	800a7ae <prvDeleteTCB+0x4a>
 800a7a8:	b672      	cpsid	i
 800a7aa:	46c0      	nop			@ (mov r8, r8)
 800a7ac:	e7fd      	b.n	800a7aa <prvDeleteTCB+0x46>
	}
 800a7ae:	46c0      	nop			@ (mov r8, r8)
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	b002      	add	sp, #8
 800a7b4:	bd80      	pop	{r7, pc}
	...

0800a7b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7be:	4b0b      	ldr	r3, [pc, #44]	@ (800a7ec <prvResetNextTaskUnblockTime+0x34>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d104      	bne.n	800a7d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7c8:	4b09      	ldr	r3, [pc, #36]	@ (800a7f0 <prvResetNextTaskUnblockTime+0x38>)
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	4252      	negs	r2, r2
 800a7ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a7d0:	e008      	b.n	800a7e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7d2:	4b06      	ldr	r3, [pc, #24]	@ (800a7ec <prvResetNextTaskUnblockTime+0x34>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	68db      	ldr	r3, [r3, #12]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	4b03      	ldr	r3, [pc, #12]	@ (800a7f0 <prvResetNextTaskUnblockTime+0x38>)
 800a7e2:	601a      	str	r2, [r3, #0]
}
 800a7e4:	46c0      	nop			@ (mov r8, r8)
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	b002      	add	sp, #8
 800a7ea:	bd80      	pop	{r7, pc}
 800a7ec:	200009c0 	.word	0x200009c0
 800a7f0:	20000a28 	.word	0x20000a28

0800a7f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a7fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a824 <xTaskGetSchedulerState+0x30>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d102      	bne.n	800a808 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a802:	2301      	movs	r3, #1
 800a804:	607b      	str	r3, [r7, #4]
 800a806:	e008      	b.n	800a81a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a808:	4b07      	ldr	r3, [pc, #28]	@ (800a828 <xTaskGetSchedulerState+0x34>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d102      	bne.n	800a816 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a810:	2302      	movs	r3, #2
 800a812:	607b      	str	r3, [r7, #4]
 800a814:	e001      	b.n	800a81a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a816:	2300      	movs	r3, #0
 800a818:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a81a:	687b      	ldr	r3, [r7, #4]
	}
 800a81c:	0018      	movs	r0, r3
 800a81e:	46bd      	mov	sp, r7
 800a820:	b002      	add	sp, #8
 800a822:	bd80      	pop	{r7, pc}
 800a824:	20000a14 	.word	0x20000a14
 800a828:	20000a30 	.word	0x20000a30

0800a82c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a838:	2300      	movs	r3, #0
 800a83a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d046      	beq.n	800a8d0 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a842:	4b26      	ldr	r3, [pc, #152]	@ (800a8dc <xTaskPriorityDisinherit+0xb0>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	429a      	cmp	r2, r3
 800a84a:	d002      	beq.n	800a852 <xTaskPriorityDisinherit+0x26>
 800a84c:	b672      	cpsid	i
 800a84e:	46c0      	nop			@ (mov r8, r8)
 800a850:	e7fd      	b.n	800a84e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a856:	2b00      	cmp	r3, #0
 800a858:	d102      	bne.n	800a860 <xTaskPriorityDisinherit+0x34>
 800a85a:	b672      	cpsid	i
 800a85c:	46c0      	nop			@ (mov r8, r8)
 800a85e:	e7fd      	b.n	800a85c <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a864:	1e5a      	subs	r2, r3, #1
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a872:	429a      	cmp	r2, r3
 800a874:	d02c      	beq.n	800a8d0 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d128      	bne.n	800a8d0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	3304      	adds	r3, #4
 800a882:	0018      	movs	r0, r3
 800a884:	f7fe fe6f 	bl	8009566 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a894:	2207      	movs	r2, #7
 800a896:	1ad2      	subs	r2, r2, r3
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a8e0 <xTaskPriorityDisinherit+0xb4>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d903      	bls.n	800a8b0 <xTaskPriorityDisinherit+0x84>
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ac:	4b0c      	ldr	r3, [pc, #48]	@ (800a8e0 <xTaskPriorityDisinherit+0xb4>)
 800a8ae:	601a      	str	r2, [r3, #0]
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b4:	0013      	movs	r3, r2
 800a8b6:	009b      	lsls	r3, r3, #2
 800a8b8:	189b      	adds	r3, r3, r2
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	4a09      	ldr	r2, [pc, #36]	@ (800a8e4 <xTaskPriorityDisinherit+0xb8>)
 800a8be:	189a      	adds	r2, r3, r2
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	3304      	adds	r3, #4
 800a8c4:	0019      	movs	r1, r3
 800a8c6:	0010      	movs	r0, r2
 800a8c8:	f7fe fdf5 	bl	80094b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
	}
 800a8d2:	0018      	movs	r0, r3
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	b004      	add	sp, #16
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	46c0      	nop			@ (mov r8, r8)
 800a8dc:	20000908 	.word	0x20000908
 800a8e0:	20000a10 	.word	0x20000a10
 800a8e4:	2000090c 	.word	0x2000090c

0800a8e8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a8f2:	4b21      	ldr	r3, [pc, #132]	@ (800a978 <prvAddCurrentTaskToDelayedList+0x90>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8f8:	4b20      	ldr	r3, [pc, #128]	@ (800a97c <prvAddCurrentTaskToDelayedList+0x94>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	3304      	adds	r3, #4
 800a8fe:	0018      	movs	r0, r3
 800a900:	f7fe fe31 	bl	8009566 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	3301      	adds	r3, #1
 800a908:	d10b      	bne.n	800a922 <prvAddCurrentTaskToDelayedList+0x3a>
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d008      	beq.n	800a922 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a910:	4b1a      	ldr	r3, [pc, #104]	@ (800a97c <prvAddCurrentTaskToDelayedList+0x94>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	1d1a      	adds	r2, r3, #4
 800a916:	4b1a      	ldr	r3, [pc, #104]	@ (800a980 <prvAddCurrentTaskToDelayedList+0x98>)
 800a918:	0011      	movs	r1, r2
 800a91a:	0018      	movs	r0, r3
 800a91c:	f7fe fdcb 	bl	80094b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a920:	e026      	b.n	800a970 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	18d3      	adds	r3, r2, r3
 800a928:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a92a:	4b14      	ldr	r3, [pc, #80]	@ (800a97c <prvAddCurrentTaskToDelayedList+0x94>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a932:	68ba      	ldr	r2, [r7, #8]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	429a      	cmp	r2, r3
 800a938:	d209      	bcs.n	800a94e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a93a:	4b12      	ldr	r3, [pc, #72]	@ (800a984 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	4b0f      	ldr	r3, [pc, #60]	@ (800a97c <prvAddCurrentTaskToDelayedList+0x94>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	3304      	adds	r3, #4
 800a944:	0019      	movs	r1, r3
 800a946:	0010      	movs	r0, r2
 800a948:	f7fe fdd7 	bl	80094fa <vListInsert>
}
 800a94c:	e010      	b.n	800a970 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a94e:	4b0e      	ldr	r3, [pc, #56]	@ (800a988 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	4b0a      	ldr	r3, [pc, #40]	@ (800a97c <prvAddCurrentTaskToDelayedList+0x94>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3304      	adds	r3, #4
 800a958:	0019      	movs	r1, r3
 800a95a:	0010      	movs	r0, r2
 800a95c:	f7fe fdcd 	bl	80094fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a960:	4b0a      	ldr	r3, [pc, #40]	@ (800a98c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	68ba      	ldr	r2, [r7, #8]
 800a966:	429a      	cmp	r2, r3
 800a968:	d202      	bcs.n	800a970 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a96a:	4b08      	ldr	r3, [pc, #32]	@ (800a98c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	601a      	str	r2, [r3, #0]
}
 800a970:	46c0      	nop			@ (mov r8, r8)
 800a972:	46bd      	mov	sp, r7
 800a974:	b004      	add	sp, #16
 800a976:	bd80      	pop	{r7, pc}
 800a978:	20000a0c 	.word	0x20000a0c
 800a97c:	20000908 	.word	0x20000908
 800a980:	200009f4 	.word	0x200009f4
 800a984:	200009c4 	.word	0x200009c4
 800a988:	200009c0 	.word	0x200009c0
 800a98c:	20000a28 	.word	0x20000a28

0800a990 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	3b04      	subs	r3, #4
 800a9a0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2280      	movs	r2, #128	@ 0x80
 800a9a6:	0452      	lsls	r2, r2, #17
 800a9a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3b04      	subs	r3, #4
 800a9ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	3b04      	subs	r3, #4
 800a9ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a9bc:	4a08      	ldr	r2, [pc, #32]	@ (800a9e0 <pxPortInitialiseStack+0x50>)
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	3b14      	subs	r3, #20
 800a9c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	3b20      	subs	r3, #32
 800a9d2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
}
 800a9d6:	0018      	movs	r0, r3
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	b004      	add	sp, #16
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	46c0      	nop			@ (mov r8, r8)
 800a9e0:	0800a9e5 	.word	0x0800a9e5

0800a9e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a9ee:	4b08      	ldr	r3, [pc, #32]	@ (800aa10 <prvTaskExitError+0x2c>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	d002      	beq.n	800a9fc <prvTaskExitError+0x18>
 800a9f6:	b672      	cpsid	i
 800a9f8:	46c0      	nop			@ (mov r8, r8)
 800a9fa:	e7fd      	b.n	800a9f8 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800a9fc:	b672      	cpsid	i
	while( ulDummy == 0 )
 800a9fe:	46c0      	nop			@ (mov r8, r8)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d0fc      	beq.n	800aa00 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa06:	46c0      	nop			@ (mov r8, r8)
 800aa08:	46c0      	nop			@ (mov r8, r8)
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	b002      	add	sp, #8
 800aa0e:	bd80      	pop	{r7, pc}
 800aa10:	20000024 	.word	0x20000024

0800aa14 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800aa18:	46c0      	nop			@ (mov r8, r8)
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800aa20:	4a0b      	ldr	r2, [pc, #44]	@ (800aa50 <pxCurrentTCBConst2>)
 800aa22:	6813      	ldr	r3, [r2, #0]
 800aa24:	6818      	ldr	r0, [r3, #0]
 800aa26:	3020      	adds	r0, #32
 800aa28:	f380 8809 	msr	PSP, r0
 800aa2c:	2002      	movs	r0, #2
 800aa2e:	f380 8814 	msr	CONTROL, r0
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800aa38:	46ae      	mov	lr, r5
 800aa3a:	bc08      	pop	{r3}
 800aa3c:	bc04      	pop	{r2}
 800aa3e:	b662      	cpsie	i
 800aa40:	4718      	bx	r3
 800aa42:	46c0      	nop			@ (mov r8, r8)
 800aa44:	46c0      	nop			@ (mov r8, r8)
 800aa46:	46c0      	nop			@ (mov r8, r8)
 800aa48:	46c0      	nop			@ (mov r8, r8)
 800aa4a:	46c0      	nop			@ (mov r8, r8)
 800aa4c:	46c0      	nop			@ (mov r8, r8)
 800aa4e:	46c0      	nop			@ (mov r8, r8)

0800aa50 <pxCurrentTCBConst2>:
 800aa50:	20000908 	.word	0x20000908
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800aa54:	46c0      	nop			@ (mov r8, r8)
 800aa56:	46c0      	nop			@ (mov r8, r8)

0800aa58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800aa5c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <xPortStartScheduler+0x40>)
 800aa5e:	681a      	ldr	r2, [r3, #0]
 800aa60:	4b0d      	ldr	r3, [pc, #52]	@ (800aa98 <xPortStartScheduler+0x40>)
 800aa62:	21ff      	movs	r1, #255	@ 0xff
 800aa64:	0409      	lsls	r1, r1, #16
 800aa66:	430a      	orrs	r2, r1
 800aa68:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <xPortStartScheduler+0x40>)
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	4b0a      	ldr	r3, [pc, #40]	@ (800aa98 <xPortStartScheduler+0x40>)
 800aa70:	21ff      	movs	r1, #255	@ 0xff
 800aa72:	0609      	lsls	r1, r1, #24
 800aa74:	430a      	orrs	r2, r1
 800aa76:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800aa78:	f000 f898 	bl	800abac <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aa7c:	4b07      	ldr	r3, [pc, #28]	@ (800aa9c <xPortStartScheduler+0x44>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800aa82:	f7ff ffcd 	bl	800aa20 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa86:	f7ff fcab 	bl	800a3e0 <vTaskSwitchContext>
	prvTaskExitError();
 800aa8a:	f7ff ffab 	bl	800a9e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa8e:	2300      	movs	r3, #0
}
 800aa90:	0018      	movs	r0, r3
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	46c0      	nop			@ (mov r8, r8)
 800aa98:	e000ed20 	.word	0xe000ed20
 800aa9c:	20000024 	.word	0x20000024

0800aaa0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800aaa4:	4b05      	ldr	r3, [pc, #20]	@ (800aabc <vPortYield+0x1c>)
 800aaa6:	2280      	movs	r2, #128	@ 0x80
 800aaa8:	0552      	lsls	r2, r2, #21
 800aaaa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800aaac:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800aab0:	f3bf 8f6f 	isb	sy
}
 800aab4:	46c0      	nop			@ (mov r8, r8)
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	46c0      	nop			@ (mov r8, r8)
 800aabc:	e000ed04 	.word	0xe000ed04

0800aac0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800aac4:	b672      	cpsid	i
    uxCriticalNesting++;
 800aac6:	4b06      	ldr	r3, [pc, #24]	@ (800aae0 <vPortEnterCritical+0x20>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	1c5a      	adds	r2, r3, #1
 800aacc:	4b04      	ldr	r3, [pc, #16]	@ (800aae0 <vPortEnterCritical+0x20>)
 800aace:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800aad0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800aad4:	f3bf 8f6f 	isb	sy
}
 800aad8:	46c0      	nop			@ (mov r8, r8)
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	46c0      	nop			@ (mov r8, r8)
 800aae0:	20000024 	.word	0x20000024

0800aae4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aae8:	4b09      	ldr	r3, [pc, #36]	@ (800ab10 <vPortExitCritical+0x2c>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d102      	bne.n	800aaf6 <vPortExitCritical+0x12>
 800aaf0:	b672      	cpsid	i
 800aaf2:	46c0      	nop			@ (mov r8, r8)
 800aaf4:	e7fd      	b.n	800aaf2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800aaf6:	4b06      	ldr	r3, [pc, #24]	@ (800ab10 <vPortExitCritical+0x2c>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	1e5a      	subs	r2, r3, #1
 800aafc:	4b04      	ldr	r3, [pc, #16]	@ (800ab10 <vPortExitCritical+0x2c>)
 800aafe:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800ab00:	4b03      	ldr	r3, [pc, #12]	@ (800ab10 <vPortExitCritical+0x2c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d100      	bne.n	800ab0a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 800ab08:	b662      	cpsie	i
    }
}
 800ab0a:	46c0      	nop			@ (mov r8, r8)
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	20000024 	.word	0x20000024

0800ab14 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800ab14:	f3ef 8010 	mrs	r0, PRIMASK
 800ab18:	b672      	cpsid	i
 800ab1a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800ab1c:	46c0      	nop			@ (mov r8, r8)
 800ab1e:	0018      	movs	r0, r3

0800ab20 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800ab20:	f380 8810 	msr	PRIMASK, r0
 800ab24:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800ab26:	46c0      	nop			@ (mov r8, r8)
	...

0800ab30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab30:	f3ef 8009 	mrs	r0, PSP
 800ab34:	4b0e      	ldr	r3, [pc, #56]	@ (800ab70 <pxCurrentTCBConst>)
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	3820      	subs	r0, #32
 800ab3a:	6010      	str	r0, [r2, #0]
 800ab3c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800ab3e:	4644      	mov	r4, r8
 800ab40:	464d      	mov	r5, r9
 800ab42:	4656      	mov	r6, sl
 800ab44:	465f      	mov	r7, fp
 800ab46:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800ab48:	b508      	push	{r3, lr}
 800ab4a:	b672      	cpsid	i
 800ab4c:	f7ff fc48 	bl	800a3e0 <vTaskSwitchContext>
 800ab50:	b662      	cpsie	i
 800ab52:	bc0c      	pop	{r2, r3}
 800ab54:	6811      	ldr	r1, [r2, #0]
 800ab56:	6808      	ldr	r0, [r1, #0]
 800ab58:	3010      	adds	r0, #16
 800ab5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800ab5c:	46a0      	mov	r8, r4
 800ab5e:	46a9      	mov	r9, r5
 800ab60:	46b2      	mov	sl, r6
 800ab62:	46bb      	mov	fp, r7
 800ab64:	f380 8809 	msr	PSP, r0
 800ab68:	3820      	subs	r0, #32
 800ab6a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800ab6c:	4718      	bx	r3
 800ab6e:	46c0      	nop			@ (mov r8, r8)

0800ab70 <pxCurrentTCBConst>:
 800ab70:	20000908 	.word	0x20000908
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800ab74:	46c0      	nop			@ (mov r8, r8)
 800ab76:	46c0      	nop			@ (mov r8, r8)

0800ab78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b082      	sub	sp, #8
 800ab7c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab7e:	f7ff ffc9 	bl	800ab14 <ulSetInterruptMaskFromISR>
 800ab82:	0003      	movs	r3, r0
 800ab84:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab86:	f7ff fb7b 	bl	800a280 <xTaskIncrementTick>
 800ab8a:	1e03      	subs	r3, r0, #0
 800ab8c:	d003      	beq.n	800ab96 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800ab8e:	4b06      	ldr	r3, [pc, #24]	@ (800aba8 <SysTick_Handler+0x30>)
 800ab90:	2280      	movs	r2, #128	@ 0x80
 800ab92:	0552      	lsls	r2, r2, #21
 800ab94:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	0018      	movs	r0, r3
 800ab9a:	f7ff ffc1 	bl	800ab20 <vClearInterruptMaskFromISR>
}
 800ab9e:	46c0      	nop			@ (mov r8, r8)
 800aba0:	46bd      	mov	sp, r7
 800aba2:	b002      	add	sp, #8
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	46c0      	nop			@ (mov r8, r8)
 800aba8:	e000ed04 	.word	0xe000ed04

0800abac <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800abac:	b580      	push	{r7, lr}
 800abae:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800abb0:	4b0b      	ldr	r3, [pc, #44]	@ (800abe0 <prvSetupTimerInterrupt+0x34>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800abb6:	4b0b      	ldr	r3, [pc, #44]	@ (800abe4 <prvSetupTimerInterrupt+0x38>)
 800abb8:	2200      	movs	r2, #0
 800abba:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800abbc:	4b0a      	ldr	r3, [pc, #40]	@ (800abe8 <prvSetupTimerInterrupt+0x3c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	22fa      	movs	r2, #250	@ 0xfa
 800abc2:	0091      	lsls	r1, r2, #2
 800abc4:	0018      	movs	r0, r3
 800abc6:	f7f5 fabb 	bl	8000140 <__udivsi3>
 800abca:	0003      	movs	r3, r0
 800abcc:	001a      	movs	r2, r3
 800abce:	4b07      	ldr	r3, [pc, #28]	@ (800abec <prvSetupTimerInterrupt+0x40>)
 800abd0:	3a01      	subs	r2, #1
 800abd2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800abd4:	4b02      	ldr	r3, [pc, #8]	@ (800abe0 <prvSetupTimerInterrupt+0x34>)
 800abd6:	2207      	movs	r2, #7
 800abd8:	601a      	str	r2, [r3, #0]
}
 800abda:	46c0      	nop			@ (mov r8, r8)
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	e000e010 	.word	0xe000e010
 800abe4:	e000e018 	.word	0xe000e018
 800abe8:	20000000 	.word	0x20000000
 800abec:	e000e014 	.word	0xe000e014

0800abf0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800abf8:	2300      	movs	r3, #0
 800abfa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800abfc:	f7ff faa8 	bl	800a150 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac00:	4b4a      	ldr	r3, [pc, #296]	@ (800ad2c <pvPortMalloc+0x13c>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac08:	f000 f8e4 	bl	800add4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac0c:	4b48      	ldr	r3, [pc, #288]	@ (800ad30 <pvPortMalloc+0x140>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	4013      	ands	r3, r2
 800ac14:	d000      	beq.n	800ac18 <pvPortMalloc+0x28>
 800ac16:	e07b      	b.n	800ad10 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d013      	beq.n	800ac46 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800ac1e:	2208      	movs	r2, #8
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	189b      	adds	r3, r3, r2
 800ac24:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2207      	movs	r2, #7
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	d00b      	beq.n	800ac46 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2207      	movs	r2, #7
 800ac32:	4393      	bics	r3, r2
 800ac34:	3308      	adds	r3, #8
 800ac36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2207      	movs	r2, #7
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	d002      	beq.n	800ac46 <pvPortMalloc+0x56>
 800ac40:	b672      	cpsid	i
 800ac42:	46c0      	nop			@ (mov r8, r8)
 800ac44:	e7fd      	b.n	800ac42 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d061      	beq.n	800ad10 <pvPortMalloc+0x120>
 800ac4c:	4b39      	ldr	r3, [pc, #228]	@ (800ad34 <pvPortMalloc+0x144>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d85c      	bhi.n	800ad10 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac56:	4b38      	ldr	r3, [pc, #224]	@ (800ad38 <pvPortMalloc+0x148>)
 800ac58:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800ac5a:	4b37      	ldr	r3, [pc, #220]	@ (800ad38 <pvPortMalloc+0x148>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac60:	e004      	b.n	800ac6c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d903      	bls.n	800ac7e <pvPortMalloc+0x8e>
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d1f1      	bne.n	800ac62 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ac7e:	4b2b      	ldr	r3, [pc, #172]	@ (800ad2c <pvPortMalloc+0x13c>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	697a      	ldr	r2, [r7, #20]
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d043      	beq.n	800ad10 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2208      	movs	r2, #8
 800ac8e:	189b      	adds	r3, r3, r2
 800ac90:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	685a      	ldr	r2, [r3, #4]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	1ad2      	subs	r2, r2, r3
 800aca2:	2308      	movs	r3, #8
 800aca4:	005b      	lsls	r3, r3, #1
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d917      	bls.n	800acda <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acaa:	697a      	ldr	r2, [r7, #20]
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	18d3      	adds	r3, r2, r3
 800acb0:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	2207      	movs	r2, #7
 800acb6:	4013      	ands	r3, r2
 800acb8:	d002      	beq.n	800acc0 <pvPortMalloc+0xd0>
 800acba:	b672      	cpsid	i
 800acbc:	46c0      	nop			@ (mov r8, r8)
 800acbe:	e7fd      	b.n	800acbc <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	685a      	ldr	r2, [r3, #4]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	1ad2      	subs	r2, r2, r3
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	0018      	movs	r0, r3
 800acd6:	f000 f8dd 	bl	800ae94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800acda:	4b16      	ldr	r3, [pc, #88]	@ (800ad34 <pvPortMalloc+0x144>)
 800acdc:	681a      	ldr	r2, [r3, #0]
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	1ad2      	subs	r2, r2, r3
 800ace4:	4b13      	ldr	r3, [pc, #76]	@ (800ad34 <pvPortMalloc+0x144>)
 800ace6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ace8:	4b12      	ldr	r3, [pc, #72]	@ (800ad34 <pvPortMalloc+0x144>)
 800acea:	681a      	ldr	r2, [r3, #0]
 800acec:	4b13      	ldr	r3, [pc, #76]	@ (800ad3c <pvPortMalloc+0x14c>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d203      	bcs.n	800acfc <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800acf4:	4b0f      	ldr	r3, [pc, #60]	@ (800ad34 <pvPortMalloc+0x144>)
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	4b10      	ldr	r3, [pc, #64]	@ (800ad3c <pvPortMalloc+0x14c>)
 800acfa:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	685a      	ldr	r2, [r3, #4]
 800ad00:	4b0b      	ldr	r3, [pc, #44]	@ (800ad30 <pvPortMalloc+0x140>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	431a      	orrs	r2, r3
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad10:	f7ff fa2a 	bl	800a168 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2207      	movs	r2, #7
 800ad18:	4013      	ands	r3, r2
 800ad1a:	d002      	beq.n	800ad22 <pvPortMalloc+0x132>
 800ad1c:	b672      	cpsid	i
 800ad1e:	46c0      	nop			@ (mov r8, r8)
 800ad20:	e7fd      	b.n	800ad1e <pvPortMalloc+0x12e>
	return pvReturn;
 800ad22:	68fb      	ldr	r3, [r7, #12]
}
 800ad24:	0018      	movs	r0, r3
 800ad26:	46bd      	mov	sp, r7
 800ad28:	b006      	add	sp, #24
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	2000163c 	.word	0x2000163c
 800ad30:	20001648 	.word	0x20001648
 800ad34:	20001640 	.word	0x20001640
 800ad38:	20001634 	.word	0x20001634
 800ad3c:	20001644 	.word	0x20001644

0800ad40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d037      	beq.n	800adc2 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ad52:	2308      	movs	r3, #8
 800ad54:	425b      	negs	r3, r3
 800ad56:	68fa      	ldr	r2, [r7, #12]
 800ad58:	18d3      	adds	r3, r2, r3
 800ad5a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	685a      	ldr	r2, [r3, #4]
 800ad64:	4b19      	ldr	r3, [pc, #100]	@ (800adcc <vPortFree+0x8c>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4013      	ands	r3, r2
 800ad6a:	d102      	bne.n	800ad72 <vPortFree+0x32>
 800ad6c:	b672      	cpsid	i
 800ad6e:	46c0      	nop			@ (mov r8, r8)
 800ad70:	e7fd      	b.n	800ad6e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d002      	beq.n	800ad80 <vPortFree+0x40>
 800ad7a:	b672      	cpsid	i
 800ad7c:	46c0      	nop			@ (mov r8, r8)
 800ad7e:	e7fd      	b.n	800ad7c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	685a      	ldr	r2, [r3, #4]
 800ad84:	4b11      	ldr	r3, [pc, #68]	@ (800adcc <vPortFree+0x8c>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4013      	ands	r3, r2
 800ad8a:	d01a      	beq.n	800adc2 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d116      	bne.n	800adc2 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	685a      	ldr	r2, [r3, #4]
 800ad98:	4b0c      	ldr	r3, [pc, #48]	@ (800adcc <vPortFree+0x8c>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	43db      	mvns	r3, r3
 800ad9e:	401a      	ands	r2, r3
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ada4:	f7ff f9d4 	bl	800a150 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	4b08      	ldr	r3, [pc, #32]	@ (800add0 <vPortFree+0x90>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	18d2      	adds	r2, r2, r3
 800adb2:	4b07      	ldr	r3, [pc, #28]	@ (800add0 <vPortFree+0x90>)
 800adb4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	0018      	movs	r0, r3
 800adba:	f000 f86b 	bl	800ae94 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800adbe:	f7ff f9d3 	bl	800a168 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800adc2:	46c0      	nop			@ (mov r8, r8)
 800adc4:	46bd      	mov	sp, r7
 800adc6:	b004      	add	sp, #16
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	46c0      	nop			@ (mov r8, r8)
 800adcc:	20001648 	.word	0x20001648
 800add0:	20001640 	.word	0x20001640

0800add4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800adda:	23c0      	movs	r3, #192	@ 0xc0
 800addc:	011b      	lsls	r3, r3, #4
 800adde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ade0:	4b26      	ldr	r3, [pc, #152]	@ (800ae7c <prvHeapInit+0xa8>)
 800ade2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2207      	movs	r2, #7
 800ade8:	4013      	ands	r3, r2
 800adea:	d00c      	beq.n	800ae06 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	3307      	adds	r3, #7
 800adf0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2207      	movs	r2, #7
 800adf6:	4393      	bics	r3, r2
 800adf8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	1ad2      	subs	r2, r2, r3
 800ae00:	4b1e      	ldr	r3, [pc, #120]	@ (800ae7c <prvHeapInit+0xa8>)
 800ae02:	18d3      	adds	r3, r2, r3
 800ae04:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae0a:	4b1d      	ldr	r3, [pc, #116]	@ (800ae80 <prvHeapInit+0xac>)
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ae10:	4b1b      	ldr	r3, [pc, #108]	@ (800ae80 <prvHeapInit+0xac>)
 800ae12:	2200      	movs	r2, #0
 800ae14:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	68ba      	ldr	r2, [r7, #8]
 800ae1a:	18d3      	adds	r3, r2, r3
 800ae1c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ae1e:	2208      	movs	r2, #8
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	1a9b      	subs	r3, r3, r2
 800ae24:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2207      	movs	r2, #7
 800ae2a:	4393      	bics	r3, r2
 800ae2c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ae2e:	68fa      	ldr	r2, [r7, #12]
 800ae30:	4b14      	ldr	r3, [pc, #80]	@ (800ae84 <prvHeapInit+0xb0>)
 800ae32:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800ae34:	4b13      	ldr	r3, [pc, #76]	@ (800ae84 <prvHeapInit+0xb0>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ae3c:	4b11      	ldr	r3, [pc, #68]	@ (800ae84 <prvHeapInit+0xb0>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2200      	movs	r2, #0
 800ae42:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	68fa      	ldr	r2, [r7, #12]
 800ae4c:	1ad2      	subs	r2, r2, r3
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ae52:	4b0c      	ldr	r3, [pc, #48]	@ (800ae84 <prvHeapInit+0xb0>)
 800ae54:	681a      	ldr	r2, [r3, #0]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	685a      	ldr	r2, [r3, #4]
 800ae5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ae88 <prvHeapInit+0xb4>)
 800ae60:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	685a      	ldr	r2, [r3, #4]
 800ae66:	4b09      	ldr	r3, [pc, #36]	@ (800ae8c <prvHeapInit+0xb8>)
 800ae68:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ae6a:	4b09      	ldr	r3, [pc, #36]	@ (800ae90 <prvHeapInit+0xbc>)
 800ae6c:	2280      	movs	r2, #128	@ 0x80
 800ae6e:	0612      	lsls	r2, r2, #24
 800ae70:	601a      	str	r2, [r3, #0]
}
 800ae72:	46c0      	nop			@ (mov r8, r8)
 800ae74:	46bd      	mov	sp, r7
 800ae76:	b004      	add	sp, #16
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	46c0      	nop			@ (mov r8, r8)
 800ae7c:	20000a34 	.word	0x20000a34
 800ae80:	20001634 	.word	0x20001634
 800ae84:	2000163c 	.word	0x2000163c
 800ae88:	20001644 	.word	0x20001644
 800ae8c:	20001640 	.word	0x20001640
 800ae90:	20001648 	.word	0x20001648

0800ae94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae9c:	4b27      	ldr	r3, [pc, #156]	@ (800af3c <prvInsertBlockIntoFreeList+0xa8>)
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	e002      	b.n	800aea8 <prvInsertBlockIntoFreeList+0x14>
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	60fb      	str	r3, [r7, #12]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d8f7      	bhi.n	800aea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	18d3      	adds	r3, r2, r3
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d108      	bne.n	800aed6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	685a      	ldr	r2, [r3, #4]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	18d2      	adds	r2, r2, r3
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	68ba      	ldr	r2, [r7, #8]
 800aee0:	18d2      	adds	r2, r2, r3
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d118      	bne.n	800af1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	4b14      	ldr	r3, [pc, #80]	@ (800af40 <prvInsertBlockIntoFreeList+0xac>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d00d      	beq.n	800af12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	685a      	ldr	r2, [r3, #4]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	18d2      	adds	r2, r2, r3
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	e008      	b.n	800af24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800af12:	4b0b      	ldr	r3, [pc, #44]	@ (800af40 <prvInsertBlockIntoFreeList+0xac>)
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	601a      	str	r2, [r3, #0]
 800af1a:	e003      	b.n	800af24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	681a      	ldr	r2, [r3, #0]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d002      	beq.n	800af32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af32:	46c0      	nop			@ (mov r8, r8)
 800af34:	46bd      	mov	sp, r7
 800af36:	b004      	add	sp, #16
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	46c0      	nop			@ (mov r8, r8)
 800af3c:	20001634 	.word	0x20001634
 800af40:	2000163c 	.word	0x2000163c

0800af44 <__cvt>:
 800af44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af46:	001f      	movs	r7, r3
 800af48:	2300      	movs	r3, #0
 800af4a:	0016      	movs	r6, r2
 800af4c:	b08b      	sub	sp, #44	@ 0x2c
 800af4e:	429f      	cmp	r7, r3
 800af50:	da04      	bge.n	800af5c <__cvt+0x18>
 800af52:	2180      	movs	r1, #128	@ 0x80
 800af54:	0609      	lsls	r1, r1, #24
 800af56:	187b      	adds	r3, r7, r1
 800af58:	001f      	movs	r7, r3
 800af5a:	232d      	movs	r3, #45	@ 0x2d
 800af5c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800af5e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800af60:	7013      	strb	r3, [r2, #0]
 800af62:	2320      	movs	r3, #32
 800af64:	2203      	movs	r2, #3
 800af66:	439d      	bics	r5, r3
 800af68:	2d46      	cmp	r5, #70	@ 0x46
 800af6a:	d007      	beq.n	800af7c <__cvt+0x38>
 800af6c:	002b      	movs	r3, r5
 800af6e:	3b45      	subs	r3, #69	@ 0x45
 800af70:	4259      	negs	r1, r3
 800af72:	414b      	adcs	r3, r1
 800af74:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800af76:	3a01      	subs	r2, #1
 800af78:	18cb      	adds	r3, r1, r3
 800af7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800af7c:	ab09      	add	r3, sp, #36	@ 0x24
 800af7e:	9304      	str	r3, [sp, #16]
 800af80:	ab08      	add	r3, sp, #32
 800af82:	9303      	str	r3, [sp, #12]
 800af84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af86:	9200      	str	r2, [sp, #0]
 800af88:	9302      	str	r3, [sp, #8]
 800af8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af8c:	0032      	movs	r2, r6
 800af8e:	9301      	str	r3, [sp, #4]
 800af90:	003b      	movs	r3, r7
 800af92:	f000 ff49 	bl	800be28 <_dtoa_r>
 800af96:	0004      	movs	r4, r0
 800af98:	2d47      	cmp	r5, #71	@ 0x47
 800af9a:	d11b      	bne.n	800afd4 <__cvt+0x90>
 800af9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af9e:	07db      	lsls	r3, r3, #31
 800afa0:	d511      	bpl.n	800afc6 <__cvt+0x82>
 800afa2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afa4:	18c3      	adds	r3, r0, r3
 800afa6:	9307      	str	r3, [sp, #28]
 800afa8:	2200      	movs	r2, #0
 800afaa:	2300      	movs	r3, #0
 800afac:	0030      	movs	r0, r6
 800afae:	0039      	movs	r1, r7
 800afb0:	f7f5 fa4c 	bl	800044c <__aeabi_dcmpeq>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d001      	beq.n	800afbc <__cvt+0x78>
 800afb8:	9b07      	ldr	r3, [sp, #28]
 800afba:	9309      	str	r3, [sp, #36]	@ 0x24
 800afbc:	2230      	movs	r2, #48	@ 0x30
 800afbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc0:	9907      	ldr	r1, [sp, #28]
 800afc2:	428b      	cmp	r3, r1
 800afc4:	d320      	bcc.n	800b008 <__cvt+0xc4>
 800afc6:	0020      	movs	r0, r4
 800afc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800afcc:	1b1b      	subs	r3, r3, r4
 800afce:	6013      	str	r3, [r2, #0]
 800afd0:	b00b      	add	sp, #44	@ 0x2c
 800afd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afd6:	18c3      	adds	r3, r0, r3
 800afd8:	9307      	str	r3, [sp, #28]
 800afda:	2d46      	cmp	r5, #70	@ 0x46
 800afdc:	d1e4      	bne.n	800afa8 <__cvt+0x64>
 800afde:	7803      	ldrb	r3, [r0, #0]
 800afe0:	2b30      	cmp	r3, #48	@ 0x30
 800afe2:	d10c      	bne.n	800affe <__cvt+0xba>
 800afe4:	2200      	movs	r2, #0
 800afe6:	2300      	movs	r3, #0
 800afe8:	0030      	movs	r0, r6
 800afea:	0039      	movs	r1, r7
 800afec:	f7f5 fa2e 	bl	800044c <__aeabi_dcmpeq>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d104      	bne.n	800affe <__cvt+0xba>
 800aff4:	2301      	movs	r3, #1
 800aff6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800aff8:	1a9b      	subs	r3, r3, r2
 800affa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800affc:	6013      	str	r3, [r2, #0]
 800affe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b000:	9a07      	ldr	r2, [sp, #28]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	18d3      	adds	r3, r2, r3
 800b006:	e7ce      	b.n	800afa6 <__cvt+0x62>
 800b008:	1c59      	adds	r1, r3, #1
 800b00a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b00c:	701a      	strb	r2, [r3, #0]
 800b00e:	e7d6      	b.n	800afbe <__cvt+0x7a>

0800b010 <__exponent>:
 800b010:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b012:	232b      	movs	r3, #43	@ 0x2b
 800b014:	0005      	movs	r5, r0
 800b016:	000c      	movs	r4, r1
 800b018:	b085      	sub	sp, #20
 800b01a:	7002      	strb	r2, [r0, #0]
 800b01c:	2900      	cmp	r1, #0
 800b01e:	da01      	bge.n	800b024 <__exponent+0x14>
 800b020:	424c      	negs	r4, r1
 800b022:	3302      	adds	r3, #2
 800b024:	706b      	strb	r3, [r5, #1]
 800b026:	2c09      	cmp	r4, #9
 800b028:	dd2c      	ble.n	800b084 <__exponent+0x74>
 800b02a:	ab02      	add	r3, sp, #8
 800b02c:	1dde      	adds	r6, r3, #7
 800b02e:	0020      	movs	r0, r4
 800b030:	210a      	movs	r1, #10
 800b032:	f7f5 f9f5 	bl	8000420 <__aeabi_idivmod>
 800b036:	0037      	movs	r7, r6
 800b038:	3130      	adds	r1, #48	@ 0x30
 800b03a:	3e01      	subs	r6, #1
 800b03c:	0020      	movs	r0, r4
 800b03e:	7031      	strb	r1, [r6, #0]
 800b040:	210a      	movs	r1, #10
 800b042:	9401      	str	r4, [sp, #4]
 800b044:	f7f5 f906 	bl	8000254 <__divsi3>
 800b048:	9b01      	ldr	r3, [sp, #4]
 800b04a:	0004      	movs	r4, r0
 800b04c:	2b63      	cmp	r3, #99	@ 0x63
 800b04e:	dcee      	bgt.n	800b02e <__exponent+0x1e>
 800b050:	1eba      	subs	r2, r7, #2
 800b052:	1ca8      	adds	r0, r5, #2
 800b054:	0001      	movs	r1, r0
 800b056:	0013      	movs	r3, r2
 800b058:	3430      	adds	r4, #48	@ 0x30
 800b05a:	7014      	strb	r4, [r2, #0]
 800b05c:	ac02      	add	r4, sp, #8
 800b05e:	3407      	adds	r4, #7
 800b060:	429c      	cmp	r4, r3
 800b062:	d80a      	bhi.n	800b07a <__exponent+0x6a>
 800b064:	2300      	movs	r3, #0
 800b066:	42a2      	cmp	r2, r4
 800b068:	d803      	bhi.n	800b072 <__exponent+0x62>
 800b06a:	3309      	adds	r3, #9
 800b06c:	aa02      	add	r2, sp, #8
 800b06e:	189b      	adds	r3, r3, r2
 800b070:	1bdb      	subs	r3, r3, r7
 800b072:	18c0      	adds	r0, r0, r3
 800b074:	1b40      	subs	r0, r0, r5
 800b076:	b005      	add	sp, #20
 800b078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b07a:	781c      	ldrb	r4, [r3, #0]
 800b07c:	3301      	adds	r3, #1
 800b07e:	700c      	strb	r4, [r1, #0]
 800b080:	3101      	adds	r1, #1
 800b082:	e7eb      	b.n	800b05c <__exponent+0x4c>
 800b084:	2330      	movs	r3, #48	@ 0x30
 800b086:	18e4      	adds	r4, r4, r3
 800b088:	70ab      	strb	r3, [r5, #2]
 800b08a:	1d28      	adds	r0, r5, #4
 800b08c:	70ec      	strb	r4, [r5, #3]
 800b08e:	e7f1      	b.n	800b074 <__exponent+0x64>

0800b090 <_printf_float>:
 800b090:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b092:	b097      	sub	sp, #92	@ 0x5c
 800b094:	000d      	movs	r5, r1
 800b096:	920a      	str	r2, [sp, #40]	@ 0x28
 800b098:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800b09a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b09c:	9009      	str	r0, [sp, #36]	@ 0x24
 800b09e:	f000 fddd 	bl	800bc5c <_localeconv_r>
 800b0a2:	6803      	ldr	r3, [r0, #0]
 800b0a4:	0018      	movs	r0, r3
 800b0a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0a8:	f7f5 f82e 	bl	8000108 <strlen>
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b0b0:	9314      	str	r3, [sp, #80]	@ 0x50
 800b0b2:	7e2b      	ldrb	r3, [r5, #24]
 800b0b4:	2207      	movs	r2, #7
 800b0b6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0b8:	682b      	ldr	r3, [r5, #0]
 800b0ba:	930e      	str	r3, [sp, #56]	@ 0x38
 800b0bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b0be:	6823      	ldr	r3, [r4, #0]
 800b0c0:	05c9      	lsls	r1, r1, #23
 800b0c2:	d545      	bpl.n	800b150 <_printf_float+0xc0>
 800b0c4:	189b      	adds	r3, r3, r2
 800b0c6:	4393      	bics	r3, r2
 800b0c8:	001a      	movs	r2, r3
 800b0ca:	3208      	adds	r2, #8
 800b0cc:	6022      	str	r2, [r4, #0]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	681e      	ldr	r6, [r3, #0]
 800b0d2:	685f      	ldr	r7, [r3, #4]
 800b0d4:	007b      	lsls	r3, r7, #1
 800b0d6:	085b      	lsrs	r3, r3, #1
 800b0d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b0da:	9610      	str	r6, [sp, #64]	@ 0x40
 800b0dc:	64ae      	str	r6, [r5, #72]	@ 0x48
 800b0de:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800b0e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b0e2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b0e4:	4ba7      	ldr	r3, [pc, #668]	@ (800b384 <_printf_float+0x2f4>)
 800b0e6:	4252      	negs	r2, r2
 800b0e8:	f7f8 f85c 	bl	80031a4 <__aeabi_dcmpun>
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	d131      	bne.n	800b154 <_printf_float+0xc4>
 800b0f0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b0f2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	4ba3      	ldr	r3, [pc, #652]	@ (800b384 <_printf_float+0x2f4>)
 800b0f8:	4252      	negs	r2, r2
 800b0fa:	f7f5 f9b7 	bl	800046c <__aeabi_dcmple>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	d128      	bne.n	800b154 <_printf_float+0xc4>
 800b102:	2200      	movs	r2, #0
 800b104:	2300      	movs	r3, #0
 800b106:	0030      	movs	r0, r6
 800b108:	0039      	movs	r1, r7
 800b10a:	f7f5 f9a5 	bl	8000458 <__aeabi_dcmplt>
 800b10e:	2800      	cmp	r0, #0
 800b110:	d003      	beq.n	800b11a <_printf_float+0x8a>
 800b112:	002b      	movs	r3, r5
 800b114:	222d      	movs	r2, #45	@ 0x2d
 800b116:	3343      	adds	r3, #67	@ 0x43
 800b118:	701a      	strb	r2, [r3, #0]
 800b11a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b11c:	4f9a      	ldr	r7, [pc, #616]	@ (800b388 <_printf_float+0x2f8>)
 800b11e:	2b47      	cmp	r3, #71	@ 0x47
 800b120:	d900      	bls.n	800b124 <_printf_float+0x94>
 800b122:	4f9a      	ldr	r7, [pc, #616]	@ (800b38c <_printf_float+0x2fc>)
 800b124:	2303      	movs	r3, #3
 800b126:	2400      	movs	r4, #0
 800b128:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b12a:	612b      	str	r3, [r5, #16]
 800b12c:	3301      	adds	r3, #1
 800b12e:	439a      	bics	r2, r3
 800b130:	602a      	str	r2, [r5, #0]
 800b132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b134:	0029      	movs	r1, r5
 800b136:	9300      	str	r3, [sp, #0]
 800b138:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b13a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b13c:	aa15      	add	r2, sp, #84	@ 0x54
 800b13e:	f000 fa9b 	bl	800b678 <_printf_common>
 800b142:	3001      	adds	r0, #1
 800b144:	d000      	beq.n	800b148 <_printf_float+0xb8>
 800b146:	e09f      	b.n	800b288 <_printf_float+0x1f8>
 800b148:	2001      	movs	r0, #1
 800b14a:	4240      	negs	r0, r0
 800b14c:	b017      	add	sp, #92	@ 0x5c
 800b14e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b150:	3307      	adds	r3, #7
 800b152:	e7b8      	b.n	800b0c6 <_printf_float+0x36>
 800b154:	0032      	movs	r2, r6
 800b156:	003b      	movs	r3, r7
 800b158:	0030      	movs	r0, r6
 800b15a:	0039      	movs	r1, r7
 800b15c:	f7f8 f822 	bl	80031a4 <__aeabi_dcmpun>
 800b160:	2800      	cmp	r0, #0
 800b162:	d00b      	beq.n	800b17c <_printf_float+0xec>
 800b164:	2f00      	cmp	r7, #0
 800b166:	da03      	bge.n	800b170 <_printf_float+0xe0>
 800b168:	002b      	movs	r3, r5
 800b16a:	222d      	movs	r2, #45	@ 0x2d
 800b16c:	3343      	adds	r3, #67	@ 0x43
 800b16e:	701a      	strb	r2, [r3, #0]
 800b170:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b172:	4f87      	ldr	r7, [pc, #540]	@ (800b390 <_printf_float+0x300>)
 800b174:	2b47      	cmp	r3, #71	@ 0x47
 800b176:	d9d5      	bls.n	800b124 <_printf_float+0x94>
 800b178:	4f86      	ldr	r7, [pc, #536]	@ (800b394 <_printf_float+0x304>)
 800b17a:	e7d3      	b.n	800b124 <_printf_float+0x94>
 800b17c:	2220      	movs	r2, #32
 800b17e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b180:	686b      	ldr	r3, [r5, #4]
 800b182:	4394      	bics	r4, r2
 800b184:	1c5a      	adds	r2, r3, #1
 800b186:	d146      	bne.n	800b216 <_printf_float+0x186>
 800b188:	3307      	adds	r3, #7
 800b18a:	606b      	str	r3, [r5, #4]
 800b18c:	2380      	movs	r3, #128	@ 0x80
 800b18e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b190:	00db      	lsls	r3, r3, #3
 800b192:	4313      	orrs	r3, r2
 800b194:	2200      	movs	r2, #0
 800b196:	602b      	str	r3, [r5, #0]
 800b198:	9206      	str	r2, [sp, #24]
 800b19a:	aa14      	add	r2, sp, #80	@ 0x50
 800b19c:	9205      	str	r2, [sp, #20]
 800b19e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1a0:	a90a      	add	r1, sp, #40	@ 0x28
 800b1a2:	9204      	str	r2, [sp, #16]
 800b1a4:	aa13      	add	r2, sp, #76	@ 0x4c
 800b1a6:	9203      	str	r2, [sp, #12]
 800b1a8:	2223      	movs	r2, #35	@ 0x23
 800b1aa:	1852      	adds	r2, r2, r1
 800b1ac:	9202      	str	r2, [sp, #8]
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	686b      	ldr	r3, [r5, #4]
 800b1b2:	0032      	movs	r2, r6
 800b1b4:	9300      	str	r3, [sp, #0]
 800b1b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1b8:	003b      	movs	r3, r7
 800b1ba:	f7ff fec3 	bl	800af44 <__cvt>
 800b1be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b1c0:	0007      	movs	r7, r0
 800b1c2:	2c47      	cmp	r4, #71	@ 0x47
 800b1c4:	d12d      	bne.n	800b222 <_printf_float+0x192>
 800b1c6:	1cd3      	adds	r3, r2, #3
 800b1c8:	db02      	blt.n	800b1d0 <_printf_float+0x140>
 800b1ca:	686b      	ldr	r3, [r5, #4]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	dd48      	ble.n	800b262 <_printf_float+0x1d2>
 800b1d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b1d4:	3b02      	subs	r3, #2
 800b1d6:	b2db      	uxtb	r3, r3
 800b1d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1da:	0028      	movs	r0, r5
 800b1dc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1de:	3901      	subs	r1, #1
 800b1e0:	3050      	adds	r0, #80	@ 0x50
 800b1e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b1e4:	f7ff ff14 	bl	800b010 <__exponent>
 800b1e8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b1ea:	0004      	movs	r4, r0
 800b1ec:	1813      	adds	r3, r2, r0
 800b1ee:	612b      	str	r3, [r5, #16]
 800b1f0:	2a01      	cmp	r2, #1
 800b1f2:	dc02      	bgt.n	800b1fa <_printf_float+0x16a>
 800b1f4:	682a      	ldr	r2, [r5, #0]
 800b1f6:	07d2      	lsls	r2, r2, #31
 800b1f8:	d501      	bpl.n	800b1fe <_printf_float+0x16e>
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	612b      	str	r3, [r5, #16]
 800b1fe:	2323      	movs	r3, #35	@ 0x23
 800b200:	aa0a      	add	r2, sp, #40	@ 0x28
 800b202:	189b      	adds	r3, r3, r2
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d100      	bne.n	800b20c <_printf_float+0x17c>
 800b20a:	e792      	b.n	800b132 <_printf_float+0xa2>
 800b20c:	002b      	movs	r3, r5
 800b20e:	222d      	movs	r2, #45	@ 0x2d
 800b210:	3343      	adds	r3, #67	@ 0x43
 800b212:	701a      	strb	r2, [r3, #0]
 800b214:	e78d      	b.n	800b132 <_printf_float+0xa2>
 800b216:	2c47      	cmp	r4, #71	@ 0x47
 800b218:	d1b8      	bne.n	800b18c <_printf_float+0xfc>
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1b6      	bne.n	800b18c <_printf_float+0xfc>
 800b21e:	3301      	adds	r3, #1
 800b220:	e7b3      	b.n	800b18a <_printf_float+0xfa>
 800b222:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b224:	0011      	movs	r1, r2
 800b226:	2b65      	cmp	r3, #101	@ 0x65
 800b228:	d9d7      	bls.n	800b1da <_printf_float+0x14a>
 800b22a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b22c:	2b66      	cmp	r3, #102	@ 0x66
 800b22e:	d11a      	bne.n	800b266 <_printf_float+0x1d6>
 800b230:	686b      	ldr	r3, [r5, #4]
 800b232:	2a00      	cmp	r2, #0
 800b234:	dd09      	ble.n	800b24a <_printf_float+0x1ba>
 800b236:	612a      	str	r2, [r5, #16]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d102      	bne.n	800b242 <_printf_float+0x1b2>
 800b23c:	6829      	ldr	r1, [r5, #0]
 800b23e:	07c9      	lsls	r1, r1, #31
 800b240:	d50b      	bpl.n	800b25a <_printf_float+0x1ca>
 800b242:	3301      	adds	r3, #1
 800b244:	189b      	adds	r3, r3, r2
 800b246:	612b      	str	r3, [r5, #16]
 800b248:	e007      	b.n	800b25a <_printf_float+0x1ca>
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d103      	bne.n	800b256 <_printf_float+0x1c6>
 800b24e:	2201      	movs	r2, #1
 800b250:	6829      	ldr	r1, [r5, #0]
 800b252:	4211      	tst	r1, r2
 800b254:	d000      	beq.n	800b258 <_printf_float+0x1c8>
 800b256:	1c9a      	adds	r2, r3, #2
 800b258:	612a      	str	r2, [r5, #16]
 800b25a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b25c:	2400      	movs	r4, #0
 800b25e:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b260:	e7cd      	b.n	800b1fe <_printf_float+0x16e>
 800b262:	2367      	movs	r3, #103	@ 0x67
 800b264:	930c      	str	r3, [sp, #48]	@ 0x30
 800b266:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b268:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b26a:	4299      	cmp	r1, r3
 800b26c:	db06      	blt.n	800b27c <_printf_float+0x1ec>
 800b26e:	682b      	ldr	r3, [r5, #0]
 800b270:	6129      	str	r1, [r5, #16]
 800b272:	07db      	lsls	r3, r3, #31
 800b274:	d5f1      	bpl.n	800b25a <_printf_float+0x1ca>
 800b276:	3101      	adds	r1, #1
 800b278:	6129      	str	r1, [r5, #16]
 800b27a:	e7ee      	b.n	800b25a <_printf_float+0x1ca>
 800b27c:	2201      	movs	r2, #1
 800b27e:	2900      	cmp	r1, #0
 800b280:	dce0      	bgt.n	800b244 <_printf_float+0x1b4>
 800b282:	1892      	adds	r2, r2, r2
 800b284:	1a52      	subs	r2, r2, r1
 800b286:	e7dd      	b.n	800b244 <_printf_float+0x1b4>
 800b288:	682a      	ldr	r2, [r5, #0]
 800b28a:	0553      	lsls	r3, r2, #21
 800b28c:	d408      	bmi.n	800b2a0 <_printf_float+0x210>
 800b28e:	692b      	ldr	r3, [r5, #16]
 800b290:	003a      	movs	r2, r7
 800b292:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b294:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b296:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b298:	47a0      	blx	r4
 800b29a:	3001      	adds	r0, #1
 800b29c:	d129      	bne.n	800b2f2 <_printf_float+0x262>
 800b29e:	e753      	b.n	800b148 <_printf_float+0xb8>
 800b2a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2a2:	2b65      	cmp	r3, #101	@ 0x65
 800b2a4:	d800      	bhi.n	800b2a8 <_printf_float+0x218>
 800b2a6:	e0da      	b.n	800b45e <_printf_float+0x3ce>
 800b2a8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b2aa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	f7f5 f8cc 	bl	800044c <__aeabi_dcmpeq>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d033      	beq.n	800b320 <_printf_float+0x290>
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	4a37      	ldr	r2, [pc, #220]	@ (800b398 <_printf_float+0x308>)
 800b2bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2c0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b2c2:	47a0      	blx	r4
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	d100      	bne.n	800b2ca <_printf_float+0x23a>
 800b2c8:	e73e      	b.n	800b148 <_printf_float+0xb8>
 800b2ca:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b2cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2ce:	42b3      	cmp	r3, r6
 800b2d0:	db02      	blt.n	800b2d8 <_printf_float+0x248>
 800b2d2:	682b      	ldr	r3, [r5, #0]
 800b2d4:	07db      	lsls	r3, r3, #31
 800b2d6:	d50c      	bpl.n	800b2f2 <_printf_float+0x262>
 800b2d8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b2da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2e2:	47a0      	blx	r4
 800b2e4:	2400      	movs	r4, #0
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d100      	bne.n	800b2ec <_printf_float+0x25c>
 800b2ea:	e72d      	b.n	800b148 <_printf_float+0xb8>
 800b2ec:	1e73      	subs	r3, r6, #1
 800b2ee:	42a3      	cmp	r3, r4
 800b2f0:	dc0a      	bgt.n	800b308 <_printf_float+0x278>
 800b2f2:	682b      	ldr	r3, [r5, #0]
 800b2f4:	079b      	lsls	r3, r3, #30
 800b2f6:	d500      	bpl.n	800b2fa <_printf_float+0x26a>
 800b2f8:	e105      	b.n	800b506 <_printf_float+0x476>
 800b2fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b2fc:	68e8      	ldr	r0, [r5, #12]
 800b2fe:	4298      	cmp	r0, r3
 800b300:	db00      	blt.n	800b304 <_printf_float+0x274>
 800b302:	e723      	b.n	800b14c <_printf_float+0xbc>
 800b304:	0018      	movs	r0, r3
 800b306:	e721      	b.n	800b14c <_printf_float+0xbc>
 800b308:	002a      	movs	r2, r5
 800b30a:	2301      	movs	r3, #1
 800b30c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b30e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b310:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b312:	321a      	adds	r2, #26
 800b314:	47b8      	blx	r7
 800b316:	3001      	adds	r0, #1
 800b318:	d100      	bne.n	800b31c <_printf_float+0x28c>
 800b31a:	e715      	b.n	800b148 <_printf_float+0xb8>
 800b31c:	3401      	adds	r4, #1
 800b31e:	e7e5      	b.n	800b2ec <_printf_float+0x25c>
 800b320:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b322:	2b00      	cmp	r3, #0
 800b324:	dc3a      	bgt.n	800b39c <_printf_float+0x30c>
 800b326:	2301      	movs	r3, #1
 800b328:	4a1b      	ldr	r2, [pc, #108]	@ (800b398 <_printf_float+0x308>)
 800b32a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b32c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b32e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b330:	47a0      	blx	r4
 800b332:	3001      	adds	r0, #1
 800b334:	d100      	bne.n	800b338 <_printf_float+0x2a8>
 800b336:	e707      	b.n	800b148 <_printf_float+0xb8>
 800b338:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b33a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b33c:	4333      	orrs	r3, r6
 800b33e:	d102      	bne.n	800b346 <_printf_float+0x2b6>
 800b340:	682b      	ldr	r3, [r5, #0]
 800b342:	07db      	lsls	r3, r3, #31
 800b344:	d5d5      	bpl.n	800b2f2 <_printf_float+0x262>
 800b346:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b348:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b34a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b34c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b34e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b350:	47a0      	blx	r4
 800b352:	2300      	movs	r3, #0
 800b354:	3001      	adds	r0, #1
 800b356:	d100      	bne.n	800b35a <_printf_float+0x2ca>
 800b358:	e6f6      	b.n	800b148 <_printf_float+0xb8>
 800b35a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b35c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b35e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b360:	425b      	negs	r3, r3
 800b362:	4293      	cmp	r3, r2
 800b364:	dc01      	bgt.n	800b36a <_printf_float+0x2da>
 800b366:	0033      	movs	r3, r6
 800b368:	e792      	b.n	800b290 <_printf_float+0x200>
 800b36a:	002a      	movs	r2, r5
 800b36c:	2301      	movs	r3, #1
 800b36e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b370:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b372:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b374:	321a      	adds	r2, #26
 800b376:	47a0      	blx	r4
 800b378:	3001      	adds	r0, #1
 800b37a:	d100      	bne.n	800b37e <_printf_float+0x2ee>
 800b37c:	e6e4      	b.n	800b148 <_printf_float+0xb8>
 800b37e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b380:	3301      	adds	r3, #1
 800b382:	e7ea      	b.n	800b35a <_printf_float+0x2ca>
 800b384:	7fefffff 	.word	0x7fefffff
 800b388:	0800e518 	.word	0x0800e518
 800b38c:	0800e51c 	.word	0x0800e51c
 800b390:	0800e520 	.word	0x0800e520
 800b394:	0800e524 	.word	0x0800e524
 800b398:	0800e528 	.word	0x0800e528
 800b39c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b39e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b3a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3a2:	429e      	cmp	r6, r3
 800b3a4:	dd00      	ble.n	800b3a8 <_printf_float+0x318>
 800b3a6:	001e      	movs	r6, r3
 800b3a8:	2e00      	cmp	r6, #0
 800b3aa:	dc31      	bgt.n	800b410 <_printf_float+0x380>
 800b3ac:	43f3      	mvns	r3, r6
 800b3ae:	2400      	movs	r4, #0
 800b3b0:	17db      	asrs	r3, r3, #31
 800b3b2:	4033      	ands	r3, r6
 800b3b4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b3b6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b3b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ba:	1af3      	subs	r3, r6, r3
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	dc30      	bgt.n	800b422 <_printf_float+0x392>
 800b3c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	dc38      	bgt.n	800b43a <_printf_float+0x3aa>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	07db      	lsls	r3, r3, #31
 800b3cc:	d435      	bmi.n	800b43a <_printf_float+0x3aa>
 800b3ce:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b3d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b3d4:	1b9b      	subs	r3, r3, r6
 800b3d6:	1b14      	subs	r4, r2, r4
 800b3d8:	429c      	cmp	r4, r3
 800b3da:	dd00      	ble.n	800b3de <_printf_float+0x34e>
 800b3dc:	001c      	movs	r4, r3
 800b3de:	2c00      	cmp	r4, #0
 800b3e0:	dc34      	bgt.n	800b44c <_printf_float+0x3bc>
 800b3e2:	43e3      	mvns	r3, r4
 800b3e4:	2600      	movs	r6, #0
 800b3e6:	17db      	asrs	r3, r3, #31
 800b3e8:	401c      	ands	r4, r3
 800b3ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3ec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b3ee:	1ad3      	subs	r3, r2, r3
 800b3f0:	1b1b      	subs	r3, r3, r4
 800b3f2:	42b3      	cmp	r3, r6
 800b3f4:	dc00      	bgt.n	800b3f8 <_printf_float+0x368>
 800b3f6:	e77c      	b.n	800b2f2 <_printf_float+0x262>
 800b3f8:	002a      	movs	r2, r5
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b400:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b402:	321a      	adds	r2, #26
 800b404:	47b8      	blx	r7
 800b406:	3001      	adds	r0, #1
 800b408:	d100      	bne.n	800b40c <_printf_float+0x37c>
 800b40a:	e69d      	b.n	800b148 <_printf_float+0xb8>
 800b40c:	3601      	adds	r6, #1
 800b40e:	e7ec      	b.n	800b3ea <_printf_float+0x35a>
 800b410:	0033      	movs	r3, r6
 800b412:	003a      	movs	r2, r7
 800b414:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b418:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b41a:	47a0      	blx	r4
 800b41c:	3001      	adds	r0, #1
 800b41e:	d1c5      	bne.n	800b3ac <_printf_float+0x31c>
 800b420:	e692      	b.n	800b148 <_printf_float+0xb8>
 800b422:	002a      	movs	r2, r5
 800b424:	2301      	movs	r3, #1
 800b426:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b428:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b42a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b42c:	321a      	adds	r2, #26
 800b42e:	47b0      	blx	r6
 800b430:	3001      	adds	r0, #1
 800b432:	d100      	bne.n	800b436 <_printf_float+0x3a6>
 800b434:	e688      	b.n	800b148 <_printf_float+0xb8>
 800b436:	3401      	adds	r4, #1
 800b438:	e7bd      	b.n	800b3b6 <_printf_float+0x326>
 800b43a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b43c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b43e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b440:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b442:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b444:	47a0      	blx	r4
 800b446:	3001      	adds	r0, #1
 800b448:	d1c1      	bne.n	800b3ce <_printf_float+0x33e>
 800b44a:	e67d      	b.n	800b148 <_printf_float+0xb8>
 800b44c:	19ba      	adds	r2, r7, r6
 800b44e:	0023      	movs	r3, r4
 800b450:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b454:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b456:	47b0      	blx	r6
 800b458:	3001      	adds	r0, #1
 800b45a:	d1c2      	bne.n	800b3e2 <_printf_float+0x352>
 800b45c:	e674      	b.n	800b148 <_printf_float+0xb8>
 800b45e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b460:	930c      	str	r3, [sp, #48]	@ 0x30
 800b462:	2b01      	cmp	r3, #1
 800b464:	dc02      	bgt.n	800b46c <_printf_float+0x3dc>
 800b466:	2301      	movs	r3, #1
 800b468:	421a      	tst	r2, r3
 800b46a:	d039      	beq.n	800b4e0 <_printf_float+0x450>
 800b46c:	2301      	movs	r3, #1
 800b46e:	003a      	movs	r2, r7
 800b470:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b474:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b476:	47b0      	blx	r6
 800b478:	3001      	adds	r0, #1
 800b47a:	d100      	bne.n	800b47e <_printf_float+0x3ee>
 800b47c:	e664      	b.n	800b148 <_printf_float+0xb8>
 800b47e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b480:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b482:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b484:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b486:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b488:	47b0      	blx	r6
 800b48a:	3001      	adds	r0, #1
 800b48c:	d100      	bne.n	800b490 <_printf_float+0x400>
 800b48e:	e65b      	b.n	800b148 <_printf_float+0xb8>
 800b490:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b492:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b494:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b496:	2200      	movs	r2, #0
 800b498:	3b01      	subs	r3, #1
 800b49a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b49c:	2300      	movs	r3, #0
 800b49e:	f7f4 ffd5 	bl	800044c <__aeabi_dcmpeq>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d11a      	bne.n	800b4dc <_printf_float+0x44c>
 800b4a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4a8:	1c7a      	adds	r2, r7, #1
 800b4aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b4ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4ae:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b4b0:	47b0      	blx	r6
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	d10e      	bne.n	800b4d4 <_printf_float+0x444>
 800b4b6:	e647      	b.n	800b148 <_printf_float+0xb8>
 800b4b8:	002a      	movs	r2, r5
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b4be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4c0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b4c2:	321a      	adds	r2, #26
 800b4c4:	47b8      	blx	r7
 800b4c6:	3001      	adds	r0, #1
 800b4c8:	d100      	bne.n	800b4cc <_printf_float+0x43c>
 800b4ca:	e63d      	b.n	800b148 <_printf_float+0xb8>
 800b4cc:	3601      	adds	r6, #1
 800b4ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4d0:	429e      	cmp	r6, r3
 800b4d2:	dbf1      	blt.n	800b4b8 <_printf_float+0x428>
 800b4d4:	002a      	movs	r2, r5
 800b4d6:	0023      	movs	r3, r4
 800b4d8:	3250      	adds	r2, #80	@ 0x50
 800b4da:	e6da      	b.n	800b292 <_printf_float+0x202>
 800b4dc:	2600      	movs	r6, #0
 800b4de:	e7f6      	b.n	800b4ce <_printf_float+0x43e>
 800b4e0:	003a      	movs	r2, r7
 800b4e2:	e7e2      	b.n	800b4aa <_printf_float+0x41a>
 800b4e4:	002a      	movs	r2, r5
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b4ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4ec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b4ee:	3219      	adds	r2, #25
 800b4f0:	47b0      	blx	r6
 800b4f2:	3001      	adds	r0, #1
 800b4f4:	d100      	bne.n	800b4f8 <_printf_float+0x468>
 800b4f6:	e627      	b.n	800b148 <_printf_float+0xb8>
 800b4f8:	3401      	adds	r4, #1
 800b4fa:	68eb      	ldr	r3, [r5, #12]
 800b4fc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b4fe:	1a9b      	subs	r3, r3, r2
 800b500:	42a3      	cmp	r3, r4
 800b502:	dcef      	bgt.n	800b4e4 <_printf_float+0x454>
 800b504:	e6f9      	b.n	800b2fa <_printf_float+0x26a>
 800b506:	2400      	movs	r4, #0
 800b508:	e7f7      	b.n	800b4fa <_printf_float+0x46a>
 800b50a:	46c0      	nop			@ (mov r8, r8)

0800b50c <malloc>:
 800b50c:	b510      	push	{r4, lr}
 800b50e:	4b03      	ldr	r3, [pc, #12]	@ (800b51c <malloc+0x10>)
 800b510:	0001      	movs	r1, r0
 800b512:	6818      	ldr	r0, [r3, #0]
 800b514:	f000 f830 	bl	800b578 <_malloc_r>
 800b518:	bd10      	pop	{r4, pc}
 800b51a:	46c0      	nop			@ (mov r8, r8)
 800b51c:	20000034 	.word	0x20000034

0800b520 <free>:
 800b520:	b510      	push	{r4, lr}
 800b522:	4b03      	ldr	r3, [pc, #12]	@ (800b530 <free+0x10>)
 800b524:	0001      	movs	r1, r0
 800b526:	6818      	ldr	r0, [r3, #0]
 800b528:	f001 fa72 	bl	800ca10 <_free_r>
 800b52c:	bd10      	pop	{r4, pc}
 800b52e:	46c0      	nop			@ (mov r8, r8)
 800b530:	20000034 	.word	0x20000034

0800b534 <sbrk_aligned>:
 800b534:	b570      	push	{r4, r5, r6, lr}
 800b536:	4e0f      	ldr	r6, [pc, #60]	@ (800b574 <sbrk_aligned+0x40>)
 800b538:	000d      	movs	r5, r1
 800b53a:	6831      	ldr	r1, [r6, #0]
 800b53c:	0004      	movs	r4, r0
 800b53e:	2900      	cmp	r1, #0
 800b540:	d102      	bne.n	800b548 <sbrk_aligned+0x14>
 800b542:	f000 fb8f 	bl	800bc64 <_sbrk_r>
 800b546:	6030      	str	r0, [r6, #0]
 800b548:	0029      	movs	r1, r5
 800b54a:	0020      	movs	r0, r4
 800b54c:	f000 fb8a 	bl	800bc64 <_sbrk_r>
 800b550:	1c43      	adds	r3, r0, #1
 800b552:	d103      	bne.n	800b55c <sbrk_aligned+0x28>
 800b554:	2501      	movs	r5, #1
 800b556:	426d      	negs	r5, r5
 800b558:	0028      	movs	r0, r5
 800b55a:	bd70      	pop	{r4, r5, r6, pc}
 800b55c:	2303      	movs	r3, #3
 800b55e:	1cc5      	adds	r5, r0, #3
 800b560:	439d      	bics	r5, r3
 800b562:	42a8      	cmp	r0, r5
 800b564:	d0f8      	beq.n	800b558 <sbrk_aligned+0x24>
 800b566:	1a29      	subs	r1, r5, r0
 800b568:	0020      	movs	r0, r4
 800b56a:	f000 fb7b 	bl	800bc64 <_sbrk_r>
 800b56e:	3001      	adds	r0, #1
 800b570:	d1f2      	bne.n	800b558 <sbrk_aligned+0x24>
 800b572:	e7ef      	b.n	800b554 <sbrk_aligned+0x20>
 800b574:	2000164c 	.word	0x2000164c

0800b578 <_malloc_r>:
 800b578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b57a:	2203      	movs	r2, #3
 800b57c:	1ccb      	adds	r3, r1, #3
 800b57e:	4393      	bics	r3, r2
 800b580:	3308      	adds	r3, #8
 800b582:	0005      	movs	r5, r0
 800b584:	001f      	movs	r7, r3
 800b586:	2b0c      	cmp	r3, #12
 800b588:	d234      	bcs.n	800b5f4 <_malloc_r+0x7c>
 800b58a:	270c      	movs	r7, #12
 800b58c:	42b9      	cmp	r1, r7
 800b58e:	d833      	bhi.n	800b5f8 <_malloc_r+0x80>
 800b590:	0028      	movs	r0, r5
 800b592:	f000 f9ef 	bl	800b974 <__malloc_lock>
 800b596:	4e37      	ldr	r6, [pc, #220]	@ (800b674 <_malloc_r+0xfc>)
 800b598:	6833      	ldr	r3, [r6, #0]
 800b59a:	001c      	movs	r4, r3
 800b59c:	2c00      	cmp	r4, #0
 800b59e:	d12f      	bne.n	800b600 <_malloc_r+0x88>
 800b5a0:	0039      	movs	r1, r7
 800b5a2:	0028      	movs	r0, r5
 800b5a4:	f7ff ffc6 	bl	800b534 <sbrk_aligned>
 800b5a8:	0004      	movs	r4, r0
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	d15f      	bne.n	800b66e <_malloc_r+0xf6>
 800b5ae:	6834      	ldr	r4, [r6, #0]
 800b5b0:	9400      	str	r4, [sp, #0]
 800b5b2:	9b00      	ldr	r3, [sp, #0]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d14a      	bne.n	800b64e <_malloc_r+0xd6>
 800b5b8:	2c00      	cmp	r4, #0
 800b5ba:	d052      	beq.n	800b662 <_malloc_r+0xea>
 800b5bc:	6823      	ldr	r3, [r4, #0]
 800b5be:	0028      	movs	r0, r5
 800b5c0:	18e3      	adds	r3, r4, r3
 800b5c2:	9900      	ldr	r1, [sp, #0]
 800b5c4:	9301      	str	r3, [sp, #4]
 800b5c6:	f000 fb4d 	bl	800bc64 <_sbrk_r>
 800b5ca:	9b01      	ldr	r3, [sp, #4]
 800b5cc:	4283      	cmp	r3, r0
 800b5ce:	d148      	bne.n	800b662 <_malloc_r+0xea>
 800b5d0:	6823      	ldr	r3, [r4, #0]
 800b5d2:	0028      	movs	r0, r5
 800b5d4:	1aff      	subs	r7, r7, r3
 800b5d6:	0039      	movs	r1, r7
 800b5d8:	f7ff ffac 	bl	800b534 <sbrk_aligned>
 800b5dc:	3001      	adds	r0, #1
 800b5de:	d040      	beq.n	800b662 <_malloc_r+0xea>
 800b5e0:	6823      	ldr	r3, [r4, #0]
 800b5e2:	19db      	adds	r3, r3, r7
 800b5e4:	6023      	str	r3, [r4, #0]
 800b5e6:	6833      	ldr	r3, [r6, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	2a00      	cmp	r2, #0
 800b5ec:	d133      	bne.n	800b656 <_malloc_r+0xde>
 800b5ee:	9b00      	ldr	r3, [sp, #0]
 800b5f0:	6033      	str	r3, [r6, #0]
 800b5f2:	e019      	b.n	800b628 <_malloc_r+0xb0>
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	dac9      	bge.n	800b58c <_malloc_r+0x14>
 800b5f8:	230c      	movs	r3, #12
 800b5fa:	602b      	str	r3, [r5, #0]
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b600:	6821      	ldr	r1, [r4, #0]
 800b602:	1bc9      	subs	r1, r1, r7
 800b604:	d420      	bmi.n	800b648 <_malloc_r+0xd0>
 800b606:	290b      	cmp	r1, #11
 800b608:	d90a      	bls.n	800b620 <_malloc_r+0xa8>
 800b60a:	19e2      	adds	r2, r4, r7
 800b60c:	6027      	str	r7, [r4, #0]
 800b60e:	42a3      	cmp	r3, r4
 800b610:	d104      	bne.n	800b61c <_malloc_r+0xa4>
 800b612:	6032      	str	r2, [r6, #0]
 800b614:	6863      	ldr	r3, [r4, #4]
 800b616:	6011      	str	r1, [r2, #0]
 800b618:	6053      	str	r3, [r2, #4]
 800b61a:	e005      	b.n	800b628 <_malloc_r+0xb0>
 800b61c:	605a      	str	r2, [r3, #4]
 800b61e:	e7f9      	b.n	800b614 <_malloc_r+0x9c>
 800b620:	6862      	ldr	r2, [r4, #4]
 800b622:	42a3      	cmp	r3, r4
 800b624:	d10e      	bne.n	800b644 <_malloc_r+0xcc>
 800b626:	6032      	str	r2, [r6, #0]
 800b628:	0028      	movs	r0, r5
 800b62a:	f000 f9ab 	bl	800b984 <__malloc_unlock>
 800b62e:	0020      	movs	r0, r4
 800b630:	2207      	movs	r2, #7
 800b632:	300b      	adds	r0, #11
 800b634:	1d23      	adds	r3, r4, #4
 800b636:	4390      	bics	r0, r2
 800b638:	1ac2      	subs	r2, r0, r3
 800b63a:	4298      	cmp	r0, r3
 800b63c:	d0df      	beq.n	800b5fe <_malloc_r+0x86>
 800b63e:	1a1b      	subs	r3, r3, r0
 800b640:	50a3      	str	r3, [r4, r2]
 800b642:	e7dc      	b.n	800b5fe <_malloc_r+0x86>
 800b644:	605a      	str	r2, [r3, #4]
 800b646:	e7ef      	b.n	800b628 <_malloc_r+0xb0>
 800b648:	0023      	movs	r3, r4
 800b64a:	6864      	ldr	r4, [r4, #4]
 800b64c:	e7a6      	b.n	800b59c <_malloc_r+0x24>
 800b64e:	9c00      	ldr	r4, [sp, #0]
 800b650:	6863      	ldr	r3, [r4, #4]
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	e7ad      	b.n	800b5b2 <_malloc_r+0x3a>
 800b656:	001a      	movs	r2, r3
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	42a3      	cmp	r3, r4
 800b65c:	d1fb      	bne.n	800b656 <_malloc_r+0xde>
 800b65e:	2300      	movs	r3, #0
 800b660:	e7da      	b.n	800b618 <_malloc_r+0xa0>
 800b662:	230c      	movs	r3, #12
 800b664:	0028      	movs	r0, r5
 800b666:	602b      	str	r3, [r5, #0]
 800b668:	f000 f98c 	bl	800b984 <__malloc_unlock>
 800b66c:	e7c6      	b.n	800b5fc <_malloc_r+0x84>
 800b66e:	6007      	str	r7, [r0, #0]
 800b670:	e7da      	b.n	800b628 <_malloc_r+0xb0>
 800b672:	46c0      	nop			@ (mov r8, r8)
 800b674:	20001650 	.word	0x20001650

0800b678 <_printf_common>:
 800b678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b67a:	0016      	movs	r6, r2
 800b67c:	9301      	str	r3, [sp, #4]
 800b67e:	688a      	ldr	r2, [r1, #8]
 800b680:	690b      	ldr	r3, [r1, #16]
 800b682:	000c      	movs	r4, r1
 800b684:	9000      	str	r0, [sp, #0]
 800b686:	4293      	cmp	r3, r2
 800b688:	da00      	bge.n	800b68c <_printf_common+0x14>
 800b68a:	0013      	movs	r3, r2
 800b68c:	0022      	movs	r2, r4
 800b68e:	6033      	str	r3, [r6, #0]
 800b690:	3243      	adds	r2, #67	@ 0x43
 800b692:	7812      	ldrb	r2, [r2, #0]
 800b694:	2a00      	cmp	r2, #0
 800b696:	d001      	beq.n	800b69c <_printf_common+0x24>
 800b698:	3301      	adds	r3, #1
 800b69a:	6033      	str	r3, [r6, #0]
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	069b      	lsls	r3, r3, #26
 800b6a0:	d502      	bpl.n	800b6a8 <_printf_common+0x30>
 800b6a2:	6833      	ldr	r3, [r6, #0]
 800b6a4:	3302      	adds	r3, #2
 800b6a6:	6033      	str	r3, [r6, #0]
 800b6a8:	6822      	ldr	r2, [r4, #0]
 800b6aa:	2306      	movs	r3, #6
 800b6ac:	0015      	movs	r5, r2
 800b6ae:	401d      	ands	r5, r3
 800b6b0:	421a      	tst	r2, r3
 800b6b2:	d027      	beq.n	800b704 <_printf_common+0x8c>
 800b6b4:	0023      	movs	r3, r4
 800b6b6:	3343      	adds	r3, #67	@ 0x43
 800b6b8:	781b      	ldrb	r3, [r3, #0]
 800b6ba:	1e5a      	subs	r2, r3, #1
 800b6bc:	4193      	sbcs	r3, r2
 800b6be:	6822      	ldr	r2, [r4, #0]
 800b6c0:	0692      	lsls	r2, r2, #26
 800b6c2:	d430      	bmi.n	800b726 <_printf_common+0xae>
 800b6c4:	0022      	movs	r2, r4
 800b6c6:	9901      	ldr	r1, [sp, #4]
 800b6c8:	9800      	ldr	r0, [sp, #0]
 800b6ca:	9d08      	ldr	r5, [sp, #32]
 800b6cc:	3243      	adds	r2, #67	@ 0x43
 800b6ce:	47a8      	blx	r5
 800b6d0:	3001      	adds	r0, #1
 800b6d2:	d025      	beq.n	800b720 <_printf_common+0xa8>
 800b6d4:	2206      	movs	r2, #6
 800b6d6:	6823      	ldr	r3, [r4, #0]
 800b6d8:	2500      	movs	r5, #0
 800b6da:	4013      	ands	r3, r2
 800b6dc:	2b04      	cmp	r3, #4
 800b6de:	d105      	bne.n	800b6ec <_printf_common+0x74>
 800b6e0:	6833      	ldr	r3, [r6, #0]
 800b6e2:	68e5      	ldr	r5, [r4, #12]
 800b6e4:	1aed      	subs	r5, r5, r3
 800b6e6:	43eb      	mvns	r3, r5
 800b6e8:	17db      	asrs	r3, r3, #31
 800b6ea:	401d      	ands	r5, r3
 800b6ec:	68a3      	ldr	r3, [r4, #8]
 800b6ee:	6922      	ldr	r2, [r4, #16]
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	dd01      	ble.n	800b6f8 <_printf_common+0x80>
 800b6f4:	1a9b      	subs	r3, r3, r2
 800b6f6:	18ed      	adds	r5, r5, r3
 800b6f8:	2600      	movs	r6, #0
 800b6fa:	42b5      	cmp	r5, r6
 800b6fc:	d120      	bne.n	800b740 <_printf_common+0xc8>
 800b6fe:	2000      	movs	r0, #0
 800b700:	e010      	b.n	800b724 <_printf_common+0xac>
 800b702:	3501      	adds	r5, #1
 800b704:	68e3      	ldr	r3, [r4, #12]
 800b706:	6832      	ldr	r2, [r6, #0]
 800b708:	1a9b      	subs	r3, r3, r2
 800b70a:	42ab      	cmp	r3, r5
 800b70c:	ddd2      	ble.n	800b6b4 <_printf_common+0x3c>
 800b70e:	0022      	movs	r2, r4
 800b710:	2301      	movs	r3, #1
 800b712:	9901      	ldr	r1, [sp, #4]
 800b714:	9800      	ldr	r0, [sp, #0]
 800b716:	9f08      	ldr	r7, [sp, #32]
 800b718:	3219      	adds	r2, #25
 800b71a:	47b8      	blx	r7
 800b71c:	3001      	adds	r0, #1
 800b71e:	d1f0      	bne.n	800b702 <_printf_common+0x8a>
 800b720:	2001      	movs	r0, #1
 800b722:	4240      	negs	r0, r0
 800b724:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b726:	2030      	movs	r0, #48	@ 0x30
 800b728:	18e1      	adds	r1, r4, r3
 800b72a:	3143      	adds	r1, #67	@ 0x43
 800b72c:	7008      	strb	r0, [r1, #0]
 800b72e:	0021      	movs	r1, r4
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	3145      	adds	r1, #69	@ 0x45
 800b734:	7809      	ldrb	r1, [r1, #0]
 800b736:	18a2      	adds	r2, r4, r2
 800b738:	3243      	adds	r2, #67	@ 0x43
 800b73a:	3302      	adds	r3, #2
 800b73c:	7011      	strb	r1, [r2, #0]
 800b73e:	e7c1      	b.n	800b6c4 <_printf_common+0x4c>
 800b740:	0022      	movs	r2, r4
 800b742:	2301      	movs	r3, #1
 800b744:	9901      	ldr	r1, [sp, #4]
 800b746:	9800      	ldr	r0, [sp, #0]
 800b748:	9f08      	ldr	r7, [sp, #32]
 800b74a:	321a      	adds	r2, #26
 800b74c:	47b8      	blx	r7
 800b74e:	3001      	adds	r0, #1
 800b750:	d0e6      	beq.n	800b720 <_printf_common+0xa8>
 800b752:	3601      	adds	r6, #1
 800b754:	e7d1      	b.n	800b6fa <_printf_common+0x82>
	...

0800b758 <_printf_i>:
 800b758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b75a:	b08b      	sub	sp, #44	@ 0x2c
 800b75c:	9206      	str	r2, [sp, #24]
 800b75e:	000a      	movs	r2, r1
 800b760:	3243      	adds	r2, #67	@ 0x43
 800b762:	9307      	str	r3, [sp, #28]
 800b764:	9005      	str	r0, [sp, #20]
 800b766:	9203      	str	r2, [sp, #12]
 800b768:	7e0a      	ldrb	r2, [r1, #24]
 800b76a:	000c      	movs	r4, r1
 800b76c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b76e:	2a78      	cmp	r2, #120	@ 0x78
 800b770:	d809      	bhi.n	800b786 <_printf_i+0x2e>
 800b772:	2a62      	cmp	r2, #98	@ 0x62
 800b774:	d80b      	bhi.n	800b78e <_printf_i+0x36>
 800b776:	2a00      	cmp	r2, #0
 800b778:	d100      	bne.n	800b77c <_printf_i+0x24>
 800b77a:	e0bc      	b.n	800b8f6 <_printf_i+0x19e>
 800b77c:	497b      	ldr	r1, [pc, #492]	@ (800b96c <_printf_i+0x214>)
 800b77e:	9104      	str	r1, [sp, #16]
 800b780:	2a58      	cmp	r2, #88	@ 0x58
 800b782:	d100      	bne.n	800b786 <_printf_i+0x2e>
 800b784:	e090      	b.n	800b8a8 <_printf_i+0x150>
 800b786:	0025      	movs	r5, r4
 800b788:	3542      	adds	r5, #66	@ 0x42
 800b78a:	702a      	strb	r2, [r5, #0]
 800b78c:	e022      	b.n	800b7d4 <_printf_i+0x7c>
 800b78e:	0010      	movs	r0, r2
 800b790:	3863      	subs	r0, #99	@ 0x63
 800b792:	2815      	cmp	r0, #21
 800b794:	d8f7      	bhi.n	800b786 <_printf_i+0x2e>
 800b796:	f7f4 fcc9 	bl	800012c <__gnu_thumb1_case_shi>
 800b79a:	0016      	.short	0x0016
 800b79c:	fff6001f 	.word	0xfff6001f
 800b7a0:	fff6fff6 	.word	0xfff6fff6
 800b7a4:	001ffff6 	.word	0x001ffff6
 800b7a8:	fff6fff6 	.word	0xfff6fff6
 800b7ac:	fff6fff6 	.word	0xfff6fff6
 800b7b0:	003600a1 	.word	0x003600a1
 800b7b4:	fff60080 	.word	0xfff60080
 800b7b8:	00b2fff6 	.word	0x00b2fff6
 800b7bc:	0036fff6 	.word	0x0036fff6
 800b7c0:	fff6fff6 	.word	0xfff6fff6
 800b7c4:	0084      	.short	0x0084
 800b7c6:	0025      	movs	r5, r4
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	3542      	adds	r5, #66	@ 0x42
 800b7cc:	1d11      	adds	r1, r2, #4
 800b7ce:	6019      	str	r1, [r3, #0]
 800b7d0:	6813      	ldr	r3, [r2, #0]
 800b7d2:	702b      	strb	r3, [r5, #0]
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e0a0      	b.n	800b91a <_printf_i+0x1c2>
 800b7d8:	6818      	ldr	r0, [r3, #0]
 800b7da:	6809      	ldr	r1, [r1, #0]
 800b7dc:	1d02      	adds	r2, r0, #4
 800b7de:	060d      	lsls	r5, r1, #24
 800b7e0:	d50b      	bpl.n	800b7fa <_printf_i+0xa2>
 800b7e2:	6806      	ldr	r6, [r0, #0]
 800b7e4:	601a      	str	r2, [r3, #0]
 800b7e6:	2e00      	cmp	r6, #0
 800b7e8:	da03      	bge.n	800b7f2 <_printf_i+0x9a>
 800b7ea:	232d      	movs	r3, #45	@ 0x2d
 800b7ec:	9a03      	ldr	r2, [sp, #12]
 800b7ee:	4276      	negs	r6, r6
 800b7f0:	7013      	strb	r3, [r2, #0]
 800b7f2:	4b5e      	ldr	r3, [pc, #376]	@ (800b96c <_printf_i+0x214>)
 800b7f4:	270a      	movs	r7, #10
 800b7f6:	9304      	str	r3, [sp, #16]
 800b7f8:	e018      	b.n	800b82c <_printf_i+0xd4>
 800b7fa:	6806      	ldr	r6, [r0, #0]
 800b7fc:	601a      	str	r2, [r3, #0]
 800b7fe:	0649      	lsls	r1, r1, #25
 800b800:	d5f1      	bpl.n	800b7e6 <_printf_i+0x8e>
 800b802:	b236      	sxth	r6, r6
 800b804:	e7ef      	b.n	800b7e6 <_printf_i+0x8e>
 800b806:	6808      	ldr	r0, [r1, #0]
 800b808:	6819      	ldr	r1, [r3, #0]
 800b80a:	c940      	ldmia	r1!, {r6}
 800b80c:	0605      	lsls	r5, r0, #24
 800b80e:	d402      	bmi.n	800b816 <_printf_i+0xbe>
 800b810:	0640      	lsls	r0, r0, #25
 800b812:	d500      	bpl.n	800b816 <_printf_i+0xbe>
 800b814:	b2b6      	uxth	r6, r6
 800b816:	6019      	str	r1, [r3, #0]
 800b818:	4b54      	ldr	r3, [pc, #336]	@ (800b96c <_printf_i+0x214>)
 800b81a:	270a      	movs	r7, #10
 800b81c:	9304      	str	r3, [sp, #16]
 800b81e:	2a6f      	cmp	r2, #111	@ 0x6f
 800b820:	d100      	bne.n	800b824 <_printf_i+0xcc>
 800b822:	3f02      	subs	r7, #2
 800b824:	0023      	movs	r3, r4
 800b826:	2200      	movs	r2, #0
 800b828:	3343      	adds	r3, #67	@ 0x43
 800b82a:	701a      	strb	r2, [r3, #0]
 800b82c:	6863      	ldr	r3, [r4, #4]
 800b82e:	60a3      	str	r3, [r4, #8]
 800b830:	2b00      	cmp	r3, #0
 800b832:	db03      	blt.n	800b83c <_printf_i+0xe4>
 800b834:	2104      	movs	r1, #4
 800b836:	6822      	ldr	r2, [r4, #0]
 800b838:	438a      	bics	r2, r1
 800b83a:	6022      	str	r2, [r4, #0]
 800b83c:	2e00      	cmp	r6, #0
 800b83e:	d102      	bne.n	800b846 <_printf_i+0xee>
 800b840:	9d03      	ldr	r5, [sp, #12]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d00c      	beq.n	800b860 <_printf_i+0x108>
 800b846:	9d03      	ldr	r5, [sp, #12]
 800b848:	0030      	movs	r0, r6
 800b84a:	0039      	movs	r1, r7
 800b84c:	f7f4 fcfe 	bl	800024c <__aeabi_uidivmod>
 800b850:	9b04      	ldr	r3, [sp, #16]
 800b852:	3d01      	subs	r5, #1
 800b854:	5c5b      	ldrb	r3, [r3, r1]
 800b856:	702b      	strb	r3, [r5, #0]
 800b858:	0033      	movs	r3, r6
 800b85a:	0006      	movs	r6, r0
 800b85c:	429f      	cmp	r7, r3
 800b85e:	d9f3      	bls.n	800b848 <_printf_i+0xf0>
 800b860:	2f08      	cmp	r7, #8
 800b862:	d109      	bne.n	800b878 <_printf_i+0x120>
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	07db      	lsls	r3, r3, #31
 800b868:	d506      	bpl.n	800b878 <_printf_i+0x120>
 800b86a:	6862      	ldr	r2, [r4, #4]
 800b86c:	6923      	ldr	r3, [r4, #16]
 800b86e:	429a      	cmp	r2, r3
 800b870:	dc02      	bgt.n	800b878 <_printf_i+0x120>
 800b872:	2330      	movs	r3, #48	@ 0x30
 800b874:	3d01      	subs	r5, #1
 800b876:	702b      	strb	r3, [r5, #0]
 800b878:	9b03      	ldr	r3, [sp, #12]
 800b87a:	1b5b      	subs	r3, r3, r5
 800b87c:	6123      	str	r3, [r4, #16]
 800b87e:	9b07      	ldr	r3, [sp, #28]
 800b880:	0021      	movs	r1, r4
 800b882:	9300      	str	r3, [sp, #0]
 800b884:	9805      	ldr	r0, [sp, #20]
 800b886:	9b06      	ldr	r3, [sp, #24]
 800b888:	aa09      	add	r2, sp, #36	@ 0x24
 800b88a:	f7ff fef5 	bl	800b678 <_printf_common>
 800b88e:	3001      	adds	r0, #1
 800b890:	d148      	bne.n	800b924 <_printf_i+0x1cc>
 800b892:	2001      	movs	r0, #1
 800b894:	4240      	negs	r0, r0
 800b896:	b00b      	add	sp, #44	@ 0x2c
 800b898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b89a:	2220      	movs	r2, #32
 800b89c:	6809      	ldr	r1, [r1, #0]
 800b89e:	430a      	orrs	r2, r1
 800b8a0:	6022      	str	r2, [r4, #0]
 800b8a2:	2278      	movs	r2, #120	@ 0x78
 800b8a4:	4932      	ldr	r1, [pc, #200]	@ (800b970 <_printf_i+0x218>)
 800b8a6:	9104      	str	r1, [sp, #16]
 800b8a8:	0021      	movs	r1, r4
 800b8aa:	3145      	adds	r1, #69	@ 0x45
 800b8ac:	700a      	strb	r2, [r1, #0]
 800b8ae:	6819      	ldr	r1, [r3, #0]
 800b8b0:	6822      	ldr	r2, [r4, #0]
 800b8b2:	c940      	ldmia	r1!, {r6}
 800b8b4:	0610      	lsls	r0, r2, #24
 800b8b6:	d402      	bmi.n	800b8be <_printf_i+0x166>
 800b8b8:	0650      	lsls	r0, r2, #25
 800b8ba:	d500      	bpl.n	800b8be <_printf_i+0x166>
 800b8bc:	b2b6      	uxth	r6, r6
 800b8be:	6019      	str	r1, [r3, #0]
 800b8c0:	07d3      	lsls	r3, r2, #31
 800b8c2:	d502      	bpl.n	800b8ca <_printf_i+0x172>
 800b8c4:	2320      	movs	r3, #32
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	2e00      	cmp	r6, #0
 800b8cc:	d001      	beq.n	800b8d2 <_printf_i+0x17a>
 800b8ce:	2710      	movs	r7, #16
 800b8d0:	e7a8      	b.n	800b824 <_printf_i+0xcc>
 800b8d2:	2220      	movs	r2, #32
 800b8d4:	6823      	ldr	r3, [r4, #0]
 800b8d6:	4393      	bics	r3, r2
 800b8d8:	6023      	str	r3, [r4, #0]
 800b8da:	e7f8      	b.n	800b8ce <_printf_i+0x176>
 800b8dc:	681a      	ldr	r2, [r3, #0]
 800b8de:	680d      	ldr	r5, [r1, #0]
 800b8e0:	1d10      	adds	r0, r2, #4
 800b8e2:	6949      	ldr	r1, [r1, #20]
 800b8e4:	6018      	str	r0, [r3, #0]
 800b8e6:	6813      	ldr	r3, [r2, #0]
 800b8e8:	062e      	lsls	r6, r5, #24
 800b8ea:	d501      	bpl.n	800b8f0 <_printf_i+0x198>
 800b8ec:	6019      	str	r1, [r3, #0]
 800b8ee:	e002      	b.n	800b8f6 <_printf_i+0x19e>
 800b8f0:	066d      	lsls	r5, r5, #25
 800b8f2:	d5fb      	bpl.n	800b8ec <_printf_i+0x194>
 800b8f4:	8019      	strh	r1, [r3, #0]
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	9d03      	ldr	r5, [sp, #12]
 800b8fa:	6123      	str	r3, [r4, #16]
 800b8fc:	e7bf      	b.n	800b87e <_printf_i+0x126>
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	1d11      	adds	r1, r2, #4
 800b902:	6019      	str	r1, [r3, #0]
 800b904:	6815      	ldr	r5, [r2, #0]
 800b906:	2100      	movs	r1, #0
 800b908:	0028      	movs	r0, r5
 800b90a:	6862      	ldr	r2, [r4, #4]
 800b90c:	f000 f9e9 	bl	800bce2 <memchr>
 800b910:	2800      	cmp	r0, #0
 800b912:	d001      	beq.n	800b918 <_printf_i+0x1c0>
 800b914:	1b40      	subs	r0, r0, r5
 800b916:	6060      	str	r0, [r4, #4]
 800b918:	6863      	ldr	r3, [r4, #4]
 800b91a:	6123      	str	r3, [r4, #16]
 800b91c:	2300      	movs	r3, #0
 800b91e:	9a03      	ldr	r2, [sp, #12]
 800b920:	7013      	strb	r3, [r2, #0]
 800b922:	e7ac      	b.n	800b87e <_printf_i+0x126>
 800b924:	002a      	movs	r2, r5
 800b926:	6923      	ldr	r3, [r4, #16]
 800b928:	9906      	ldr	r1, [sp, #24]
 800b92a:	9805      	ldr	r0, [sp, #20]
 800b92c:	9d07      	ldr	r5, [sp, #28]
 800b92e:	47a8      	blx	r5
 800b930:	3001      	adds	r0, #1
 800b932:	d0ae      	beq.n	800b892 <_printf_i+0x13a>
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	079b      	lsls	r3, r3, #30
 800b938:	d415      	bmi.n	800b966 <_printf_i+0x20e>
 800b93a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b93c:	68e0      	ldr	r0, [r4, #12]
 800b93e:	4298      	cmp	r0, r3
 800b940:	daa9      	bge.n	800b896 <_printf_i+0x13e>
 800b942:	0018      	movs	r0, r3
 800b944:	e7a7      	b.n	800b896 <_printf_i+0x13e>
 800b946:	0022      	movs	r2, r4
 800b948:	2301      	movs	r3, #1
 800b94a:	9906      	ldr	r1, [sp, #24]
 800b94c:	9805      	ldr	r0, [sp, #20]
 800b94e:	9e07      	ldr	r6, [sp, #28]
 800b950:	3219      	adds	r2, #25
 800b952:	47b0      	blx	r6
 800b954:	3001      	adds	r0, #1
 800b956:	d09c      	beq.n	800b892 <_printf_i+0x13a>
 800b958:	3501      	adds	r5, #1
 800b95a:	68e3      	ldr	r3, [r4, #12]
 800b95c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b95e:	1a9b      	subs	r3, r3, r2
 800b960:	42ab      	cmp	r3, r5
 800b962:	dcf0      	bgt.n	800b946 <_printf_i+0x1ee>
 800b964:	e7e9      	b.n	800b93a <_printf_i+0x1e2>
 800b966:	2500      	movs	r5, #0
 800b968:	e7f7      	b.n	800b95a <_printf_i+0x202>
 800b96a:	46c0      	nop			@ (mov r8, r8)
 800b96c:	0800e52a 	.word	0x0800e52a
 800b970:	0800e53b 	.word	0x0800e53b

0800b974 <__malloc_lock>:
 800b974:	b510      	push	{r4, lr}
 800b976:	4802      	ldr	r0, [pc, #8]	@ (800b980 <__malloc_lock+0xc>)
 800b978:	f000 f9b1 	bl	800bcde <__retarget_lock_acquire_recursive>
 800b97c:	bd10      	pop	{r4, pc}
 800b97e:	46c0      	nop			@ (mov r8, r8)
 800b980:	20001790 	.word	0x20001790

0800b984 <__malloc_unlock>:
 800b984:	b510      	push	{r4, lr}
 800b986:	4802      	ldr	r0, [pc, #8]	@ (800b990 <__malloc_unlock+0xc>)
 800b988:	f000 f9aa 	bl	800bce0 <__retarget_lock_release_recursive>
 800b98c:	bd10      	pop	{r4, pc}
 800b98e:	46c0      	nop			@ (mov r8, r8)
 800b990:	20001790 	.word	0x20001790

0800b994 <std>:
 800b994:	2300      	movs	r3, #0
 800b996:	b510      	push	{r4, lr}
 800b998:	0004      	movs	r4, r0
 800b99a:	6003      	str	r3, [r0, #0]
 800b99c:	6043      	str	r3, [r0, #4]
 800b99e:	6083      	str	r3, [r0, #8]
 800b9a0:	8181      	strh	r1, [r0, #12]
 800b9a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9a4:	81c2      	strh	r2, [r0, #14]
 800b9a6:	6103      	str	r3, [r0, #16]
 800b9a8:	6143      	str	r3, [r0, #20]
 800b9aa:	6183      	str	r3, [r0, #24]
 800b9ac:	0019      	movs	r1, r3
 800b9ae:	2208      	movs	r2, #8
 800b9b0:	305c      	adds	r0, #92	@ 0x5c
 800b9b2:	f000 f94b 	bl	800bc4c <memset>
 800b9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b9e4 <std+0x50>)
 800b9b8:	6224      	str	r4, [r4, #32]
 800b9ba:	6263      	str	r3, [r4, #36]	@ 0x24
 800b9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b9e8 <std+0x54>)
 800b9be:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b9c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b9ec <std+0x58>)
 800b9c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b9c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b9f0 <std+0x5c>)
 800b9c6:	6323      	str	r3, [r4, #48]	@ 0x30
 800b9c8:	4b0a      	ldr	r3, [pc, #40]	@ (800b9f4 <std+0x60>)
 800b9ca:	429c      	cmp	r4, r3
 800b9cc:	d005      	beq.n	800b9da <std+0x46>
 800b9ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b9f8 <std+0x64>)
 800b9d0:	429c      	cmp	r4, r3
 800b9d2:	d002      	beq.n	800b9da <std+0x46>
 800b9d4:	4b09      	ldr	r3, [pc, #36]	@ (800b9fc <std+0x68>)
 800b9d6:	429c      	cmp	r4, r3
 800b9d8:	d103      	bne.n	800b9e2 <std+0x4e>
 800b9da:	0020      	movs	r0, r4
 800b9dc:	3058      	adds	r0, #88	@ 0x58
 800b9de:	f000 f97d 	bl	800bcdc <__retarget_lock_init_recursive>
 800b9e2:	bd10      	pop	{r4, pc}
 800b9e4:	0800d895 	.word	0x0800d895
 800b9e8:	0800d8bd 	.word	0x0800d8bd
 800b9ec:	0800d8f5 	.word	0x0800d8f5
 800b9f0:	0800d921 	.word	0x0800d921
 800b9f4:	20001654 	.word	0x20001654
 800b9f8:	200016bc 	.word	0x200016bc
 800b9fc:	20001724 	.word	0x20001724

0800ba00 <stdio_exit_handler>:
 800ba00:	b510      	push	{r4, lr}
 800ba02:	4a03      	ldr	r2, [pc, #12]	@ (800ba10 <stdio_exit_handler+0x10>)
 800ba04:	4903      	ldr	r1, [pc, #12]	@ (800ba14 <stdio_exit_handler+0x14>)
 800ba06:	4804      	ldr	r0, [pc, #16]	@ (800ba18 <stdio_exit_handler+0x18>)
 800ba08:	f000 f86c 	bl	800bae4 <_fwalk_sglue>
 800ba0c:	bd10      	pop	{r4, pc}
 800ba0e:	46c0      	nop			@ (mov r8, r8)
 800ba10:	20000028 	.word	0x20000028
 800ba14:	0800d0f5 	.word	0x0800d0f5
 800ba18:	20000038 	.word	0x20000038

0800ba1c <cleanup_stdio>:
 800ba1c:	6841      	ldr	r1, [r0, #4]
 800ba1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ba4c <cleanup_stdio+0x30>)
 800ba20:	b510      	push	{r4, lr}
 800ba22:	0004      	movs	r4, r0
 800ba24:	4299      	cmp	r1, r3
 800ba26:	d001      	beq.n	800ba2c <cleanup_stdio+0x10>
 800ba28:	f001 fb64 	bl	800d0f4 <_fflush_r>
 800ba2c:	68a1      	ldr	r1, [r4, #8]
 800ba2e:	4b08      	ldr	r3, [pc, #32]	@ (800ba50 <cleanup_stdio+0x34>)
 800ba30:	4299      	cmp	r1, r3
 800ba32:	d002      	beq.n	800ba3a <cleanup_stdio+0x1e>
 800ba34:	0020      	movs	r0, r4
 800ba36:	f001 fb5d 	bl	800d0f4 <_fflush_r>
 800ba3a:	68e1      	ldr	r1, [r4, #12]
 800ba3c:	4b05      	ldr	r3, [pc, #20]	@ (800ba54 <cleanup_stdio+0x38>)
 800ba3e:	4299      	cmp	r1, r3
 800ba40:	d002      	beq.n	800ba48 <cleanup_stdio+0x2c>
 800ba42:	0020      	movs	r0, r4
 800ba44:	f001 fb56 	bl	800d0f4 <_fflush_r>
 800ba48:	bd10      	pop	{r4, pc}
 800ba4a:	46c0      	nop			@ (mov r8, r8)
 800ba4c:	20001654 	.word	0x20001654
 800ba50:	200016bc 	.word	0x200016bc
 800ba54:	20001724 	.word	0x20001724

0800ba58 <global_stdio_init.part.0>:
 800ba58:	b510      	push	{r4, lr}
 800ba5a:	4b09      	ldr	r3, [pc, #36]	@ (800ba80 <global_stdio_init.part.0+0x28>)
 800ba5c:	4a09      	ldr	r2, [pc, #36]	@ (800ba84 <global_stdio_init.part.0+0x2c>)
 800ba5e:	2104      	movs	r1, #4
 800ba60:	601a      	str	r2, [r3, #0]
 800ba62:	4809      	ldr	r0, [pc, #36]	@ (800ba88 <global_stdio_init.part.0+0x30>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	f7ff ff95 	bl	800b994 <std>
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	2109      	movs	r1, #9
 800ba6e:	4807      	ldr	r0, [pc, #28]	@ (800ba8c <global_stdio_init.part.0+0x34>)
 800ba70:	f7ff ff90 	bl	800b994 <std>
 800ba74:	2202      	movs	r2, #2
 800ba76:	2112      	movs	r1, #18
 800ba78:	4805      	ldr	r0, [pc, #20]	@ (800ba90 <global_stdio_init.part.0+0x38>)
 800ba7a:	f7ff ff8b 	bl	800b994 <std>
 800ba7e:	bd10      	pop	{r4, pc}
 800ba80:	2000178c 	.word	0x2000178c
 800ba84:	0800ba01 	.word	0x0800ba01
 800ba88:	20001654 	.word	0x20001654
 800ba8c:	200016bc 	.word	0x200016bc
 800ba90:	20001724 	.word	0x20001724

0800ba94 <__sfp_lock_acquire>:
 800ba94:	b510      	push	{r4, lr}
 800ba96:	4802      	ldr	r0, [pc, #8]	@ (800baa0 <__sfp_lock_acquire+0xc>)
 800ba98:	f000 f921 	bl	800bcde <__retarget_lock_acquire_recursive>
 800ba9c:	bd10      	pop	{r4, pc}
 800ba9e:	46c0      	nop			@ (mov r8, r8)
 800baa0:	20001791 	.word	0x20001791

0800baa4 <__sfp_lock_release>:
 800baa4:	b510      	push	{r4, lr}
 800baa6:	4802      	ldr	r0, [pc, #8]	@ (800bab0 <__sfp_lock_release+0xc>)
 800baa8:	f000 f91a 	bl	800bce0 <__retarget_lock_release_recursive>
 800baac:	bd10      	pop	{r4, pc}
 800baae:	46c0      	nop			@ (mov r8, r8)
 800bab0:	20001791 	.word	0x20001791

0800bab4 <__sinit>:
 800bab4:	b510      	push	{r4, lr}
 800bab6:	0004      	movs	r4, r0
 800bab8:	f7ff ffec 	bl	800ba94 <__sfp_lock_acquire>
 800babc:	6a23      	ldr	r3, [r4, #32]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d002      	beq.n	800bac8 <__sinit+0x14>
 800bac2:	f7ff ffef 	bl	800baa4 <__sfp_lock_release>
 800bac6:	bd10      	pop	{r4, pc}
 800bac8:	4b04      	ldr	r3, [pc, #16]	@ (800badc <__sinit+0x28>)
 800baca:	6223      	str	r3, [r4, #32]
 800bacc:	4b04      	ldr	r3, [pc, #16]	@ (800bae0 <__sinit+0x2c>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d1f6      	bne.n	800bac2 <__sinit+0xe>
 800bad4:	f7ff ffc0 	bl	800ba58 <global_stdio_init.part.0>
 800bad8:	e7f3      	b.n	800bac2 <__sinit+0xe>
 800bada:	46c0      	nop			@ (mov r8, r8)
 800badc:	0800ba1d 	.word	0x0800ba1d
 800bae0:	2000178c 	.word	0x2000178c

0800bae4 <_fwalk_sglue>:
 800bae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bae6:	0014      	movs	r4, r2
 800bae8:	2600      	movs	r6, #0
 800baea:	9000      	str	r0, [sp, #0]
 800baec:	9101      	str	r1, [sp, #4]
 800baee:	68a5      	ldr	r5, [r4, #8]
 800baf0:	6867      	ldr	r7, [r4, #4]
 800baf2:	3f01      	subs	r7, #1
 800baf4:	d504      	bpl.n	800bb00 <_fwalk_sglue+0x1c>
 800baf6:	6824      	ldr	r4, [r4, #0]
 800baf8:	2c00      	cmp	r4, #0
 800bafa:	d1f8      	bne.n	800baee <_fwalk_sglue+0xa>
 800bafc:	0030      	movs	r0, r6
 800bafe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb00:	89ab      	ldrh	r3, [r5, #12]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d908      	bls.n	800bb18 <_fwalk_sglue+0x34>
 800bb06:	220e      	movs	r2, #14
 800bb08:	5eab      	ldrsh	r3, [r5, r2]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	d004      	beq.n	800bb18 <_fwalk_sglue+0x34>
 800bb0e:	0029      	movs	r1, r5
 800bb10:	9800      	ldr	r0, [sp, #0]
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	4798      	blx	r3
 800bb16:	4306      	orrs	r6, r0
 800bb18:	3568      	adds	r5, #104	@ 0x68
 800bb1a:	e7ea      	b.n	800baf2 <_fwalk_sglue+0xe>

0800bb1c <_vsniprintf_r>:
 800bb1c:	b530      	push	{r4, r5, lr}
 800bb1e:	0014      	movs	r4, r2
 800bb20:	0005      	movs	r5, r0
 800bb22:	001a      	movs	r2, r3
 800bb24:	b09b      	sub	sp, #108	@ 0x6c
 800bb26:	2c00      	cmp	r4, #0
 800bb28:	da05      	bge.n	800bb36 <_vsniprintf_r+0x1a>
 800bb2a:	238b      	movs	r3, #139	@ 0x8b
 800bb2c:	6003      	str	r3, [r0, #0]
 800bb2e:	2001      	movs	r0, #1
 800bb30:	4240      	negs	r0, r0
 800bb32:	b01b      	add	sp, #108	@ 0x6c
 800bb34:	bd30      	pop	{r4, r5, pc}
 800bb36:	2382      	movs	r3, #130	@ 0x82
 800bb38:	4668      	mov	r0, sp
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	8183      	strh	r3, [r0, #12]
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9100      	str	r1, [sp, #0]
 800bb42:	9104      	str	r1, [sp, #16]
 800bb44:	429c      	cmp	r4, r3
 800bb46:	d000      	beq.n	800bb4a <_vsniprintf_r+0x2e>
 800bb48:	1e63      	subs	r3, r4, #1
 800bb4a:	9302      	str	r3, [sp, #8]
 800bb4c:	9305      	str	r3, [sp, #20]
 800bb4e:	2301      	movs	r3, #1
 800bb50:	4669      	mov	r1, sp
 800bb52:	425b      	negs	r3, r3
 800bb54:	81cb      	strh	r3, [r1, #14]
 800bb56:	0028      	movs	r0, r5
 800bb58:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800bb5a:	f001 f803 	bl	800cb64 <_svfiprintf_r>
 800bb5e:	1c43      	adds	r3, r0, #1
 800bb60:	da01      	bge.n	800bb66 <_vsniprintf_r+0x4a>
 800bb62:	238b      	movs	r3, #139	@ 0x8b
 800bb64:	602b      	str	r3, [r5, #0]
 800bb66:	2c00      	cmp	r4, #0
 800bb68:	d0e3      	beq.n	800bb32 <_vsniprintf_r+0x16>
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	9b00      	ldr	r3, [sp, #0]
 800bb6e:	701a      	strb	r2, [r3, #0]
 800bb70:	e7df      	b.n	800bb32 <_vsniprintf_r+0x16>
	...

0800bb74 <vsniprintf>:
 800bb74:	b513      	push	{r0, r1, r4, lr}
 800bb76:	4c04      	ldr	r4, [pc, #16]	@ (800bb88 <vsniprintf+0x14>)
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	0013      	movs	r3, r2
 800bb7c:	000a      	movs	r2, r1
 800bb7e:	0001      	movs	r1, r0
 800bb80:	6820      	ldr	r0, [r4, #0]
 800bb82:	f7ff ffcb 	bl	800bb1c <_vsniprintf_r>
 800bb86:	bd16      	pop	{r1, r2, r4, pc}
 800bb88:	20000034 	.word	0x20000034

0800bb8c <_puts_r>:
 800bb8c:	6a03      	ldr	r3, [r0, #32]
 800bb8e:	b570      	push	{r4, r5, r6, lr}
 800bb90:	0005      	movs	r5, r0
 800bb92:	000e      	movs	r6, r1
 800bb94:	6884      	ldr	r4, [r0, #8]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d101      	bne.n	800bb9e <_puts_r+0x12>
 800bb9a:	f7ff ff8b 	bl	800bab4 <__sinit>
 800bb9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bba0:	07db      	lsls	r3, r3, #31
 800bba2:	d405      	bmi.n	800bbb0 <_puts_r+0x24>
 800bba4:	89a3      	ldrh	r3, [r4, #12]
 800bba6:	059b      	lsls	r3, r3, #22
 800bba8:	d402      	bmi.n	800bbb0 <_puts_r+0x24>
 800bbaa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbac:	f000 f897 	bl	800bcde <__retarget_lock_acquire_recursive>
 800bbb0:	89a3      	ldrh	r3, [r4, #12]
 800bbb2:	071b      	lsls	r3, r3, #28
 800bbb4:	d502      	bpl.n	800bbbc <_puts_r+0x30>
 800bbb6:	6923      	ldr	r3, [r4, #16]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d11f      	bne.n	800bbfc <_puts_r+0x70>
 800bbbc:	0021      	movs	r1, r4
 800bbbe:	0028      	movs	r0, r5
 800bbc0:	f001 ff26 	bl	800da10 <__swsetup_r>
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	d019      	beq.n	800bbfc <_puts_r+0x70>
 800bbc8:	2501      	movs	r5, #1
 800bbca:	426d      	negs	r5, r5
 800bbcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbce:	07db      	lsls	r3, r3, #31
 800bbd0:	d405      	bmi.n	800bbde <_puts_r+0x52>
 800bbd2:	89a3      	ldrh	r3, [r4, #12]
 800bbd4:	059b      	lsls	r3, r3, #22
 800bbd6:	d402      	bmi.n	800bbde <_puts_r+0x52>
 800bbd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbda:	f000 f881 	bl	800bce0 <__retarget_lock_release_recursive>
 800bbde:	0028      	movs	r0, r5
 800bbe0:	bd70      	pop	{r4, r5, r6, pc}
 800bbe2:	3601      	adds	r6, #1
 800bbe4:	60a3      	str	r3, [r4, #8]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	da04      	bge.n	800bbf4 <_puts_r+0x68>
 800bbea:	69a2      	ldr	r2, [r4, #24]
 800bbec:	429a      	cmp	r2, r3
 800bbee:	dc16      	bgt.n	800bc1e <_puts_r+0x92>
 800bbf0:	290a      	cmp	r1, #10
 800bbf2:	d014      	beq.n	800bc1e <_puts_r+0x92>
 800bbf4:	6823      	ldr	r3, [r4, #0]
 800bbf6:	1c5a      	adds	r2, r3, #1
 800bbf8:	6022      	str	r2, [r4, #0]
 800bbfa:	7019      	strb	r1, [r3, #0]
 800bbfc:	68a3      	ldr	r3, [r4, #8]
 800bbfe:	7831      	ldrb	r1, [r6, #0]
 800bc00:	3b01      	subs	r3, #1
 800bc02:	2900      	cmp	r1, #0
 800bc04:	d1ed      	bne.n	800bbe2 <_puts_r+0x56>
 800bc06:	60a3      	str	r3, [r4, #8]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	da0f      	bge.n	800bc2c <_puts_r+0xa0>
 800bc0c:	0022      	movs	r2, r4
 800bc0e:	0028      	movs	r0, r5
 800bc10:	310a      	adds	r1, #10
 800bc12:	f001 feba 	bl	800d98a <__swbuf_r>
 800bc16:	3001      	adds	r0, #1
 800bc18:	d0d6      	beq.n	800bbc8 <_puts_r+0x3c>
 800bc1a:	250a      	movs	r5, #10
 800bc1c:	e7d6      	b.n	800bbcc <_puts_r+0x40>
 800bc1e:	0022      	movs	r2, r4
 800bc20:	0028      	movs	r0, r5
 800bc22:	f001 feb2 	bl	800d98a <__swbuf_r>
 800bc26:	3001      	adds	r0, #1
 800bc28:	d1e8      	bne.n	800bbfc <_puts_r+0x70>
 800bc2a:	e7cd      	b.n	800bbc8 <_puts_r+0x3c>
 800bc2c:	6823      	ldr	r3, [r4, #0]
 800bc2e:	1c5a      	adds	r2, r3, #1
 800bc30:	6022      	str	r2, [r4, #0]
 800bc32:	220a      	movs	r2, #10
 800bc34:	701a      	strb	r2, [r3, #0]
 800bc36:	e7f0      	b.n	800bc1a <_puts_r+0x8e>

0800bc38 <puts>:
 800bc38:	b510      	push	{r4, lr}
 800bc3a:	4b03      	ldr	r3, [pc, #12]	@ (800bc48 <puts+0x10>)
 800bc3c:	0001      	movs	r1, r0
 800bc3e:	6818      	ldr	r0, [r3, #0]
 800bc40:	f7ff ffa4 	bl	800bb8c <_puts_r>
 800bc44:	bd10      	pop	{r4, pc}
 800bc46:	46c0      	nop			@ (mov r8, r8)
 800bc48:	20000034 	.word	0x20000034

0800bc4c <memset>:
 800bc4c:	0003      	movs	r3, r0
 800bc4e:	1882      	adds	r2, r0, r2
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d100      	bne.n	800bc56 <memset+0xa>
 800bc54:	4770      	bx	lr
 800bc56:	7019      	strb	r1, [r3, #0]
 800bc58:	3301      	adds	r3, #1
 800bc5a:	e7f9      	b.n	800bc50 <memset+0x4>

0800bc5c <_localeconv_r>:
 800bc5c:	4800      	ldr	r0, [pc, #0]	@ (800bc60 <_localeconv_r+0x4>)
 800bc5e:	4770      	bx	lr
 800bc60:	20000174 	.word	0x20000174

0800bc64 <_sbrk_r>:
 800bc64:	2300      	movs	r3, #0
 800bc66:	b570      	push	{r4, r5, r6, lr}
 800bc68:	4d06      	ldr	r5, [pc, #24]	@ (800bc84 <_sbrk_r+0x20>)
 800bc6a:	0004      	movs	r4, r0
 800bc6c:	0008      	movs	r0, r1
 800bc6e:	602b      	str	r3, [r5, #0]
 800bc70:	f7f9 f804 	bl	8004c7c <_sbrk>
 800bc74:	1c43      	adds	r3, r0, #1
 800bc76:	d103      	bne.n	800bc80 <_sbrk_r+0x1c>
 800bc78:	682b      	ldr	r3, [r5, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d000      	beq.n	800bc80 <_sbrk_r+0x1c>
 800bc7e:	6023      	str	r3, [r4, #0]
 800bc80:	bd70      	pop	{r4, r5, r6, pc}
 800bc82:	46c0      	nop			@ (mov r8, r8)
 800bc84:	20001794 	.word	0x20001794

0800bc88 <__errno>:
 800bc88:	4b01      	ldr	r3, [pc, #4]	@ (800bc90 <__errno+0x8>)
 800bc8a:	6818      	ldr	r0, [r3, #0]
 800bc8c:	4770      	bx	lr
 800bc8e:	46c0      	nop			@ (mov r8, r8)
 800bc90:	20000034 	.word	0x20000034

0800bc94 <__libc_init_array>:
 800bc94:	b570      	push	{r4, r5, r6, lr}
 800bc96:	2600      	movs	r6, #0
 800bc98:	4c0c      	ldr	r4, [pc, #48]	@ (800bccc <__libc_init_array+0x38>)
 800bc9a:	4d0d      	ldr	r5, [pc, #52]	@ (800bcd0 <__libc_init_array+0x3c>)
 800bc9c:	1b64      	subs	r4, r4, r5
 800bc9e:	10a4      	asrs	r4, r4, #2
 800bca0:	42a6      	cmp	r6, r4
 800bca2:	d109      	bne.n	800bcb8 <__libc_init_array+0x24>
 800bca4:	2600      	movs	r6, #0
 800bca6:	f002 faf3 	bl	800e290 <_init>
 800bcaa:	4c0a      	ldr	r4, [pc, #40]	@ (800bcd4 <__libc_init_array+0x40>)
 800bcac:	4d0a      	ldr	r5, [pc, #40]	@ (800bcd8 <__libc_init_array+0x44>)
 800bcae:	1b64      	subs	r4, r4, r5
 800bcb0:	10a4      	asrs	r4, r4, #2
 800bcb2:	42a6      	cmp	r6, r4
 800bcb4:	d105      	bne.n	800bcc2 <__libc_init_array+0x2e>
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}
 800bcb8:	00b3      	lsls	r3, r6, #2
 800bcba:	58eb      	ldr	r3, [r5, r3]
 800bcbc:	4798      	blx	r3
 800bcbe:	3601      	adds	r6, #1
 800bcc0:	e7ee      	b.n	800bca0 <__libc_init_array+0xc>
 800bcc2:	00b3      	lsls	r3, r6, #2
 800bcc4:	58eb      	ldr	r3, [r5, r3]
 800bcc6:	4798      	blx	r3
 800bcc8:	3601      	adds	r6, #1
 800bcca:	e7f2      	b.n	800bcb2 <__libc_init_array+0x1e>
 800bccc:	0800e8c0 	.word	0x0800e8c0
 800bcd0:	0800e8c0 	.word	0x0800e8c0
 800bcd4:	0800e8c4 	.word	0x0800e8c4
 800bcd8:	0800e8c0 	.word	0x0800e8c0

0800bcdc <__retarget_lock_init_recursive>:
 800bcdc:	4770      	bx	lr

0800bcde <__retarget_lock_acquire_recursive>:
 800bcde:	4770      	bx	lr

0800bce0 <__retarget_lock_release_recursive>:
 800bce0:	4770      	bx	lr

0800bce2 <memchr>:
 800bce2:	b2c9      	uxtb	r1, r1
 800bce4:	1882      	adds	r2, r0, r2
 800bce6:	4290      	cmp	r0, r2
 800bce8:	d101      	bne.n	800bcee <memchr+0xc>
 800bcea:	2000      	movs	r0, #0
 800bcec:	4770      	bx	lr
 800bcee:	7803      	ldrb	r3, [r0, #0]
 800bcf0:	428b      	cmp	r3, r1
 800bcf2:	d0fb      	beq.n	800bcec <memchr+0xa>
 800bcf4:	3001      	adds	r0, #1
 800bcf6:	e7f6      	b.n	800bce6 <memchr+0x4>

0800bcf8 <memcpy>:
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	b510      	push	{r4, lr}
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d100      	bne.n	800bd02 <memcpy+0xa>
 800bd00:	bd10      	pop	{r4, pc}
 800bd02:	5ccc      	ldrb	r4, [r1, r3]
 800bd04:	54c4      	strb	r4, [r0, r3]
 800bd06:	3301      	adds	r3, #1
 800bd08:	e7f8      	b.n	800bcfc <memcpy+0x4>

0800bd0a <quorem>:
 800bd0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd0c:	6902      	ldr	r2, [r0, #16]
 800bd0e:	690f      	ldr	r7, [r1, #16]
 800bd10:	b087      	sub	sp, #28
 800bd12:	0006      	movs	r6, r0
 800bd14:	000b      	movs	r3, r1
 800bd16:	2000      	movs	r0, #0
 800bd18:	9102      	str	r1, [sp, #8]
 800bd1a:	42ba      	cmp	r2, r7
 800bd1c:	db6d      	blt.n	800bdfa <quorem+0xf0>
 800bd1e:	3f01      	subs	r7, #1
 800bd20:	00bc      	lsls	r4, r7, #2
 800bd22:	3314      	adds	r3, #20
 800bd24:	9305      	str	r3, [sp, #20]
 800bd26:	191b      	adds	r3, r3, r4
 800bd28:	9303      	str	r3, [sp, #12]
 800bd2a:	0033      	movs	r3, r6
 800bd2c:	3314      	adds	r3, #20
 800bd2e:	191c      	adds	r4, r3, r4
 800bd30:	9301      	str	r3, [sp, #4]
 800bd32:	6823      	ldr	r3, [r4, #0]
 800bd34:	9304      	str	r3, [sp, #16]
 800bd36:	9b03      	ldr	r3, [sp, #12]
 800bd38:	9804      	ldr	r0, [sp, #16]
 800bd3a:	681d      	ldr	r5, [r3, #0]
 800bd3c:	3501      	adds	r5, #1
 800bd3e:	0029      	movs	r1, r5
 800bd40:	f7f4 f9fe 	bl	8000140 <__udivsi3>
 800bd44:	9b04      	ldr	r3, [sp, #16]
 800bd46:	9000      	str	r0, [sp, #0]
 800bd48:	42ab      	cmp	r3, r5
 800bd4a:	d32b      	bcc.n	800bda4 <quorem+0x9a>
 800bd4c:	9b05      	ldr	r3, [sp, #20]
 800bd4e:	9d01      	ldr	r5, [sp, #4]
 800bd50:	469c      	mov	ip, r3
 800bd52:	2300      	movs	r3, #0
 800bd54:	9305      	str	r3, [sp, #20]
 800bd56:	9304      	str	r3, [sp, #16]
 800bd58:	4662      	mov	r2, ip
 800bd5a:	ca08      	ldmia	r2!, {r3}
 800bd5c:	6828      	ldr	r0, [r5, #0]
 800bd5e:	4694      	mov	ip, r2
 800bd60:	9a00      	ldr	r2, [sp, #0]
 800bd62:	b299      	uxth	r1, r3
 800bd64:	4351      	muls	r1, r2
 800bd66:	9a05      	ldr	r2, [sp, #20]
 800bd68:	0c1b      	lsrs	r3, r3, #16
 800bd6a:	1889      	adds	r1, r1, r2
 800bd6c:	9a00      	ldr	r2, [sp, #0]
 800bd6e:	4353      	muls	r3, r2
 800bd70:	0c0a      	lsrs	r2, r1, #16
 800bd72:	189b      	adds	r3, r3, r2
 800bd74:	0c1a      	lsrs	r2, r3, #16
 800bd76:	b289      	uxth	r1, r1
 800bd78:	9205      	str	r2, [sp, #20]
 800bd7a:	b282      	uxth	r2, r0
 800bd7c:	1a52      	subs	r2, r2, r1
 800bd7e:	9904      	ldr	r1, [sp, #16]
 800bd80:	0c00      	lsrs	r0, r0, #16
 800bd82:	1852      	adds	r2, r2, r1
 800bd84:	b29b      	uxth	r3, r3
 800bd86:	1411      	asrs	r1, r2, #16
 800bd88:	1ac3      	subs	r3, r0, r3
 800bd8a:	185b      	adds	r3, r3, r1
 800bd8c:	1419      	asrs	r1, r3, #16
 800bd8e:	b292      	uxth	r2, r2
 800bd90:	041b      	lsls	r3, r3, #16
 800bd92:	431a      	orrs	r2, r3
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	9104      	str	r1, [sp, #16]
 800bd98:	c504      	stmia	r5!, {r2}
 800bd9a:	4563      	cmp	r3, ip
 800bd9c:	d2dc      	bcs.n	800bd58 <quorem+0x4e>
 800bd9e:	6823      	ldr	r3, [r4, #0]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d030      	beq.n	800be06 <quorem+0xfc>
 800bda4:	0030      	movs	r0, r6
 800bda6:	9902      	ldr	r1, [sp, #8]
 800bda8:	f001 fc5e 	bl	800d668 <__mcmp>
 800bdac:	2800      	cmp	r0, #0
 800bdae:	db23      	blt.n	800bdf8 <quorem+0xee>
 800bdb0:	0034      	movs	r4, r6
 800bdb2:	2500      	movs	r5, #0
 800bdb4:	9902      	ldr	r1, [sp, #8]
 800bdb6:	3414      	adds	r4, #20
 800bdb8:	3114      	adds	r1, #20
 800bdba:	6823      	ldr	r3, [r4, #0]
 800bdbc:	c901      	ldmia	r1!, {r0}
 800bdbe:	9302      	str	r3, [sp, #8]
 800bdc0:	466b      	mov	r3, sp
 800bdc2:	891b      	ldrh	r3, [r3, #8]
 800bdc4:	b282      	uxth	r2, r0
 800bdc6:	1a9a      	subs	r2, r3, r2
 800bdc8:	9b02      	ldr	r3, [sp, #8]
 800bdca:	1952      	adds	r2, r2, r5
 800bdcc:	0c00      	lsrs	r0, r0, #16
 800bdce:	0c1b      	lsrs	r3, r3, #16
 800bdd0:	1a1b      	subs	r3, r3, r0
 800bdd2:	1410      	asrs	r0, r2, #16
 800bdd4:	181b      	adds	r3, r3, r0
 800bdd6:	141d      	asrs	r5, r3, #16
 800bdd8:	b292      	uxth	r2, r2
 800bdda:	041b      	lsls	r3, r3, #16
 800bddc:	431a      	orrs	r2, r3
 800bdde:	9b03      	ldr	r3, [sp, #12]
 800bde0:	c404      	stmia	r4!, {r2}
 800bde2:	428b      	cmp	r3, r1
 800bde4:	d2e9      	bcs.n	800bdba <quorem+0xb0>
 800bde6:	9a01      	ldr	r2, [sp, #4]
 800bde8:	00bb      	lsls	r3, r7, #2
 800bdea:	18d3      	adds	r3, r2, r3
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	2a00      	cmp	r2, #0
 800bdf0:	d013      	beq.n	800be1a <quorem+0x110>
 800bdf2:	9b00      	ldr	r3, [sp, #0]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	9300      	str	r3, [sp, #0]
 800bdf8:	9800      	ldr	r0, [sp, #0]
 800bdfa:	b007      	add	sp, #28
 800bdfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdfe:	6823      	ldr	r3, [r4, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d104      	bne.n	800be0e <quorem+0x104>
 800be04:	3f01      	subs	r7, #1
 800be06:	9b01      	ldr	r3, [sp, #4]
 800be08:	3c04      	subs	r4, #4
 800be0a:	42a3      	cmp	r3, r4
 800be0c:	d3f7      	bcc.n	800bdfe <quorem+0xf4>
 800be0e:	6137      	str	r7, [r6, #16]
 800be10:	e7c8      	b.n	800bda4 <quorem+0x9a>
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	2a00      	cmp	r2, #0
 800be16:	d104      	bne.n	800be22 <quorem+0x118>
 800be18:	3f01      	subs	r7, #1
 800be1a:	9a01      	ldr	r2, [sp, #4]
 800be1c:	3b04      	subs	r3, #4
 800be1e:	429a      	cmp	r2, r3
 800be20:	d3f7      	bcc.n	800be12 <quorem+0x108>
 800be22:	6137      	str	r7, [r6, #16]
 800be24:	e7e5      	b.n	800bdf2 <quorem+0xe8>
	...

0800be28 <_dtoa_r>:
 800be28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be2a:	0014      	movs	r4, r2
 800be2c:	001d      	movs	r5, r3
 800be2e:	69c6      	ldr	r6, [r0, #28]
 800be30:	b09d      	sub	sp, #116	@ 0x74
 800be32:	940a      	str	r4, [sp, #40]	@ 0x28
 800be34:	950b      	str	r5, [sp, #44]	@ 0x2c
 800be36:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800be38:	9003      	str	r0, [sp, #12]
 800be3a:	2e00      	cmp	r6, #0
 800be3c:	d10f      	bne.n	800be5e <_dtoa_r+0x36>
 800be3e:	2010      	movs	r0, #16
 800be40:	f7ff fb64 	bl	800b50c <malloc>
 800be44:	9b03      	ldr	r3, [sp, #12]
 800be46:	1e02      	subs	r2, r0, #0
 800be48:	61d8      	str	r0, [r3, #28]
 800be4a:	d104      	bne.n	800be56 <_dtoa_r+0x2e>
 800be4c:	21ef      	movs	r1, #239	@ 0xef
 800be4e:	4bc7      	ldr	r3, [pc, #796]	@ (800c16c <_dtoa_r+0x344>)
 800be50:	48c7      	ldr	r0, [pc, #796]	@ (800c170 <_dtoa_r+0x348>)
 800be52:	f001 ff2b 	bl	800dcac <__assert_func>
 800be56:	6046      	str	r6, [r0, #4]
 800be58:	6086      	str	r6, [r0, #8]
 800be5a:	6006      	str	r6, [r0, #0]
 800be5c:	60c6      	str	r6, [r0, #12]
 800be5e:	9b03      	ldr	r3, [sp, #12]
 800be60:	69db      	ldr	r3, [r3, #28]
 800be62:	6819      	ldr	r1, [r3, #0]
 800be64:	2900      	cmp	r1, #0
 800be66:	d00b      	beq.n	800be80 <_dtoa_r+0x58>
 800be68:	685a      	ldr	r2, [r3, #4]
 800be6a:	2301      	movs	r3, #1
 800be6c:	4093      	lsls	r3, r2
 800be6e:	604a      	str	r2, [r1, #4]
 800be70:	608b      	str	r3, [r1, #8]
 800be72:	9803      	ldr	r0, [sp, #12]
 800be74:	f001 f9ae 	bl	800d1d4 <_Bfree>
 800be78:	2200      	movs	r2, #0
 800be7a:	9b03      	ldr	r3, [sp, #12]
 800be7c:	69db      	ldr	r3, [r3, #28]
 800be7e:	601a      	str	r2, [r3, #0]
 800be80:	2d00      	cmp	r5, #0
 800be82:	da1e      	bge.n	800bec2 <_dtoa_r+0x9a>
 800be84:	2301      	movs	r3, #1
 800be86:	603b      	str	r3, [r7, #0]
 800be88:	006b      	lsls	r3, r5, #1
 800be8a:	085b      	lsrs	r3, r3, #1
 800be8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be8e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800be90:	4bb8      	ldr	r3, [pc, #736]	@ (800c174 <_dtoa_r+0x34c>)
 800be92:	4ab8      	ldr	r2, [pc, #736]	@ (800c174 <_dtoa_r+0x34c>)
 800be94:	403b      	ands	r3, r7
 800be96:	4293      	cmp	r3, r2
 800be98:	d116      	bne.n	800bec8 <_dtoa_r+0xa0>
 800be9a:	4bb7      	ldr	r3, [pc, #732]	@ (800c178 <_dtoa_r+0x350>)
 800be9c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800be9e:	6013      	str	r3, [r2, #0]
 800bea0:	033b      	lsls	r3, r7, #12
 800bea2:	0b1b      	lsrs	r3, r3, #12
 800bea4:	4323      	orrs	r3, r4
 800bea6:	d101      	bne.n	800beac <_dtoa_r+0x84>
 800bea8:	f000 fd83 	bl	800c9b2 <_dtoa_r+0xb8a>
 800beac:	4bb3      	ldr	r3, [pc, #716]	@ (800c17c <_dtoa_r+0x354>)
 800beae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800beb0:	9308      	str	r3, [sp, #32]
 800beb2:	2a00      	cmp	r2, #0
 800beb4:	d002      	beq.n	800bebc <_dtoa_r+0x94>
 800beb6:	4bb2      	ldr	r3, [pc, #712]	@ (800c180 <_dtoa_r+0x358>)
 800beb8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800beba:	6013      	str	r3, [r2, #0]
 800bebc:	9808      	ldr	r0, [sp, #32]
 800bebe:	b01d      	add	sp, #116	@ 0x74
 800bec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bec2:	2300      	movs	r3, #0
 800bec4:	603b      	str	r3, [r7, #0]
 800bec6:	e7e2      	b.n	800be8e <_dtoa_r+0x66>
 800bec8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800beca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800becc:	9212      	str	r2, [sp, #72]	@ 0x48
 800bece:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bed0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bed2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bed4:	2200      	movs	r2, #0
 800bed6:	2300      	movs	r3, #0
 800bed8:	f7f4 fab8 	bl	800044c <__aeabi_dcmpeq>
 800bedc:	1e06      	subs	r6, r0, #0
 800bede:	d00b      	beq.n	800bef8 <_dtoa_r+0xd0>
 800bee0:	2301      	movs	r3, #1
 800bee2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bee4:	6013      	str	r3, [r2, #0]
 800bee6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d002      	beq.n	800bef2 <_dtoa_r+0xca>
 800beec:	4ba5      	ldr	r3, [pc, #660]	@ (800c184 <_dtoa_r+0x35c>)
 800beee:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bef0:	6013      	str	r3, [r2, #0]
 800bef2:	4ba5      	ldr	r3, [pc, #660]	@ (800c188 <_dtoa_r+0x360>)
 800bef4:	9308      	str	r3, [sp, #32]
 800bef6:	e7e1      	b.n	800bebc <_dtoa_r+0x94>
 800bef8:	ab1a      	add	r3, sp, #104	@ 0x68
 800befa:	9301      	str	r3, [sp, #4]
 800befc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800befe:	9300      	str	r3, [sp, #0]
 800bf00:	9803      	ldr	r0, [sp, #12]
 800bf02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bf06:	f001 fc65 	bl	800d7d4 <__d2b>
 800bf0a:	007a      	lsls	r2, r7, #1
 800bf0c:	9005      	str	r0, [sp, #20]
 800bf0e:	0d52      	lsrs	r2, r2, #21
 800bf10:	d100      	bne.n	800bf14 <_dtoa_r+0xec>
 800bf12:	e07b      	b.n	800c00c <_dtoa_r+0x1e4>
 800bf14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bf16:	9618      	str	r6, [sp, #96]	@ 0x60
 800bf18:	0319      	lsls	r1, r3, #12
 800bf1a:	4b9c      	ldr	r3, [pc, #624]	@ (800c18c <_dtoa_r+0x364>)
 800bf1c:	0b09      	lsrs	r1, r1, #12
 800bf1e:	430b      	orrs	r3, r1
 800bf20:	499b      	ldr	r1, [pc, #620]	@ (800c190 <_dtoa_r+0x368>)
 800bf22:	1857      	adds	r7, r2, r1
 800bf24:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bf26:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bf28:	0019      	movs	r1, r3
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	4b99      	ldr	r3, [pc, #612]	@ (800c194 <_dtoa_r+0x36c>)
 800bf2e:	f7f6 fd9d 	bl	8002a6c <__aeabi_dsub>
 800bf32:	4a99      	ldr	r2, [pc, #612]	@ (800c198 <_dtoa_r+0x370>)
 800bf34:	4b99      	ldr	r3, [pc, #612]	@ (800c19c <_dtoa_r+0x374>)
 800bf36:	f7f6 fad1 	bl	80024dc <__aeabi_dmul>
 800bf3a:	4a99      	ldr	r2, [pc, #612]	@ (800c1a0 <_dtoa_r+0x378>)
 800bf3c:	4b99      	ldr	r3, [pc, #612]	@ (800c1a4 <_dtoa_r+0x37c>)
 800bf3e:	f7f5 fb25 	bl	800158c <__aeabi_dadd>
 800bf42:	0004      	movs	r4, r0
 800bf44:	0038      	movs	r0, r7
 800bf46:	000d      	movs	r5, r1
 800bf48:	f7f7 f98a 	bl	8003260 <__aeabi_i2d>
 800bf4c:	4a96      	ldr	r2, [pc, #600]	@ (800c1a8 <_dtoa_r+0x380>)
 800bf4e:	4b97      	ldr	r3, [pc, #604]	@ (800c1ac <_dtoa_r+0x384>)
 800bf50:	f7f6 fac4 	bl	80024dc <__aeabi_dmul>
 800bf54:	0002      	movs	r2, r0
 800bf56:	000b      	movs	r3, r1
 800bf58:	0020      	movs	r0, r4
 800bf5a:	0029      	movs	r1, r5
 800bf5c:	f7f5 fb16 	bl	800158c <__aeabi_dadd>
 800bf60:	0004      	movs	r4, r0
 800bf62:	000d      	movs	r5, r1
 800bf64:	f7f7 f940 	bl	80031e8 <__aeabi_d2iz>
 800bf68:	2200      	movs	r2, #0
 800bf6a:	9004      	str	r0, [sp, #16]
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	0020      	movs	r0, r4
 800bf70:	0029      	movs	r1, r5
 800bf72:	f7f4 fa71 	bl	8000458 <__aeabi_dcmplt>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d00b      	beq.n	800bf92 <_dtoa_r+0x16a>
 800bf7a:	9804      	ldr	r0, [sp, #16]
 800bf7c:	f7f7 f970 	bl	8003260 <__aeabi_i2d>
 800bf80:	002b      	movs	r3, r5
 800bf82:	0022      	movs	r2, r4
 800bf84:	f7f4 fa62 	bl	800044c <__aeabi_dcmpeq>
 800bf88:	4243      	negs	r3, r0
 800bf8a:	4158      	adcs	r0, r3
 800bf8c:	9b04      	ldr	r3, [sp, #16]
 800bf8e:	1a1b      	subs	r3, r3, r0
 800bf90:	9304      	str	r3, [sp, #16]
 800bf92:	2301      	movs	r3, #1
 800bf94:	9315      	str	r3, [sp, #84]	@ 0x54
 800bf96:	9b04      	ldr	r3, [sp, #16]
 800bf98:	2b16      	cmp	r3, #22
 800bf9a:	d810      	bhi.n	800bfbe <_dtoa_r+0x196>
 800bf9c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bf9e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bfa0:	9a04      	ldr	r2, [sp, #16]
 800bfa2:	4b83      	ldr	r3, [pc, #524]	@ (800c1b0 <_dtoa_r+0x388>)
 800bfa4:	00d2      	lsls	r2, r2, #3
 800bfa6:	189b      	adds	r3, r3, r2
 800bfa8:	681a      	ldr	r2, [r3, #0]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	f7f4 fa54 	bl	8000458 <__aeabi_dcmplt>
 800bfb0:	2800      	cmp	r0, #0
 800bfb2:	d047      	beq.n	800c044 <_dtoa_r+0x21c>
 800bfb4:	9b04      	ldr	r3, [sp, #16]
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	9304      	str	r3, [sp, #16]
 800bfba:	2300      	movs	r3, #0
 800bfbc:	9315      	str	r3, [sp, #84]	@ 0x54
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800bfc2:	9206      	str	r2, [sp, #24]
 800bfc4:	1bdb      	subs	r3, r3, r7
 800bfc6:	1e5a      	subs	r2, r3, #1
 800bfc8:	d53e      	bpl.n	800c048 <_dtoa_r+0x220>
 800bfca:	2201      	movs	r2, #1
 800bfcc:	1ad3      	subs	r3, r2, r3
 800bfce:	9306      	str	r3, [sp, #24]
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bfd4:	9b04      	ldr	r3, [sp, #16]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	db38      	blt.n	800c04c <_dtoa_r+0x224>
 800bfda:	9a04      	ldr	r2, [sp, #16]
 800bfdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfde:	4694      	mov	ip, r2
 800bfe0:	4463      	add	r3, ip
 800bfe2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	9214      	str	r2, [sp, #80]	@ 0x50
 800bfe8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bfea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bfec:	2401      	movs	r4, #1
 800bfee:	2b09      	cmp	r3, #9
 800bff0:	d867      	bhi.n	800c0c2 <_dtoa_r+0x29a>
 800bff2:	2b05      	cmp	r3, #5
 800bff4:	dd02      	ble.n	800bffc <_dtoa_r+0x1d4>
 800bff6:	2400      	movs	r4, #0
 800bff8:	3b04      	subs	r3, #4
 800bffa:	9322      	str	r3, [sp, #136]	@ 0x88
 800bffc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bffe:	1e98      	subs	r0, r3, #2
 800c000:	2803      	cmp	r0, #3
 800c002:	d867      	bhi.n	800c0d4 <_dtoa_r+0x2ac>
 800c004:	f7f4 f888 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c008:	5b383a2b 	.word	0x5b383a2b
 800c00c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c00e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c010:	18f6      	adds	r6, r6, r3
 800c012:	4b68      	ldr	r3, [pc, #416]	@ (800c1b4 <_dtoa_r+0x38c>)
 800c014:	18f2      	adds	r2, r6, r3
 800c016:	2a20      	cmp	r2, #32
 800c018:	dd0f      	ble.n	800c03a <_dtoa_r+0x212>
 800c01a:	2340      	movs	r3, #64	@ 0x40
 800c01c:	1a9b      	subs	r3, r3, r2
 800c01e:	409f      	lsls	r7, r3
 800c020:	4b65      	ldr	r3, [pc, #404]	@ (800c1b8 <_dtoa_r+0x390>)
 800c022:	0038      	movs	r0, r7
 800c024:	18f3      	adds	r3, r6, r3
 800c026:	40dc      	lsrs	r4, r3
 800c028:	4320      	orrs	r0, r4
 800c02a:	f7f7 f947 	bl	80032bc <__aeabi_ui2d>
 800c02e:	2201      	movs	r2, #1
 800c030:	4b62      	ldr	r3, [pc, #392]	@ (800c1bc <_dtoa_r+0x394>)
 800c032:	1e77      	subs	r7, r6, #1
 800c034:	18cb      	adds	r3, r1, r3
 800c036:	9218      	str	r2, [sp, #96]	@ 0x60
 800c038:	e776      	b.n	800bf28 <_dtoa_r+0x100>
 800c03a:	2320      	movs	r3, #32
 800c03c:	0020      	movs	r0, r4
 800c03e:	1a9b      	subs	r3, r3, r2
 800c040:	4098      	lsls	r0, r3
 800c042:	e7f2      	b.n	800c02a <_dtoa_r+0x202>
 800c044:	9015      	str	r0, [sp, #84]	@ 0x54
 800c046:	e7ba      	b.n	800bfbe <_dtoa_r+0x196>
 800c048:	920d      	str	r2, [sp, #52]	@ 0x34
 800c04a:	e7c3      	b.n	800bfd4 <_dtoa_r+0x1ac>
 800c04c:	9b06      	ldr	r3, [sp, #24]
 800c04e:	9a04      	ldr	r2, [sp, #16]
 800c050:	1a9b      	subs	r3, r3, r2
 800c052:	9306      	str	r3, [sp, #24]
 800c054:	4253      	negs	r3, r2
 800c056:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c058:	2300      	movs	r3, #0
 800c05a:	9314      	str	r3, [sp, #80]	@ 0x50
 800c05c:	e7c5      	b.n	800bfea <_dtoa_r+0x1c2>
 800c05e:	2300      	movs	r3, #0
 800c060:	9310      	str	r3, [sp, #64]	@ 0x40
 800c062:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c064:	930e      	str	r3, [sp, #56]	@ 0x38
 800c066:	9309      	str	r3, [sp, #36]	@ 0x24
 800c068:	2b00      	cmp	r3, #0
 800c06a:	dc13      	bgt.n	800c094 <_dtoa_r+0x26c>
 800c06c:	2301      	movs	r3, #1
 800c06e:	001a      	movs	r2, r3
 800c070:	930e      	str	r3, [sp, #56]	@ 0x38
 800c072:	9309      	str	r3, [sp, #36]	@ 0x24
 800c074:	9223      	str	r2, [sp, #140]	@ 0x8c
 800c076:	e00d      	b.n	800c094 <_dtoa_r+0x26c>
 800c078:	2301      	movs	r3, #1
 800c07a:	e7f1      	b.n	800c060 <_dtoa_r+0x238>
 800c07c:	2300      	movs	r3, #0
 800c07e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c080:	9310      	str	r3, [sp, #64]	@ 0x40
 800c082:	4694      	mov	ip, r2
 800c084:	9b04      	ldr	r3, [sp, #16]
 800c086:	4463      	add	r3, ip
 800c088:	930e      	str	r3, [sp, #56]	@ 0x38
 800c08a:	3301      	adds	r3, #1
 800c08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c08e:	2b00      	cmp	r3, #0
 800c090:	dc00      	bgt.n	800c094 <_dtoa_r+0x26c>
 800c092:	2301      	movs	r3, #1
 800c094:	9a03      	ldr	r2, [sp, #12]
 800c096:	2100      	movs	r1, #0
 800c098:	69d0      	ldr	r0, [r2, #28]
 800c09a:	2204      	movs	r2, #4
 800c09c:	0015      	movs	r5, r2
 800c09e:	3514      	adds	r5, #20
 800c0a0:	429d      	cmp	r5, r3
 800c0a2:	d91b      	bls.n	800c0dc <_dtoa_r+0x2b4>
 800c0a4:	6041      	str	r1, [r0, #4]
 800c0a6:	9803      	ldr	r0, [sp, #12]
 800c0a8:	f001 f850 	bl	800d14c <_Balloc>
 800c0ac:	9008      	str	r0, [sp, #32]
 800c0ae:	2800      	cmp	r0, #0
 800c0b0:	d117      	bne.n	800c0e2 <_dtoa_r+0x2ba>
 800c0b2:	21b0      	movs	r1, #176	@ 0xb0
 800c0b4:	4b42      	ldr	r3, [pc, #264]	@ (800c1c0 <_dtoa_r+0x398>)
 800c0b6:	482e      	ldr	r0, [pc, #184]	@ (800c170 <_dtoa_r+0x348>)
 800c0b8:	9a08      	ldr	r2, [sp, #32]
 800c0ba:	31ff      	adds	r1, #255	@ 0xff
 800c0bc:	e6c9      	b.n	800be52 <_dtoa_r+0x2a>
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e7dd      	b.n	800c07e <_dtoa_r+0x256>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	9410      	str	r4, [sp, #64]	@ 0x40
 800c0c6:	9322      	str	r3, [sp, #136]	@ 0x88
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	930e      	str	r3, [sp, #56]	@ 0x38
 800c0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	3313      	adds	r3, #19
 800c0d2:	e7cf      	b.n	800c074 <_dtoa_r+0x24c>
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c0d8:	3b02      	subs	r3, #2
 800c0da:	e7f6      	b.n	800c0ca <_dtoa_r+0x2a2>
 800c0dc:	3101      	adds	r1, #1
 800c0de:	0052      	lsls	r2, r2, #1
 800c0e0:	e7dc      	b.n	800c09c <_dtoa_r+0x274>
 800c0e2:	9b03      	ldr	r3, [sp, #12]
 800c0e4:	9a08      	ldr	r2, [sp, #32]
 800c0e6:	69db      	ldr	r3, [r3, #28]
 800c0e8:	601a      	str	r2, [r3, #0]
 800c0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ec:	2b0e      	cmp	r3, #14
 800c0ee:	d900      	bls.n	800c0f2 <_dtoa_r+0x2ca>
 800c0f0:	e0d9      	b.n	800c2a6 <_dtoa_r+0x47e>
 800c0f2:	2c00      	cmp	r4, #0
 800c0f4:	d100      	bne.n	800c0f8 <_dtoa_r+0x2d0>
 800c0f6:	e0d6      	b.n	800c2a6 <_dtoa_r+0x47e>
 800c0f8:	9b04      	ldr	r3, [sp, #16]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	dd64      	ble.n	800c1c8 <_dtoa_r+0x3a0>
 800c0fe:	210f      	movs	r1, #15
 800c100:	9a04      	ldr	r2, [sp, #16]
 800c102:	4b2b      	ldr	r3, [pc, #172]	@ (800c1b0 <_dtoa_r+0x388>)
 800c104:	400a      	ands	r2, r1
 800c106:	00d2      	lsls	r2, r2, #3
 800c108:	189b      	adds	r3, r3, r2
 800c10a:	681e      	ldr	r6, [r3, #0]
 800c10c:	685f      	ldr	r7, [r3, #4]
 800c10e:	9b04      	ldr	r3, [sp, #16]
 800c110:	2402      	movs	r4, #2
 800c112:	111d      	asrs	r5, r3, #4
 800c114:	05db      	lsls	r3, r3, #23
 800c116:	d50a      	bpl.n	800c12e <_dtoa_r+0x306>
 800c118:	4b2a      	ldr	r3, [pc, #168]	@ (800c1c4 <_dtoa_r+0x39c>)
 800c11a:	400d      	ands	r5, r1
 800c11c:	6a1a      	ldr	r2, [r3, #32]
 800c11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c120:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c122:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c124:	f7f5 fd96 	bl	8001c54 <__aeabi_ddiv>
 800c128:	900a      	str	r0, [sp, #40]	@ 0x28
 800c12a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c12c:	3401      	adds	r4, #1
 800c12e:	4b25      	ldr	r3, [pc, #148]	@ (800c1c4 <_dtoa_r+0x39c>)
 800c130:	930c      	str	r3, [sp, #48]	@ 0x30
 800c132:	2d00      	cmp	r5, #0
 800c134:	d108      	bne.n	800c148 <_dtoa_r+0x320>
 800c136:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c138:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c13a:	0032      	movs	r2, r6
 800c13c:	003b      	movs	r3, r7
 800c13e:	f7f5 fd89 	bl	8001c54 <__aeabi_ddiv>
 800c142:	900a      	str	r0, [sp, #40]	@ 0x28
 800c144:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c146:	e05a      	b.n	800c1fe <_dtoa_r+0x3d6>
 800c148:	2301      	movs	r3, #1
 800c14a:	421d      	tst	r5, r3
 800c14c:	d009      	beq.n	800c162 <_dtoa_r+0x33a>
 800c14e:	18e4      	adds	r4, r4, r3
 800c150:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c152:	0030      	movs	r0, r6
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	685b      	ldr	r3, [r3, #4]
 800c158:	0039      	movs	r1, r7
 800c15a:	f7f6 f9bf 	bl	80024dc <__aeabi_dmul>
 800c15e:	0006      	movs	r6, r0
 800c160:	000f      	movs	r7, r1
 800c162:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c164:	106d      	asrs	r5, r5, #1
 800c166:	3308      	adds	r3, #8
 800c168:	e7e2      	b.n	800c130 <_dtoa_r+0x308>
 800c16a:	46c0      	nop			@ (mov r8, r8)
 800c16c:	0800e559 	.word	0x0800e559
 800c170:	0800e570 	.word	0x0800e570
 800c174:	7ff00000 	.word	0x7ff00000
 800c178:	0000270f 	.word	0x0000270f
 800c17c:	0800e555 	.word	0x0800e555
 800c180:	0800e558 	.word	0x0800e558
 800c184:	0800e529 	.word	0x0800e529
 800c188:	0800e528 	.word	0x0800e528
 800c18c:	3ff00000 	.word	0x3ff00000
 800c190:	fffffc01 	.word	0xfffffc01
 800c194:	3ff80000 	.word	0x3ff80000
 800c198:	636f4361 	.word	0x636f4361
 800c19c:	3fd287a7 	.word	0x3fd287a7
 800c1a0:	8b60c8b3 	.word	0x8b60c8b3
 800c1a4:	3fc68a28 	.word	0x3fc68a28
 800c1a8:	509f79fb 	.word	0x509f79fb
 800c1ac:	3fd34413 	.word	0x3fd34413
 800c1b0:	0800e678 	.word	0x0800e678
 800c1b4:	00000432 	.word	0x00000432
 800c1b8:	00000412 	.word	0x00000412
 800c1bc:	fe100000 	.word	0xfe100000
 800c1c0:	0800e5c8 	.word	0x0800e5c8
 800c1c4:	0800e650 	.word	0x0800e650
 800c1c8:	9b04      	ldr	r3, [sp, #16]
 800c1ca:	2402      	movs	r4, #2
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d016      	beq.n	800c1fe <_dtoa_r+0x3d6>
 800c1d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c1d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c1d4:	220f      	movs	r2, #15
 800c1d6:	425d      	negs	r5, r3
 800c1d8:	402a      	ands	r2, r5
 800c1da:	4bd7      	ldr	r3, [pc, #860]	@ (800c538 <_dtoa_r+0x710>)
 800c1dc:	00d2      	lsls	r2, r2, #3
 800c1de:	189b      	adds	r3, r3, r2
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	f7f6 f97a 	bl	80024dc <__aeabi_dmul>
 800c1e8:	2701      	movs	r7, #1
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800c1ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c1f0:	4ed2      	ldr	r6, [pc, #840]	@ (800c53c <_dtoa_r+0x714>)
 800c1f2:	112d      	asrs	r5, r5, #4
 800c1f4:	2d00      	cmp	r5, #0
 800c1f6:	d000      	beq.n	800c1fa <_dtoa_r+0x3d2>
 800c1f8:	e0ba      	b.n	800c370 <_dtoa_r+0x548>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d1a1      	bne.n	800c142 <_dtoa_r+0x31a>
 800c1fe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c200:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c202:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c204:	2b00      	cmp	r3, #0
 800c206:	d100      	bne.n	800c20a <_dtoa_r+0x3e2>
 800c208:	e0bd      	b.n	800c386 <_dtoa_r+0x55e>
 800c20a:	2200      	movs	r2, #0
 800c20c:	0030      	movs	r0, r6
 800c20e:	0039      	movs	r1, r7
 800c210:	4bcb      	ldr	r3, [pc, #812]	@ (800c540 <_dtoa_r+0x718>)
 800c212:	f7f4 f921 	bl	8000458 <__aeabi_dcmplt>
 800c216:	2800      	cmp	r0, #0
 800c218:	d100      	bne.n	800c21c <_dtoa_r+0x3f4>
 800c21a:	e0b4      	b.n	800c386 <_dtoa_r+0x55e>
 800c21c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d100      	bne.n	800c224 <_dtoa_r+0x3fc>
 800c222:	e0b0      	b.n	800c386 <_dtoa_r+0x55e>
 800c224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c226:	2b00      	cmp	r3, #0
 800c228:	dd39      	ble.n	800c29e <_dtoa_r+0x476>
 800c22a:	9b04      	ldr	r3, [sp, #16]
 800c22c:	2200      	movs	r2, #0
 800c22e:	3b01      	subs	r3, #1
 800c230:	930c      	str	r3, [sp, #48]	@ 0x30
 800c232:	0030      	movs	r0, r6
 800c234:	4bc3      	ldr	r3, [pc, #780]	@ (800c544 <_dtoa_r+0x71c>)
 800c236:	0039      	movs	r1, r7
 800c238:	f7f6 f950 	bl	80024dc <__aeabi_dmul>
 800c23c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c23e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c240:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c242:	3401      	adds	r4, #1
 800c244:	0020      	movs	r0, r4
 800c246:	9311      	str	r3, [sp, #68]	@ 0x44
 800c248:	f7f7 f80a 	bl	8003260 <__aeabi_i2d>
 800c24c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c24e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c250:	f7f6 f944 	bl	80024dc <__aeabi_dmul>
 800c254:	4bbc      	ldr	r3, [pc, #752]	@ (800c548 <_dtoa_r+0x720>)
 800c256:	2200      	movs	r2, #0
 800c258:	f7f5 f998 	bl	800158c <__aeabi_dadd>
 800c25c:	4bbb      	ldr	r3, [pc, #748]	@ (800c54c <_dtoa_r+0x724>)
 800c25e:	0006      	movs	r6, r0
 800c260:	18cf      	adds	r7, r1, r3
 800c262:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c264:	2b00      	cmp	r3, #0
 800c266:	d000      	beq.n	800c26a <_dtoa_r+0x442>
 800c268:	e091      	b.n	800c38e <_dtoa_r+0x566>
 800c26a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c26c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c26e:	2200      	movs	r2, #0
 800c270:	4bb7      	ldr	r3, [pc, #732]	@ (800c550 <_dtoa_r+0x728>)
 800c272:	f7f6 fbfb 	bl	8002a6c <__aeabi_dsub>
 800c276:	0032      	movs	r2, r6
 800c278:	003b      	movs	r3, r7
 800c27a:	0004      	movs	r4, r0
 800c27c:	000d      	movs	r5, r1
 800c27e:	f7f4 f8ff 	bl	8000480 <__aeabi_dcmpgt>
 800c282:	2800      	cmp	r0, #0
 800c284:	d000      	beq.n	800c288 <_dtoa_r+0x460>
 800c286:	e29d      	b.n	800c7c4 <_dtoa_r+0x99c>
 800c288:	2180      	movs	r1, #128	@ 0x80
 800c28a:	0609      	lsls	r1, r1, #24
 800c28c:	187b      	adds	r3, r7, r1
 800c28e:	0032      	movs	r2, r6
 800c290:	0020      	movs	r0, r4
 800c292:	0029      	movs	r1, r5
 800c294:	f7f4 f8e0 	bl	8000458 <__aeabi_dcmplt>
 800c298:	2800      	cmp	r0, #0
 800c29a:	d000      	beq.n	800c29e <_dtoa_r+0x476>
 800c29c:	e130      	b.n	800c500 <_dtoa_r+0x6d8>
 800c29e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c2a0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800c2a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2a4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c2a6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	da00      	bge.n	800c2ae <_dtoa_r+0x486>
 800c2ac:	e177      	b.n	800c59e <_dtoa_r+0x776>
 800c2ae:	9a04      	ldr	r2, [sp, #16]
 800c2b0:	2a0e      	cmp	r2, #14
 800c2b2:	dd00      	ble.n	800c2b6 <_dtoa_r+0x48e>
 800c2b4:	e173      	b.n	800c59e <_dtoa_r+0x776>
 800c2b6:	4ba0      	ldr	r3, [pc, #640]	@ (800c538 <_dtoa_r+0x710>)
 800c2b8:	00d2      	lsls	r2, r2, #3
 800c2ba:	189b      	adds	r3, r3, r2
 800c2bc:	685c      	ldr	r4, [r3, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	9306      	str	r3, [sp, #24]
 800c2c2:	9407      	str	r4, [sp, #28]
 800c2c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	da03      	bge.n	800c2d2 <_dtoa_r+0x4aa>
 800c2ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	dc00      	bgt.n	800c2d2 <_dtoa_r+0x4aa>
 800c2d0:	e106      	b.n	800c4e0 <_dtoa_r+0x6b8>
 800c2d2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c2d4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c2d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d8:	9d08      	ldr	r5, [sp, #32]
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	195b      	adds	r3, r3, r5
 800c2de:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2e0:	9a06      	ldr	r2, [sp, #24]
 800c2e2:	9b07      	ldr	r3, [sp, #28]
 800c2e4:	0030      	movs	r0, r6
 800c2e6:	0039      	movs	r1, r7
 800c2e8:	f7f5 fcb4 	bl	8001c54 <__aeabi_ddiv>
 800c2ec:	f7f6 ff7c 	bl	80031e8 <__aeabi_d2iz>
 800c2f0:	9009      	str	r0, [sp, #36]	@ 0x24
 800c2f2:	f7f6 ffb5 	bl	8003260 <__aeabi_i2d>
 800c2f6:	9a06      	ldr	r2, [sp, #24]
 800c2f8:	9b07      	ldr	r3, [sp, #28]
 800c2fa:	f7f6 f8ef 	bl	80024dc <__aeabi_dmul>
 800c2fe:	0002      	movs	r2, r0
 800c300:	000b      	movs	r3, r1
 800c302:	0030      	movs	r0, r6
 800c304:	0039      	movs	r1, r7
 800c306:	f7f6 fbb1 	bl	8002a6c <__aeabi_dsub>
 800c30a:	002b      	movs	r3, r5
 800c30c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c30e:	3501      	adds	r5, #1
 800c310:	3230      	adds	r2, #48	@ 0x30
 800c312:	701a      	strb	r2, [r3, #0]
 800c314:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c316:	002c      	movs	r4, r5
 800c318:	429a      	cmp	r2, r3
 800c31a:	d000      	beq.n	800c31e <_dtoa_r+0x4f6>
 800c31c:	e131      	b.n	800c582 <_dtoa_r+0x75a>
 800c31e:	0002      	movs	r2, r0
 800c320:	000b      	movs	r3, r1
 800c322:	f7f5 f933 	bl	800158c <__aeabi_dadd>
 800c326:	9a06      	ldr	r2, [sp, #24]
 800c328:	9b07      	ldr	r3, [sp, #28]
 800c32a:	0006      	movs	r6, r0
 800c32c:	000f      	movs	r7, r1
 800c32e:	f7f4 f8a7 	bl	8000480 <__aeabi_dcmpgt>
 800c332:	2800      	cmp	r0, #0
 800c334:	d000      	beq.n	800c338 <_dtoa_r+0x510>
 800c336:	e10f      	b.n	800c558 <_dtoa_r+0x730>
 800c338:	9a06      	ldr	r2, [sp, #24]
 800c33a:	9b07      	ldr	r3, [sp, #28]
 800c33c:	0030      	movs	r0, r6
 800c33e:	0039      	movs	r1, r7
 800c340:	f7f4 f884 	bl	800044c <__aeabi_dcmpeq>
 800c344:	2800      	cmp	r0, #0
 800c346:	d003      	beq.n	800c350 <_dtoa_r+0x528>
 800c348:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c34a:	07dd      	lsls	r5, r3, #31
 800c34c:	d500      	bpl.n	800c350 <_dtoa_r+0x528>
 800c34e:	e103      	b.n	800c558 <_dtoa_r+0x730>
 800c350:	9905      	ldr	r1, [sp, #20]
 800c352:	9803      	ldr	r0, [sp, #12]
 800c354:	f000 ff3e 	bl	800d1d4 <_Bfree>
 800c358:	2300      	movs	r3, #0
 800c35a:	7023      	strb	r3, [r4, #0]
 800c35c:	9b04      	ldr	r3, [sp, #16]
 800c35e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c360:	3301      	adds	r3, #1
 800c362:	6013      	str	r3, [r2, #0]
 800c364:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c366:	2b00      	cmp	r3, #0
 800c368:	d100      	bne.n	800c36c <_dtoa_r+0x544>
 800c36a:	e5a7      	b.n	800bebc <_dtoa_r+0x94>
 800c36c:	601c      	str	r4, [r3, #0]
 800c36e:	e5a5      	b.n	800bebc <_dtoa_r+0x94>
 800c370:	423d      	tst	r5, r7
 800c372:	d005      	beq.n	800c380 <_dtoa_r+0x558>
 800c374:	6832      	ldr	r2, [r6, #0]
 800c376:	6873      	ldr	r3, [r6, #4]
 800c378:	f7f6 f8b0 	bl	80024dc <__aeabi_dmul>
 800c37c:	003b      	movs	r3, r7
 800c37e:	3401      	adds	r4, #1
 800c380:	106d      	asrs	r5, r5, #1
 800c382:	3608      	adds	r6, #8
 800c384:	e736      	b.n	800c1f4 <_dtoa_r+0x3cc>
 800c386:	9b04      	ldr	r3, [sp, #16]
 800c388:	930c      	str	r3, [sp, #48]	@ 0x30
 800c38a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c38c:	e75a      	b.n	800c244 <_dtoa_r+0x41c>
 800c38e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c390:	4b69      	ldr	r3, [pc, #420]	@ (800c538 <_dtoa_r+0x710>)
 800c392:	3a01      	subs	r2, #1
 800c394:	00d2      	lsls	r2, r2, #3
 800c396:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c398:	189b      	adds	r3, r3, r2
 800c39a:	681a      	ldr	r2, [r3, #0]
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	2900      	cmp	r1, #0
 800c3a0:	d04c      	beq.n	800c43c <_dtoa_r+0x614>
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	496b      	ldr	r1, [pc, #428]	@ (800c554 <_dtoa_r+0x72c>)
 800c3a6:	f7f5 fc55 	bl	8001c54 <__aeabi_ddiv>
 800c3aa:	0032      	movs	r2, r6
 800c3ac:	003b      	movs	r3, r7
 800c3ae:	f7f6 fb5d 	bl	8002a6c <__aeabi_dsub>
 800c3b2:	9a08      	ldr	r2, [sp, #32]
 800c3b4:	0006      	movs	r6, r0
 800c3b6:	4694      	mov	ip, r2
 800c3b8:	000f      	movs	r7, r1
 800c3ba:	9b08      	ldr	r3, [sp, #32]
 800c3bc:	9316      	str	r3, [sp, #88]	@ 0x58
 800c3be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c3c0:	4463      	add	r3, ip
 800c3c2:	9311      	str	r3, [sp, #68]	@ 0x44
 800c3c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c3c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3c8:	f7f6 ff0e 	bl	80031e8 <__aeabi_d2iz>
 800c3cc:	0005      	movs	r5, r0
 800c3ce:	f7f6 ff47 	bl	8003260 <__aeabi_i2d>
 800c3d2:	0002      	movs	r2, r0
 800c3d4:	000b      	movs	r3, r1
 800c3d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c3d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3da:	f7f6 fb47 	bl	8002a6c <__aeabi_dsub>
 800c3de:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c3e0:	3530      	adds	r5, #48	@ 0x30
 800c3e2:	1c5c      	adds	r4, r3, #1
 800c3e4:	701d      	strb	r5, [r3, #0]
 800c3e6:	0032      	movs	r2, r6
 800c3e8:	003b      	movs	r3, r7
 800c3ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c3ee:	f7f4 f833 	bl	8000458 <__aeabi_dcmplt>
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	d16a      	bne.n	800c4cc <_dtoa_r+0x6a4>
 800c3f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c3f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	4950      	ldr	r1, [pc, #320]	@ (800c540 <_dtoa_r+0x718>)
 800c3fe:	f7f6 fb35 	bl	8002a6c <__aeabi_dsub>
 800c402:	0032      	movs	r2, r6
 800c404:	003b      	movs	r3, r7
 800c406:	f7f4 f827 	bl	8000458 <__aeabi_dcmplt>
 800c40a:	2800      	cmp	r0, #0
 800c40c:	d000      	beq.n	800c410 <_dtoa_r+0x5e8>
 800c40e:	e0a5      	b.n	800c55c <_dtoa_r+0x734>
 800c410:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c412:	42a3      	cmp	r3, r4
 800c414:	d100      	bne.n	800c418 <_dtoa_r+0x5f0>
 800c416:	e742      	b.n	800c29e <_dtoa_r+0x476>
 800c418:	2200      	movs	r2, #0
 800c41a:	0030      	movs	r0, r6
 800c41c:	0039      	movs	r1, r7
 800c41e:	4b49      	ldr	r3, [pc, #292]	@ (800c544 <_dtoa_r+0x71c>)
 800c420:	f7f6 f85c 	bl	80024dc <__aeabi_dmul>
 800c424:	2200      	movs	r2, #0
 800c426:	0006      	movs	r6, r0
 800c428:	000f      	movs	r7, r1
 800c42a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c42c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c42e:	4b45      	ldr	r3, [pc, #276]	@ (800c544 <_dtoa_r+0x71c>)
 800c430:	f7f6 f854 	bl	80024dc <__aeabi_dmul>
 800c434:	9416      	str	r4, [sp, #88]	@ 0x58
 800c436:	900a      	str	r0, [sp, #40]	@ 0x28
 800c438:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c43a:	e7c3      	b.n	800c3c4 <_dtoa_r+0x59c>
 800c43c:	0030      	movs	r0, r6
 800c43e:	0039      	movs	r1, r7
 800c440:	f7f6 f84c 	bl	80024dc <__aeabi_dmul>
 800c444:	9d08      	ldr	r5, [sp, #32]
 800c446:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c448:	002b      	movs	r3, r5
 800c44a:	4694      	mov	ip, r2
 800c44c:	9016      	str	r0, [sp, #88]	@ 0x58
 800c44e:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c450:	4463      	add	r3, ip
 800c452:	9319      	str	r3, [sp, #100]	@ 0x64
 800c454:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c456:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c458:	f7f6 fec6 	bl	80031e8 <__aeabi_d2iz>
 800c45c:	0004      	movs	r4, r0
 800c45e:	f7f6 feff 	bl	8003260 <__aeabi_i2d>
 800c462:	000b      	movs	r3, r1
 800c464:	0002      	movs	r2, r0
 800c466:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c468:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c46a:	f7f6 faff 	bl	8002a6c <__aeabi_dsub>
 800c46e:	3430      	adds	r4, #48	@ 0x30
 800c470:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c472:	702c      	strb	r4, [r5, #0]
 800c474:	3501      	adds	r5, #1
 800c476:	0006      	movs	r6, r0
 800c478:	000f      	movs	r7, r1
 800c47a:	42ab      	cmp	r3, r5
 800c47c:	d129      	bne.n	800c4d2 <_dtoa_r+0x6aa>
 800c47e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c480:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800c482:	9b08      	ldr	r3, [sp, #32]
 800c484:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800c486:	469c      	mov	ip, r3
 800c488:	2200      	movs	r2, #0
 800c48a:	4b32      	ldr	r3, [pc, #200]	@ (800c554 <_dtoa_r+0x72c>)
 800c48c:	4464      	add	r4, ip
 800c48e:	f7f5 f87d 	bl	800158c <__aeabi_dadd>
 800c492:	0002      	movs	r2, r0
 800c494:	000b      	movs	r3, r1
 800c496:	0030      	movs	r0, r6
 800c498:	0039      	movs	r1, r7
 800c49a:	f7f3 fff1 	bl	8000480 <__aeabi_dcmpgt>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d15c      	bne.n	800c55c <_dtoa_r+0x734>
 800c4a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c4a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c4a6:	2000      	movs	r0, #0
 800c4a8:	492a      	ldr	r1, [pc, #168]	@ (800c554 <_dtoa_r+0x72c>)
 800c4aa:	f7f6 fadf 	bl	8002a6c <__aeabi_dsub>
 800c4ae:	0002      	movs	r2, r0
 800c4b0:	000b      	movs	r3, r1
 800c4b2:	0030      	movs	r0, r6
 800c4b4:	0039      	movs	r1, r7
 800c4b6:	f7f3 ffcf 	bl	8000458 <__aeabi_dcmplt>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d100      	bne.n	800c4c0 <_dtoa_r+0x698>
 800c4be:	e6ee      	b.n	800c29e <_dtoa_r+0x476>
 800c4c0:	0023      	movs	r3, r4
 800c4c2:	3c01      	subs	r4, #1
 800c4c4:	7822      	ldrb	r2, [r4, #0]
 800c4c6:	2a30      	cmp	r2, #48	@ 0x30
 800c4c8:	d0fa      	beq.n	800c4c0 <_dtoa_r+0x698>
 800c4ca:	001c      	movs	r4, r3
 800c4cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4ce:	9304      	str	r3, [sp, #16]
 800c4d0:	e73e      	b.n	800c350 <_dtoa_r+0x528>
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	4b1b      	ldr	r3, [pc, #108]	@ (800c544 <_dtoa_r+0x71c>)
 800c4d6:	f7f6 f801 	bl	80024dc <__aeabi_dmul>
 800c4da:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c4de:	e7b9      	b.n	800c454 <_dtoa_r+0x62c>
 800c4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d10c      	bne.n	800c500 <_dtoa_r+0x6d8>
 800c4e6:	9806      	ldr	r0, [sp, #24]
 800c4e8:	9907      	ldr	r1, [sp, #28]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	4b18      	ldr	r3, [pc, #96]	@ (800c550 <_dtoa_r+0x728>)
 800c4ee:	f7f5 fff5 	bl	80024dc <__aeabi_dmul>
 800c4f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c4f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4f6:	f7f3 ffcd 	bl	8000494 <__aeabi_dcmpge>
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	d100      	bne.n	800c500 <_dtoa_r+0x6d8>
 800c4fe:	e164      	b.n	800c7ca <_dtoa_r+0x9a2>
 800c500:	2600      	movs	r6, #0
 800c502:	0037      	movs	r7, r6
 800c504:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c506:	9c08      	ldr	r4, [sp, #32]
 800c508:	43db      	mvns	r3, r3
 800c50a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c50c:	2300      	movs	r3, #0
 800c50e:	9304      	str	r3, [sp, #16]
 800c510:	0031      	movs	r1, r6
 800c512:	9803      	ldr	r0, [sp, #12]
 800c514:	f000 fe5e 	bl	800d1d4 <_Bfree>
 800c518:	2f00      	cmp	r7, #0
 800c51a:	d0d7      	beq.n	800c4cc <_dtoa_r+0x6a4>
 800c51c:	9b04      	ldr	r3, [sp, #16]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d005      	beq.n	800c52e <_dtoa_r+0x706>
 800c522:	42bb      	cmp	r3, r7
 800c524:	d003      	beq.n	800c52e <_dtoa_r+0x706>
 800c526:	0019      	movs	r1, r3
 800c528:	9803      	ldr	r0, [sp, #12]
 800c52a:	f000 fe53 	bl	800d1d4 <_Bfree>
 800c52e:	0039      	movs	r1, r7
 800c530:	9803      	ldr	r0, [sp, #12]
 800c532:	f000 fe4f 	bl	800d1d4 <_Bfree>
 800c536:	e7c9      	b.n	800c4cc <_dtoa_r+0x6a4>
 800c538:	0800e678 	.word	0x0800e678
 800c53c:	0800e650 	.word	0x0800e650
 800c540:	3ff00000 	.word	0x3ff00000
 800c544:	40240000 	.word	0x40240000
 800c548:	401c0000 	.word	0x401c0000
 800c54c:	fcc00000 	.word	0xfcc00000
 800c550:	40140000 	.word	0x40140000
 800c554:	3fe00000 	.word	0x3fe00000
 800c558:	9b04      	ldr	r3, [sp, #16]
 800c55a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c55c:	0023      	movs	r3, r4
 800c55e:	001c      	movs	r4, r3
 800c560:	3b01      	subs	r3, #1
 800c562:	781a      	ldrb	r2, [r3, #0]
 800c564:	2a39      	cmp	r2, #57	@ 0x39
 800c566:	d108      	bne.n	800c57a <_dtoa_r+0x752>
 800c568:	9a08      	ldr	r2, [sp, #32]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d1f7      	bne.n	800c55e <_dtoa_r+0x736>
 800c56e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c570:	9908      	ldr	r1, [sp, #32]
 800c572:	3201      	adds	r2, #1
 800c574:	920c      	str	r2, [sp, #48]	@ 0x30
 800c576:	2230      	movs	r2, #48	@ 0x30
 800c578:	700a      	strb	r2, [r1, #0]
 800c57a:	781a      	ldrb	r2, [r3, #0]
 800c57c:	3201      	adds	r2, #1
 800c57e:	701a      	strb	r2, [r3, #0]
 800c580:	e7a4      	b.n	800c4cc <_dtoa_r+0x6a4>
 800c582:	2200      	movs	r2, #0
 800c584:	4bc6      	ldr	r3, [pc, #792]	@ (800c8a0 <_dtoa_r+0xa78>)
 800c586:	f7f5 ffa9 	bl	80024dc <__aeabi_dmul>
 800c58a:	2200      	movs	r2, #0
 800c58c:	2300      	movs	r3, #0
 800c58e:	0006      	movs	r6, r0
 800c590:	000f      	movs	r7, r1
 800c592:	f7f3 ff5b 	bl	800044c <__aeabi_dcmpeq>
 800c596:	2800      	cmp	r0, #0
 800c598:	d100      	bne.n	800c59c <_dtoa_r+0x774>
 800c59a:	e6a1      	b.n	800c2e0 <_dtoa_r+0x4b8>
 800c59c:	e6d8      	b.n	800c350 <_dtoa_r+0x528>
 800c59e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c5a0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c5a2:	9c06      	ldr	r4, [sp, #24]
 800c5a4:	2f00      	cmp	r7, #0
 800c5a6:	d014      	beq.n	800c5d2 <_dtoa_r+0x7aa>
 800c5a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c5aa:	2a01      	cmp	r2, #1
 800c5ac:	dd00      	ble.n	800c5b0 <_dtoa_r+0x788>
 800c5ae:	e0c8      	b.n	800c742 <_dtoa_r+0x91a>
 800c5b0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c5b2:	2a00      	cmp	r2, #0
 800c5b4:	d100      	bne.n	800c5b8 <_dtoa_r+0x790>
 800c5b6:	e0be      	b.n	800c736 <_dtoa_r+0x90e>
 800c5b8:	4aba      	ldr	r2, [pc, #744]	@ (800c8a4 <_dtoa_r+0xa7c>)
 800c5ba:	189b      	adds	r3, r3, r2
 800c5bc:	9a06      	ldr	r2, [sp, #24]
 800c5be:	2101      	movs	r1, #1
 800c5c0:	18d2      	adds	r2, r2, r3
 800c5c2:	9206      	str	r2, [sp, #24]
 800c5c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5c6:	9803      	ldr	r0, [sp, #12]
 800c5c8:	18d3      	adds	r3, r2, r3
 800c5ca:	930d      	str	r3, [sp, #52]	@ 0x34
 800c5cc:	f000 feba 	bl	800d344 <__i2b>
 800c5d0:	0007      	movs	r7, r0
 800c5d2:	2c00      	cmp	r4, #0
 800c5d4:	d00e      	beq.n	800c5f4 <_dtoa_r+0x7cc>
 800c5d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	dd0b      	ble.n	800c5f4 <_dtoa_r+0x7cc>
 800c5dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5de:	0023      	movs	r3, r4
 800c5e0:	4294      	cmp	r4, r2
 800c5e2:	dd00      	ble.n	800c5e6 <_dtoa_r+0x7be>
 800c5e4:	0013      	movs	r3, r2
 800c5e6:	9a06      	ldr	r2, [sp, #24]
 800c5e8:	1ae4      	subs	r4, r4, r3
 800c5ea:	1ad2      	subs	r2, r2, r3
 800c5ec:	9206      	str	r2, [sp, #24]
 800c5ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	930d      	str	r3, [sp, #52]	@ 0x34
 800c5f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d01f      	beq.n	800c63a <_dtoa_r+0x812>
 800c5fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d100      	bne.n	800c602 <_dtoa_r+0x7da>
 800c600:	e0b5      	b.n	800c76e <_dtoa_r+0x946>
 800c602:	2d00      	cmp	r5, #0
 800c604:	d010      	beq.n	800c628 <_dtoa_r+0x800>
 800c606:	0039      	movs	r1, r7
 800c608:	002a      	movs	r2, r5
 800c60a:	9803      	ldr	r0, [sp, #12]
 800c60c:	f000 ff64 	bl	800d4d8 <__pow5mult>
 800c610:	9a05      	ldr	r2, [sp, #20]
 800c612:	0001      	movs	r1, r0
 800c614:	0007      	movs	r7, r0
 800c616:	9803      	ldr	r0, [sp, #12]
 800c618:	f000 feac 	bl	800d374 <__multiply>
 800c61c:	0006      	movs	r6, r0
 800c61e:	9905      	ldr	r1, [sp, #20]
 800c620:	9803      	ldr	r0, [sp, #12]
 800c622:	f000 fdd7 	bl	800d1d4 <_Bfree>
 800c626:	9605      	str	r6, [sp, #20]
 800c628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c62a:	1b5a      	subs	r2, r3, r5
 800c62c:	42ab      	cmp	r3, r5
 800c62e:	d004      	beq.n	800c63a <_dtoa_r+0x812>
 800c630:	9905      	ldr	r1, [sp, #20]
 800c632:	9803      	ldr	r0, [sp, #12]
 800c634:	f000 ff50 	bl	800d4d8 <__pow5mult>
 800c638:	9005      	str	r0, [sp, #20]
 800c63a:	2101      	movs	r1, #1
 800c63c:	9803      	ldr	r0, [sp, #12]
 800c63e:	f000 fe81 	bl	800d344 <__i2b>
 800c642:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c644:	0006      	movs	r6, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d100      	bne.n	800c64c <_dtoa_r+0x824>
 800c64a:	e1bc      	b.n	800c9c6 <_dtoa_r+0xb9e>
 800c64c:	001a      	movs	r2, r3
 800c64e:	0001      	movs	r1, r0
 800c650:	9803      	ldr	r0, [sp, #12]
 800c652:	f000 ff41 	bl	800d4d8 <__pow5mult>
 800c656:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c658:	0006      	movs	r6, r0
 800c65a:	2500      	movs	r5, #0
 800c65c:	2b01      	cmp	r3, #1
 800c65e:	dc16      	bgt.n	800c68e <_dtoa_r+0x866>
 800c660:	2500      	movs	r5, #0
 800c662:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c664:	42ab      	cmp	r3, r5
 800c666:	d10e      	bne.n	800c686 <_dtoa_r+0x85e>
 800c668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c66a:	031b      	lsls	r3, r3, #12
 800c66c:	42ab      	cmp	r3, r5
 800c66e:	d10a      	bne.n	800c686 <_dtoa_r+0x85e>
 800c670:	4b8d      	ldr	r3, [pc, #564]	@ (800c8a8 <_dtoa_r+0xa80>)
 800c672:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c674:	4213      	tst	r3, r2
 800c676:	d006      	beq.n	800c686 <_dtoa_r+0x85e>
 800c678:	9b06      	ldr	r3, [sp, #24]
 800c67a:	3501      	adds	r5, #1
 800c67c:	3301      	adds	r3, #1
 800c67e:	9306      	str	r3, [sp, #24]
 800c680:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c682:	3301      	adds	r3, #1
 800c684:	930d      	str	r3, [sp, #52]	@ 0x34
 800c686:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c688:	2001      	movs	r0, #1
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d008      	beq.n	800c6a0 <_dtoa_r+0x878>
 800c68e:	6933      	ldr	r3, [r6, #16]
 800c690:	3303      	adds	r3, #3
 800c692:	009b      	lsls	r3, r3, #2
 800c694:	18f3      	adds	r3, r6, r3
 800c696:	6858      	ldr	r0, [r3, #4]
 800c698:	f000 fe04 	bl	800d2a4 <__hi0bits>
 800c69c:	2320      	movs	r3, #32
 800c69e:	1a18      	subs	r0, r3, r0
 800c6a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6a2:	1818      	adds	r0, r3, r0
 800c6a4:	0002      	movs	r2, r0
 800c6a6:	231f      	movs	r3, #31
 800c6a8:	401a      	ands	r2, r3
 800c6aa:	4218      	tst	r0, r3
 800c6ac:	d065      	beq.n	800c77a <_dtoa_r+0x952>
 800c6ae:	3301      	adds	r3, #1
 800c6b0:	1a9b      	subs	r3, r3, r2
 800c6b2:	2b04      	cmp	r3, #4
 800c6b4:	dd5d      	ble.n	800c772 <_dtoa_r+0x94a>
 800c6b6:	231c      	movs	r3, #28
 800c6b8:	1a9b      	subs	r3, r3, r2
 800c6ba:	9a06      	ldr	r2, [sp, #24]
 800c6bc:	18e4      	adds	r4, r4, r3
 800c6be:	18d2      	adds	r2, r2, r3
 800c6c0:	9206      	str	r2, [sp, #24]
 800c6c2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c6c4:	18d3      	adds	r3, r2, r3
 800c6c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c6c8:	9b06      	ldr	r3, [sp, #24]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	dd05      	ble.n	800c6da <_dtoa_r+0x8b2>
 800c6ce:	001a      	movs	r2, r3
 800c6d0:	9905      	ldr	r1, [sp, #20]
 800c6d2:	9803      	ldr	r0, [sp, #12]
 800c6d4:	f000 ff5c 	bl	800d590 <__lshift>
 800c6d8:	9005      	str	r0, [sp, #20]
 800c6da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	dd05      	ble.n	800c6ec <_dtoa_r+0x8c4>
 800c6e0:	0031      	movs	r1, r6
 800c6e2:	001a      	movs	r2, r3
 800c6e4:	9803      	ldr	r0, [sp, #12]
 800c6e6:	f000 ff53 	bl	800d590 <__lshift>
 800c6ea:	0006      	movs	r6, r0
 800c6ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d045      	beq.n	800c77e <_dtoa_r+0x956>
 800c6f2:	0031      	movs	r1, r6
 800c6f4:	9805      	ldr	r0, [sp, #20]
 800c6f6:	f000 ffb7 	bl	800d668 <__mcmp>
 800c6fa:	2800      	cmp	r0, #0
 800c6fc:	da3f      	bge.n	800c77e <_dtoa_r+0x956>
 800c6fe:	9b04      	ldr	r3, [sp, #16]
 800c700:	220a      	movs	r2, #10
 800c702:	3b01      	subs	r3, #1
 800c704:	930c      	str	r3, [sp, #48]	@ 0x30
 800c706:	9905      	ldr	r1, [sp, #20]
 800c708:	2300      	movs	r3, #0
 800c70a:	9803      	ldr	r0, [sp, #12]
 800c70c:	f000 fd86 	bl	800d21c <__multadd>
 800c710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c712:	9005      	str	r0, [sp, #20]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d100      	bne.n	800c71a <_dtoa_r+0x8f2>
 800c718:	e15c      	b.n	800c9d4 <_dtoa_r+0xbac>
 800c71a:	2300      	movs	r3, #0
 800c71c:	0039      	movs	r1, r7
 800c71e:	220a      	movs	r2, #10
 800c720:	9803      	ldr	r0, [sp, #12]
 800c722:	f000 fd7b 	bl	800d21c <__multadd>
 800c726:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c728:	0007      	movs	r7, r0
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	dc55      	bgt.n	800c7da <_dtoa_r+0x9b2>
 800c72e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c730:	2b02      	cmp	r3, #2
 800c732:	dc2d      	bgt.n	800c790 <_dtoa_r+0x968>
 800c734:	e051      	b.n	800c7da <_dtoa_r+0x9b2>
 800c736:	2336      	movs	r3, #54	@ 0x36
 800c738:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c73a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c73c:	9c06      	ldr	r4, [sp, #24]
 800c73e:	1a9b      	subs	r3, r3, r2
 800c740:	e73c      	b.n	800c5bc <_dtoa_r+0x794>
 800c742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c744:	1e5d      	subs	r5, r3, #1
 800c746:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c748:	42ab      	cmp	r3, r5
 800c74a:	db08      	blt.n	800c75e <_dtoa_r+0x936>
 800c74c:	1b5d      	subs	r5, r3, r5
 800c74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c750:	9c06      	ldr	r4, [sp, #24]
 800c752:	2b00      	cmp	r3, #0
 800c754:	db00      	blt.n	800c758 <_dtoa_r+0x930>
 800c756:	e731      	b.n	800c5bc <_dtoa_r+0x794>
 800c758:	1ae4      	subs	r4, r4, r3
 800c75a:	2300      	movs	r3, #0
 800c75c:	e72e      	b.n	800c5bc <_dtoa_r+0x794>
 800c75e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c760:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c762:	1aeb      	subs	r3, r5, r3
 800c764:	18d3      	adds	r3, r2, r3
 800c766:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c768:	9314      	str	r3, [sp, #80]	@ 0x50
 800c76a:	2500      	movs	r5, #0
 800c76c:	e7ef      	b.n	800c74e <_dtoa_r+0x926>
 800c76e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c770:	e75e      	b.n	800c630 <_dtoa_r+0x808>
 800c772:	2b04      	cmp	r3, #4
 800c774:	d0a8      	beq.n	800c6c8 <_dtoa_r+0x8a0>
 800c776:	331c      	adds	r3, #28
 800c778:	e79f      	b.n	800c6ba <_dtoa_r+0x892>
 800c77a:	0013      	movs	r3, r2
 800c77c:	e7fb      	b.n	800c776 <_dtoa_r+0x94e>
 800c77e:	9b04      	ldr	r3, [sp, #16]
 800c780:	930c      	str	r3, [sp, #48]	@ 0x30
 800c782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c784:	930e      	str	r3, [sp, #56]	@ 0x38
 800c786:	2b00      	cmp	r3, #0
 800c788:	dc23      	bgt.n	800c7d2 <_dtoa_r+0x9aa>
 800c78a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	dd20      	ble.n	800c7d2 <_dtoa_r+0x9aa>
 800c790:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c792:	2b00      	cmp	r3, #0
 800c794:	d000      	beq.n	800c798 <_dtoa_r+0x970>
 800c796:	e6b5      	b.n	800c504 <_dtoa_r+0x6dc>
 800c798:	0031      	movs	r1, r6
 800c79a:	2205      	movs	r2, #5
 800c79c:	9803      	ldr	r0, [sp, #12]
 800c79e:	f000 fd3d 	bl	800d21c <__multadd>
 800c7a2:	0006      	movs	r6, r0
 800c7a4:	0001      	movs	r1, r0
 800c7a6:	9805      	ldr	r0, [sp, #20]
 800c7a8:	f000 ff5e 	bl	800d668 <__mcmp>
 800c7ac:	2800      	cmp	r0, #0
 800c7ae:	dc00      	bgt.n	800c7b2 <_dtoa_r+0x98a>
 800c7b0:	e6a8      	b.n	800c504 <_dtoa_r+0x6dc>
 800c7b2:	9b08      	ldr	r3, [sp, #32]
 800c7b4:	9a08      	ldr	r2, [sp, #32]
 800c7b6:	1c5c      	adds	r4, r3, #1
 800c7b8:	2331      	movs	r3, #49	@ 0x31
 800c7ba:	7013      	strb	r3, [r2, #0]
 800c7bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7be:	3301      	adds	r3, #1
 800c7c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7c2:	e6a3      	b.n	800c50c <_dtoa_r+0x6e4>
 800c7c4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c7c6:	0037      	movs	r7, r6
 800c7c8:	e7f3      	b.n	800c7b2 <_dtoa_r+0x98a>
 800c7ca:	9b04      	ldr	r3, [sp, #16]
 800c7cc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c7ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7d0:	e7f9      	b.n	800c7c6 <_dtoa_r+0x99e>
 800c7d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d100      	bne.n	800c7da <_dtoa_r+0x9b2>
 800c7d8:	e100      	b.n	800c9dc <_dtoa_r+0xbb4>
 800c7da:	2c00      	cmp	r4, #0
 800c7dc:	dd05      	ble.n	800c7ea <_dtoa_r+0x9c2>
 800c7de:	0039      	movs	r1, r7
 800c7e0:	0022      	movs	r2, r4
 800c7e2:	9803      	ldr	r0, [sp, #12]
 800c7e4:	f000 fed4 	bl	800d590 <__lshift>
 800c7e8:	0007      	movs	r7, r0
 800c7ea:	0038      	movs	r0, r7
 800c7ec:	2d00      	cmp	r5, #0
 800c7ee:	d018      	beq.n	800c822 <_dtoa_r+0x9fa>
 800c7f0:	6879      	ldr	r1, [r7, #4]
 800c7f2:	9803      	ldr	r0, [sp, #12]
 800c7f4:	f000 fcaa 	bl	800d14c <_Balloc>
 800c7f8:	1e04      	subs	r4, r0, #0
 800c7fa:	d105      	bne.n	800c808 <_dtoa_r+0x9e0>
 800c7fc:	0022      	movs	r2, r4
 800c7fe:	4b2b      	ldr	r3, [pc, #172]	@ (800c8ac <_dtoa_r+0xa84>)
 800c800:	482b      	ldr	r0, [pc, #172]	@ (800c8b0 <_dtoa_r+0xa88>)
 800c802:	492c      	ldr	r1, [pc, #176]	@ (800c8b4 <_dtoa_r+0xa8c>)
 800c804:	f7ff fb25 	bl	800be52 <_dtoa_r+0x2a>
 800c808:	0039      	movs	r1, r7
 800c80a:	693a      	ldr	r2, [r7, #16]
 800c80c:	310c      	adds	r1, #12
 800c80e:	3202      	adds	r2, #2
 800c810:	0092      	lsls	r2, r2, #2
 800c812:	300c      	adds	r0, #12
 800c814:	f7ff fa70 	bl	800bcf8 <memcpy>
 800c818:	2201      	movs	r2, #1
 800c81a:	0021      	movs	r1, r4
 800c81c:	9803      	ldr	r0, [sp, #12]
 800c81e:	f000 feb7 	bl	800d590 <__lshift>
 800c822:	9b08      	ldr	r3, [sp, #32]
 800c824:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c826:	9306      	str	r3, [sp, #24]
 800c828:	3b01      	subs	r3, #1
 800c82a:	189b      	adds	r3, r3, r2
 800c82c:	2201      	movs	r2, #1
 800c82e:	9704      	str	r7, [sp, #16]
 800c830:	0007      	movs	r7, r0
 800c832:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c836:	4013      	ands	r3, r2
 800c838:	930e      	str	r3, [sp, #56]	@ 0x38
 800c83a:	0031      	movs	r1, r6
 800c83c:	9805      	ldr	r0, [sp, #20]
 800c83e:	f7ff fa64 	bl	800bd0a <quorem>
 800c842:	9904      	ldr	r1, [sp, #16]
 800c844:	0005      	movs	r5, r0
 800c846:	900a      	str	r0, [sp, #40]	@ 0x28
 800c848:	9805      	ldr	r0, [sp, #20]
 800c84a:	f000 ff0d 	bl	800d668 <__mcmp>
 800c84e:	003a      	movs	r2, r7
 800c850:	900d      	str	r0, [sp, #52]	@ 0x34
 800c852:	0031      	movs	r1, r6
 800c854:	9803      	ldr	r0, [sp, #12]
 800c856:	f000 ff23 	bl	800d6a0 <__mdiff>
 800c85a:	2201      	movs	r2, #1
 800c85c:	68c3      	ldr	r3, [r0, #12]
 800c85e:	0004      	movs	r4, r0
 800c860:	3530      	adds	r5, #48	@ 0x30
 800c862:	9209      	str	r2, [sp, #36]	@ 0x24
 800c864:	2b00      	cmp	r3, #0
 800c866:	d104      	bne.n	800c872 <_dtoa_r+0xa4a>
 800c868:	0001      	movs	r1, r0
 800c86a:	9805      	ldr	r0, [sp, #20]
 800c86c:	f000 fefc 	bl	800d668 <__mcmp>
 800c870:	9009      	str	r0, [sp, #36]	@ 0x24
 800c872:	0021      	movs	r1, r4
 800c874:	9803      	ldr	r0, [sp, #12]
 800c876:	f000 fcad 	bl	800d1d4 <_Bfree>
 800c87a:	9b06      	ldr	r3, [sp, #24]
 800c87c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c87e:	1c5c      	adds	r4, r3, #1
 800c880:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c882:	4313      	orrs	r3, r2
 800c884:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c886:	4313      	orrs	r3, r2
 800c888:	d116      	bne.n	800c8b8 <_dtoa_r+0xa90>
 800c88a:	2d39      	cmp	r5, #57	@ 0x39
 800c88c:	d02f      	beq.n	800c8ee <_dtoa_r+0xac6>
 800c88e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c890:	2b00      	cmp	r3, #0
 800c892:	dd01      	ble.n	800c898 <_dtoa_r+0xa70>
 800c894:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c896:	3531      	adds	r5, #49	@ 0x31
 800c898:	9b06      	ldr	r3, [sp, #24]
 800c89a:	701d      	strb	r5, [r3, #0]
 800c89c:	e638      	b.n	800c510 <_dtoa_r+0x6e8>
 800c89e:	46c0      	nop			@ (mov r8, r8)
 800c8a0:	40240000 	.word	0x40240000
 800c8a4:	00000433 	.word	0x00000433
 800c8a8:	7ff00000 	.word	0x7ff00000
 800c8ac:	0800e5c8 	.word	0x0800e5c8
 800c8b0:	0800e570 	.word	0x0800e570
 800c8b4:	000002ef 	.word	0x000002ef
 800c8b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	db04      	blt.n	800c8c8 <_dtoa_r+0xaa0>
 800c8be:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8c4:	4313      	orrs	r3, r2
 800c8c6:	d11e      	bne.n	800c906 <_dtoa_r+0xade>
 800c8c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	dde4      	ble.n	800c898 <_dtoa_r+0xa70>
 800c8ce:	9905      	ldr	r1, [sp, #20]
 800c8d0:	2201      	movs	r2, #1
 800c8d2:	9803      	ldr	r0, [sp, #12]
 800c8d4:	f000 fe5c 	bl	800d590 <__lshift>
 800c8d8:	0031      	movs	r1, r6
 800c8da:	9005      	str	r0, [sp, #20]
 800c8dc:	f000 fec4 	bl	800d668 <__mcmp>
 800c8e0:	2800      	cmp	r0, #0
 800c8e2:	dc02      	bgt.n	800c8ea <_dtoa_r+0xac2>
 800c8e4:	d1d8      	bne.n	800c898 <_dtoa_r+0xa70>
 800c8e6:	07eb      	lsls	r3, r5, #31
 800c8e8:	d5d6      	bpl.n	800c898 <_dtoa_r+0xa70>
 800c8ea:	2d39      	cmp	r5, #57	@ 0x39
 800c8ec:	d1d2      	bne.n	800c894 <_dtoa_r+0xa6c>
 800c8ee:	2339      	movs	r3, #57	@ 0x39
 800c8f0:	9a06      	ldr	r2, [sp, #24]
 800c8f2:	7013      	strb	r3, [r2, #0]
 800c8f4:	0023      	movs	r3, r4
 800c8f6:	001c      	movs	r4, r3
 800c8f8:	3b01      	subs	r3, #1
 800c8fa:	781a      	ldrb	r2, [r3, #0]
 800c8fc:	2a39      	cmp	r2, #57	@ 0x39
 800c8fe:	d04f      	beq.n	800c9a0 <_dtoa_r+0xb78>
 800c900:	3201      	adds	r2, #1
 800c902:	701a      	strb	r2, [r3, #0]
 800c904:	e604      	b.n	800c510 <_dtoa_r+0x6e8>
 800c906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c908:	2b00      	cmp	r3, #0
 800c90a:	dd03      	ble.n	800c914 <_dtoa_r+0xaec>
 800c90c:	2d39      	cmp	r5, #57	@ 0x39
 800c90e:	d0ee      	beq.n	800c8ee <_dtoa_r+0xac6>
 800c910:	3501      	adds	r5, #1
 800c912:	e7c1      	b.n	800c898 <_dtoa_r+0xa70>
 800c914:	9b06      	ldr	r3, [sp, #24]
 800c916:	9a06      	ldr	r2, [sp, #24]
 800c918:	701d      	strb	r5, [r3, #0]
 800c91a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d02a      	beq.n	800c976 <_dtoa_r+0xb4e>
 800c920:	2300      	movs	r3, #0
 800c922:	220a      	movs	r2, #10
 800c924:	9905      	ldr	r1, [sp, #20]
 800c926:	9803      	ldr	r0, [sp, #12]
 800c928:	f000 fc78 	bl	800d21c <__multadd>
 800c92c:	9b04      	ldr	r3, [sp, #16]
 800c92e:	9005      	str	r0, [sp, #20]
 800c930:	42bb      	cmp	r3, r7
 800c932:	d109      	bne.n	800c948 <_dtoa_r+0xb20>
 800c934:	2300      	movs	r3, #0
 800c936:	220a      	movs	r2, #10
 800c938:	9904      	ldr	r1, [sp, #16]
 800c93a:	9803      	ldr	r0, [sp, #12]
 800c93c:	f000 fc6e 	bl	800d21c <__multadd>
 800c940:	9004      	str	r0, [sp, #16]
 800c942:	0007      	movs	r7, r0
 800c944:	9406      	str	r4, [sp, #24]
 800c946:	e778      	b.n	800c83a <_dtoa_r+0xa12>
 800c948:	9904      	ldr	r1, [sp, #16]
 800c94a:	2300      	movs	r3, #0
 800c94c:	220a      	movs	r2, #10
 800c94e:	9803      	ldr	r0, [sp, #12]
 800c950:	f000 fc64 	bl	800d21c <__multadd>
 800c954:	2300      	movs	r3, #0
 800c956:	9004      	str	r0, [sp, #16]
 800c958:	220a      	movs	r2, #10
 800c95a:	0039      	movs	r1, r7
 800c95c:	9803      	ldr	r0, [sp, #12]
 800c95e:	f000 fc5d 	bl	800d21c <__multadd>
 800c962:	e7ee      	b.n	800c942 <_dtoa_r+0xb1a>
 800c964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c966:	2401      	movs	r4, #1
 800c968:	2b00      	cmp	r3, #0
 800c96a:	dd00      	ble.n	800c96e <_dtoa_r+0xb46>
 800c96c:	001c      	movs	r4, r3
 800c96e:	9b08      	ldr	r3, [sp, #32]
 800c970:	191c      	adds	r4, r3, r4
 800c972:	2300      	movs	r3, #0
 800c974:	9304      	str	r3, [sp, #16]
 800c976:	9905      	ldr	r1, [sp, #20]
 800c978:	2201      	movs	r2, #1
 800c97a:	9803      	ldr	r0, [sp, #12]
 800c97c:	f000 fe08 	bl	800d590 <__lshift>
 800c980:	0031      	movs	r1, r6
 800c982:	9005      	str	r0, [sp, #20]
 800c984:	f000 fe70 	bl	800d668 <__mcmp>
 800c988:	2800      	cmp	r0, #0
 800c98a:	dcb3      	bgt.n	800c8f4 <_dtoa_r+0xacc>
 800c98c:	d101      	bne.n	800c992 <_dtoa_r+0xb6a>
 800c98e:	07ed      	lsls	r5, r5, #31
 800c990:	d4b0      	bmi.n	800c8f4 <_dtoa_r+0xacc>
 800c992:	0023      	movs	r3, r4
 800c994:	001c      	movs	r4, r3
 800c996:	3b01      	subs	r3, #1
 800c998:	781a      	ldrb	r2, [r3, #0]
 800c99a:	2a30      	cmp	r2, #48	@ 0x30
 800c99c:	d0fa      	beq.n	800c994 <_dtoa_r+0xb6c>
 800c99e:	e5b7      	b.n	800c510 <_dtoa_r+0x6e8>
 800c9a0:	9a08      	ldr	r2, [sp, #32]
 800c9a2:	429a      	cmp	r2, r3
 800c9a4:	d1a7      	bne.n	800c8f6 <_dtoa_r+0xace>
 800c9a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9a8:	3301      	adds	r3, #1
 800c9aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800c9ac:	2331      	movs	r3, #49	@ 0x31
 800c9ae:	7013      	strb	r3, [r2, #0]
 800c9b0:	e5ae      	b.n	800c510 <_dtoa_r+0x6e8>
 800c9b2:	4b15      	ldr	r3, [pc, #84]	@ (800ca08 <_dtoa_r+0xbe0>)
 800c9b4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c9b6:	9308      	str	r3, [sp, #32]
 800c9b8:	4b14      	ldr	r3, [pc, #80]	@ (800ca0c <_dtoa_r+0xbe4>)
 800c9ba:	2a00      	cmp	r2, #0
 800c9bc:	d001      	beq.n	800c9c2 <_dtoa_r+0xb9a>
 800c9be:	f7ff fa7b 	bl	800beb8 <_dtoa_r+0x90>
 800c9c2:	f7ff fa7b 	bl	800bebc <_dtoa_r+0x94>
 800c9c6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	dc00      	bgt.n	800c9ce <_dtoa_r+0xba6>
 800c9cc:	e648      	b.n	800c660 <_dtoa_r+0x838>
 800c9ce:	2001      	movs	r0, #1
 800c9d0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c9d2:	e665      	b.n	800c6a0 <_dtoa_r+0x878>
 800c9d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	dc00      	bgt.n	800c9dc <_dtoa_r+0xbb4>
 800c9da:	e6d6      	b.n	800c78a <_dtoa_r+0x962>
 800c9dc:	2400      	movs	r4, #0
 800c9de:	0031      	movs	r1, r6
 800c9e0:	9805      	ldr	r0, [sp, #20]
 800c9e2:	f7ff f992 	bl	800bd0a <quorem>
 800c9e6:	9b08      	ldr	r3, [sp, #32]
 800c9e8:	3030      	adds	r0, #48	@ 0x30
 800c9ea:	5518      	strb	r0, [r3, r4]
 800c9ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9ee:	3401      	adds	r4, #1
 800c9f0:	0005      	movs	r5, r0
 800c9f2:	429c      	cmp	r4, r3
 800c9f4:	dab6      	bge.n	800c964 <_dtoa_r+0xb3c>
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	220a      	movs	r2, #10
 800c9fa:	9905      	ldr	r1, [sp, #20]
 800c9fc:	9803      	ldr	r0, [sp, #12]
 800c9fe:	f000 fc0d 	bl	800d21c <__multadd>
 800ca02:	9005      	str	r0, [sp, #20]
 800ca04:	e7eb      	b.n	800c9de <_dtoa_r+0xbb6>
 800ca06:	46c0      	nop			@ (mov r8, r8)
 800ca08:	0800e54c 	.word	0x0800e54c
 800ca0c:	0800e554 	.word	0x0800e554

0800ca10 <_free_r>:
 800ca10:	b570      	push	{r4, r5, r6, lr}
 800ca12:	0005      	movs	r5, r0
 800ca14:	1e0c      	subs	r4, r1, #0
 800ca16:	d010      	beq.n	800ca3a <_free_r+0x2a>
 800ca18:	3c04      	subs	r4, #4
 800ca1a:	6823      	ldr	r3, [r4, #0]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	da00      	bge.n	800ca22 <_free_r+0x12>
 800ca20:	18e4      	adds	r4, r4, r3
 800ca22:	0028      	movs	r0, r5
 800ca24:	f7fe ffa6 	bl	800b974 <__malloc_lock>
 800ca28:	4a1d      	ldr	r2, [pc, #116]	@ (800caa0 <_free_r+0x90>)
 800ca2a:	6813      	ldr	r3, [r2, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d105      	bne.n	800ca3c <_free_r+0x2c>
 800ca30:	6063      	str	r3, [r4, #4]
 800ca32:	6014      	str	r4, [r2, #0]
 800ca34:	0028      	movs	r0, r5
 800ca36:	f7fe ffa5 	bl	800b984 <__malloc_unlock>
 800ca3a:	bd70      	pop	{r4, r5, r6, pc}
 800ca3c:	42a3      	cmp	r3, r4
 800ca3e:	d908      	bls.n	800ca52 <_free_r+0x42>
 800ca40:	6820      	ldr	r0, [r4, #0]
 800ca42:	1821      	adds	r1, r4, r0
 800ca44:	428b      	cmp	r3, r1
 800ca46:	d1f3      	bne.n	800ca30 <_free_r+0x20>
 800ca48:	6819      	ldr	r1, [r3, #0]
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	1809      	adds	r1, r1, r0
 800ca4e:	6021      	str	r1, [r4, #0]
 800ca50:	e7ee      	b.n	800ca30 <_free_r+0x20>
 800ca52:	001a      	movs	r2, r3
 800ca54:	685b      	ldr	r3, [r3, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d001      	beq.n	800ca5e <_free_r+0x4e>
 800ca5a:	42a3      	cmp	r3, r4
 800ca5c:	d9f9      	bls.n	800ca52 <_free_r+0x42>
 800ca5e:	6811      	ldr	r1, [r2, #0]
 800ca60:	1850      	adds	r0, r2, r1
 800ca62:	42a0      	cmp	r0, r4
 800ca64:	d10b      	bne.n	800ca7e <_free_r+0x6e>
 800ca66:	6820      	ldr	r0, [r4, #0]
 800ca68:	1809      	adds	r1, r1, r0
 800ca6a:	1850      	adds	r0, r2, r1
 800ca6c:	6011      	str	r1, [r2, #0]
 800ca6e:	4283      	cmp	r3, r0
 800ca70:	d1e0      	bne.n	800ca34 <_free_r+0x24>
 800ca72:	6818      	ldr	r0, [r3, #0]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	1841      	adds	r1, r0, r1
 800ca78:	6011      	str	r1, [r2, #0]
 800ca7a:	6053      	str	r3, [r2, #4]
 800ca7c:	e7da      	b.n	800ca34 <_free_r+0x24>
 800ca7e:	42a0      	cmp	r0, r4
 800ca80:	d902      	bls.n	800ca88 <_free_r+0x78>
 800ca82:	230c      	movs	r3, #12
 800ca84:	602b      	str	r3, [r5, #0]
 800ca86:	e7d5      	b.n	800ca34 <_free_r+0x24>
 800ca88:	6820      	ldr	r0, [r4, #0]
 800ca8a:	1821      	adds	r1, r4, r0
 800ca8c:	428b      	cmp	r3, r1
 800ca8e:	d103      	bne.n	800ca98 <_free_r+0x88>
 800ca90:	6819      	ldr	r1, [r3, #0]
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	1809      	adds	r1, r1, r0
 800ca96:	6021      	str	r1, [r4, #0]
 800ca98:	6063      	str	r3, [r4, #4]
 800ca9a:	6054      	str	r4, [r2, #4]
 800ca9c:	e7ca      	b.n	800ca34 <_free_r+0x24>
 800ca9e:	46c0      	nop			@ (mov r8, r8)
 800caa0:	20001650 	.word	0x20001650

0800caa4 <__ssputs_r>:
 800caa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caa6:	688e      	ldr	r6, [r1, #8]
 800caa8:	b085      	sub	sp, #20
 800caaa:	001f      	movs	r7, r3
 800caac:	000c      	movs	r4, r1
 800caae:	680b      	ldr	r3, [r1, #0]
 800cab0:	9002      	str	r0, [sp, #8]
 800cab2:	9203      	str	r2, [sp, #12]
 800cab4:	42be      	cmp	r6, r7
 800cab6:	d830      	bhi.n	800cb1a <__ssputs_r+0x76>
 800cab8:	210c      	movs	r1, #12
 800caba:	5e62      	ldrsh	r2, [r4, r1]
 800cabc:	2190      	movs	r1, #144	@ 0x90
 800cabe:	00c9      	lsls	r1, r1, #3
 800cac0:	420a      	tst	r2, r1
 800cac2:	d028      	beq.n	800cb16 <__ssputs_r+0x72>
 800cac4:	2003      	movs	r0, #3
 800cac6:	6921      	ldr	r1, [r4, #16]
 800cac8:	1a5b      	subs	r3, r3, r1
 800caca:	9301      	str	r3, [sp, #4]
 800cacc:	6963      	ldr	r3, [r4, #20]
 800cace:	4343      	muls	r3, r0
 800cad0:	9801      	ldr	r0, [sp, #4]
 800cad2:	0fdd      	lsrs	r5, r3, #31
 800cad4:	18ed      	adds	r5, r5, r3
 800cad6:	1c7b      	adds	r3, r7, #1
 800cad8:	181b      	adds	r3, r3, r0
 800cada:	106d      	asrs	r5, r5, #1
 800cadc:	42ab      	cmp	r3, r5
 800cade:	d900      	bls.n	800cae2 <__ssputs_r+0x3e>
 800cae0:	001d      	movs	r5, r3
 800cae2:	0552      	lsls	r2, r2, #21
 800cae4:	d528      	bpl.n	800cb38 <__ssputs_r+0x94>
 800cae6:	0029      	movs	r1, r5
 800cae8:	9802      	ldr	r0, [sp, #8]
 800caea:	f7fe fd45 	bl	800b578 <_malloc_r>
 800caee:	1e06      	subs	r6, r0, #0
 800caf0:	d02c      	beq.n	800cb4c <__ssputs_r+0xa8>
 800caf2:	9a01      	ldr	r2, [sp, #4]
 800caf4:	6921      	ldr	r1, [r4, #16]
 800caf6:	f7ff f8ff 	bl	800bcf8 <memcpy>
 800cafa:	89a2      	ldrh	r2, [r4, #12]
 800cafc:	4b18      	ldr	r3, [pc, #96]	@ (800cb60 <__ssputs_r+0xbc>)
 800cafe:	401a      	ands	r2, r3
 800cb00:	2380      	movs	r3, #128	@ 0x80
 800cb02:	4313      	orrs	r3, r2
 800cb04:	81a3      	strh	r3, [r4, #12]
 800cb06:	9b01      	ldr	r3, [sp, #4]
 800cb08:	6126      	str	r6, [r4, #16]
 800cb0a:	18f6      	adds	r6, r6, r3
 800cb0c:	6026      	str	r6, [r4, #0]
 800cb0e:	003e      	movs	r6, r7
 800cb10:	6165      	str	r5, [r4, #20]
 800cb12:	1aed      	subs	r5, r5, r3
 800cb14:	60a5      	str	r5, [r4, #8]
 800cb16:	42be      	cmp	r6, r7
 800cb18:	d900      	bls.n	800cb1c <__ssputs_r+0x78>
 800cb1a:	003e      	movs	r6, r7
 800cb1c:	0032      	movs	r2, r6
 800cb1e:	9903      	ldr	r1, [sp, #12]
 800cb20:	6820      	ldr	r0, [r4, #0]
 800cb22:	f001 f83e 	bl	800dba2 <memmove>
 800cb26:	2000      	movs	r0, #0
 800cb28:	68a3      	ldr	r3, [r4, #8]
 800cb2a:	1b9b      	subs	r3, r3, r6
 800cb2c:	60a3      	str	r3, [r4, #8]
 800cb2e:	6823      	ldr	r3, [r4, #0]
 800cb30:	199b      	adds	r3, r3, r6
 800cb32:	6023      	str	r3, [r4, #0]
 800cb34:	b005      	add	sp, #20
 800cb36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb38:	002a      	movs	r2, r5
 800cb3a:	9802      	ldr	r0, [sp, #8]
 800cb3c:	f000 fef6 	bl	800d92c <_realloc_r>
 800cb40:	1e06      	subs	r6, r0, #0
 800cb42:	d1e0      	bne.n	800cb06 <__ssputs_r+0x62>
 800cb44:	6921      	ldr	r1, [r4, #16]
 800cb46:	9802      	ldr	r0, [sp, #8]
 800cb48:	f7ff ff62 	bl	800ca10 <_free_r>
 800cb4c:	230c      	movs	r3, #12
 800cb4e:	2001      	movs	r0, #1
 800cb50:	9a02      	ldr	r2, [sp, #8]
 800cb52:	4240      	negs	r0, r0
 800cb54:	6013      	str	r3, [r2, #0]
 800cb56:	89a2      	ldrh	r2, [r4, #12]
 800cb58:	3334      	adds	r3, #52	@ 0x34
 800cb5a:	4313      	orrs	r3, r2
 800cb5c:	81a3      	strh	r3, [r4, #12]
 800cb5e:	e7e9      	b.n	800cb34 <__ssputs_r+0x90>
 800cb60:	fffffb7f 	.word	0xfffffb7f

0800cb64 <_svfiprintf_r>:
 800cb64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb66:	b0a1      	sub	sp, #132	@ 0x84
 800cb68:	9003      	str	r0, [sp, #12]
 800cb6a:	001d      	movs	r5, r3
 800cb6c:	898b      	ldrh	r3, [r1, #12]
 800cb6e:	000f      	movs	r7, r1
 800cb70:	0016      	movs	r6, r2
 800cb72:	061b      	lsls	r3, r3, #24
 800cb74:	d511      	bpl.n	800cb9a <_svfiprintf_r+0x36>
 800cb76:	690b      	ldr	r3, [r1, #16]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d10e      	bne.n	800cb9a <_svfiprintf_r+0x36>
 800cb7c:	2140      	movs	r1, #64	@ 0x40
 800cb7e:	f7fe fcfb 	bl	800b578 <_malloc_r>
 800cb82:	6038      	str	r0, [r7, #0]
 800cb84:	6138      	str	r0, [r7, #16]
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d105      	bne.n	800cb96 <_svfiprintf_r+0x32>
 800cb8a:	230c      	movs	r3, #12
 800cb8c:	9a03      	ldr	r2, [sp, #12]
 800cb8e:	6013      	str	r3, [r2, #0]
 800cb90:	2001      	movs	r0, #1
 800cb92:	4240      	negs	r0, r0
 800cb94:	e0cf      	b.n	800cd36 <_svfiprintf_r+0x1d2>
 800cb96:	2340      	movs	r3, #64	@ 0x40
 800cb98:	617b      	str	r3, [r7, #20]
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	ac08      	add	r4, sp, #32
 800cb9e:	6163      	str	r3, [r4, #20]
 800cba0:	3320      	adds	r3, #32
 800cba2:	7663      	strb	r3, [r4, #25]
 800cba4:	3310      	adds	r3, #16
 800cba6:	76a3      	strb	r3, [r4, #26]
 800cba8:	9507      	str	r5, [sp, #28]
 800cbaa:	0035      	movs	r5, r6
 800cbac:	782b      	ldrb	r3, [r5, #0]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d001      	beq.n	800cbb6 <_svfiprintf_r+0x52>
 800cbb2:	2b25      	cmp	r3, #37	@ 0x25
 800cbb4:	d148      	bne.n	800cc48 <_svfiprintf_r+0xe4>
 800cbb6:	1bab      	subs	r3, r5, r6
 800cbb8:	9305      	str	r3, [sp, #20]
 800cbba:	42b5      	cmp	r5, r6
 800cbbc:	d00b      	beq.n	800cbd6 <_svfiprintf_r+0x72>
 800cbbe:	0032      	movs	r2, r6
 800cbc0:	0039      	movs	r1, r7
 800cbc2:	9803      	ldr	r0, [sp, #12]
 800cbc4:	f7ff ff6e 	bl	800caa4 <__ssputs_r>
 800cbc8:	3001      	adds	r0, #1
 800cbca:	d100      	bne.n	800cbce <_svfiprintf_r+0x6a>
 800cbcc:	e0ae      	b.n	800cd2c <_svfiprintf_r+0x1c8>
 800cbce:	6963      	ldr	r3, [r4, #20]
 800cbd0:	9a05      	ldr	r2, [sp, #20]
 800cbd2:	189b      	adds	r3, r3, r2
 800cbd4:	6163      	str	r3, [r4, #20]
 800cbd6:	782b      	ldrb	r3, [r5, #0]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d100      	bne.n	800cbde <_svfiprintf_r+0x7a>
 800cbdc:	e0a6      	b.n	800cd2c <_svfiprintf_r+0x1c8>
 800cbde:	2201      	movs	r2, #1
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	4252      	negs	r2, r2
 800cbe4:	6062      	str	r2, [r4, #4]
 800cbe6:	a904      	add	r1, sp, #16
 800cbe8:	3254      	adds	r2, #84	@ 0x54
 800cbea:	1852      	adds	r2, r2, r1
 800cbec:	1c6e      	adds	r6, r5, #1
 800cbee:	6023      	str	r3, [r4, #0]
 800cbf0:	60e3      	str	r3, [r4, #12]
 800cbf2:	60a3      	str	r3, [r4, #8]
 800cbf4:	7013      	strb	r3, [r2, #0]
 800cbf6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cbf8:	4b54      	ldr	r3, [pc, #336]	@ (800cd4c <_svfiprintf_r+0x1e8>)
 800cbfa:	2205      	movs	r2, #5
 800cbfc:	0018      	movs	r0, r3
 800cbfe:	7831      	ldrb	r1, [r6, #0]
 800cc00:	9305      	str	r3, [sp, #20]
 800cc02:	f7ff f86e 	bl	800bce2 <memchr>
 800cc06:	1c75      	adds	r5, r6, #1
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	d11f      	bne.n	800cc4c <_svfiprintf_r+0xe8>
 800cc0c:	6822      	ldr	r2, [r4, #0]
 800cc0e:	06d3      	lsls	r3, r2, #27
 800cc10:	d504      	bpl.n	800cc1c <_svfiprintf_r+0xb8>
 800cc12:	2353      	movs	r3, #83	@ 0x53
 800cc14:	a904      	add	r1, sp, #16
 800cc16:	185b      	adds	r3, r3, r1
 800cc18:	2120      	movs	r1, #32
 800cc1a:	7019      	strb	r1, [r3, #0]
 800cc1c:	0713      	lsls	r3, r2, #28
 800cc1e:	d504      	bpl.n	800cc2a <_svfiprintf_r+0xc6>
 800cc20:	2353      	movs	r3, #83	@ 0x53
 800cc22:	a904      	add	r1, sp, #16
 800cc24:	185b      	adds	r3, r3, r1
 800cc26:	212b      	movs	r1, #43	@ 0x2b
 800cc28:	7019      	strb	r1, [r3, #0]
 800cc2a:	7833      	ldrb	r3, [r6, #0]
 800cc2c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc2e:	d016      	beq.n	800cc5e <_svfiprintf_r+0xfa>
 800cc30:	0035      	movs	r5, r6
 800cc32:	2100      	movs	r1, #0
 800cc34:	200a      	movs	r0, #10
 800cc36:	68e3      	ldr	r3, [r4, #12]
 800cc38:	782a      	ldrb	r2, [r5, #0]
 800cc3a:	1c6e      	adds	r6, r5, #1
 800cc3c:	3a30      	subs	r2, #48	@ 0x30
 800cc3e:	2a09      	cmp	r2, #9
 800cc40:	d950      	bls.n	800cce4 <_svfiprintf_r+0x180>
 800cc42:	2900      	cmp	r1, #0
 800cc44:	d111      	bne.n	800cc6a <_svfiprintf_r+0x106>
 800cc46:	e017      	b.n	800cc78 <_svfiprintf_r+0x114>
 800cc48:	3501      	adds	r5, #1
 800cc4a:	e7af      	b.n	800cbac <_svfiprintf_r+0x48>
 800cc4c:	9b05      	ldr	r3, [sp, #20]
 800cc4e:	6822      	ldr	r2, [r4, #0]
 800cc50:	1ac0      	subs	r0, r0, r3
 800cc52:	2301      	movs	r3, #1
 800cc54:	4083      	lsls	r3, r0
 800cc56:	4313      	orrs	r3, r2
 800cc58:	002e      	movs	r6, r5
 800cc5a:	6023      	str	r3, [r4, #0]
 800cc5c:	e7cc      	b.n	800cbf8 <_svfiprintf_r+0x94>
 800cc5e:	9b07      	ldr	r3, [sp, #28]
 800cc60:	1d19      	adds	r1, r3, #4
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	9107      	str	r1, [sp, #28]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	db01      	blt.n	800cc6e <_svfiprintf_r+0x10a>
 800cc6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc6c:	e004      	b.n	800cc78 <_svfiprintf_r+0x114>
 800cc6e:	425b      	negs	r3, r3
 800cc70:	60e3      	str	r3, [r4, #12]
 800cc72:	2302      	movs	r3, #2
 800cc74:	4313      	orrs	r3, r2
 800cc76:	6023      	str	r3, [r4, #0]
 800cc78:	782b      	ldrb	r3, [r5, #0]
 800cc7a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc7c:	d10c      	bne.n	800cc98 <_svfiprintf_r+0x134>
 800cc7e:	786b      	ldrb	r3, [r5, #1]
 800cc80:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc82:	d134      	bne.n	800ccee <_svfiprintf_r+0x18a>
 800cc84:	9b07      	ldr	r3, [sp, #28]
 800cc86:	3502      	adds	r5, #2
 800cc88:	1d1a      	adds	r2, r3, #4
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	9207      	str	r2, [sp, #28]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	da01      	bge.n	800cc96 <_svfiprintf_r+0x132>
 800cc92:	2301      	movs	r3, #1
 800cc94:	425b      	negs	r3, r3
 800cc96:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc98:	4e2d      	ldr	r6, [pc, #180]	@ (800cd50 <_svfiprintf_r+0x1ec>)
 800cc9a:	2203      	movs	r2, #3
 800cc9c:	0030      	movs	r0, r6
 800cc9e:	7829      	ldrb	r1, [r5, #0]
 800cca0:	f7ff f81f 	bl	800bce2 <memchr>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	d006      	beq.n	800ccb6 <_svfiprintf_r+0x152>
 800cca8:	2340      	movs	r3, #64	@ 0x40
 800ccaa:	1b80      	subs	r0, r0, r6
 800ccac:	4083      	lsls	r3, r0
 800ccae:	6822      	ldr	r2, [r4, #0]
 800ccb0:	3501      	adds	r5, #1
 800ccb2:	4313      	orrs	r3, r2
 800ccb4:	6023      	str	r3, [r4, #0]
 800ccb6:	7829      	ldrb	r1, [r5, #0]
 800ccb8:	2206      	movs	r2, #6
 800ccba:	4826      	ldr	r0, [pc, #152]	@ (800cd54 <_svfiprintf_r+0x1f0>)
 800ccbc:	1c6e      	adds	r6, r5, #1
 800ccbe:	7621      	strb	r1, [r4, #24]
 800ccc0:	f7ff f80f 	bl	800bce2 <memchr>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d038      	beq.n	800cd3a <_svfiprintf_r+0x1d6>
 800ccc8:	4b23      	ldr	r3, [pc, #140]	@ (800cd58 <_svfiprintf_r+0x1f4>)
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d122      	bne.n	800cd14 <_svfiprintf_r+0x1b0>
 800ccce:	2207      	movs	r2, #7
 800ccd0:	9b07      	ldr	r3, [sp, #28]
 800ccd2:	3307      	adds	r3, #7
 800ccd4:	4393      	bics	r3, r2
 800ccd6:	3308      	adds	r3, #8
 800ccd8:	9307      	str	r3, [sp, #28]
 800ccda:	6963      	ldr	r3, [r4, #20]
 800ccdc:	9a04      	ldr	r2, [sp, #16]
 800ccde:	189b      	adds	r3, r3, r2
 800cce0:	6163      	str	r3, [r4, #20]
 800cce2:	e762      	b.n	800cbaa <_svfiprintf_r+0x46>
 800cce4:	4343      	muls	r3, r0
 800cce6:	0035      	movs	r5, r6
 800cce8:	2101      	movs	r1, #1
 800ccea:	189b      	adds	r3, r3, r2
 800ccec:	e7a4      	b.n	800cc38 <_svfiprintf_r+0xd4>
 800ccee:	2300      	movs	r3, #0
 800ccf0:	200a      	movs	r0, #10
 800ccf2:	0019      	movs	r1, r3
 800ccf4:	3501      	adds	r5, #1
 800ccf6:	6063      	str	r3, [r4, #4]
 800ccf8:	782a      	ldrb	r2, [r5, #0]
 800ccfa:	1c6e      	adds	r6, r5, #1
 800ccfc:	3a30      	subs	r2, #48	@ 0x30
 800ccfe:	2a09      	cmp	r2, #9
 800cd00:	d903      	bls.n	800cd0a <_svfiprintf_r+0x1a6>
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d0c8      	beq.n	800cc98 <_svfiprintf_r+0x134>
 800cd06:	9109      	str	r1, [sp, #36]	@ 0x24
 800cd08:	e7c6      	b.n	800cc98 <_svfiprintf_r+0x134>
 800cd0a:	4341      	muls	r1, r0
 800cd0c:	0035      	movs	r5, r6
 800cd0e:	2301      	movs	r3, #1
 800cd10:	1889      	adds	r1, r1, r2
 800cd12:	e7f1      	b.n	800ccf8 <_svfiprintf_r+0x194>
 800cd14:	aa07      	add	r2, sp, #28
 800cd16:	9200      	str	r2, [sp, #0]
 800cd18:	0021      	movs	r1, r4
 800cd1a:	003a      	movs	r2, r7
 800cd1c:	4b0f      	ldr	r3, [pc, #60]	@ (800cd5c <_svfiprintf_r+0x1f8>)
 800cd1e:	9803      	ldr	r0, [sp, #12]
 800cd20:	f7fe f9b6 	bl	800b090 <_printf_float>
 800cd24:	9004      	str	r0, [sp, #16]
 800cd26:	9b04      	ldr	r3, [sp, #16]
 800cd28:	3301      	adds	r3, #1
 800cd2a:	d1d6      	bne.n	800ccda <_svfiprintf_r+0x176>
 800cd2c:	89bb      	ldrh	r3, [r7, #12]
 800cd2e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800cd30:	065b      	lsls	r3, r3, #25
 800cd32:	d500      	bpl.n	800cd36 <_svfiprintf_r+0x1d2>
 800cd34:	e72c      	b.n	800cb90 <_svfiprintf_r+0x2c>
 800cd36:	b021      	add	sp, #132	@ 0x84
 800cd38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd3a:	aa07      	add	r2, sp, #28
 800cd3c:	9200      	str	r2, [sp, #0]
 800cd3e:	0021      	movs	r1, r4
 800cd40:	003a      	movs	r2, r7
 800cd42:	4b06      	ldr	r3, [pc, #24]	@ (800cd5c <_svfiprintf_r+0x1f8>)
 800cd44:	9803      	ldr	r0, [sp, #12]
 800cd46:	f7fe fd07 	bl	800b758 <_printf_i>
 800cd4a:	e7eb      	b.n	800cd24 <_svfiprintf_r+0x1c0>
 800cd4c:	0800e5d9 	.word	0x0800e5d9
 800cd50:	0800e5df 	.word	0x0800e5df
 800cd54:	0800e5e3 	.word	0x0800e5e3
 800cd58:	0800b091 	.word	0x0800b091
 800cd5c:	0800caa5 	.word	0x0800caa5

0800cd60 <__sfputc_r>:
 800cd60:	6893      	ldr	r3, [r2, #8]
 800cd62:	b510      	push	{r4, lr}
 800cd64:	3b01      	subs	r3, #1
 800cd66:	6093      	str	r3, [r2, #8]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	da04      	bge.n	800cd76 <__sfputc_r+0x16>
 800cd6c:	6994      	ldr	r4, [r2, #24]
 800cd6e:	42a3      	cmp	r3, r4
 800cd70:	db07      	blt.n	800cd82 <__sfputc_r+0x22>
 800cd72:	290a      	cmp	r1, #10
 800cd74:	d005      	beq.n	800cd82 <__sfputc_r+0x22>
 800cd76:	6813      	ldr	r3, [r2, #0]
 800cd78:	1c58      	adds	r0, r3, #1
 800cd7a:	6010      	str	r0, [r2, #0]
 800cd7c:	7019      	strb	r1, [r3, #0]
 800cd7e:	0008      	movs	r0, r1
 800cd80:	bd10      	pop	{r4, pc}
 800cd82:	f000 fe02 	bl	800d98a <__swbuf_r>
 800cd86:	0001      	movs	r1, r0
 800cd88:	e7f9      	b.n	800cd7e <__sfputc_r+0x1e>

0800cd8a <__sfputs_r>:
 800cd8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd8c:	0006      	movs	r6, r0
 800cd8e:	000f      	movs	r7, r1
 800cd90:	0014      	movs	r4, r2
 800cd92:	18d5      	adds	r5, r2, r3
 800cd94:	42ac      	cmp	r4, r5
 800cd96:	d101      	bne.n	800cd9c <__sfputs_r+0x12>
 800cd98:	2000      	movs	r0, #0
 800cd9a:	e007      	b.n	800cdac <__sfputs_r+0x22>
 800cd9c:	7821      	ldrb	r1, [r4, #0]
 800cd9e:	003a      	movs	r2, r7
 800cda0:	0030      	movs	r0, r6
 800cda2:	f7ff ffdd 	bl	800cd60 <__sfputc_r>
 800cda6:	3401      	adds	r4, #1
 800cda8:	1c43      	adds	r3, r0, #1
 800cdaa:	d1f3      	bne.n	800cd94 <__sfputs_r+0xa>
 800cdac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cdb0 <_vfiprintf_r>:
 800cdb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdb2:	b0a1      	sub	sp, #132	@ 0x84
 800cdb4:	000f      	movs	r7, r1
 800cdb6:	0015      	movs	r5, r2
 800cdb8:	001e      	movs	r6, r3
 800cdba:	9003      	str	r0, [sp, #12]
 800cdbc:	2800      	cmp	r0, #0
 800cdbe:	d004      	beq.n	800cdca <_vfiprintf_r+0x1a>
 800cdc0:	6a03      	ldr	r3, [r0, #32]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d101      	bne.n	800cdca <_vfiprintf_r+0x1a>
 800cdc6:	f7fe fe75 	bl	800bab4 <__sinit>
 800cdca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdcc:	07db      	lsls	r3, r3, #31
 800cdce:	d405      	bmi.n	800cddc <_vfiprintf_r+0x2c>
 800cdd0:	89bb      	ldrh	r3, [r7, #12]
 800cdd2:	059b      	lsls	r3, r3, #22
 800cdd4:	d402      	bmi.n	800cddc <_vfiprintf_r+0x2c>
 800cdd6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cdd8:	f7fe ff81 	bl	800bcde <__retarget_lock_acquire_recursive>
 800cddc:	89bb      	ldrh	r3, [r7, #12]
 800cdde:	071b      	lsls	r3, r3, #28
 800cde0:	d502      	bpl.n	800cde8 <_vfiprintf_r+0x38>
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d113      	bne.n	800ce10 <_vfiprintf_r+0x60>
 800cde8:	0039      	movs	r1, r7
 800cdea:	9803      	ldr	r0, [sp, #12]
 800cdec:	f000 fe10 	bl	800da10 <__swsetup_r>
 800cdf0:	2800      	cmp	r0, #0
 800cdf2:	d00d      	beq.n	800ce10 <_vfiprintf_r+0x60>
 800cdf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdf6:	07db      	lsls	r3, r3, #31
 800cdf8:	d503      	bpl.n	800ce02 <_vfiprintf_r+0x52>
 800cdfa:	2001      	movs	r0, #1
 800cdfc:	4240      	negs	r0, r0
 800cdfe:	b021      	add	sp, #132	@ 0x84
 800ce00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce02:	89bb      	ldrh	r3, [r7, #12]
 800ce04:	059b      	lsls	r3, r3, #22
 800ce06:	d4f8      	bmi.n	800cdfa <_vfiprintf_r+0x4a>
 800ce08:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ce0a:	f7fe ff69 	bl	800bce0 <__retarget_lock_release_recursive>
 800ce0e:	e7f4      	b.n	800cdfa <_vfiprintf_r+0x4a>
 800ce10:	2300      	movs	r3, #0
 800ce12:	ac08      	add	r4, sp, #32
 800ce14:	6163      	str	r3, [r4, #20]
 800ce16:	3320      	adds	r3, #32
 800ce18:	7663      	strb	r3, [r4, #25]
 800ce1a:	3310      	adds	r3, #16
 800ce1c:	76a3      	strb	r3, [r4, #26]
 800ce1e:	9607      	str	r6, [sp, #28]
 800ce20:	002e      	movs	r6, r5
 800ce22:	7833      	ldrb	r3, [r6, #0]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d001      	beq.n	800ce2c <_vfiprintf_r+0x7c>
 800ce28:	2b25      	cmp	r3, #37	@ 0x25
 800ce2a:	d148      	bne.n	800cebe <_vfiprintf_r+0x10e>
 800ce2c:	1b73      	subs	r3, r6, r5
 800ce2e:	9305      	str	r3, [sp, #20]
 800ce30:	42ae      	cmp	r6, r5
 800ce32:	d00b      	beq.n	800ce4c <_vfiprintf_r+0x9c>
 800ce34:	002a      	movs	r2, r5
 800ce36:	0039      	movs	r1, r7
 800ce38:	9803      	ldr	r0, [sp, #12]
 800ce3a:	f7ff ffa6 	bl	800cd8a <__sfputs_r>
 800ce3e:	3001      	adds	r0, #1
 800ce40:	d100      	bne.n	800ce44 <_vfiprintf_r+0x94>
 800ce42:	e0ae      	b.n	800cfa2 <_vfiprintf_r+0x1f2>
 800ce44:	6963      	ldr	r3, [r4, #20]
 800ce46:	9a05      	ldr	r2, [sp, #20]
 800ce48:	189b      	adds	r3, r3, r2
 800ce4a:	6163      	str	r3, [r4, #20]
 800ce4c:	7833      	ldrb	r3, [r6, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d100      	bne.n	800ce54 <_vfiprintf_r+0xa4>
 800ce52:	e0a6      	b.n	800cfa2 <_vfiprintf_r+0x1f2>
 800ce54:	2201      	movs	r2, #1
 800ce56:	2300      	movs	r3, #0
 800ce58:	4252      	negs	r2, r2
 800ce5a:	6062      	str	r2, [r4, #4]
 800ce5c:	a904      	add	r1, sp, #16
 800ce5e:	3254      	adds	r2, #84	@ 0x54
 800ce60:	1852      	adds	r2, r2, r1
 800ce62:	1c75      	adds	r5, r6, #1
 800ce64:	6023      	str	r3, [r4, #0]
 800ce66:	60e3      	str	r3, [r4, #12]
 800ce68:	60a3      	str	r3, [r4, #8]
 800ce6a:	7013      	strb	r3, [r2, #0]
 800ce6c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ce6e:	4b59      	ldr	r3, [pc, #356]	@ (800cfd4 <_vfiprintf_r+0x224>)
 800ce70:	2205      	movs	r2, #5
 800ce72:	0018      	movs	r0, r3
 800ce74:	7829      	ldrb	r1, [r5, #0]
 800ce76:	9305      	str	r3, [sp, #20]
 800ce78:	f7fe ff33 	bl	800bce2 <memchr>
 800ce7c:	1c6e      	adds	r6, r5, #1
 800ce7e:	2800      	cmp	r0, #0
 800ce80:	d11f      	bne.n	800cec2 <_vfiprintf_r+0x112>
 800ce82:	6822      	ldr	r2, [r4, #0]
 800ce84:	06d3      	lsls	r3, r2, #27
 800ce86:	d504      	bpl.n	800ce92 <_vfiprintf_r+0xe2>
 800ce88:	2353      	movs	r3, #83	@ 0x53
 800ce8a:	a904      	add	r1, sp, #16
 800ce8c:	185b      	adds	r3, r3, r1
 800ce8e:	2120      	movs	r1, #32
 800ce90:	7019      	strb	r1, [r3, #0]
 800ce92:	0713      	lsls	r3, r2, #28
 800ce94:	d504      	bpl.n	800cea0 <_vfiprintf_r+0xf0>
 800ce96:	2353      	movs	r3, #83	@ 0x53
 800ce98:	a904      	add	r1, sp, #16
 800ce9a:	185b      	adds	r3, r3, r1
 800ce9c:	212b      	movs	r1, #43	@ 0x2b
 800ce9e:	7019      	strb	r1, [r3, #0]
 800cea0:	782b      	ldrb	r3, [r5, #0]
 800cea2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cea4:	d016      	beq.n	800ced4 <_vfiprintf_r+0x124>
 800cea6:	002e      	movs	r6, r5
 800cea8:	2100      	movs	r1, #0
 800ceaa:	200a      	movs	r0, #10
 800ceac:	68e3      	ldr	r3, [r4, #12]
 800ceae:	7832      	ldrb	r2, [r6, #0]
 800ceb0:	1c75      	adds	r5, r6, #1
 800ceb2:	3a30      	subs	r2, #48	@ 0x30
 800ceb4:	2a09      	cmp	r2, #9
 800ceb6:	d950      	bls.n	800cf5a <_vfiprintf_r+0x1aa>
 800ceb8:	2900      	cmp	r1, #0
 800ceba:	d111      	bne.n	800cee0 <_vfiprintf_r+0x130>
 800cebc:	e017      	b.n	800ceee <_vfiprintf_r+0x13e>
 800cebe:	3601      	adds	r6, #1
 800cec0:	e7af      	b.n	800ce22 <_vfiprintf_r+0x72>
 800cec2:	9b05      	ldr	r3, [sp, #20]
 800cec4:	6822      	ldr	r2, [r4, #0]
 800cec6:	1ac0      	subs	r0, r0, r3
 800cec8:	2301      	movs	r3, #1
 800ceca:	4083      	lsls	r3, r0
 800cecc:	4313      	orrs	r3, r2
 800cece:	0035      	movs	r5, r6
 800ced0:	6023      	str	r3, [r4, #0]
 800ced2:	e7cc      	b.n	800ce6e <_vfiprintf_r+0xbe>
 800ced4:	9b07      	ldr	r3, [sp, #28]
 800ced6:	1d19      	adds	r1, r3, #4
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	9107      	str	r1, [sp, #28]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	db01      	blt.n	800cee4 <_vfiprintf_r+0x134>
 800cee0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cee2:	e004      	b.n	800ceee <_vfiprintf_r+0x13e>
 800cee4:	425b      	negs	r3, r3
 800cee6:	60e3      	str	r3, [r4, #12]
 800cee8:	2302      	movs	r3, #2
 800ceea:	4313      	orrs	r3, r2
 800ceec:	6023      	str	r3, [r4, #0]
 800ceee:	7833      	ldrb	r3, [r6, #0]
 800cef0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cef2:	d10c      	bne.n	800cf0e <_vfiprintf_r+0x15e>
 800cef4:	7873      	ldrb	r3, [r6, #1]
 800cef6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cef8:	d134      	bne.n	800cf64 <_vfiprintf_r+0x1b4>
 800cefa:	9b07      	ldr	r3, [sp, #28]
 800cefc:	3602      	adds	r6, #2
 800cefe:	1d1a      	adds	r2, r3, #4
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	9207      	str	r2, [sp, #28]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	da01      	bge.n	800cf0c <_vfiprintf_r+0x15c>
 800cf08:	2301      	movs	r3, #1
 800cf0a:	425b      	negs	r3, r3
 800cf0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf0e:	4d32      	ldr	r5, [pc, #200]	@ (800cfd8 <_vfiprintf_r+0x228>)
 800cf10:	2203      	movs	r2, #3
 800cf12:	0028      	movs	r0, r5
 800cf14:	7831      	ldrb	r1, [r6, #0]
 800cf16:	f7fe fee4 	bl	800bce2 <memchr>
 800cf1a:	2800      	cmp	r0, #0
 800cf1c:	d006      	beq.n	800cf2c <_vfiprintf_r+0x17c>
 800cf1e:	2340      	movs	r3, #64	@ 0x40
 800cf20:	1b40      	subs	r0, r0, r5
 800cf22:	4083      	lsls	r3, r0
 800cf24:	6822      	ldr	r2, [r4, #0]
 800cf26:	3601      	adds	r6, #1
 800cf28:	4313      	orrs	r3, r2
 800cf2a:	6023      	str	r3, [r4, #0]
 800cf2c:	7831      	ldrb	r1, [r6, #0]
 800cf2e:	2206      	movs	r2, #6
 800cf30:	482a      	ldr	r0, [pc, #168]	@ (800cfdc <_vfiprintf_r+0x22c>)
 800cf32:	1c75      	adds	r5, r6, #1
 800cf34:	7621      	strb	r1, [r4, #24]
 800cf36:	f7fe fed4 	bl	800bce2 <memchr>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	d040      	beq.n	800cfc0 <_vfiprintf_r+0x210>
 800cf3e:	4b28      	ldr	r3, [pc, #160]	@ (800cfe0 <_vfiprintf_r+0x230>)
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d122      	bne.n	800cf8a <_vfiprintf_r+0x1da>
 800cf44:	2207      	movs	r2, #7
 800cf46:	9b07      	ldr	r3, [sp, #28]
 800cf48:	3307      	adds	r3, #7
 800cf4a:	4393      	bics	r3, r2
 800cf4c:	3308      	adds	r3, #8
 800cf4e:	9307      	str	r3, [sp, #28]
 800cf50:	6963      	ldr	r3, [r4, #20]
 800cf52:	9a04      	ldr	r2, [sp, #16]
 800cf54:	189b      	adds	r3, r3, r2
 800cf56:	6163      	str	r3, [r4, #20]
 800cf58:	e762      	b.n	800ce20 <_vfiprintf_r+0x70>
 800cf5a:	4343      	muls	r3, r0
 800cf5c:	002e      	movs	r6, r5
 800cf5e:	2101      	movs	r1, #1
 800cf60:	189b      	adds	r3, r3, r2
 800cf62:	e7a4      	b.n	800ceae <_vfiprintf_r+0xfe>
 800cf64:	2300      	movs	r3, #0
 800cf66:	200a      	movs	r0, #10
 800cf68:	0019      	movs	r1, r3
 800cf6a:	3601      	adds	r6, #1
 800cf6c:	6063      	str	r3, [r4, #4]
 800cf6e:	7832      	ldrb	r2, [r6, #0]
 800cf70:	1c75      	adds	r5, r6, #1
 800cf72:	3a30      	subs	r2, #48	@ 0x30
 800cf74:	2a09      	cmp	r2, #9
 800cf76:	d903      	bls.n	800cf80 <_vfiprintf_r+0x1d0>
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d0c8      	beq.n	800cf0e <_vfiprintf_r+0x15e>
 800cf7c:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf7e:	e7c6      	b.n	800cf0e <_vfiprintf_r+0x15e>
 800cf80:	4341      	muls	r1, r0
 800cf82:	002e      	movs	r6, r5
 800cf84:	2301      	movs	r3, #1
 800cf86:	1889      	adds	r1, r1, r2
 800cf88:	e7f1      	b.n	800cf6e <_vfiprintf_r+0x1be>
 800cf8a:	aa07      	add	r2, sp, #28
 800cf8c:	9200      	str	r2, [sp, #0]
 800cf8e:	0021      	movs	r1, r4
 800cf90:	003a      	movs	r2, r7
 800cf92:	4b14      	ldr	r3, [pc, #80]	@ (800cfe4 <_vfiprintf_r+0x234>)
 800cf94:	9803      	ldr	r0, [sp, #12]
 800cf96:	f7fe f87b 	bl	800b090 <_printf_float>
 800cf9a:	9004      	str	r0, [sp, #16]
 800cf9c:	9b04      	ldr	r3, [sp, #16]
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	d1d6      	bne.n	800cf50 <_vfiprintf_r+0x1a0>
 800cfa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cfa4:	07db      	lsls	r3, r3, #31
 800cfa6:	d405      	bmi.n	800cfb4 <_vfiprintf_r+0x204>
 800cfa8:	89bb      	ldrh	r3, [r7, #12]
 800cfaa:	059b      	lsls	r3, r3, #22
 800cfac:	d402      	bmi.n	800cfb4 <_vfiprintf_r+0x204>
 800cfae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cfb0:	f7fe fe96 	bl	800bce0 <__retarget_lock_release_recursive>
 800cfb4:	89bb      	ldrh	r3, [r7, #12]
 800cfb6:	065b      	lsls	r3, r3, #25
 800cfb8:	d500      	bpl.n	800cfbc <_vfiprintf_r+0x20c>
 800cfba:	e71e      	b.n	800cdfa <_vfiprintf_r+0x4a>
 800cfbc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800cfbe:	e71e      	b.n	800cdfe <_vfiprintf_r+0x4e>
 800cfc0:	aa07      	add	r2, sp, #28
 800cfc2:	9200      	str	r2, [sp, #0]
 800cfc4:	0021      	movs	r1, r4
 800cfc6:	003a      	movs	r2, r7
 800cfc8:	4b06      	ldr	r3, [pc, #24]	@ (800cfe4 <_vfiprintf_r+0x234>)
 800cfca:	9803      	ldr	r0, [sp, #12]
 800cfcc:	f7fe fbc4 	bl	800b758 <_printf_i>
 800cfd0:	e7e3      	b.n	800cf9a <_vfiprintf_r+0x1ea>
 800cfd2:	46c0      	nop			@ (mov r8, r8)
 800cfd4:	0800e5d9 	.word	0x0800e5d9
 800cfd8:	0800e5df 	.word	0x0800e5df
 800cfdc:	0800e5e3 	.word	0x0800e5e3
 800cfe0:	0800b091 	.word	0x0800b091
 800cfe4:	0800cd8b 	.word	0x0800cd8b

0800cfe8 <__sflush_r>:
 800cfe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfea:	220c      	movs	r2, #12
 800cfec:	5e8b      	ldrsh	r3, [r1, r2]
 800cfee:	0005      	movs	r5, r0
 800cff0:	000c      	movs	r4, r1
 800cff2:	071a      	lsls	r2, r3, #28
 800cff4:	d456      	bmi.n	800d0a4 <__sflush_r+0xbc>
 800cff6:	684a      	ldr	r2, [r1, #4]
 800cff8:	2a00      	cmp	r2, #0
 800cffa:	dc02      	bgt.n	800d002 <__sflush_r+0x1a>
 800cffc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800cffe:	2a00      	cmp	r2, #0
 800d000:	dd4e      	ble.n	800d0a0 <__sflush_r+0xb8>
 800d002:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d004:	2f00      	cmp	r7, #0
 800d006:	d04b      	beq.n	800d0a0 <__sflush_r+0xb8>
 800d008:	2200      	movs	r2, #0
 800d00a:	2080      	movs	r0, #128	@ 0x80
 800d00c:	682e      	ldr	r6, [r5, #0]
 800d00e:	602a      	str	r2, [r5, #0]
 800d010:	001a      	movs	r2, r3
 800d012:	0140      	lsls	r0, r0, #5
 800d014:	6a21      	ldr	r1, [r4, #32]
 800d016:	4002      	ands	r2, r0
 800d018:	4203      	tst	r3, r0
 800d01a:	d033      	beq.n	800d084 <__sflush_r+0x9c>
 800d01c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d01e:	89a3      	ldrh	r3, [r4, #12]
 800d020:	075b      	lsls	r3, r3, #29
 800d022:	d506      	bpl.n	800d032 <__sflush_r+0x4a>
 800d024:	6863      	ldr	r3, [r4, #4]
 800d026:	1ad2      	subs	r2, r2, r3
 800d028:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d001      	beq.n	800d032 <__sflush_r+0x4a>
 800d02e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d030:	1ad2      	subs	r2, r2, r3
 800d032:	2300      	movs	r3, #0
 800d034:	0028      	movs	r0, r5
 800d036:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d038:	6a21      	ldr	r1, [r4, #32]
 800d03a:	47b8      	blx	r7
 800d03c:	89a2      	ldrh	r2, [r4, #12]
 800d03e:	1c43      	adds	r3, r0, #1
 800d040:	d106      	bne.n	800d050 <__sflush_r+0x68>
 800d042:	6829      	ldr	r1, [r5, #0]
 800d044:	291d      	cmp	r1, #29
 800d046:	d846      	bhi.n	800d0d6 <__sflush_r+0xee>
 800d048:	4b29      	ldr	r3, [pc, #164]	@ (800d0f0 <__sflush_r+0x108>)
 800d04a:	410b      	asrs	r3, r1
 800d04c:	07db      	lsls	r3, r3, #31
 800d04e:	d442      	bmi.n	800d0d6 <__sflush_r+0xee>
 800d050:	2300      	movs	r3, #0
 800d052:	6063      	str	r3, [r4, #4]
 800d054:	6923      	ldr	r3, [r4, #16]
 800d056:	6023      	str	r3, [r4, #0]
 800d058:	04d2      	lsls	r2, r2, #19
 800d05a:	d505      	bpl.n	800d068 <__sflush_r+0x80>
 800d05c:	1c43      	adds	r3, r0, #1
 800d05e:	d102      	bne.n	800d066 <__sflush_r+0x7e>
 800d060:	682b      	ldr	r3, [r5, #0]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d100      	bne.n	800d068 <__sflush_r+0x80>
 800d066:	6560      	str	r0, [r4, #84]	@ 0x54
 800d068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d06a:	602e      	str	r6, [r5, #0]
 800d06c:	2900      	cmp	r1, #0
 800d06e:	d017      	beq.n	800d0a0 <__sflush_r+0xb8>
 800d070:	0023      	movs	r3, r4
 800d072:	3344      	adds	r3, #68	@ 0x44
 800d074:	4299      	cmp	r1, r3
 800d076:	d002      	beq.n	800d07e <__sflush_r+0x96>
 800d078:	0028      	movs	r0, r5
 800d07a:	f7ff fcc9 	bl	800ca10 <_free_r>
 800d07e:	2300      	movs	r3, #0
 800d080:	6363      	str	r3, [r4, #52]	@ 0x34
 800d082:	e00d      	b.n	800d0a0 <__sflush_r+0xb8>
 800d084:	2301      	movs	r3, #1
 800d086:	0028      	movs	r0, r5
 800d088:	47b8      	blx	r7
 800d08a:	0002      	movs	r2, r0
 800d08c:	1c43      	adds	r3, r0, #1
 800d08e:	d1c6      	bne.n	800d01e <__sflush_r+0x36>
 800d090:	682b      	ldr	r3, [r5, #0]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d0c3      	beq.n	800d01e <__sflush_r+0x36>
 800d096:	2b1d      	cmp	r3, #29
 800d098:	d001      	beq.n	800d09e <__sflush_r+0xb6>
 800d09a:	2b16      	cmp	r3, #22
 800d09c:	d11a      	bne.n	800d0d4 <__sflush_r+0xec>
 800d09e:	602e      	str	r6, [r5, #0]
 800d0a0:	2000      	movs	r0, #0
 800d0a2:	e01e      	b.n	800d0e2 <__sflush_r+0xfa>
 800d0a4:	690e      	ldr	r6, [r1, #16]
 800d0a6:	2e00      	cmp	r6, #0
 800d0a8:	d0fa      	beq.n	800d0a0 <__sflush_r+0xb8>
 800d0aa:	680f      	ldr	r7, [r1, #0]
 800d0ac:	600e      	str	r6, [r1, #0]
 800d0ae:	1bba      	subs	r2, r7, r6
 800d0b0:	9201      	str	r2, [sp, #4]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	079b      	lsls	r3, r3, #30
 800d0b6:	d100      	bne.n	800d0ba <__sflush_r+0xd2>
 800d0b8:	694a      	ldr	r2, [r1, #20]
 800d0ba:	60a2      	str	r2, [r4, #8]
 800d0bc:	9b01      	ldr	r3, [sp, #4]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	ddee      	ble.n	800d0a0 <__sflush_r+0xb8>
 800d0c2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d0c4:	0032      	movs	r2, r6
 800d0c6:	001f      	movs	r7, r3
 800d0c8:	0028      	movs	r0, r5
 800d0ca:	9b01      	ldr	r3, [sp, #4]
 800d0cc:	6a21      	ldr	r1, [r4, #32]
 800d0ce:	47b8      	blx	r7
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	dc07      	bgt.n	800d0e4 <__sflush_r+0xfc>
 800d0d4:	89a2      	ldrh	r2, [r4, #12]
 800d0d6:	2340      	movs	r3, #64	@ 0x40
 800d0d8:	2001      	movs	r0, #1
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	b21b      	sxth	r3, r3
 800d0de:	81a3      	strh	r3, [r4, #12]
 800d0e0:	4240      	negs	r0, r0
 800d0e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d0e4:	9b01      	ldr	r3, [sp, #4]
 800d0e6:	1836      	adds	r6, r6, r0
 800d0e8:	1a1b      	subs	r3, r3, r0
 800d0ea:	9301      	str	r3, [sp, #4]
 800d0ec:	e7e6      	b.n	800d0bc <__sflush_r+0xd4>
 800d0ee:	46c0      	nop			@ (mov r8, r8)
 800d0f0:	dfbffffe 	.word	0xdfbffffe

0800d0f4 <_fflush_r>:
 800d0f4:	690b      	ldr	r3, [r1, #16]
 800d0f6:	b570      	push	{r4, r5, r6, lr}
 800d0f8:	0005      	movs	r5, r0
 800d0fa:	000c      	movs	r4, r1
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d102      	bne.n	800d106 <_fflush_r+0x12>
 800d100:	2500      	movs	r5, #0
 800d102:	0028      	movs	r0, r5
 800d104:	bd70      	pop	{r4, r5, r6, pc}
 800d106:	2800      	cmp	r0, #0
 800d108:	d004      	beq.n	800d114 <_fflush_r+0x20>
 800d10a:	6a03      	ldr	r3, [r0, #32]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d101      	bne.n	800d114 <_fflush_r+0x20>
 800d110:	f7fe fcd0 	bl	800bab4 <__sinit>
 800d114:	220c      	movs	r2, #12
 800d116:	5ea3      	ldrsh	r3, [r4, r2]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d0f1      	beq.n	800d100 <_fflush_r+0xc>
 800d11c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d11e:	07d2      	lsls	r2, r2, #31
 800d120:	d404      	bmi.n	800d12c <_fflush_r+0x38>
 800d122:	059b      	lsls	r3, r3, #22
 800d124:	d402      	bmi.n	800d12c <_fflush_r+0x38>
 800d126:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d128:	f7fe fdd9 	bl	800bcde <__retarget_lock_acquire_recursive>
 800d12c:	0028      	movs	r0, r5
 800d12e:	0021      	movs	r1, r4
 800d130:	f7ff ff5a 	bl	800cfe8 <__sflush_r>
 800d134:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d136:	0005      	movs	r5, r0
 800d138:	07db      	lsls	r3, r3, #31
 800d13a:	d4e2      	bmi.n	800d102 <_fflush_r+0xe>
 800d13c:	89a3      	ldrh	r3, [r4, #12]
 800d13e:	059b      	lsls	r3, r3, #22
 800d140:	d4df      	bmi.n	800d102 <_fflush_r+0xe>
 800d142:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d144:	f7fe fdcc 	bl	800bce0 <__retarget_lock_release_recursive>
 800d148:	e7db      	b.n	800d102 <_fflush_r+0xe>
	...

0800d14c <_Balloc>:
 800d14c:	b570      	push	{r4, r5, r6, lr}
 800d14e:	69c5      	ldr	r5, [r0, #28]
 800d150:	0006      	movs	r6, r0
 800d152:	000c      	movs	r4, r1
 800d154:	2d00      	cmp	r5, #0
 800d156:	d10e      	bne.n	800d176 <_Balloc+0x2a>
 800d158:	2010      	movs	r0, #16
 800d15a:	f7fe f9d7 	bl	800b50c <malloc>
 800d15e:	1e02      	subs	r2, r0, #0
 800d160:	61f0      	str	r0, [r6, #28]
 800d162:	d104      	bne.n	800d16e <_Balloc+0x22>
 800d164:	216b      	movs	r1, #107	@ 0x6b
 800d166:	4b19      	ldr	r3, [pc, #100]	@ (800d1cc <_Balloc+0x80>)
 800d168:	4819      	ldr	r0, [pc, #100]	@ (800d1d0 <_Balloc+0x84>)
 800d16a:	f000 fd9f 	bl	800dcac <__assert_func>
 800d16e:	6045      	str	r5, [r0, #4]
 800d170:	6085      	str	r5, [r0, #8]
 800d172:	6005      	str	r5, [r0, #0]
 800d174:	60c5      	str	r5, [r0, #12]
 800d176:	69f5      	ldr	r5, [r6, #28]
 800d178:	68eb      	ldr	r3, [r5, #12]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d013      	beq.n	800d1a6 <_Balloc+0x5a>
 800d17e:	69f3      	ldr	r3, [r6, #28]
 800d180:	00a2      	lsls	r2, r4, #2
 800d182:	68db      	ldr	r3, [r3, #12]
 800d184:	189b      	adds	r3, r3, r2
 800d186:	6818      	ldr	r0, [r3, #0]
 800d188:	2800      	cmp	r0, #0
 800d18a:	d118      	bne.n	800d1be <_Balloc+0x72>
 800d18c:	2101      	movs	r1, #1
 800d18e:	000d      	movs	r5, r1
 800d190:	40a5      	lsls	r5, r4
 800d192:	1d6a      	adds	r2, r5, #5
 800d194:	0030      	movs	r0, r6
 800d196:	0092      	lsls	r2, r2, #2
 800d198:	f000 fda6 	bl	800dce8 <_calloc_r>
 800d19c:	2800      	cmp	r0, #0
 800d19e:	d00c      	beq.n	800d1ba <_Balloc+0x6e>
 800d1a0:	6044      	str	r4, [r0, #4]
 800d1a2:	6085      	str	r5, [r0, #8]
 800d1a4:	e00d      	b.n	800d1c2 <_Balloc+0x76>
 800d1a6:	2221      	movs	r2, #33	@ 0x21
 800d1a8:	2104      	movs	r1, #4
 800d1aa:	0030      	movs	r0, r6
 800d1ac:	f000 fd9c 	bl	800dce8 <_calloc_r>
 800d1b0:	69f3      	ldr	r3, [r6, #28]
 800d1b2:	60e8      	str	r0, [r5, #12]
 800d1b4:	68db      	ldr	r3, [r3, #12]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d1e1      	bne.n	800d17e <_Balloc+0x32>
 800d1ba:	2000      	movs	r0, #0
 800d1bc:	bd70      	pop	{r4, r5, r6, pc}
 800d1be:	6802      	ldr	r2, [r0, #0]
 800d1c0:	601a      	str	r2, [r3, #0]
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	6103      	str	r3, [r0, #16]
 800d1c6:	60c3      	str	r3, [r0, #12]
 800d1c8:	e7f8      	b.n	800d1bc <_Balloc+0x70>
 800d1ca:	46c0      	nop			@ (mov r8, r8)
 800d1cc:	0800e559 	.word	0x0800e559
 800d1d0:	0800e5ea 	.word	0x0800e5ea

0800d1d4 <_Bfree>:
 800d1d4:	b570      	push	{r4, r5, r6, lr}
 800d1d6:	69c6      	ldr	r6, [r0, #28]
 800d1d8:	0005      	movs	r5, r0
 800d1da:	000c      	movs	r4, r1
 800d1dc:	2e00      	cmp	r6, #0
 800d1de:	d10e      	bne.n	800d1fe <_Bfree+0x2a>
 800d1e0:	2010      	movs	r0, #16
 800d1e2:	f7fe f993 	bl	800b50c <malloc>
 800d1e6:	1e02      	subs	r2, r0, #0
 800d1e8:	61e8      	str	r0, [r5, #28]
 800d1ea:	d104      	bne.n	800d1f6 <_Bfree+0x22>
 800d1ec:	218f      	movs	r1, #143	@ 0x8f
 800d1ee:	4b09      	ldr	r3, [pc, #36]	@ (800d214 <_Bfree+0x40>)
 800d1f0:	4809      	ldr	r0, [pc, #36]	@ (800d218 <_Bfree+0x44>)
 800d1f2:	f000 fd5b 	bl	800dcac <__assert_func>
 800d1f6:	6046      	str	r6, [r0, #4]
 800d1f8:	6086      	str	r6, [r0, #8]
 800d1fa:	6006      	str	r6, [r0, #0]
 800d1fc:	60c6      	str	r6, [r0, #12]
 800d1fe:	2c00      	cmp	r4, #0
 800d200:	d007      	beq.n	800d212 <_Bfree+0x3e>
 800d202:	69eb      	ldr	r3, [r5, #28]
 800d204:	6862      	ldr	r2, [r4, #4]
 800d206:	68db      	ldr	r3, [r3, #12]
 800d208:	0092      	lsls	r2, r2, #2
 800d20a:	189b      	adds	r3, r3, r2
 800d20c:	681a      	ldr	r2, [r3, #0]
 800d20e:	6022      	str	r2, [r4, #0]
 800d210:	601c      	str	r4, [r3, #0]
 800d212:	bd70      	pop	{r4, r5, r6, pc}
 800d214:	0800e559 	.word	0x0800e559
 800d218:	0800e5ea 	.word	0x0800e5ea

0800d21c <__multadd>:
 800d21c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d21e:	000f      	movs	r7, r1
 800d220:	9001      	str	r0, [sp, #4]
 800d222:	000c      	movs	r4, r1
 800d224:	001e      	movs	r6, r3
 800d226:	2000      	movs	r0, #0
 800d228:	690d      	ldr	r5, [r1, #16]
 800d22a:	3714      	adds	r7, #20
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	3001      	adds	r0, #1
 800d230:	b299      	uxth	r1, r3
 800d232:	4351      	muls	r1, r2
 800d234:	0c1b      	lsrs	r3, r3, #16
 800d236:	4353      	muls	r3, r2
 800d238:	1989      	adds	r1, r1, r6
 800d23a:	0c0e      	lsrs	r6, r1, #16
 800d23c:	199b      	adds	r3, r3, r6
 800d23e:	0c1e      	lsrs	r6, r3, #16
 800d240:	b289      	uxth	r1, r1
 800d242:	041b      	lsls	r3, r3, #16
 800d244:	185b      	adds	r3, r3, r1
 800d246:	c708      	stmia	r7!, {r3}
 800d248:	4285      	cmp	r5, r0
 800d24a:	dcef      	bgt.n	800d22c <__multadd+0x10>
 800d24c:	2e00      	cmp	r6, #0
 800d24e:	d022      	beq.n	800d296 <__multadd+0x7a>
 800d250:	68a3      	ldr	r3, [r4, #8]
 800d252:	42ab      	cmp	r3, r5
 800d254:	dc19      	bgt.n	800d28a <__multadd+0x6e>
 800d256:	6861      	ldr	r1, [r4, #4]
 800d258:	9801      	ldr	r0, [sp, #4]
 800d25a:	3101      	adds	r1, #1
 800d25c:	f7ff ff76 	bl	800d14c <_Balloc>
 800d260:	1e07      	subs	r7, r0, #0
 800d262:	d105      	bne.n	800d270 <__multadd+0x54>
 800d264:	003a      	movs	r2, r7
 800d266:	21ba      	movs	r1, #186	@ 0xba
 800d268:	4b0c      	ldr	r3, [pc, #48]	@ (800d29c <__multadd+0x80>)
 800d26a:	480d      	ldr	r0, [pc, #52]	@ (800d2a0 <__multadd+0x84>)
 800d26c:	f000 fd1e 	bl	800dcac <__assert_func>
 800d270:	0021      	movs	r1, r4
 800d272:	6922      	ldr	r2, [r4, #16]
 800d274:	310c      	adds	r1, #12
 800d276:	3202      	adds	r2, #2
 800d278:	0092      	lsls	r2, r2, #2
 800d27a:	300c      	adds	r0, #12
 800d27c:	f7fe fd3c 	bl	800bcf8 <memcpy>
 800d280:	0021      	movs	r1, r4
 800d282:	9801      	ldr	r0, [sp, #4]
 800d284:	f7ff ffa6 	bl	800d1d4 <_Bfree>
 800d288:	003c      	movs	r4, r7
 800d28a:	1d2b      	adds	r3, r5, #4
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	18e3      	adds	r3, r4, r3
 800d290:	3501      	adds	r5, #1
 800d292:	605e      	str	r6, [r3, #4]
 800d294:	6125      	str	r5, [r4, #16]
 800d296:	0020      	movs	r0, r4
 800d298:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d29a:	46c0      	nop			@ (mov r8, r8)
 800d29c:	0800e5c8 	.word	0x0800e5c8
 800d2a0:	0800e5ea 	.word	0x0800e5ea

0800d2a4 <__hi0bits>:
 800d2a4:	2280      	movs	r2, #128	@ 0x80
 800d2a6:	0003      	movs	r3, r0
 800d2a8:	0252      	lsls	r2, r2, #9
 800d2aa:	2000      	movs	r0, #0
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d201      	bcs.n	800d2b4 <__hi0bits+0x10>
 800d2b0:	041b      	lsls	r3, r3, #16
 800d2b2:	3010      	adds	r0, #16
 800d2b4:	2280      	movs	r2, #128	@ 0x80
 800d2b6:	0452      	lsls	r2, r2, #17
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d201      	bcs.n	800d2c0 <__hi0bits+0x1c>
 800d2bc:	3008      	adds	r0, #8
 800d2be:	021b      	lsls	r3, r3, #8
 800d2c0:	2280      	movs	r2, #128	@ 0x80
 800d2c2:	0552      	lsls	r2, r2, #21
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d201      	bcs.n	800d2cc <__hi0bits+0x28>
 800d2c8:	3004      	adds	r0, #4
 800d2ca:	011b      	lsls	r3, r3, #4
 800d2cc:	2280      	movs	r2, #128	@ 0x80
 800d2ce:	05d2      	lsls	r2, r2, #23
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d201      	bcs.n	800d2d8 <__hi0bits+0x34>
 800d2d4:	3002      	adds	r0, #2
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	db03      	blt.n	800d2e4 <__hi0bits+0x40>
 800d2dc:	3001      	adds	r0, #1
 800d2de:	4213      	tst	r3, r2
 800d2e0:	d100      	bne.n	800d2e4 <__hi0bits+0x40>
 800d2e2:	2020      	movs	r0, #32
 800d2e4:	4770      	bx	lr

0800d2e6 <__lo0bits>:
 800d2e6:	6803      	ldr	r3, [r0, #0]
 800d2e8:	0001      	movs	r1, r0
 800d2ea:	2207      	movs	r2, #7
 800d2ec:	0018      	movs	r0, r3
 800d2ee:	4010      	ands	r0, r2
 800d2f0:	4213      	tst	r3, r2
 800d2f2:	d00d      	beq.n	800d310 <__lo0bits+0x2a>
 800d2f4:	3a06      	subs	r2, #6
 800d2f6:	2000      	movs	r0, #0
 800d2f8:	4213      	tst	r3, r2
 800d2fa:	d105      	bne.n	800d308 <__lo0bits+0x22>
 800d2fc:	3002      	adds	r0, #2
 800d2fe:	4203      	tst	r3, r0
 800d300:	d003      	beq.n	800d30a <__lo0bits+0x24>
 800d302:	40d3      	lsrs	r3, r2
 800d304:	0010      	movs	r0, r2
 800d306:	600b      	str	r3, [r1, #0]
 800d308:	4770      	bx	lr
 800d30a:	089b      	lsrs	r3, r3, #2
 800d30c:	600b      	str	r3, [r1, #0]
 800d30e:	e7fb      	b.n	800d308 <__lo0bits+0x22>
 800d310:	b29a      	uxth	r2, r3
 800d312:	2a00      	cmp	r2, #0
 800d314:	d101      	bne.n	800d31a <__lo0bits+0x34>
 800d316:	2010      	movs	r0, #16
 800d318:	0c1b      	lsrs	r3, r3, #16
 800d31a:	b2da      	uxtb	r2, r3
 800d31c:	2a00      	cmp	r2, #0
 800d31e:	d101      	bne.n	800d324 <__lo0bits+0x3e>
 800d320:	3008      	adds	r0, #8
 800d322:	0a1b      	lsrs	r3, r3, #8
 800d324:	071a      	lsls	r2, r3, #28
 800d326:	d101      	bne.n	800d32c <__lo0bits+0x46>
 800d328:	3004      	adds	r0, #4
 800d32a:	091b      	lsrs	r3, r3, #4
 800d32c:	079a      	lsls	r2, r3, #30
 800d32e:	d101      	bne.n	800d334 <__lo0bits+0x4e>
 800d330:	3002      	adds	r0, #2
 800d332:	089b      	lsrs	r3, r3, #2
 800d334:	07da      	lsls	r2, r3, #31
 800d336:	d4e9      	bmi.n	800d30c <__lo0bits+0x26>
 800d338:	3001      	adds	r0, #1
 800d33a:	085b      	lsrs	r3, r3, #1
 800d33c:	d1e6      	bne.n	800d30c <__lo0bits+0x26>
 800d33e:	2020      	movs	r0, #32
 800d340:	e7e2      	b.n	800d308 <__lo0bits+0x22>
	...

0800d344 <__i2b>:
 800d344:	b510      	push	{r4, lr}
 800d346:	000c      	movs	r4, r1
 800d348:	2101      	movs	r1, #1
 800d34a:	f7ff feff 	bl	800d14c <_Balloc>
 800d34e:	2800      	cmp	r0, #0
 800d350:	d107      	bne.n	800d362 <__i2b+0x1e>
 800d352:	2146      	movs	r1, #70	@ 0x46
 800d354:	4c05      	ldr	r4, [pc, #20]	@ (800d36c <__i2b+0x28>)
 800d356:	0002      	movs	r2, r0
 800d358:	4b05      	ldr	r3, [pc, #20]	@ (800d370 <__i2b+0x2c>)
 800d35a:	0020      	movs	r0, r4
 800d35c:	31ff      	adds	r1, #255	@ 0xff
 800d35e:	f000 fca5 	bl	800dcac <__assert_func>
 800d362:	2301      	movs	r3, #1
 800d364:	6144      	str	r4, [r0, #20]
 800d366:	6103      	str	r3, [r0, #16]
 800d368:	bd10      	pop	{r4, pc}
 800d36a:	46c0      	nop			@ (mov r8, r8)
 800d36c:	0800e5ea 	.word	0x0800e5ea
 800d370:	0800e5c8 	.word	0x0800e5c8

0800d374 <__multiply>:
 800d374:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d376:	0014      	movs	r4, r2
 800d378:	690a      	ldr	r2, [r1, #16]
 800d37a:	6923      	ldr	r3, [r4, #16]
 800d37c:	000d      	movs	r5, r1
 800d37e:	b08b      	sub	sp, #44	@ 0x2c
 800d380:	429a      	cmp	r2, r3
 800d382:	db02      	blt.n	800d38a <__multiply+0x16>
 800d384:	0023      	movs	r3, r4
 800d386:	000c      	movs	r4, r1
 800d388:	001d      	movs	r5, r3
 800d38a:	6927      	ldr	r7, [r4, #16]
 800d38c:	692e      	ldr	r6, [r5, #16]
 800d38e:	6861      	ldr	r1, [r4, #4]
 800d390:	19bb      	adds	r3, r7, r6
 800d392:	9303      	str	r3, [sp, #12]
 800d394:	68a3      	ldr	r3, [r4, #8]
 800d396:	19ba      	adds	r2, r7, r6
 800d398:	4293      	cmp	r3, r2
 800d39a:	da00      	bge.n	800d39e <__multiply+0x2a>
 800d39c:	3101      	adds	r1, #1
 800d39e:	f7ff fed5 	bl	800d14c <_Balloc>
 800d3a2:	9002      	str	r0, [sp, #8]
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d106      	bne.n	800d3b6 <__multiply+0x42>
 800d3a8:	21b1      	movs	r1, #177	@ 0xb1
 800d3aa:	4b49      	ldr	r3, [pc, #292]	@ (800d4d0 <__multiply+0x15c>)
 800d3ac:	4849      	ldr	r0, [pc, #292]	@ (800d4d4 <__multiply+0x160>)
 800d3ae:	9a02      	ldr	r2, [sp, #8]
 800d3b0:	0049      	lsls	r1, r1, #1
 800d3b2:	f000 fc7b 	bl	800dcac <__assert_func>
 800d3b6:	9b02      	ldr	r3, [sp, #8]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	3314      	adds	r3, #20
 800d3bc:	469c      	mov	ip, r3
 800d3be:	19bb      	adds	r3, r7, r6
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	4463      	add	r3, ip
 800d3c4:	9304      	str	r3, [sp, #16]
 800d3c6:	4663      	mov	r3, ip
 800d3c8:	9904      	ldr	r1, [sp, #16]
 800d3ca:	428b      	cmp	r3, r1
 800d3cc:	d32a      	bcc.n	800d424 <__multiply+0xb0>
 800d3ce:	0023      	movs	r3, r4
 800d3d0:	00bf      	lsls	r7, r7, #2
 800d3d2:	3314      	adds	r3, #20
 800d3d4:	3514      	adds	r5, #20
 800d3d6:	9308      	str	r3, [sp, #32]
 800d3d8:	00b6      	lsls	r6, r6, #2
 800d3da:	19db      	adds	r3, r3, r7
 800d3dc:	9305      	str	r3, [sp, #20]
 800d3de:	19ab      	adds	r3, r5, r6
 800d3e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3e2:	2304      	movs	r3, #4
 800d3e4:	9306      	str	r3, [sp, #24]
 800d3e6:	0023      	movs	r3, r4
 800d3e8:	9a05      	ldr	r2, [sp, #20]
 800d3ea:	3315      	adds	r3, #21
 800d3ec:	9501      	str	r5, [sp, #4]
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d305      	bcc.n	800d3fe <__multiply+0x8a>
 800d3f2:	1b13      	subs	r3, r2, r4
 800d3f4:	3b15      	subs	r3, #21
 800d3f6:	089b      	lsrs	r3, r3, #2
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	009b      	lsls	r3, r3, #2
 800d3fc:	9306      	str	r3, [sp, #24]
 800d3fe:	9b01      	ldr	r3, [sp, #4]
 800d400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d402:	4293      	cmp	r3, r2
 800d404:	d310      	bcc.n	800d428 <__multiply+0xb4>
 800d406:	9b03      	ldr	r3, [sp, #12]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	dd05      	ble.n	800d418 <__multiply+0xa4>
 800d40c:	9b04      	ldr	r3, [sp, #16]
 800d40e:	3b04      	subs	r3, #4
 800d410:	9304      	str	r3, [sp, #16]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d056      	beq.n	800d4c6 <__multiply+0x152>
 800d418:	9b02      	ldr	r3, [sp, #8]
 800d41a:	9a03      	ldr	r2, [sp, #12]
 800d41c:	0018      	movs	r0, r3
 800d41e:	611a      	str	r2, [r3, #16]
 800d420:	b00b      	add	sp, #44	@ 0x2c
 800d422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d424:	c304      	stmia	r3!, {r2}
 800d426:	e7cf      	b.n	800d3c8 <__multiply+0x54>
 800d428:	9b01      	ldr	r3, [sp, #4]
 800d42a:	6818      	ldr	r0, [r3, #0]
 800d42c:	b280      	uxth	r0, r0
 800d42e:	2800      	cmp	r0, #0
 800d430:	d01e      	beq.n	800d470 <__multiply+0xfc>
 800d432:	4667      	mov	r7, ip
 800d434:	2500      	movs	r5, #0
 800d436:	9e08      	ldr	r6, [sp, #32]
 800d438:	ce02      	ldmia	r6!, {r1}
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	9307      	str	r3, [sp, #28]
 800d43e:	b28b      	uxth	r3, r1
 800d440:	4343      	muls	r3, r0
 800d442:	001a      	movs	r2, r3
 800d444:	466b      	mov	r3, sp
 800d446:	0c09      	lsrs	r1, r1, #16
 800d448:	8b9b      	ldrh	r3, [r3, #28]
 800d44a:	4341      	muls	r1, r0
 800d44c:	18d3      	adds	r3, r2, r3
 800d44e:	9a07      	ldr	r2, [sp, #28]
 800d450:	195b      	adds	r3, r3, r5
 800d452:	0c12      	lsrs	r2, r2, #16
 800d454:	1889      	adds	r1, r1, r2
 800d456:	0c1a      	lsrs	r2, r3, #16
 800d458:	188a      	adds	r2, r1, r2
 800d45a:	b29b      	uxth	r3, r3
 800d45c:	0c15      	lsrs	r5, r2, #16
 800d45e:	0412      	lsls	r2, r2, #16
 800d460:	431a      	orrs	r2, r3
 800d462:	9b05      	ldr	r3, [sp, #20]
 800d464:	c704      	stmia	r7!, {r2}
 800d466:	42b3      	cmp	r3, r6
 800d468:	d8e6      	bhi.n	800d438 <__multiply+0xc4>
 800d46a:	4663      	mov	r3, ip
 800d46c:	9a06      	ldr	r2, [sp, #24]
 800d46e:	509d      	str	r5, [r3, r2]
 800d470:	9b01      	ldr	r3, [sp, #4]
 800d472:	6818      	ldr	r0, [r3, #0]
 800d474:	0c00      	lsrs	r0, r0, #16
 800d476:	d020      	beq.n	800d4ba <__multiply+0x146>
 800d478:	4663      	mov	r3, ip
 800d47a:	0025      	movs	r5, r4
 800d47c:	4661      	mov	r1, ip
 800d47e:	2700      	movs	r7, #0
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	3514      	adds	r5, #20
 800d484:	682a      	ldr	r2, [r5, #0]
 800d486:	680e      	ldr	r6, [r1, #0]
 800d488:	b292      	uxth	r2, r2
 800d48a:	4342      	muls	r2, r0
 800d48c:	0c36      	lsrs	r6, r6, #16
 800d48e:	1992      	adds	r2, r2, r6
 800d490:	19d2      	adds	r2, r2, r7
 800d492:	0416      	lsls	r6, r2, #16
 800d494:	b29b      	uxth	r3, r3
 800d496:	431e      	orrs	r6, r3
 800d498:	600e      	str	r6, [r1, #0]
 800d49a:	cd40      	ldmia	r5!, {r6}
 800d49c:	684b      	ldr	r3, [r1, #4]
 800d49e:	0c36      	lsrs	r6, r6, #16
 800d4a0:	4346      	muls	r6, r0
 800d4a2:	b29b      	uxth	r3, r3
 800d4a4:	0c12      	lsrs	r2, r2, #16
 800d4a6:	18f3      	adds	r3, r6, r3
 800d4a8:	189b      	adds	r3, r3, r2
 800d4aa:	9a05      	ldr	r2, [sp, #20]
 800d4ac:	0c1f      	lsrs	r7, r3, #16
 800d4ae:	3104      	adds	r1, #4
 800d4b0:	42aa      	cmp	r2, r5
 800d4b2:	d8e7      	bhi.n	800d484 <__multiply+0x110>
 800d4b4:	4662      	mov	r2, ip
 800d4b6:	9906      	ldr	r1, [sp, #24]
 800d4b8:	5053      	str	r3, [r2, r1]
 800d4ba:	9b01      	ldr	r3, [sp, #4]
 800d4bc:	3304      	adds	r3, #4
 800d4be:	9301      	str	r3, [sp, #4]
 800d4c0:	2304      	movs	r3, #4
 800d4c2:	449c      	add	ip, r3
 800d4c4:	e79b      	b.n	800d3fe <__multiply+0x8a>
 800d4c6:	9b03      	ldr	r3, [sp, #12]
 800d4c8:	3b01      	subs	r3, #1
 800d4ca:	9303      	str	r3, [sp, #12]
 800d4cc:	e79b      	b.n	800d406 <__multiply+0x92>
 800d4ce:	46c0      	nop			@ (mov r8, r8)
 800d4d0:	0800e5c8 	.word	0x0800e5c8
 800d4d4:	0800e5ea 	.word	0x0800e5ea

0800d4d8 <__pow5mult>:
 800d4d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4da:	2303      	movs	r3, #3
 800d4dc:	0015      	movs	r5, r2
 800d4de:	0007      	movs	r7, r0
 800d4e0:	000e      	movs	r6, r1
 800d4e2:	401a      	ands	r2, r3
 800d4e4:	421d      	tst	r5, r3
 800d4e6:	d008      	beq.n	800d4fa <__pow5mult+0x22>
 800d4e8:	4925      	ldr	r1, [pc, #148]	@ (800d580 <__pow5mult+0xa8>)
 800d4ea:	3a01      	subs	r2, #1
 800d4ec:	0092      	lsls	r2, r2, #2
 800d4ee:	5852      	ldr	r2, [r2, r1]
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	0031      	movs	r1, r6
 800d4f4:	f7ff fe92 	bl	800d21c <__multadd>
 800d4f8:	0006      	movs	r6, r0
 800d4fa:	10ad      	asrs	r5, r5, #2
 800d4fc:	d03d      	beq.n	800d57a <__pow5mult+0xa2>
 800d4fe:	69fc      	ldr	r4, [r7, #28]
 800d500:	2c00      	cmp	r4, #0
 800d502:	d10f      	bne.n	800d524 <__pow5mult+0x4c>
 800d504:	2010      	movs	r0, #16
 800d506:	f7fe f801 	bl	800b50c <malloc>
 800d50a:	1e02      	subs	r2, r0, #0
 800d50c:	61f8      	str	r0, [r7, #28]
 800d50e:	d105      	bne.n	800d51c <__pow5mult+0x44>
 800d510:	21b4      	movs	r1, #180	@ 0xb4
 800d512:	4b1c      	ldr	r3, [pc, #112]	@ (800d584 <__pow5mult+0xac>)
 800d514:	481c      	ldr	r0, [pc, #112]	@ (800d588 <__pow5mult+0xb0>)
 800d516:	31ff      	adds	r1, #255	@ 0xff
 800d518:	f000 fbc8 	bl	800dcac <__assert_func>
 800d51c:	6044      	str	r4, [r0, #4]
 800d51e:	6084      	str	r4, [r0, #8]
 800d520:	6004      	str	r4, [r0, #0]
 800d522:	60c4      	str	r4, [r0, #12]
 800d524:	69fb      	ldr	r3, [r7, #28]
 800d526:	689c      	ldr	r4, [r3, #8]
 800d528:	9301      	str	r3, [sp, #4]
 800d52a:	2c00      	cmp	r4, #0
 800d52c:	d108      	bne.n	800d540 <__pow5mult+0x68>
 800d52e:	0038      	movs	r0, r7
 800d530:	4916      	ldr	r1, [pc, #88]	@ (800d58c <__pow5mult+0xb4>)
 800d532:	f7ff ff07 	bl	800d344 <__i2b>
 800d536:	9b01      	ldr	r3, [sp, #4]
 800d538:	0004      	movs	r4, r0
 800d53a:	6098      	str	r0, [r3, #8]
 800d53c:	2300      	movs	r3, #0
 800d53e:	6003      	str	r3, [r0, #0]
 800d540:	2301      	movs	r3, #1
 800d542:	421d      	tst	r5, r3
 800d544:	d00a      	beq.n	800d55c <__pow5mult+0x84>
 800d546:	0031      	movs	r1, r6
 800d548:	0022      	movs	r2, r4
 800d54a:	0038      	movs	r0, r7
 800d54c:	f7ff ff12 	bl	800d374 <__multiply>
 800d550:	0031      	movs	r1, r6
 800d552:	9001      	str	r0, [sp, #4]
 800d554:	0038      	movs	r0, r7
 800d556:	f7ff fe3d 	bl	800d1d4 <_Bfree>
 800d55a:	9e01      	ldr	r6, [sp, #4]
 800d55c:	106d      	asrs	r5, r5, #1
 800d55e:	d00c      	beq.n	800d57a <__pow5mult+0xa2>
 800d560:	6820      	ldr	r0, [r4, #0]
 800d562:	2800      	cmp	r0, #0
 800d564:	d107      	bne.n	800d576 <__pow5mult+0x9e>
 800d566:	0022      	movs	r2, r4
 800d568:	0021      	movs	r1, r4
 800d56a:	0038      	movs	r0, r7
 800d56c:	f7ff ff02 	bl	800d374 <__multiply>
 800d570:	2300      	movs	r3, #0
 800d572:	6020      	str	r0, [r4, #0]
 800d574:	6003      	str	r3, [r0, #0]
 800d576:	0004      	movs	r4, r0
 800d578:	e7e2      	b.n	800d540 <__pow5mult+0x68>
 800d57a:	0030      	movs	r0, r6
 800d57c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d57e:	46c0      	nop			@ (mov r8, r8)
 800d580:	0800e644 	.word	0x0800e644
 800d584:	0800e559 	.word	0x0800e559
 800d588:	0800e5ea 	.word	0x0800e5ea
 800d58c:	00000271 	.word	0x00000271

0800d590 <__lshift>:
 800d590:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d592:	000c      	movs	r4, r1
 800d594:	0016      	movs	r6, r2
 800d596:	6923      	ldr	r3, [r4, #16]
 800d598:	1157      	asrs	r7, r2, #5
 800d59a:	b085      	sub	sp, #20
 800d59c:	18fb      	adds	r3, r7, r3
 800d59e:	9301      	str	r3, [sp, #4]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	9300      	str	r3, [sp, #0]
 800d5a4:	6849      	ldr	r1, [r1, #4]
 800d5a6:	68a3      	ldr	r3, [r4, #8]
 800d5a8:	9002      	str	r0, [sp, #8]
 800d5aa:	9a00      	ldr	r2, [sp, #0]
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	db10      	blt.n	800d5d2 <__lshift+0x42>
 800d5b0:	9802      	ldr	r0, [sp, #8]
 800d5b2:	f7ff fdcb 	bl	800d14c <_Balloc>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	0001      	movs	r1, r0
 800d5ba:	0005      	movs	r5, r0
 800d5bc:	001a      	movs	r2, r3
 800d5be:	3114      	adds	r1, #20
 800d5c0:	4298      	cmp	r0, r3
 800d5c2:	d10c      	bne.n	800d5de <__lshift+0x4e>
 800d5c4:	21ef      	movs	r1, #239	@ 0xef
 800d5c6:	002a      	movs	r2, r5
 800d5c8:	4b25      	ldr	r3, [pc, #148]	@ (800d660 <__lshift+0xd0>)
 800d5ca:	4826      	ldr	r0, [pc, #152]	@ (800d664 <__lshift+0xd4>)
 800d5cc:	0049      	lsls	r1, r1, #1
 800d5ce:	f000 fb6d 	bl	800dcac <__assert_func>
 800d5d2:	3101      	adds	r1, #1
 800d5d4:	005b      	lsls	r3, r3, #1
 800d5d6:	e7e8      	b.n	800d5aa <__lshift+0x1a>
 800d5d8:	0098      	lsls	r0, r3, #2
 800d5da:	500a      	str	r2, [r1, r0]
 800d5dc:	3301      	adds	r3, #1
 800d5de:	42bb      	cmp	r3, r7
 800d5e0:	dbfa      	blt.n	800d5d8 <__lshift+0x48>
 800d5e2:	43fb      	mvns	r3, r7
 800d5e4:	17db      	asrs	r3, r3, #31
 800d5e6:	401f      	ands	r7, r3
 800d5e8:	00bf      	lsls	r7, r7, #2
 800d5ea:	0023      	movs	r3, r4
 800d5ec:	201f      	movs	r0, #31
 800d5ee:	19c9      	adds	r1, r1, r7
 800d5f0:	0037      	movs	r7, r6
 800d5f2:	6922      	ldr	r2, [r4, #16]
 800d5f4:	3314      	adds	r3, #20
 800d5f6:	0092      	lsls	r2, r2, #2
 800d5f8:	189a      	adds	r2, r3, r2
 800d5fa:	4007      	ands	r7, r0
 800d5fc:	4206      	tst	r6, r0
 800d5fe:	d029      	beq.n	800d654 <__lshift+0xc4>
 800d600:	3001      	adds	r0, #1
 800d602:	1bc0      	subs	r0, r0, r7
 800d604:	9003      	str	r0, [sp, #12]
 800d606:	468c      	mov	ip, r1
 800d608:	2000      	movs	r0, #0
 800d60a:	681e      	ldr	r6, [r3, #0]
 800d60c:	40be      	lsls	r6, r7
 800d60e:	4306      	orrs	r6, r0
 800d610:	4660      	mov	r0, ip
 800d612:	c040      	stmia	r0!, {r6}
 800d614:	4684      	mov	ip, r0
 800d616:	9e03      	ldr	r6, [sp, #12]
 800d618:	cb01      	ldmia	r3!, {r0}
 800d61a:	40f0      	lsrs	r0, r6
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d8f4      	bhi.n	800d60a <__lshift+0x7a>
 800d620:	0026      	movs	r6, r4
 800d622:	3615      	adds	r6, #21
 800d624:	2304      	movs	r3, #4
 800d626:	42b2      	cmp	r2, r6
 800d628:	d304      	bcc.n	800d634 <__lshift+0xa4>
 800d62a:	1b13      	subs	r3, r2, r4
 800d62c:	3b15      	subs	r3, #21
 800d62e:	089b      	lsrs	r3, r3, #2
 800d630:	3301      	adds	r3, #1
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	50c8      	str	r0, [r1, r3]
 800d636:	2800      	cmp	r0, #0
 800d638:	d002      	beq.n	800d640 <__lshift+0xb0>
 800d63a:	9b01      	ldr	r3, [sp, #4]
 800d63c:	3302      	adds	r3, #2
 800d63e:	9300      	str	r3, [sp, #0]
 800d640:	9b00      	ldr	r3, [sp, #0]
 800d642:	9802      	ldr	r0, [sp, #8]
 800d644:	3b01      	subs	r3, #1
 800d646:	0021      	movs	r1, r4
 800d648:	612b      	str	r3, [r5, #16]
 800d64a:	f7ff fdc3 	bl	800d1d4 <_Bfree>
 800d64e:	0028      	movs	r0, r5
 800d650:	b005      	add	sp, #20
 800d652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d654:	cb01      	ldmia	r3!, {r0}
 800d656:	c101      	stmia	r1!, {r0}
 800d658:	429a      	cmp	r2, r3
 800d65a:	d8fb      	bhi.n	800d654 <__lshift+0xc4>
 800d65c:	e7f0      	b.n	800d640 <__lshift+0xb0>
 800d65e:	46c0      	nop			@ (mov r8, r8)
 800d660:	0800e5c8 	.word	0x0800e5c8
 800d664:	0800e5ea 	.word	0x0800e5ea

0800d668 <__mcmp>:
 800d668:	b530      	push	{r4, r5, lr}
 800d66a:	690b      	ldr	r3, [r1, #16]
 800d66c:	6904      	ldr	r4, [r0, #16]
 800d66e:	0002      	movs	r2, r0
 800d670:	1ae0      	subs	r0, r4, r3
 800d672:	429c      	cmp	r4, r3
 800d674:	d10f      	bne.n	800d696 <__mcmp+0x2e>
 800d676:	3214      	adds	r2, #20
 800d678:	009b      	lsls	r3, r3, #2
 800d67a:	3114      	adds	r1, #20
 800d67c:	0014      	movs	r4, r2
 800d67e:	18c9      	adds	r1, r1, r3
 800d680:	18d2      	adds	r2, r2, r3
 800d682:	3a04      	subs	r2, #4
 800d684:	3904      	subs	r1, #4
 800d686:	6815      	ldr	r5, [r2, #0]
 800d688:	680b      	ldr	r3, [r1, #0]
 800d68a:	429d      	cmp	r5, r3
 800d68c:	d004      	beq.n	800d698 <__mcmp+0x30>
 800d68e:	2001      	movs	r0, #1
 800d690:	429d      	cmp	r5, r3
 800d692:	d200      	bcs.n	800d696 <__mcmp+0x2e>
 800d694:	3802      	subs	r0, #2
 800d696:	bd30      	pop	{r4, r5, pc}
 800d698:	4294      	cmp	r4, r2
 800d69a:	d3f2      	bcc.n	800d682 <__mcmp+0x1a>
 800d69c:	e7fb      	b.n	800d696 <__mcmp+0x2e>
	...

0800d6a0 <__mdiff>:
 800d6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6a2:	000c      	movs	r4, r1
 800d6a4:	b087      	sub	sp, #28
 800d6a6:	9000      	str	r0, [sp, #0]
 800d6a8:	0011      	movs	r1, r2
 800d6aa:	0020      	movs	r0, r4
 800d6ac:	0017      	movs	r7, r2
 800d6ae:	f7ff ffdb 	bl	800d668 <__mcmp>
 800d6b2:	1e05      	subs	r5, r0, #0
 800d6b4:	d110      	bne.n	800d6d8 <__mdiff+0x38>
 800d6b6:	0001      	movs	r1, r0
 800d6b8:	9800      	ldr	r0, [sp, #0]
 800d6ba:	f7ff fd47 	bl	800d14c <_Balloc>
 800d6be:	1e02      	subs	r2, r0, #0
 800d6c0:	d104      	bne.n	800d6cc <__mdiff+0x2c>
 800d6c2:	4b40      	ldr	r3, [pc, #256]	@ (800d7c4 <__mdiff+0x124>)
 800d6c4:	4840      	ldr	r0, [pc, #256]	@ (800d7c8 <__mdiff+0x128>)
 800d6c6:	4941      	ldr	r1, [pc, #260]	@ (800d7cc <__mdiff+0x12c>)
 800d6c8:	f000 faf0 	bl	800dcac <__assert_func>
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	6145      	str	r5, [r0, #20]
 800d6d0:	6103      	str	r3, [r0, #16]
 800d6d2:	0010      	movs	r0, r2
 800d6d4:	b007      	add	sp, #28
 800d6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6d8:	2600      	movs	r6, #0
 800d6da:	42b0      	cmp	r0, r6
 800d6dc:	da03      	bge.n	800d6e6 <__mdiff+0x46>
 800d6de:	0023      	movs	r3, r4
 800d6e0:	003c      	movs	r4, r7
 800d6e2:	001f      	movs	r7, r3
 800d6e4:	3601      	adds	r6, #1
 800d6e6:	6861      	ldr	r1, [r4, #4]
 800d6e8:	9800      	ldr	r0, [sp, #0]
 800d6ea:	f7ff fd2f 	bl	800d14c <_Balloc>
 800d6ee:	1e02      	subs	r2, r0, #0
 800d6f0:	d103      	bne.n	800d6fa <__mdiff+0x5a>
 800d6f2:	4b34      	ldr	r3, [pc, #208]	@ (800d7c4 <__mdiff+0x124>)
 800d6f4:	4834      	ldr	r0, [pc, #208]	@ (800d7c8 <__mdiff+0x128>)
 800d6f6:	4936      	ldr	r1, [pc, #216]	@ (800d7d0 <__mdiff+0x130>)
 800d6f8:	e7e6      	b.n	800d6c8 <__mdiff+0x28>
 800d6fa:	6923      	ldr	r3, [r4, #16]
 800d6fc:	3414      	adds	r4, #20
 800d6fe:	9300      	str	r3, [sp, #0]
 800d700:	009b      	lsls	r3, r3, #2
 800d702:	18e3      	adds	r3, r4, r3
 800d704:	0021      	movs	r1, r4
 800d706:	9401      	str	r4, [sp, #4]
 800d708:	003c      	movs	r4, r7
 800d70a:	9302      	str	r3, [sp, #8]
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	3414      	adds	r4, #20
 800d710:	009b      	lsls	r3, r3, #2
 800d712:	18e3      	adds	r3, r4, r3
 800d714:	9303      	str	r3, [sp, #12]
 800d716:	0003      	movs	r3, r0
 800d718:	60c6      	str	r6, [r0, #12]
 800d71a:	468c      	mov	ip, r1
 800d71c:	2000      	movs	r0, #0
 800d71e:	3314      	adds	r3, #20
 800d720:	9304      	str	r3, [sp, #16]
 800d722:	9305      	str	r3, [sp, #20]
 800d724:	4663      	mov	r3, ip
 800d726:	cb20      	ldmia	r3!, {r5}
 800d728:	b2a9      	uxth	r1, r5
 800d72a:	000e      	movs	r6, r1
 800d72c:	469c      	mov	ip, r3
 800d72e:	cc08      	ldmia	r4!, {r3}
 800d730:	0c2d      	lsrs	r5, r5, #16
 800d732:	b299      	uxth	r1, r3
 800d734:	1a71      	subs	r1, r6, r1
 800d736:	1809      	adds	r1, r1, r0
 800d738:	0c1b      	lsrs	r3, r3, #16
 800d73a:	1408      	asrs	r0, r1, #16
 800d73c:	1aeb      	subs	r3, r5, r3
 800d73e:	181b      	adds	r3, r3, r0
 800d740:	1418      	asrs	r0, r3, #16
 800d742:	b289      	uxth	r1, r1
 800d744:	041b      	lsls	r3, r3, #16
 800d746:	4319      	orrs	r1, r3
 800d748:	9b05      	ldr	r3, [sp, #20]
 800d74a:	c302      	stmia	r3!, {r1}
 800d74c:	9305      	str	r3, [sp, #20]
 800d74e:	9b03      	ldr	r3, [sp, #12]
 800d750:	42a3      	cmp	r3, r4
 800d752:	d8e7      	bhi.n	800d724 <__mdiff+0x84>
 800d754:	0039      	movs	r1, r7
 800d756:	9c03      	ldr	r4, [sp, #12]
 800d758:	3115      	adds	r1, #21
 800d75a:	2304      	movs	r3, #4
 800d75c:	428c      	cmp	r4, r1
 800d75e:	d304      	bcc.n	800d76a <__mdiff+0xca>
 800d760:	1be3      	subs	r3, r4, r7
 800d762:	3b15      	subs	r3, #21
 800d764:	089b      	lsrs	r3, r3, #2
 800d766:	3301      	adds	r3, #1
 800d768:	009b      	lsls	r3, r3, #2
 800d76a:	9901      	ldr	r1, [sp, #4]
 800d76c:	18cd      	adds	r5, r1, r3
 800d76e:	9904      	ldr	r1, [sp, #16]
 800d770:	002e      	movs	r6, r5
 800d772:	18cb      	adds	r3, r1, r3
 800d774:	001f      	movs	r7, r3
 800d776:	9902      	ldr	r1, [sp, #8]
 800d778:	428e      	cmp	r6, r1
 800d77a:	d311      	bcc.n	800d7a0 <__mdiff+0x100>
 800d77c:	9c02      	ldr	r4, [sp, #8]
 800d77e:	1ee9      	subs	r1, r5, #3
 800d780:	2000      	movs	r0, #0
 800d782:	428c      	cmp	r4, r1
 800d784:	d304      	bcc.n	800d790 <__mdiff+0xf0>
 800d786:	0021      	movs	r1, r4
 800d788:	3103      	adds	r1, #3
 800d78a:	1b49      	subs	r1, r1, r5
 800d78c:	0889      	lsrs	r1, r1, #2
 800d78e:	0088      	lsls	r0, r1, #2
 800d790:	181b      	adds	r3, r3, r0
 800d792:	3b04      	subs	r3, #4
 800d794:	6819      	ldr	r1, [r3, #0]
 800d796:	2900      	cmp	r1, #0
 800d798:	d010      	beq.n	800d7bc <__mdiff+0x11c>
 800d79a:	9b00      	ldr	r3, [sp, #0]
 800d79c:	6113      	str	r3, [r2, #16]
 800d79e:	e798      	b.n	800d6d2 <__mdiff+0x32>
 800d7a0:	4684      	mov	ip, r0
 800d7a2:	ce02      	ldmia	r6!, {r1}
 800d7a4:	b288      	uxth	r0, r1
 800d7a6:	4460      	add	r0, ip
 800d7a8:	1400      	asrs	r0, r0, #16
 800d7aa:	0c0c      	lsrs	r4, r1, #16
 800d7ac:	1904      	adds	r4, r0, r4
 800d7ae:	4461      	add	r1, ip
 800d7b0:	1420      	asrs	r0, r4, #16
 800d7b2:	b289      	uxth	r1, r1
 800d7b4:	0424      	lsls	r4, r4, #16
 800d7b6:	4321      	orrs	r1, r4
 800d7b8:	c702      	stmia	r7!, {r1}
 800d7ba:	e7dc      	b.n	800d776 <__mdiff+0xd6>
 800d7bc:	9900      	ldr	r1, [sp, #0]
 800d7be:	3901      	subs	r1, #1
 800d7c0:	9100      	str	r1, [sp, #0]
 800d7c2:	e7e6      	b.n	800d792 <__mdiff+0xf2>
 800d7c4:	0800e5c8 	.word	0x0800e5c8
 800d7c8:	0800e5ea 	.word	0x0800e5ea
 800d7cc:	00000237 	.word	0x00000237
 800d7d0:	00000245 	.word	0x00000245

0800d7d4 <__d2b>:
 800d7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7d6:	2101      	movs	r1, #1
 800d7d8:	0016      	movs	r6, r2
 800d7da:	001f      	movs	r7, r3
 800d7dc:	f7ff fcb6 	bl	800d14c <_Balloc>
 800d7e0:	1e04      	subs	r4, r0, #0
 800d7e2:	d105      	bne.n	800d7f0 <__d2b+0x1c>
 800d7e4:	0022      	movs	r2, r4
 800d7e6:	4b25      	ldr	r3, [pc, #148]	@ (800d87c <__d2b+0xa8>)
 800d7e8:	4825      	ldr	r0, [pc, #148]	@ (800d880 <__d2b+0xac>)
 800d7ea:	4926      	ldr	r1, [pc, #152]	@ (800d884 <__d2b+0xb0>)
 800d7ec:	f000 fa5e 	bl	800dcac <__assert_func>
 800d7f0:	033b      	lsls	r3, r7, #12
 800d7f2:	007d      	lsls	r5, r7, #1
 800d7f4:	0b1b      	lsrs	r3, r3, #12
 800d7f6:	0d6d      	lsrs	r5, r5, #21
 800d7f8:	d002      	beq.n	800d800 <__d2b+0x2c>
 800d7fa:	2280      	movs	r2, #128	@ 0x80
 800d7fc:	0352      	lsls	r2, r2, #13
 800d7fe:	4313      	orrs	r3, r2
 800d800:	9301      	str	r3, [sp, #4]
 800d802:	2e00      	cmp	r6, #0
 800d804:	d025      	beq.n	800d852 <__d2b+0x7e>
 800d806:	4668      	mov	r0, sp
 800d808:	9600      	str	r6, [sp, #0]
 800d80a:	f7ff fd6c 	bl	800d2e6 <__lo0bits>
 800d80e:	9b01      	ldr	r3, [sp, #4]
 800d810:	9900      	ldr	r1, [sp, #0]
 800d812:	2800      	cmp	r0, #0
 800d814:	d01b      	beq.n	800d84e <__d2b+0x7a>
 800d816:	2220      	movs	r2, #32
 800d818:	001e      	movs	r6, r3
 800d81a:	1a12      	subs	r2, r2, r0
 800d81c:	4096      	lsls	r6, r2
 800d81e:	0032      	movs	r2, r6
 800d820:	40c3      	lsrs	r3, r0
 800d822:	430a      	orrs	r2, r1
 800d824:	6162      	str	r2, [r4, #20]
 800d826:	9301      	str	r3, [sp, #4]
 800d828:	9e01      	ldr	r6, [sp, #4]
 800d82a:	61a6      	str	r6, [r4, #24]
 800d82c:	1e73      	subs	r3, r6, #1
 800d82e:	419e      	sbcs	r6, r3
 800d830:	3601      	adds	r6, #1
 800d832:	6126      	str	r6, [r4, #16]
 800d834:	2d00      	cmp	r5, #0
 800d836:	d014      	beq.n	800d862 <__d2b+0x8e>
 800d838:	2635      	movs	r6, #53	@ 0x35
 800d83a:	4b13      	ldr	r3, [pc, #76]	@ (800d888 <__d2b+0xb4>)
 800d83c:	18ed      	adds	r5, r5, r3
 800d83e:	9b08      	ldr	r3, [sp, #32]
 800d840:	182d      	adds	r5, r5, r0
 800d842:	601d      	str	r5, [r3, #0]
 800d844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d846:	1a36      	subs	r6, r6, r0
 800d848:	601e      	str	r6, [r3, #0]
 800d84a:	0020      	movs	r0, r4
 800d84c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d84e:	6161      	str	r1, [r4, #20]
 800d850:	e7ea      	b.n	800d828 <__d2b+0x54>
 800d852:	a801      	add	r0, sp, #4
 800d854:	f7ff fd47 	bl	800d2e6 <__lo0bits>
 800d858:	9b01      	ldr	r3, [sp, #4]
 800d85a:	2601      	movs	r6, #1
 800d85c:	6163      	str	r3, [r4, #20]
 800d85e:	3020      	adds	r0, #32
 800d860:	e7e7      	b.n	800d832 <__d2b+0x5e>
 800d862:	4b0a      	ldr	r3, [pc, #40]	@ (800d88c <__d2b+0xb8>)
 800d864:	18c0      	adds	r0, r0, r3
 800d866:	9b08      	ldr	r3, [sp, #32]
 800d868:	6018      	str	r0, [r3, #0]
 800d86a:	4b09      	ldr	r3, [pc, #36]	@ (800d890 <__d2b+0xbc>)
 800d86c:	18f3      	adds	r3, r6, r3
 800d86e:	009b      	lsls	r3, r3, #2
 800d870:	18e3      	adds	r3, r4, r3
 800d872:	6958      	ldr	r0, [r3, #20]
 800d874:	f7ff fd16 	bl	800d2a4 <__hi0bits>
 800d878:	0176      	lsls	r6, r6, #5
 800d87a:	e7e3      	b.n	800d844 <__d2b+0x70>
 800d87c:	0800e5c8 	.word	0x0800e5c8
 800d880:	0800e5ea 	.word	0x0800e5ea
 800d884:	0000030f 	.word	0x0000030f
 800d888:	fffffbcd 	.word	0xfffffbcd
 800d88c:	fffffbce 	.word	0xfffffbce
 800d890:	3fffffff 	.word	0x3fffffff

0800d894 <__sread>:
 800d894:	b570      	push	{r4, r5, r6, lr}
 800d896:	000c      	movs	r4, r1
 800d898:	250e      	movs	r5, #14
 800d89a:	5f49      	ldrsh	r1, [r1, r5]
 800d89c:	f000 f9de 	bl	800dc5c <_read_r>
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	db03      	blt.n	800d8ac <__sread+0x18>
 800d8a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800d8a6:	181b      	adds	r3, r3, r0
 800d8a8:	6563      	str	r3, [r4, #84]	@ 0x54
 800d8aa:	bd70      	pop	{r4, r5, r6, pc}
 800d8ac:	89a3      	ldrh	r3, [r4, #12]
 800d8ae:	4a02      	ldr	r2, [pc, #8]	@ (800d8b8 <__sread+0x24>)
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	81a3      	strh	r3, [r4, #12]
 800d8b4:	e7f9      	b.n	800d8aa <__sread+0x16>
 800d8b6:	46c0      	nop			@ (mov r8, r8)
 800d8b8:	ffffefff 	.word	0xffffefff

0800d8bc <__swrite>:
 800d8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8be:	001f      	movs	r7, r3
 800d8c0:	898b      	ldrh	r3, [r1, #12]
 800d8c2:	0005      	movs	r5, r0
 800d8c4:	000c      	movs	r4, r1
 800d8c6:	0016      	movs	r6, r2
 800d8c8:	05db      	lsls	r3, r3, #23
 800d8ca:	d505      	bpl.n	800d8d8 <__swrite+0x1c>
 800d8cc:	230e      	movs	r3, #14
 800d8ce:	5ec9      	ldrsh	r1, [r1, r3]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	f000 f9ae 	bl	800dc34 <_lseek_r>
 800d8d8:	89a3      	ldrh	r3, [r4, #12]
 800d8da:	4a05      	ldr	r2, [pc, #20]	@ (800d8f0 <__swrite+0x34>)
 800d8dc:	0028      	movs	r0, r5
 800d8de:	4013      	ands	r3, r2
 800d8e0:	81a3      	strh	r3, [r4, #12]
 800d8e2:	0032      	movs	r2, r6
 800d8e4:	230e      	movs	r3, #14
 800d8e6:	5ee1      	ldrsh	r1, [r4, r3]
 800d8e8:	003b      	movs	r3, r7
 800d8ea:	f000 f9cb 	bl	800dc84 <_write_r>
 800d8ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8f0:	ffffefff 	.word	0xffffefff

0800d8f4 <__sseek>:
 800d8f4:	b570      	push	{r4, r5, r6, lr}
 800d8f6:	000c      	movs	r4, r1
 800d8f8:	250e      	movs	r5, #14
 800d8fa:	5f49      	ldrsh	r1, [r1, r5]
 800d8fc:	f000 f99a 	bl	800dc34 <_lseek_r>
 800d900:	89a3      	ldrh	r3, [r4, #12]
 800d902:	1c42      	adds	r2, r0, #1
 800d904:	d103      	bne.n	800d90e <__sseek+0x1a>
 800d906:	4a05      	ldr	r2, [pc, #20]	@ (800d91c <__sseek+0x28>)
 800d908:	4013      	ands	r3, r2
 800d90a:	81a3      	strh	r3, [r4, #12]
 800d90c:	bd70      	pop	{r4, r5, r6, pc}
 800d90e:	2280      	movs	r2, #128	@ 0x80
 800d910:	0152      	lsls	r2, r2, #5
 800d912:	4313      	orrs	r3, r2
 800d914:	81a3      	strh	r3, [r4, #12]
 800d916:	6560      	str	r0, [r4, #84]	@ 0x54
 800d918:	e7f8      	b.n	800d90c <__sseek+0x18>
 800d91a:	46c0      	nop			@ (mov r8, r8)
 800d91c:	ffffefff 	.word	0xffffefff

0800d920 <__sclose>:
 800d920:	b510      	push	{r4, lr}
 800d922:	230e      	movs	r3, #14
 800d924:	5ec9      	ldrsh	r1, [r1, r3]
 800d926:	f000 f94f 	bl	800dbc8 <_close_r>
 800d92a:	bd10      	pop	{r4, pc}

0800d92c <_realloc_r>:
 800d92c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d92e:	0006      	movs	r6, r0
 800d930:	000c      	movs	r4, r1
 800d932:	0015      	movs	r5, r2
 800d934:	2900      	cmp	r1, #0
 800d936:	d105      	bne.n	800d944 <_realloc_r+0x18>
 800d938:	0011      	movs	r1, r2
 800d93a:	f7fd fe1d 	bl	800b578 <_malloc_r>
 800d93e:	0004      	movs	r4, r0
 800d940:	0020      	movs	r0, r4
 800d942:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d944:	2a00      	cmp	r2, #0
 800d946:	d103      	bne.n	800d950 <_realloc_r+0x24>
 800d948:	f7ff f862 	bl	800ca10 <_free_r>
 800d94c:	2400      	movs	r4, #0
 800d94e:	e7f7      	b.n	800d940 <_realloc_r+0x14>
 800d950:	f000 fa09 	bl	800dd66 <_malloc_usable_size_r>
 800d954:	0007      	movs	r7, r0
 800d956:	4285      	cmp	r5, r0
 800d958:	d802      	bhi.n	800d960 <_realloc_r+0x34>
 800d95a:	0843      	lsrs	r3, r0, #1
 800d95c:	42ab      	cmp	r3, r5
 800d95e:	d3ef      	bcc.n	800d940 <_realloc_r+0x14>
 800d960:	0029      	movs	r1, r5
 800d962:	0030      	movs	r0, r6
 800d964:	f7fd fe08 	bl	800b578 <_malloc_r>
 800d968:	9001      	str	r0, [sp, #4]
 800d96a:	2800      	cmp	r0, #0
 800d96c:	d0ee      	beq.n	800d94c <_realloc_r+0x20>
 800d96e:	002a      	movs	r2, r5
 800d970:	42bd      	cmp	r5, r7
 800d972:	d900      	bls.n	800d976 <_realloc_r+0x4a>
 800d974:	003a      	movs	r2, r7
 800d976:	0021      	movs	r1, r4
 800d978:	9801      	ldr	r0, [sp, #4]
 800d97a:	f7fe f9bd 	bl	800bcf8 <memcpy>
 800d97e:	0021      	movs	r1, r4
 800d980:	0030      	movs	r0, r6
 800d982:	f7ff f845 	bl	800ca10 <_free_r>
 800d986:	9c01      	ldr	r4, [sp, #4]
 800d988:	e7da      	b.n	800d940 <_realloc_r+0x14>

0800d98a <__swbuf_r>:
 800d98a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d98c:	0006      	movs	r6, r0
 800d98e:	000d      	movs	r5, r1
 800d990:	0014      	movs	r4, r2
 800d992:	2800      	cmp	r0, #0
 800d994:	d004      	beq.n	800d9a0 <__swbuf_r+0x16>
 800d996:	6a03      	ldr	r3, [r0, #32]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d101      	bne.n	800d9a0 <__swbuf_r+0x16>
 800d99c:	f7fe f88a 	bl	800bab4 <__sinit>
 800d9a0:	69a3      	ldr	r3, [r4, #24]
 800d9a2:	60a3      	str	r3, [r4, #8]
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	071b      	lsls	r3, r3, #28
 800d9a8:	d502      	bpl.n	800d9b0 <__swbuf_r+0x26>
 800d9aa:	6923      	ldr	r3, [r4, #16]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d109      	bne.n	800d9c4 <__swbuf_r+0x3a>
 800d9b0:	0021      	movs	r1, r4
 800d9b2:	0030      	movs	r0, r6
 800d9b4:	f000 f82c 	bl	800da10 <__swsetup_r>
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	d003      	beq.n	800d9c4 <__swbuf_r+0x3a>
 800d9bc:	2501      	movs	r5, #1
 800d9be:	426d      	negs	r5, r5
 800d9c0:	0028      	movs	r0, r5
 800d9c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9c4:	6923      	ldr	r3, [r4, #16]
 800d9c6:	6820      	ldr	r0, [r4, #0]
 800d9c8:	b2ef      	uxtb	r7, r5
 800d9ca:	1ac0      	subs	r0, r0, r3
 800d9cc:	6963      	ldr	r3, [r4, #20]
 800d9ce:	b2ed      	uxtb	r5, r5
 800d9d0:	4283      	cmp	r3, r0
 800d9d2:	dc05      	bgt.n	800d9e0 <__swbuf_r+0x56>
 800d9d4:	0021      	movs	r1, r4
 800d9d6:	0030      	movs	r0, r6
 800d9d8:	f7ff fb8c 	bl	800d0f4 <_fflush_r>
 800d9dc:	2800      	cmp	r0, #0
 800d9de:	d1ed      	bne.n	800d9bc <__swbuf_r+0x32>
 800d9e0:	68a3      	ldr	r3, [r4, #8]
 800d9e2:	3001      	adds	r0, #1
 800d9e4:	3b01      	subs	r3, #1
 800d9e6:	60a3      	str	r3, [r4, #8]
 800d9e8:	6823      	ldr	r3, [r4, #0]
 800d9ea:	1c5a      	adds	r2, r3, #1
 800d9ec:	6022      	str	r2, [r4, #0]
 800d9ee:	701f      	strb	r7, [r3, #0]
 800d9f0:	6963      	ldr	r3, [r4, #20]
 800d9f2:	4283      	cmp	r3, r0
 800d9f4:	d004      	beq.n	800da00 <__swbuf_r+0x76>
 800d9f6:	89a3      	ldrh	r3, [r4, #12]
 800d9f8:	07db      	lsls	r3, r3, #31
 800d9fa:	d5e1      	bpl.n	800d9c0 <__swbuf_r+0x36>
 800d9fc:	2d0a      	cmp	r5, #10
 800d9fe:	d1df      	bne.n	800d9c0 <__swbuf_r+0x36>
 800da00:	0021      	movs	r1, r4
 800da02:	0030      	movs	r0, r6
 800da04:	f7ff fb76 	bl	800d0f4 <_fflush_r>
 800da08:	2800      	cmp	r0, #0
 800da0a:	d0d9      	beq.n	800d9c0 <__swbuf_r+0x36>
 800da0c:	e7d6      	b.n	800d9bc <__swbuf_r+0x32>
	...

0800da10 <__swsetup_r>:
 800da10:	4b2d      	ldr	r3, [pc, #180]	@ (800dac8 <__swsetup_r+0xb8>)
 800da12:	b570      	push	{r4, r5, r6, lr}
 800da14:	0005      	movs	r5, r0
 800da16:	6818      	ldr	r0, [r3, #0]
 800da18:	000c      	movs	r4, r1
 800da1a:	2800      	cmp	r0, #0
 800da1c:	d004      	beq.n	800da28 <__swsetup_r+0x18>
 800da1e:	6a03      	ldr	r3, [r0, #32]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d101      	bne.n	800da28 <__swsetup_r+0x18>
 800da24:	f7fe f846 	bl	800bab4 <__sinit>
 800da28:	230c      	movs	r3, #12
 800da2a:	5ee2      	ldrsh	r2, [r4, r3]
 800da2c:	0713      	lsls	r3, r2, #28
 800da2e:	d423      	bmi.n	800da78 <__swsetup_r+0x68>
 800da30:	06d3      	lsls	r3, r2, #27
 800da32:	d407      	bmi.n	800da44 <__swsetup_r+0x34>
 800da34:	2309      	movs	r3, #9
 800da36:	602b      	str	r3, [r5, #0]
 800da38:	2340      	movs	r3, #64	@ 0x40
 800da3a:	2001      	movs	r0, #1
 800da3c:	4313      	orrs	r3, r2
 800da3e:	81a3      	strh	r3, [r4, #12]
 800da40:	4240      	negs	r0, r0
 800da42:	e03a      	b.n	800daba <__swsetup_r+0xaa>
 800da44:	0752      	lsls	r2, r2, #29
 800da46:	d513      	bpl.n	800da70 <__swsetup_r+0x60>
 800da48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da4a:	2900      	cmp	r1, #0
 800da4c:	d008      	beq.n	800da60 <__swsetup_r+0x50>
 800da4e:	0023      	movs	r3, r4
 800da50:	3344      	adds	r3, #68	@ 0x44
 800da52:	4299      	cmp	r1, r3
 800da54:	d002      	beq.n	800da5c <__swsetup_r+0x4c>
 800da56:	0028      	movs	r0, r5
 800da58:	f7fe ffda 	bl	800ca10 <_free_r>
 800da5c:	2300      	movs	r3, #0
 800da5e:	6363      	str	r3, [r4, #52]	@ 0x34
 800da60:	2224      	movs	r2, #36	@ 0x24
 800da62:	89a3      	ldrh	r3, [r4, #12]
 800da64:	4393      	bics	r3, r2
 800da66:	81a3      	strh	r3, [r4, #12]
 800da68:	2300      	movs	r3, #0
 800da6a:	6063      	str	r3, [r4, #4]
 800da6c:	6923      	ldr	r3, [r4, #16]
 800da6e:	6023      	str	r3, [r4, #0]
 800da70:	2308      	movs	r3, #8
 800da72:	89a2      	ldrh	r2, [r4, #12]
 800da74:	4313      	orrs	r3, r2
 800da76:	81a3      	strh	r3, [r4, #12]
 800da78:	6923      	ldr	r3, [r4, #16]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d10b      	bne.n	800da96 <__swsetup_r+0x86>
 800da7e:	21a0      	movs	r1, #160	@ 0xa0
 800da80:	2280      	movs	r2, #128	@ 0x80
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	0089      	lsls	r1, r1, #2
 800da86:	0092      	lsls	r2, r2, #2
 800da88:	400b      	ands	r3, r1
 800da8a:	4293      	cmp	r3, r2
 800da8c:	d003      	beq.n	800da96 <__swsetup_r+0x86>
 800da8e:	0021      	movs	r1, r4
 800da90:	0028      	movs	r0, r5
 800da92:	f000 f845 	bl	800db20 <__smakebuf_r>
 800da96:	230c      	movs	r3, #12
 800da98:	5ee2      	ldrsh	r2, [r4, r3]
 800da9a:	2101      	movs	r1, #1
 800da9c:	0013      	movs	r3, r2
 800da9e:	400b      	ands	r3, r1
 800daa0:	420a      	tst	r2, r1
 800daa2:	d00b      	beq.n	800dabc <__swsetup_r+0xac>
 800daa4:	2300      	movs	r3, #0
 800daa6:	60a3      	str	r3, [r4, #8]
 800daa8:	6963      	ldr	r3, [r4, #20]
 800daaa:	425b      	negs	r3, r3
 800daac:	61a3      	str	r3, [r4, #24]
 800daae:	2000      	movs	r0, #0
 800dab0:	6923      	ldr	r3, [r4, #16]
 800dab2:	4283      	cmp	r3, r0
 800dab4:	d101      	bne.n	800daba <__swsetup_r+0xaa>
 800dab6:	0613      	lsls	r3, r2, #24
 800dab8:	d4be      	bmi.n	800da38 <__swsetup_r+0x28>
 800daba:	bd70      	pop	{r4, r5, r6, pc}
 800dabc:	0791      	lsls	r1, r2, #30
 800dabe:	d400      	bmi.n	800dac2 <__swsetup_r+0xb2>
 800dac0:	6963      	ldr	r3, [r4, #20]
 800dac2:	60a3      	str	r3, [r4, #8]
 800dac4:	e7f3      	b.n	800daae <__swsetup_r+0x9e>
 800dac6:	46c0      	nop			@ (mov r8, r8)
 800dac8:	20000034 	.word	0x20000034

0800dacc <__swhatbuf_r>:
 800dacc:	b570      	push	{r4, r5, r6, lr}
 800dace:	000e      	movs	r6, r1
 800dad0:	001d      	movs	r5, r3
 800dad2:	230e      	movs	r3, #14
 800dad4:	5ec9      	ldrsh	r1, [r1, r3]
 800dad6:	0014      	movs	r4, r2
 800dad8:	b096      	sub	sp, #88	@ 0x58
 800dada:	2900      	cmp	r1, #0
 800dadc:	da0c      	bge.n	800daf8 <__swhatbuf_r+0x2c>
 800dade:	89b2      	ldrh	r2, [r6, #12]
 800dae0:	2380      	movs	r3, #128	@ 0x80
 800dae2:	0011      	movs	r1, r2
 800dae4:	4019      	ands	r1, r3
 800dae6:	421a      	tst	r2, r3
 800dae8:	d114      	bne.n	800db14 <__swhatbuf_r+0x48>
 800daea:	2380      	movs	r3, #128	@ 0x80
 800daec:	00db      	lsls	r3, r3, #3
 800daee:	2000      	movs	r0, #0
 800daf0:	6029      	str	r1, [r5, #0]
 800daf2:	6023      	str	r3, [r4, #0]
 800daf4:	b016      	add	sp, #88	@ 0x58
 800daf6:	bd70      	pop	{r4, r5, r6, pc}
 800daf8:	466a      	mov	r2, sp
 800dafa:	f000 f877 	bl	800dbec <_fstat_r>
 800dafe:	2800      	cmp	r0, #0
 800db00:	dbed      	blt.n	800dade <__swhatbuf_r+0x12>
 800db02:	23f0      	movs	r3, #240	@ 0xf0
 800db04:	9901      	ldr	r1, [sp, #4]
 800db06:	021b      	lsls	r3, r3, #8
 800db08:	4019      	ands	r1, r3
 800db0a:	4b04      	ldr	r3, [pc, #16]	@ (800db1c <__swhatbuf_r+0x50>)
 800db0c:	18c9      	adds	r1, r1, r3
 800db0e:	424b      	negs	r3, r1
 800db10:	4159      	adcs	r1, r3
 800db12:	e7ea      	b.n	800daea <__swhatbuf_r+0x1e>
 800db14:	2100      	movs	r1, #0
 800db16:	2340      	movs	r3, #64	@ 0x40
 800db18:	e7e9      	b.n	800daee <__swhatbuf_r+0x22>
 800db1a:	46c0      	nop			@ (mov r8, r8)
 800db1c:	ffffe000 	.word	0xffffe000

0800db20 <__smakebuf_r>:
 800db20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db22:	2602      	movs	r6, #2
 800db24:	898b      	ldrh	r3, [r1, #12]
 800db26:	0005      	movs	r5, r0
 800db28:	000c      	movs	r4, r1
 800db2a:	b085      	sub	sp, #20
 800db2c:	4233      	tst	r3, r6
 800db2e:	d007      	beq.n	800db40 <__smakebuf_r+0x20>
 800db30:	0023      	movs	r3, r4
 800db32:	3347      	adds	r3, #71	@ 0x47
 800db34:	6023      	str	r3, [r4, #0]
 800db36:	6123      	str	r3, [r4, #16]
 800db38:	2301      	movs	r3, #1
 800db3a:	6163      	str	r3, [r4, #20]
 800db3c:	b005      	add	sp, #20
 800db3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db40:	ab03      	add	r3, sp, #12
 800db42:	aa02      	add	r2, sp, #8
 800db44:	f7ff ffc2 	bl	800dacc <__swhatbuf_r>
 800db48:	9f02      	ldr	r7, [sp, #8]
 800db4a:	9001      	str	r0, [sp, #4]
 800db4c:	0039      	movs	r1, r7
 800db4e:	0028      	movs	r0, r5
 800db50:	f7fd fd12 	bl	800b578 <_malloc_r>
 800db54:	2800      	cmp	r0, #0
 800db56:	d108      	bne.n	800db6a <__smakebuf_r+0x4a>
 800db58:	220c      	movs	r2, #12
 800db5a:	5ea3      	ldrsh	r3, [r4, r2]
 800db5c:	059a      	lsls	r2, r3, #22
 800db5e:	d4ed      	bmi.n	800db3c <__smakebuf_r+0x1c>
 800db60:	2203      	movs	r2, #3
 800db62:	4393      	bics	r3, r2
 800db64:	431e      	orrs	r6, r3
 800db66:	81a6      	strh	r6, [r4, #12]
 800db68:	e7e2      	b.n	800db30 <__smakebuf_r+0x10>
 800db6a:	2380      	movs	r3, #128	@ 0x80
 800db6c:	89a2      	ldrh	r2, [r4, #12]
 800db6e:	6020      	str	r0, [r4, #0]
 800db70:	4313      	orrs	r3, r2
 800db72:	81a3      	strh	r3, [r4, #12]
 800db74:	9b03      	ldr	r3, [sp, #12]
 800db76:	6120      	str	r0, [r4, #16]
 800db78:	6167      	str	r7, [r4, #20]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d00c      	beq.n	800db98 <__smakebuf_r+0x78>
 800db7e:	0028      	movs	r0, r5
 800db80:	230e      	movs	r3, #14
 800db82:	5ee1      	ldrsh	r1, [r4, r3]
 800db84:	f000 f844 	bl	800dc10 <_isatty_r>
 800db88:	2800      	cmp	r0, #0
 800db8a:	d005      	beq.n	800db98 <__smakebuf_r+0x78>
 800db8c:	2303      	movs	r3, #3
 800db8e:	89a2      	ldrh	r2, [r4, #12]
 800db90:	439a      	bics	r2, r3
 800db92:	3b02      	subs	r3, #2
 800db94:	4313      	orrs	r3, r2
 800db96:	81a3      	strh	r3, [r4, #12]
 800db98:	89a3      	ldrh	r3, [r4, #12]
 800db9a:	9a01      	ldr	r2, [sp, #4]
 800db9c:	4313      	orrs	r3, r2
 800db9e:	81a3      	strh	r3, [r4, #12]
 800dba0:	e7cc      	b.n	800db3c <__smakebuf_r+0x1c>

0800dba2 <memmove>:
 800dba2:	b510      	push	{r4, lr}
 800dba4:	4288      	cmp	r0, r1
 800dba6:	d806      	bhi.n	800dbb6 <memmove+0x14>
 800dba8:	2300      	movs	r3, #0
 800dbaa:	429a      	cmp	r2, r3
 800dbac:	d008      	beq.n	800dbc0 <memmove+0x1e>
 800dbae:	5ccc      	ldrb	r4, [r1, r3]
 800dbb0:	54c4      	strb	r4, [r0, r3]
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	e7f9      	b.n	800dbaa <memmove+0x8>
 800dbb6:	188b      	adds	r3, r1, r2
 800dbb8:	4298      	cmp	r0, r3
 800dbba:	d2f5      	bcs.n	800dba8 <memmove+0x6>
 800dbbc:	3a01      	subs	r2, #1
 800dbbe:	d200      	bcs.n	800dbc2 <memmove+0x20>
 800dbc0:	bd10      	pop	{r4, pc}
 800dbc2:	5c8b      	ldrb	r3, [r1, r2]
 800dbc4:	5483      	strb	r3, [r0, r2]
 800dbc6:	e7f9      	b.n	800dbbc <memmove+0x1a>

0800dbc8 <_close_r>:
 800dbc8:	2300      	movs	r3, #0
 800dbca:	b570      	push	{r4, r5, r6, lr}
 800dbcc:	4d06      	ldr	r5, [pc, #24]	@ (800dbe8 <_close_r+0x20>)
 800dbce:	0004      	movs	r4, r0
 800dbd0:	0008      	movs	r0, r1
 800dbd2:	602b      	str	r3, [r5, #0]
 800dbd4:	f7f7 f826 	bl	8004c24 <_close>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d103      	bne.n	800dbe4 <_close_r+0x1c>
 800dbdc:	682b      	ldr	r3, [r5, #0]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d000      	beq.n	800dbe4 <_close_r+0x1c>
 800dbe2:	6023      	str	r3, [r4, #0]
 800dbe4:	bd70      	pop	{r4, r5, r6, pc}
 800dbe6:	46c0      	nop			@ (mov r8, r8)
 800dbe8:	20001794 	.word	0x20001794

0800dbec <_fstat_r>:
 800dbec:	2300      	movs	r3, #0
 800dbee:	b570      	push	{r4, r5, r6, lr}
 800dbf0:	4d06      	ldr	r5, [pc, #24]	@ (800dc0c <_fstat_r+0x20>)
 800dbf2:	0004      	movs	r4, r0
 800dbf4:	0008      	movs	r0, r1
 800dbf6:	0011      	movs	r1, r2
 800dbf8:	602b      	str	r3, [r5, #0]
 800dbfa:	f7f7 f81d 	bl	8004c38 <_fstat>
 800dbfe:	1c43      	adds	r3, r0, #1
 800dc00:	d103      	bne.n	800dc0a <_fstat_r+0x1e>
 800dc02:	682b      	ldr	r3, [r5, #0]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d000      	beq.n	800dc0a <_fstat_r+0x1e>
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	bd70      	pop	{r4, r5, r6, pc}
 800dc0c:	20001794 	.word	0x20001794

0800dc10 <_isatty_r>:
 800dc10:	2300      	movs	r3, #0
 800dc12:	b570      	push	{r4, r5, r6, lr}
 800dc14:	4d06      	ldr	r5, [pc, #24]	@ (800dc30 <_isatty_r+0x20>)
 800dc16:	0004      	movs	r4, r0
 800dc18:	0008      	movs	r0, r1
 800dc1a:	602b      	str	r3, [r5, #0]
 800dc1c:	f7f7 f81a 	bl	8004c54 <_isatty>
 800dc20:	1c43      	adds	r3, r0, #1
 800dc22:	d103      	bne.n	800dc2c <_isatty_r+0x1c>
 800dc24:	682b      	ldr	r3, [r5, #0]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d000      	beq.n	800dc2c <_isatty_r+0x1c>
 800dc2a:	6023      	str	r3, [r4, #0]
 800dc2c:	bd70      	pop	{r4, r5, r6, pc}
 800dc2e:	46c0      	nop			@ (mov r8, r8)
 800dc30:	20001794 	.word	0x20001794

0800dc34 <_lseek_r>:
 800dc34:	b570      	push	{r4, r5, r6, lr}
 800dc36:	0004      	movs	r4, r0
 800dc38:	0008      	movs	r0, r1
 800dc3a:	0011      	movs	r1, r2
 800dc3c:	001a      	movs	r2, r3
 800dc3e:	2300      	movs	r3, #0
 800dc40:	4d05      	ldr	r5, [pc, #20]	@ (800dc58 <_lseek_r+0x24>)
 800dc42:	602b      	str	r3, [r5, #0]
 800dc44:	f7f7 f80f 	bl	8004c66 <_lseek>
 800dc48:	1c43      	adds	r3, r0, #1
 800dc4a:	d103      	bne.n	800dc54 <_lseek_r+0x20>
 800dc4c:	682b      	ldr	r3, [r5, #0]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d000      	beq.n	800dc54 <_lseek_r+0x20>
 800dc52:	6023      	str	r3, [r4, #0]
 800dc54:	bd70      	pop	{r4, r5, r6, pc}
 800dc56:	46c0      	nop			@ (mov r8, r8)
 800dc58:	20001794 	.word	0x20001794

0800dc5c <_read_r>:
 800dc5c:	b570      	push	{r4, r5, r6, lr}
 800dc5e:	0004      	movs	r4, r0
 800dc60:	0008      	movs	r0, r1
 800dc62:	0011      	movs	r1, r2
 800dc64:	001a      	movs	r2, r3
 800dc66:	2300      	movs	r3, #0
 800dc68:	4d05      	ldr	r5, [pc, #20]	@ (800dc80 <_read_r+0x24>)
 800dc6a:	602b      	str	r3, [r5, #0]
 800dc6c:	f7f6 ffa1 	bl	8004bb2 <_read>
 800dc70:	1c43      	adds	r3, r0, #1
 800dc72:	d103      	bne.n	800dc7c <_read_r+0x20>
 800dc74:	682b      	ldr	r3, [r5, #0]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d000      	beq.n	800dc7c <_read_r+0x20>
 800dc7a:	6023      	str	r3, [r4, #0]
 800dc7c:	bd70      	pop	{r4, r5, r6, pc}
 800dc7e:	46c0      	nop			@ (mov r8, r8)
 800dc80:	20001794 	.word	0x20001794

0800dc84 <_write_r>:
 800dc84:	b570      	push	{r4, r5, r6, lr}
 800dc86:	0004      	movs	r4, r0
 800dc88:	0008      	movs	r0, r1
 800dc8a:	0011      	movs	r1, r2
 800dc8c:	001a      	movs	r2, r3
 800dc8e:	2300      	movs	r3, #0
 800dc90:	4d05      	ldr	r5, [pc, #20]	@ (800dca8 <_write_r+0x24>)
 800dc92:	602b      	str	r3, [r5, #0]
 800dc94:	f7f6 ffaa 	bl	8004bec <_write>
 800dc98:	1c43      	adds	r3, r0, #1
 800dc9a:	d103      	bne.n	800dca4 <_write_r+0x20>
 800dc9c:	682b      	ldr	r3, [r5, #0]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d000      	beq.n	800dca4 <_write_r+0x20>
 800dca2:	6023      	str	r3, [r4, #0]
 800dca4:	bd70      	pop	{r4, r5, r6, pc}
 800dca6:	46c0      	nop			@ (mov r8, r8)
 800dca8:	20001794 	.word	0x20001794

0800dcac <__assert_func>:
 800dcac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800dcae:	0014      	movs	r4, r2
 800dcb0:	001a      	movs	r2, r3
 800dcb2:	4b09      	ldr	r3, [pc, #36]	@ (800dcd8 <__assert_func+0x2c>)
 800dcb4:	0005      	movs	r5, r0
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	000e      	movs	r6, r1
 800dcba:	68d8      	ldr	r0, [r3, #12]
 800dcbc:	4b07      	ldr	r3, [pc, #28]	@ (800dcdc <__assert_func+0x30>)
 800dcbe:	2c00      	cmp	r4, #0
 800dcc0:	d101      	bne.n	800dcc6 <__assert_func+0x1a>
 800dcc2:	4b07      	ldr	r3, [pc, #28]	@ (800dce0 <__assert_func+0x34>)
 800dcc4:	001c      	movs	r4, r3
 800dcc6:	4907      	ldr	r1, [pc, #28]	@ (800dce4 <__assert_func+0x38>)
 800dcc8:	9301      	str	r3, [sp, #4]
 800dcca:	9402      	str	r4, [sp, #8]
 800dccc:	002b      	movs	r3, r5
 800dcce:	9600      	str	r6, [sp, #0]
 800dcd0:	f000 f852 	bl	800dd78 <fiprintf>
 800dcd4:	f000 f86d 	bl	800ddb2 <abort>
 800dcd8:	20000034 	.word	0x20000034
 800dcdc:	0800e84b 	.word	0x0800e84b
 800dce0:	0800e886 	.word	0x0800e886
 800dce4:	0800e858 	.word	0x0800e858

0800dce8 <_calloc_r>:
 800dce8:	b570      	push	{r4, r5, r6, lr}
 800dcea:	0c0b      	lsrs	r3, r1, #16
 800dcec:	0c15      	lsrs	r5, r2, #16
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d11e      	bne.n	800dd30 <_calloc_r+0x48>
 800dcf2:	2d00      	cmp	r5, #0
 800dcf4:	d10c      	bne.n	800dd10 <_calloc_r+0x28>
 800dcf6:	b289      	uxth	r1, r1
 800dcf8:	b294      	uxth	r4, r2
 800dcfa:	434c      	muls	r4, r1
 800dcfc:	0021      	movs	r1, r4
 800dcfe:	f7fd fc3b 	bl	800b578 <_malloc_r>
 800dd02:	1e05      	subs	r5, r0, #0
 800dd04:	d01a      	beq.n	800dd3c <_calloc_r+0x54>
 800dd06:	0022      	movs	r2, r4
 800dd08:	2100      	movs	r1, #0
 800dd0a:	f7fd ff9f 	bl	800bc4c <memset>
 800dd0e:	e016      	b.n	800dd3e <_calloc_r+0x56>
 800dd10:	1c2b      	adds	r3, r5, #0
 800dd12:	1c0c      	adds	r4, r1, #0
 800dd14:	b289      	uxth	r1, r1
 800dd16:	b292      	uxth	r2, r2
 800dd18:	434a      	muls	r2, r1
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	b2a1      	uxth	r1, r4
 800dd1e:	4359      	muls	r1, r3
 800dd20:	0c14      	lsrs	r4, r2, #16
 800dd22:	190c      	adds	r4, r1, r4
 800dd24:	0c23      	lsrs	r3, r4, #16
 800dd26:	d107      	bne.n	800dd38 <_calloc_r+0x50>
 800dd28:	0424      	lsls	r4, r4, #16
 800dd2a:	b292      	uxth	r2, r2
 800dd2c:	4314      	orrs	r4, r2
 800dd2e:	e7e5      	b.n	800dcfc <_calloc_r+0x14>
 800dd30:	2d00      	cmp	r5, #0
 800dd32:	d101      	bne.n	800dd38 <_calloc_r+0x50>
 800dd34:	1c14      	adds	r4, r2, #0
 800dd36:	e7ed      	b.n	800dd14 <_calloc_r+0x2c>
 800dd38:	230c      	movs	r3, #12
 800dd3a:	6003      	str	r3, [r0, #0]
 800dd3c:	2500      	movs	r5, #0
 800dd3e:	0028      	movs	r0, r5
 800dd40:	bd70      	pop	{r4, r5, r6, pc}

0800dd42 <__ascii_mbtowc>:
 800dd42:	b082      	sub	sp, #8
 800dd44:	2900      	cmp	r1, #0
 800dd46:	d100      	bne.n	800dd4a <__ascii_mbtowc+0x8>
 800dd48:	a901      	add	r1, sp, #4
 800dd4a:	1e10      	subs	r0, r2, #0
 800dd4c:	d006      	beq.n	800dd5c <__ascii_mbtowc+0x1a>
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d006      	beq.n	800dd60 <__ascii_mbtowc+0x1e>
 800dd52:	7813      	ldrb	r3, [r2, #0]
 800dd54:	600b      	str	r3, [r1, #0]
 800dd56:	7810      	ldrb	r0, [r2, #0]
 800dd58:	1e43      	subs	r3, r0, #1
 800dd5a:	4198      	sbcs	r0, r3
 800dd5c:	b002      	add	sp, #8
 800dd5e:	4770      	bx	lr
 800dd60:	2002      	movs	r0, #2
 800dd62:	4240      	negs	r0, r0
 800dd64:	e7fa      	b.n	800dd5c <__ascii_mbtowc+0x1a>

0800dd66 <_malloc_usable_size_r>:
 800dd66:	1f0b      	subs	r3, r1, #4
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	1f18      	subs	r0, r3, #4
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	da01      	bge.n	800dd74 <_malloc_usable_size_r+0xe>
 800dd70:	580b      	ldr	r3, [r1, r0]
 800dd72:	18c0      	adds	r0, r0, r3
 800dd74:	4770      	bx	lr
	...

0800dd78 <fiprintf>:
 800dd78:	b40e      	push	{r1, r2, r3}
 800dd7a:	b517      	push	{r0, r1, r2, r4, lr}
 800dd7c:	4c05      	ldr	r4, [pc, #20]	@ (800dd94 <fiprintf+0x1c>)
 800dd7e:	ab05      	add	r3, sp, #20
 800dd80:	cb04      	ldmia	r3!, {r2}
 800dd82:	0001      	movs	r1, r0
 800dd84:	6820      	ldr	r0, [r4, #0]
 800dd86:	9301      	str	r3, [sp, #4]
 800dd88:	f7ff f812 	bl	800cdb0 <_vfiprintf_r>
 800dd8c:	bc1e      	pop	{r1, r2, r3, r4}
 800dd8e:	bc08      	pop	{r3}
 800dd90:	b003      	add	sp, #12
 800dd92:	4718      	bx	r3
 800dd94:	20000034 	.word	0x20000034

0800dd98 <__ascii_wctomb>:
 800dd98:	0003      	movs	r3, r0
 800dd9a:	1e08      	subs	r0, r1, #0
 800dd9c:	d005      	beq.n	800ddaa <__ascii_wctomb+0x12>
 800dd9e:	2aff      	cmp	r2, #255	@ 0xff
 800dda0:	d904      	bls.n	800ddac <__ascii_wctomb+0x14>
 800dda2:	228a      	movs	r2, #138	@ 0x8a
 800dda4:	2001      	movs	r0, #1
 800dda6:	601a      	str	r2, [r3, #0]
 800dda8:	4240      	negs	r0, r0
 800ddaa:	4770      	bx	lr
 800ddac:	2001      	movs	r0, #1
 800ddae:	700a      	strb	r2, [r1, #0]
 800ddb0:	e7fb      	b.n	800ddaa <__ascii_wctomb+0x12>

0800ddb2 <abort>:
 800ddb2:	2006      	movs	r0, #6
 800ddb4:	b510      	push	{r4, lr}
 800ddb6:	f000 f82d 	bl	800de14 <raise>
 800ddba:	2001      	movs	r0, #1
 800ddbc:	f7f6 feec 	bl	8004b98 <_exit>

0800ddc0 <_raise_r>:
 800ddc0:	b570      	push	{r4, r5, r6, lr}
 800ddc2:	0004      	movs	r4, r0
 800ddc4:	000d      	movs	r5, r1
 800ddc6:	291f      	cmp	r1, #31
 800ddc8:	d904      	bls.n	800ddd4 <_raise_r+0x14>
 800ddca:	2316      	movs	r3, #22
 800ddcc:	6003      	str	r3, [r0, #0]
 800ddce:	2001      	movs	r0, #1
 800ddd0:	4240      	negs	r0, r0
 800ddd2:	bd70      	pop	{r4, r5, r6, pc}
 800ddd4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d004      	beq.n	800dde4 <_raise_r+0x24>
 800ddda:	008a      	lsls	r2, r1, #2
 800dddc:	189b      	adds	r3, r3, r2
 800ddde:	681a      	ldr	r2, [r3, #0]
 800dde0:	2a00      	cmp	r2, #0
 800dde2:	d108      	bne.n	800ddf6 <_raise_r+0x36>
 800dde4:	0020      	movs	r0, r4
 800dde6:	f000 f831 	bl	800de4c <_getpid_r>
 800ddea:	002a      	movs	r2, r5
 800ddec:	0001      	movs	r1, r0
 800ddee:	0020      	movs	r0, r4
 800ddf0:	f000 f81a 	bl	800de28 <_kill_r>
 800ddf4:	e7ed      	b.n	800ddd2 <_raise_r+0x12>
 800ddf6:	2a01      	cmp	r2, #1
 800ddf8:	d009      	beq.n	800de0e <_raise_r+0x4e>
 800ddfa:	1c51      	adds	r1, r2, #1
 800ddfc:	d103      	bne.n	800de06 <_raise_r+0x46>
 800ddfe:	2316      	movs	r3, #22
 800de00:	6003      	str	r3, [r0, #0]
 800de02:	2001      	movs	r0, #1
 800de04:	e7e5      	b.n	800ddd2 <_raise_r+0x12>
 800de06:	2100      	movs	r1, #0
 800de08:	0028      	movs	r0, r5
 800de0a:	6019      	str	r1, [r3, #0]
 800de0c:	4790      	blx	r2
 800de0e:	2000      	movs	r0, #0
 800de10:	e7df      	b.n	800ddd2 <_raise_r+0x12>
	...

0800de14 <raise>:
 800de14:	b510      	push	{r4, lr}
 800de16:	4b03      	ldr	r3, [pc, #12]	@ (800de24 <raise+0x10>)
 800de18:	0001      	movs	r1, r0
 800de1a:	6818      	ldr	r0, [r3, #0]
 800de1c:	f7ff ffd0 	bl	800ddc0 <_raise_r>
 800de20:	bd10      	pop	{r4, pc}
 800de22:	46c0      	nop			@ (mov r8, r8)
 800de24:	20000034 	.word	0x20000034

0800de28 <_kill_r>:
 800de28:	2300      	movs	r3, #0
 800de2a:	b570      	push	{r4, r5, r6, lr}
 800de2c:	4d06      	ldr	r5, [pc, #24]	@ (800de48 <_kill_r+0x20>)
 800de2e:	0004      	movs	r4, r0
 800de30:	0008      	movs	r0, r1
 800de32:	0011      	movs	r1, r2
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	f7f6 fe9f 	bl	8004b78 <_kill>
 800de3a:	1c43      	adds	r3, r0, #1
 800de3c:	d103      	bne.n	800de46 <_kill_r+0x1e>
 800de3e:	682b      	ldr	r3, [r5, #0]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d000      	beq.n	800de46 <_kill_r+0x1e>
 800de44:	6023      	str	r3, [r4, #0]
 800de46:	bd70      	pop	{r4, r5, r6, pc}
 800de48:	20001794 	.word	0x20001794

0800de4c <_getpid_r>:
 800de4c:	b510      	push	{r4, lr}
 800de4e:	f7f6 fe8d 	bl	8004b6c <_getpid>
 800de52:	bd10      	pop	{r4, pc}

0800de54 <exp>:
 800de54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de56:	0004      	movs	r4, r0
 800de58:	000d      	movs	r5, r1
 800de5a:	f000 f83b 	bl	800ded4 <__ieee754_exp>
 800de5e:	0006      	movs	r6, r0
 800de60:	000f      	movs	r7, r1
 800de62:	0020      	movs	r0, r4
 800de64:	0029      	movs	r1, r5
 800de66:	f000 f82d 	bl	800dec4 <finite>
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d00d      	beq.n	800de8a <exp+0x36>
 800de6e:	0020      	movs	r0, r4
 800de70:	0029      	movs	r1, r5
 800de72:	4a0f      	ldr	r2, [pc, #60]	@ (800deb0 <exp+0x5c>)
 800de74:	4b0f      	ldr	r3, [pc, #60]	@ (800deb4 <exp+0x60>)
 800de76:	f7f2 fb03 	bl	8000480 <__aeabi_dcmpgt>
 800de7a:	2800      	cmp	r0, #0
 800de7c:	d008      	beq.n	800de90 <exp+0x3c>
 800de7e:	f7fd ff03 	bl	800bc88 <__errno>
 800de82:	2322      	movs	r3, #34	@ 0x22
 800de84:	2600      	movs	r6, #0
 800de86:	4f0c      	ldr	r7, [pc, #48]	@ (800deb8 <exp+0x64>)
 800de88:	6003      	str	r3, [r0, #0]
 800de8a:	0030      	movs	r0, r6
 800de8c:	0039      	movs	r1, r7
 800de8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de90:	0020      	movs	r0, r4
 800de92:	0029      	movs	r1, r5
 800de94:	4a09      	ldr	r2, [pc, #36]	@ (800debc <exp+0x68>)
 800de96:	4b0a      	ldr	r3, [pc, #40]	@ (800dec0 <exp+0x6c>)
 800de98:	f7f2 fade 	bl	8000458 <__aeabi_dcmplt>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	d0f4      	beq.n	800de8a <exp+0x36>
 800dea0:	f7fd fef2 	bl	800bc88 <__errno>
 800dea4:	2322      	movs	r3, #34	@ 0x22
 800dea6:	2600      	movs	r6, #0
 800dea8:	2700      	movs	r7, #0
 800deaa:	6003      	str	r3, [r0, #0]
 800deac:	e7ed      	b.n	800de8a <exp+0x36>
 800deae:	46c0      	nop			@ (mov r8, r8)
 800deb0:	fefa39ef 	.word	0xfefa39ef
 800deb4:	40862e42 	.word	0x40862e42
 800deb8:	7ff00000 	.word	0x7ff00000
 800debc:	d52d3051 	.word	0xd52d3051
 800dec0:	c0874910 	.word	0xc0874910

0800dec4 <finite>:
 800dec4:	4b02      	ldr	r3, [pc, #8]	@ (800ded0 <finite+0xc>)
 800dec6:	0048      	lsls	r0, r1, #1
 800dec8:	0840      	lsrs	r0, r0, #1
 800deca:	18c0      	adds	r0, r0, r3
 800decc:	0fc0      	lsrs	r0, r0, #31
 800dece:	4770      	bx	lr
 800ded0:	80100000 	.word	0x80100000

0800ded4 <__ieee754_exp>:
 800ded4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ded6:	004b      	lsls	r3, r1, #1
 800ded8:	000f      	movs	r7, r1
 800deda:	0fcc      	lsrs	r4, r1, #31
 800dedc:	4991      	ldr	r1, [pc, #580]	@ (800e124 <__ieee754_exp+0x250>)
 800dede:	0006      	movs	r6, r0
 800dee0:	b089      	sub	sp, #36	@ 0x24
 800dee2:	085b      	lsrs	r3, r3, #1
 800dee4:	428b      	cmp	r3, r1
 800dee6:	d92e      	bls.n	800df46 <__ieee754_exp+0x72>
 800dee8:	498f      	ldr	r1, [pc, #572]	@ (800e128 <__ieee754_exp+0x254>)
 800deea:	428b      	cmp	r3, r1
 800deec:	d911      	bls.n	800df12 <__ieee754_exp+0x3e>
 800deee:	033b      	lsls	r3, r7, #12
 800def0:	0b1b      	lsrs	r3, r3, #12
 800def2:	4303      	orrs	r3, r0
 800def4:	d006      	beq.n	800df04 <__ieee754_exp+0x30>
 800def6:	0002      	movs	r2, r0
 800def8:	003b      	movs	r3, r7
 800defa:	0030      	movs	r0, r6
 800defc:	0039      	movs	r1, r7
 800defe:	f7f3 fb45 	bl	800158c <__aeabi_dadd>
 800df02:	e010      	b.n	800df26 <__ieee754_exp+0x52>
 800df04:	2c00      	cmp	r4, #0
 800df06:	d000      	beq.n	800df0a <__ieee754_exp+0x36>
 800df08:	e109      	b.n	800e11e <__ieee754_exp+0x24a>
 800df0a:	0030      	movs	r0, r6
 800df0c:	0039      	movs	r1, r7
 800df0e:	b009      	add	sp, #36	@ 0x24
 800df10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df12:	0039      	movs	r1, r7
 800df14:	4a85      	ldr	r2, [pc, #532]	@ (800e12c <__ieee754_exp+0x258>)
 800df16:	4b86      	ldr	r3, [pc, #536]	@ (800e130 <__ieee754_exp+0x25c>)
 800df18:	f7f2 fab2 	bl	8000480 <__aeabi_dcmpgt>
 800df1c:	1e05      	subs	r5, r0, #0
 800df1e:	d005      	beq.n	800df2c <__ieee754_exp+0x58>
 800df20:	2000      	movs	r0, #0
 800df22:	f000 f9ad 	bl	800e280 <__math_oflow>
 800df26:	0006      	movs	r6, r0
 800df28:	000f      	movs	r7, r1
 800df2a:	e7ee      	b.n	800df0a <__ieee754_exp+0x36>
 800df2c:	0030      	movs	r0, r6
 800df2e:	0039      	movs	r1, r7
 800df30:	4a80      	ldr	r2, [pc, #512]	@ (800e134 <__ieee754_exp+0x260>)
 800df32:	4b81      	ldr	r3, [pc, #516]	@ (800e138 <__ieee754_exp+0x264>)
 800df34:	f7f2 fa90 	bl	8000458 <__aeabi_dcmplt>
 800df38:	2800      	cmp	r0, #0
 800df3a:	d100      	bne.n	800df3e <__ieee754_exp+0x6a>
 800df3c:	e07d      	b.n	800e03a <__ieee754_exp+0x166>
 800df3e:	0028      	movs	r0, r5
 800df40:	f000 f997 	bl	800e272 <__math_uflow>
 800df44:	e7ef      	b.n	800df26 <__ieee754_exp+0x52>
 800df46:	4a7d      	ldr	r2, [pc, #500]	@ (800e13c <__ieee754_exp+0x268>)
 800df48:	4293      	cmp	r3, r2
 800df4a:	d800      	bhi.n	800df4e <__ieee754_exp+0x7a>
 800df4c:	e09e      	b.n	800e08c <__ieee754_exp+0x1b8>
 800df4e:	4a7c      	ldr	r2, [pc, #496]	@ (800e140 <__ieee754_exp+0x26c>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d872      	bhi.n	800e03a <__ieee754_exp+0x166>
 800df54:	4b7b      	ldr	r3, [pc, #492]	@ (800e144 <__ieee754_exp+0x270>)
 800df56:	00e5      	lsls	r5, r4, #3
 800df58:	195b      	adds	r3, r3, r5
 800df5a:	681a      	ldr	r2, [r3, #0]
 800df5c:	685b      	ldr	r3, [r3, #4]
 800df5e:	0039      	movs	r1, r7
 800df60:	f7f4 fd84 	bl	8002a6c <__aeabi_dsub>
 800df64:	4b78      	ldr	r3, [pc, #480]	@ (800e148 <__ieee754_exp+0x274>)
 800df66:	9002      	str	r0, [sp, #8]
 800df68:	9103      	str	r1, [sp, #12]
 800df6a:	195b      	adds	r3, r3, r5
 800df6c:	681a      	ldr	r2, [r3, #0]
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	9204      	str	r2, [sp, #16]
 800df72:	9305      	str	r3, [sp, #20]
 800df74:	2301      	movs	r3, #1
 800df76:	1b1b      	subs	r3, r3, r4
 800df78:	1b1b      	subs	r3, r3, r4
 800df7a:	9301      	str	r3, [sp, #4]
 800df7c:	9a04      	ldr	r2, [sp, #16]
 800df7e:	9b05      	ldr	r3, [sp, #20]
 800df80:	9802      	ldr	r0, [sp, #8]
 800df82:	9903      	ldr	r1, [sp, #12]
 800df84:	f7f4 fd72 	bl	8002a6c <__aeabi_dsub>
 800df88:	0006      	movs	r6, r0
 800df8a:	000f      	movs	r7, r1
 800df8c:	0032      	movs	r2, r6
 800df8e:	003b      	movs	r3, r7
 800df90:	0030      	movs	r0, r6
 800df92:	0039      	movs	r1, r7
 800df94:	f7f4 faa2 	bl	80024dc <__aeabi_dmul>
 800df98:	0004      	movs	r4, r0
 800df9a:	000d      	movs	r5, r1
 800df9c:	4a6b      	ldr	r2, [pc, #428]	@ (800e14c <__ieee754_exp+0x278>)
 800df9e:	4b6c      	ldr	r3, [pc, #432]	@ (800e150 <__ieee754_exp+0x27c>)
 800dfa0:	f7f4 fa9c 	bl	80024dc <__aeabi_dmul>
 800dfa4:	4a6b      	ldr	r2, [pc, #428]	@ (800e154 <__ieee754_exp+0x280>)
 800dfa6:	4b6c      	ldr	r3, [pc, #432]	@ (800e158 <__ieee754_exp+0x284>)
 800dfa8:	f7f4 fd60 	bl	8002a6c <__aeabi_dsub>
 800dfac:	0022      	movs	r2, r4
 800dfae:	002b      	movs	r3, r5
 800dfb0:	f7f4 fa94 	bl	80024dc <__aeabi_dmul>
 800dfb4:	4a69      	ldr	r2, [pc, #420]	@ (800e15c <__ieee754_exp+0x288>)
 800dfb6:	4b6a      	ldr	r3, [pc, #424]	@ (800e160 <__ieee754_exp+0x28c>)
 800dfb8:	f7f3 fae8 	bl	800158c <__aeabi_dadd>
 800dfbc:	0022      	movs	r2, r4
 800dfbe:	002b      	movs	r3, r5
 800dfc0:	f7f4 fa8c 	bl	80024dc <__aeabi_dmul>
 800dfc4:	4a67      	ldr	r2, [pc, #412]	@ (800e164 <__ieee754_exp+0x290>)
 800dfc6:	4b68      	ldr	r3, [pc, #416]	@ (800e168 <__ieee754_exp+0x294>)
 800dfc8:	f7f4 fd50 	bl	8002a6c <__aeabi_dsub>
 800dfcc:	0022      	movs	r2, r4
 800dfce:	002b      	movs	r3, r5
 800dfd0:	f7f4 fa84 	bl	80024dc <__aeabi_dmul>
 800dfd4:	4a65      	ldr	r2, [pc, #404]	@ (800e16c <__ieee754_exp+0x298>)
 800dfd6:	4b66      	ldr	r3, [pc, #408]	@ (800e170 <__ieee754_exp+0x29c>)
 800dfd8:	f7f3 fad8 	bl	800158c <__aeabi_dadd>
 800dfdc:	0022      	movs	r2, r4
 800dfde:	002b      	movs	r3, r5
 800dfe0:	f7f4 fa7c 	bl	80024dc <__aeabi_dmul>
 800dfe4:	0002      	movs	r2, r0
 800dfe6:	000b      	movs	r3, r1
 800dfe8:	0030      	movs	r0, r6
 800dfea:	0039      	movs	r1, r7
 800dfec:	f7f4 fd3e 	bl	8002a6c <__aeabi_dsub>
 800dff0:	000b      	movs	r3, r1
 800dff2:	0002      	movs	r2, r0
 800dff4:	0004      	movs	r4, r0
 800dff6:	000d      	movs	r5, r1
 800dff8:	0030      	movs	r0, r6
 800dffa:	0039      	movs	r1, r7
 800dffc:	f7f4 fa6e 	bl	80024dc <__aeabi_dmul>
 800e000:	9b01      	ldr	r3, [sp, #4]
 800e002:	9006      	str	r0, [sp, #24]
 800e004:	9107      	str	r1, [sp, #28]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d156      	bne.n	800e0b8 <__ieee754_exp+0x1e4>
 800e00a:	2380      	movs	r3, #128	@ 0x80
 800e00c:	2200      	movs	r2, #0
 800e00e:	0020      	movs	r0, r4
 800e010:	0029      	movs	r1, r5
 800e012:	05db      	lsls	r3, r3, #23
 800e014:	f7f4 fd2a 	bl	8002a6c <__aeabi_dsub>
 800e018:	0002      	movs	r2, r0
 800e01a:	000b      	movs	r3, r1
 800e01c:	9806      	ldr	r0, [sp, #24]
 800e01e:	9907      	ldr	r1, [sp, #28]
 800e020:	f7f3 fe18 	bl	8001c54 <__aeabi_ddiv>
 800e024:	0032      	movs	r2, r6
 800e026:	003b      	movs	r3, r7
 800e028:	f7f4 fd20 	bl	8002a6c <__aeabi_dsub>
 800e02c:	0002      	movs	r2, r0
 800e02e:	000b      	movs	r3, r1
 800e030:	2000      	movs	r0, #0
 800e032:	4950      	ldr	r1, [pc, #320]	@ (800e174 <__ieee754_exp+0x2a0>)
 800e034:	f7f4 fd1a 	bl	8002a6c <__aeabi_dsub>
 800e038:	e775      	b.n	800df26 <__ieee754_exp+0x52>
 800e03a:	4b4f      	ldr	r3, [pc, #316]	@ (800e178 <__ieee754_exp+0x2a4>)
 800e03c:	00e4      	lsls	r4, r4, #3
 800e03e:	191c      	adds	r4, r3, r4
 800e040:	4a4e      	ldr	r2, [pc, #312]	@ (800e17c <__ieee754_exp+0x2a8>)
 800e042:	4b4f      	ldr	r3, [pc, #316]	@ (800e180 <__ieee754_exp+0x2ac>)
 800e044:	0030      	movs	r0, r6
 800e046:	0039      	movs	r1, r7
 800e048:	f7f4 fa48 	bl	80024dc <__aeabi_dmul>
 800e04c:	6822      	ldr	r2, [r4, #0]
 800e04e:	6863      	ldr	r3, [r4, #4]
 800e050:	f7f3 fa9c 	bl	800158c <__aeabi_dadd>
 800e054:	f7f5 f8c8 	bl	80031e8 <__aeabi_d2iz>
 800e058:	9001      	str	r0, [sp, #4]
 800e05a:	f7f5 f901 	bl	8003260 <__aeabi_i2d>
 800e05e:	4a49      	ldr	r2, [pc, #292]	@ (800e184 <__ieee754_exp+0x2b0>)
 800e060:	4b49      	ldr	r3, [pc, #292]	@ (800e188 <__ieee754_exp+0x2b4>)
 800e062:	0004      	movs	r4, r0
 800e064:	000d      	movs	r5, r1
 800e066:	f7f4 fa39 	bl	80024dc <__aeabi_dmul>
 800e06a:	0002      	movs	r2, r0
 800e06c:	000b      	movs	r3, r1
 800e06e:	0030      	movs	r0, r6
 800e070:	0039      	movs	r1, r7
 800e072:	f7f4 fcfb 	bl	8002a6c <__aeabi_dsub>
 800e076:	4a45      	ldr	r2, [pc, #276]	@ (800e18c <__ieee754_exp+0x2b8>)
 800e078:	9002      	str	r0, [sp, #8]
 800e07a:	9103      	str	r1, [sp, #12]
 800e07c:	4b44      	ldr	r3, [pc, #272]	@ (800e190 <__ieee754_exp+0x2bc>)
 800e07e:	0020      	movs	r0, r4
 800e080:	0029      	movs	r1, r5
 800e082:	f7f4 fa2b 	bl	80024dc <__aeabi_dmul>
 800e086:	9004      	str	r0, [sp, #16]
 800e088:	9105      	str	r1, [sp, #20]
 800e08a:	e777      	b.n	800df7c <__ieee754_exp+0xa8>
 800e08c:	4a41      	ldr	r2, [pc, #260]	@ (800e194 <__ieee754_exp+0x2c0>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d80d      	bhi.n	800e0ae <__ieee754_exp+0x1da>
 800e092:	4a41      	ldr	r2, [pc, #260]	@ (800e198 <__ieee754_exp+0x2c4>)
 800e094:	4b41      	ldr	r3, [pc, #260]	@ (800e19c <__ieee754_exp+0x2c8>)
 800e096:	0039      	movs	r1, r7
 800e098:	f7f3 fa78 	bl	800158c <__aeabi_dadd>
 800e09c:	2200      	movs	r2, #0
 800e09e:	4b35      	ldr	r3, [pc, #212]	@ (800e174 <__ieee754_exp+0x2a0>)
 800e0a0:	f7f2 f9ee 	bl	8000480 <__aeabi_dcmpgt>
 800e0a4:	2800      	cmp	r0, #0
 800e0a6:	d005      	beq.n	800e0b4 <__ieee754_exp+0x1e0>
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	4b32      	ldr	r3, [pc, #200]	@ (800e174 <__ieee754_exp+0x2a0>)
 800e0ac:	e725      	b.n	800defa <__ieee754_exp+0x26>
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	9301      	str	r3, [sp, #4]
 800e0b2:	e76b      	b.n	800df8c <__ieee754_exp+0xb8>
 800e0b4:	9001      	str	r0, [sp, #4]
 800e0b6:	e769      	b.n	800df8c <__ieee754_exp+0xb8>
 800e0b8:	2180      	movs	r1, #128	@ 0x80
 800e0ba:	002b      	movs	r3, r5
 800e0bc:	0022      	movs	r2, r4
 800e0be:	2000      	movs	r0, #0
 800e0c0:	05c9      	lsls	r1, r1, #23
 800e0c2:	f7f4 fcd3 	bl	8002a6c <__aeabi_dsub>
 800e0c6:	0002      	movs	r2, r0
 800e0c8:	000b      	movs	r3, r1
 800e0ca:	9806      	ldr	r0, [sp, #24]
 800e0cc:	9907      	ldr	r1, [sp, #28]
 800e0ce:	f7f3 fdc1 	bl	8001c54 <__aeabi_ddiv>
 800e0d2:	0002      	movs	r2, r0
 800e0d4:	000b      	movs	r3, r1
 800e0d6:	9804      	ldr	r0, [sp, #16]
 800e0d8:	9905      	ldr	r1, [sp, #20]
 800e0da:	f7f4 fcc7 	bl	8002a6c <__aeabi_dsub>
 800e0de:	9a02      	ldr	r2, [sp, #8]
 800e0e0:	9b03      	ldr	r3, [sp, #12]
 800e0e2:	f7f4 fcc3 	bl	8002a6c <__aeabi_dsub>
 800e0e6:	0002      	movs	r2, r0
 800e0e8:	000b      	movs	r3, r1
 800e0ea:	2000      	movs	r0, #0
 800e0ec:	4921      	ldr	r1, [pc, #132]	@ (800e174 <__ieee754_exp+0x2a0>)
 800e0ee:	f7f4 fcbd 	bl	8002a6c <__aeabi_dsub>
 800e0f2:	4b2b      	ldr	r3, [pc, #172]	@ (800e1a0 <__ieee754_exp+0x2cc>)
 800e0f4:	9a01      	ldr	r2, [sp, #4]
 800e0f6:	000d      	movs	r5, r1
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	db03      	blt.n	800e104 <__ieee754_exp+0x230>
 800e0fc:	0511      	lsls	r1, r2, #20
 800e0fe:	0006      	movs	r6, r0
 800e100:	194f      	adds	r7, r1, r5
 800e102:	e702      	b.n	800df0a <__ieee754_exp+0x36>
 800e104:	22fa      	movs	r2, #250	@ 0xfa
 800e106:	0092      	lsls	r2, r2, #2
 800e108:	4694      	mov	ip, r2
 800e10a:	9b01      	ldr	r3, [sp, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	4463      	add	r3, ip
 800e110:	051b      	lsls	r3, r3, #20
 800e112:	1859      	adds	r1, r3, r1
 800e114:	23b8      	movs	r3, #184	@ 0xb8
 800e116:	045b      	lsls	r3, r3, #17
 800e118:	f7f4 f9e0 	bl	80024dc <__aeabi_dmul>
 800e11c:	e703      	b.n	800df26 <__ieee754_exp+0x52>
 800e11e:	2600      	movs	r6, #0
 800e120:	2700      	movs	r7, #0
 800e122:	e6f2      	b.n	800df0a <__ieee754_exp+0x36>
 800e124:	40862e41 	.word	0x40862e41
 800e128:	7fefffff 	.word	0x7fefffff
 800e12c:	fefa39ef 	.word	0xfefa39ef
 800e130:	40862e42 	.word	0x40862e42
 800e134:	d52d3051 	.word	0xd52d3051
 800e138:	c0874910 	.word	0xc0874910
 800e13c:	3fd62e42 	.word	0x3fd62e42
 800e140:	3ff0a2b1 	.word	0x3ff0a2b1
 800e144:	0800e898 	.word	0x0800e898
 800e148:	0800e888 	.word	0x0800e888
 800e14c:	72bea4d0 	.word	0x72bea4d0
 800e150:	3e663769 	.word	0x3e663769
 800e154:	c5d26bf1 	.word	0xc5d26bf1
 800e158:	3ebbbd41 	.word	0x3ebbbd41
 800e15c:	af25de2c 	.word	0xaf25de2c
 800e160:	3f11566a 	.word	0x3f11566a
 800e164:	16bebd93 	.word	0x16bebd93
 800e168:	3f66c16c 	.word	0x3f66c16c
 800e16c:	5555553e 	.word	0x5555553e
 800e170:	3fc55555 	.word	0x3fc55555
 800e174:	3ff00000 	.word	0x3ff00000
 800e178:	0800e8a8 	.word	0x0800e8a8
 800e17c:	652b82fe 	.word	0x652b82fe
 800e180:	3ff71547 	.word	0x3ff71547
 800e184:	fee00000 	.word	0xfee00000
 800e188:	3fe62e42 	.word	0x3fe62e42
 800e18c:	35793c76 	.word	0x35793c76
 800e190:	3dea39ef 	.word	0x3dea39ef
 800e194:	3defffff 	.word	0x3defffff
 800e198:	8800759c 	.word	0x8800759c
 800e19c:	7e37e43c 	.word	0x7e37e43c
 800e1a0:	fffffc03 	.word	0xfffffc03

0800e1a4 <fmaxf>:
 800e1a4:	b570      	push	{r4, r5, r6, lr}
 800e1a6:	1c04      	adds	r4, r0, #0
 800e1a8:	1c0d      	adds	r5, r1, #0
 800e1aa:	f000 f827 	bl	800e1fc <__fpclassifyf>
 800e1ae:	2800      	cmp	r0, #0
 800e1b0:	d102      	bne.n	800e1b8 <fmaxf+0x14>
 800e1b2:	1c2c      	adds	r4, r5, #0
 800e1b4:	1c20      	adds	r0, r4, #0
 800e1b6:	bd70      	pop	{r4, r5, r6, pc}
 800e1b8:	1c28      	adds	r0, r5, #0
 800e1ba:	f000 f81f 	bl	800e1fc <__fpclassifyf>
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	d0f8      	beq.n	800e1b4 <fmaxf+0x10>
 800e1c2:	1c29      	adds	r1, r5, #0
 800e1c4:	1c20      	adds	r0, r4, #0
 800e1c6:	f7f2 f995 	bl	80004f4 <__aeabi_fcmpgt>
 800e1ca:	2800      	cmp	r0, #0
 800e1cc:	d0f1      	beq.n	800e1b2 <fmaxf+0xe>
 800e1ce:	e7f1      	b.n	800e1b4 <fmaxf+0x10>

0800e1d0 <fminf>:
 800e1d0:	b570      	push	{r4, r5, r6, lr}
 800e1d2:	1c04      	adds	r4, r0, #0
 800e1d4:	1c0d      	adds	r5, r1, #0
 800e1d6:	f000 f811 	bl	800e1fc <__fpclassifyf>
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	d102      	bne.n	800e1e4 <fminf+0x14>
 800e1de:	1c2c      	adds	r4, r5, #0
 800e1e0:	1c20      	adds	r0, r4, #0
 800e1e2:	bd70      	pop	{r4, r5, r6, pc}
 800e1e4:	1c28      	adds	r0, r5, #0
 800e1e6:	f000 f809 	bl	800e1fc <__fpclassifyf>
 800e1ea:	2800      	cmp	r0, #0
 800e1ec:	d0f8      	beq.n	800e1e0 <fminf+0x10>
 800e1ee:	1c29      	adds	r1, r5, #0
 800e1f0:	1c20      	adds	r0, r4, #0
 800e1f2:	f7f2 f96b 	bl	80004cc <__aeabi_fcmplt>
 800e1f6:	2800      	cmp	r0, #0
 800e1f8:	d0f1      	beq.n	800e1de <fminf+0xe>
 800e1fa:	e7f1      	b.n	800e1e0 <fminf+0x10>

0800e1fc <__fpclassifyf>:
 800e1fc:	0043      	lsls	r3, r0, #1
 800e1fe:	085a      	lsrs	r2, r3, #1
 800e200:	2002      	movs	r0, #2
 800e202:	2b00      	cmp	r3, #0
 800e204:	d00f      	beq.n	800e226 <__fpclassifyf+0x2a>
 800e206:	21fe      	movs	r1, #254	@ 0xfe
 800e208:	4b07      	ldr	r3, [pc, #28]	@ (800e228 <__fpclassifyf+0x2c>)
 800e20a:	05c9      	lsls	r1, r1, #23
 800e20c:	18d3      	adds	r3, r2, r3
 800e20e:	1800      	adds	r0, r0, r0
 800e210:	428b      	cmp	r3, r1
 800e212:	d308      	bcc.n	800e226 <__fpclassifyf+0x2a>
 800e214:	4905      	ldr	r1, [pc, #20]	@ (800e22c <__fpclassifyf+0x30>)
 800e216:	1e53      	subs	r3, r2, #1
 800e218:	3801      	subs	r0, #1
 800e21a:	428b      	cmp	r3, r1
 800e21c:	d903      	bls.n	800e226 <__fpclassifyf+0x2a>
 800e21e:	4b04      	ldr	r3, [pc, #16]	@ (800e230 <__fpclassifyf+0x34>)
 800e220:	18d0      	adds	r0, r2, r3
 800e222:	4243      	negs	r3, r0
 800e224:	4158      	adcs	r0, r3
 800e226:	4770      	bx	lr
 800e228:	ff800000 	.word	0xff800000
 800e22c:	007ffffe 	.word	0x007ffffe
 800e230:	80800000 	.word	0x80800000

0800e234 <with_errno>:
 800e234:	b570      	push	{r4, r5, r6, lr}
 800e236:	000d      	movs	r5, r1
 800e238:	0016      	movs	r6, r2
 800e23a:	0004      	movs	r4, r0
 800e23c:	f7fd fd24 	bl	800bc88 <__errno>
 800e240:	0029      	movs	r1, r5
 800e242:	6006      	str	r6, [r0, #0]
 800e244:	0020      	movs	r0, r4
 800e246:	bd70      	pop	{r4, r5, r6, pc}

0800e248 <xflow>:
 800e248:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e24a:	0014      	movs	r4, r2
 800e24c:	001d      	movs	r5, r3
 800e24e:	2800      	cmp	r0, #0
 800e250:	d002      	beq.n	800e258 <xflow+0x10>
 800e252:	2180      	movs	r1, #128	@ 0x80
 800e254:	0609      	lsls	r1, r1, #24
 800e256:	185b      	adds	r3, r3, r1
 800e258:	9200      	str	r2, [sp, #0]
 800e25a:	9301      	str	r3, [sp, #4]
 800e25c:	9a00      	ldr	r2, [sp, #0]
 800e25e:	9b01      	ldr	r3, [sp, #4]
 800e260:	0020      	movs	r0, r4
 800e262:	0029      	movs	r1, r5
 800e264:	f7f4 f93a 	bl	80024dc <__aeabi_dmul>
 800e268:	2222      	movs	r2, #34	@ 0x22
 800e26a:	f7ff ffe3 	bl	800e234 <with_errno>
 800e26e:	b003      	add	sp, #12
 800e270:	bd30      	pop	{r4, r5, pc}

0800e272 <__math_uflow>:
 800e272:	2380      	movs	r3, #128	@ 0x80
 800e274:	b510      	push	{r4, lr}
 800e276:	2200      	movs	r2, #0
 800e278:	055b      	lsls	r3, r3, #21
 800e27a:	f7ff ffe5 	bl	800e248 <xflow>
 800e27e:	bd10      	pop	{r4, pc}

0800e280 <__math_oflow>:
 800e280:	23e0      	movs	r3, #224	@ 0xe0
 800e282:	b510      	push	{r4, lr}
 800e284:	2200      	movs	r2, #0
 800e286:	05db      	lsls	r3, r3, #23
 800e288:	f7ff ffde 	bl	800e248 <xflow>
 800e28c:	bd10      	pop	{r4, pc}
	...

0800e290 <_init>:
 800e290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e292:	46c0      	nop			@ (mov r8, r8)
 800e294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e296:	bc08      	pop	{r3}
 800e298:	469e      	mov	lr, r3
 800e29a:	4770      	bx	lr

0800e29c <_fini>:
 800e29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e29e:	46c0      	nop			@ (mov r8, r8)
 800e2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2a2:	bc08      	pop	{r3}
 800e2a4:	469e      	mov	lr, r3
 800e2a6:	4770      	bx	lr
