Loading plugins phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -d CY8C5268LTI-LP030 -s C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.752ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.090ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 PSoC_Unicon.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 PSoC_Unicon.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Unicon.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 29 20:46:44 2019


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Unicon.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 29 20:46:44 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Unicon.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 29 20:46:44 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Unicon.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -dcpsoc3 -verilog PSoC_Unicon.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 29 20:46:45 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\codegentemp\PSoC_Unicon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ShiftReg_fwd:Net_1\
	\ShiftReg_fwd:Net_2\
	\ShiftReg_fwd:bSR:ctrl_f0_full\
	\FreqDiv_fwd:MODULE_1:b_31\
	\FreqDiv_fwd:MODULE_1:b_30\
	\FreqDiv_fwd:MODULE_1:b_29\
	\FreqDiv_fwd:MODULE_1:b_28\
	\FreqDiv_fwd:MODULE_1:b_27\
	\FreqDiv_fwd:MODULE_1:b_26\
	\FreqDiv_fwd:MODULE_1:b_25\
	\FreqDiv_fwd:MODULE_1:b_24\
	\FreqDiv_fwd:MODULE_1:b_23\
	\FreqDiv_fwd:MODULE_1:b_22\
	\FreqDiv_fwd:MODULE_1:b_21\
	\FreqDiv_fwd:MODULE_1:b_20\
	\FreqDiv_fwd:MODULE_1:b_19\
	\FreqDiv_fwd:MODULE_1:b_18\
	\FreqDiv_fwd:MODULE_1:b_17\
	\FreqDiv_fwd:MODULE_1:b_16\
	\FreqDiv_fwd:MODULE_1:b_15\
	\FreqDiv_fwd:MODULE_1:b_14\
	\FreqDiv_fwd:MODULE_1:b_13\
	\FreqDiv_fwd:MODULE_1:b_12\
	\FreqDiv_fwd:MODULE_1:b_11\
	\FreqDiv_fwd:MODULE_1:b_10\
	\FreqDiv_fwd:MODULE_1:b_9\
	\FreqDiv_fwd:MODULE_1:b_8\
	\FreqDiv_fwd:MODULE_1:b_7\
	\FreqDiv_fwd:MODULE_1:b_6\
	\FreqDiv_fwd:MODULE_1:b_5\
	\FreqDiv_fwd:MODULE_1:b_4\
	\FreqDiv_fwd:MODULE_1:b_3\
	\FreqDiv_fwd:MODULE_1:b_2\
	\FreqDiv_fwd:MODULE_1:b_1\
	\FreqDiv_fwd:MODULE_1:b_0\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_31\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_30\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_29\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_28\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_27\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_26\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_25\
	\FreqDiv_fwd:MODULE_1:g2:a0:a_24\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_31\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_30\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_29\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_28\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_27\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_26\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_25\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_24\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_23\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_22\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_21\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_20\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_19\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_18\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_17\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_16\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_15\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_14\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_13\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_12\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_11\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_10\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_9\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_8\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_7\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_6\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_5\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_4\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_3\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_2\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_1\
	\FreqDiv_fwd:MODULE_1:g2:a0:b_0\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_31\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_30\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_29\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_28\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_27\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_26\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_25\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_24\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_23\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_22\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_21\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_20\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_19\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_18\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_17\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_16\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_15\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_14\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_13\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_12\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_11\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_10\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_9\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_8\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_7\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_6\
	\FreqDiv_fwd:MODULE_1:g2:a0:s_5\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ShiftReg_rev:Net_1\
	\ShiftReg_rev:Net_2\
	\ShiftReg_rev:bSR:ctrl_f0_full\
	\FreqDiv_rev:MODULE_2:b_31\
	\FreqDiv_rev:MODULE_2:b_30\
	\FreqDiv_rev:MODULE_2:b_29\
	\FreqDiv_rev:MODULE_2:b_28\
	\FreqDiv_rev:MODULE_2:b_27\
	\FreqDiv_rev:MODULE_2:b_26\
	\FreqDiv_rev:MODULE_2:b_25\
	\FreqDiv_rev:MODULE_2:b_24\
	\FreqDiv_rev:MODULE_2:b_23\
	\FreqDiv_rev:MODULE_2:b_22\
	\FreqDiv_rev:MODULE_2:b_21\
	\FreqDiv_rev:MODULE_2:b_20\
	\FreqDiv_rev:MODULE_2:b_19\
	\FreqDiv_rev:MODULE_2:b_18\
	\FreqDiv_rev:MODULE_2:b_17\
	\FreqDiv_rev:MODULE_2:b_16\
	\FreqDiv_rev:MODULE_2:b_15\
	\FreqDiv_rev:MODULE_2:b_14\
	\FreqDiv_rev:MODULE_2:b_13\
	\FreqDiv_rev:MODULE_2:b_12\
	\FreqDiv_rev:MODULE_2:b_11\
	\FreqDiv_rev:MODULE_2:b_10\
	\FreqDiv_rev:MODULE_2:b_9\
	\FreqDiv_rev:MODULE_2:b_8\
	\FreqDiv_rev:MODULE_2:b_7\
	\FreqDiv_rev:MODULE_2:b_6\
	\FreqDiv_rev:MODULE_2:b_5\
	\FreqDiv_rev:MODULE_2:b_4\
	\FreqDiv_rev:MODULE_2:b_3\
	\FreqDiv_rev:MODULE_2:b_2\
	\FreqDiv_rev:MODULE_2:b_1\
	\FreqDiv_rev:MODULE_2:b_0\
	\FreqDiv_rev:MODULE_2:g2:a0:a_31\
	\FreqDiv_rev:MODULE_2:g2:a0:a_30\
	\FreqDiv_rev:MODULE_2:g2:a0:a_29\
	\FreqDiv_rev:MODULE_2:g2:a0:a_28\
	\FreqDiv_rev:MODULE_2:g2:a0:a_27\
	\FreqDiv_rev:MODULE_2:g2:a0:a_26\
	\FreqDiv_rev:MODULE_2:g2:a0:a_25\
	\FreqDiv_rev:MODULE_2:g2:a0:a_24\
	\FreqDiv_rev:MODULE_2:g2:a0:b_31\
	\FreqDiv_rev:MODULE_2:g2:a0:b_30\
	\FreqDiv_rev:MODULE_2:g2:a0:b_29\
	\FreqDiv_rev:MODULE_2:g2:a0:b_28\
	\FreqDiv_rev:MODULE_2:g2:a0:b_27\
	\FreqDiv_rev:MODULE_2:g2:a0:b_26\
	\FreqDiv_rev:MODULE_2:g2:a0:b_25\
	\FreqDiv_rev:MODULE_2:g2:a0:b_24\
	\FreqDiv_rev:MODULE_2:g2:a0:b_23\
	\FreqDiv_rev:MODULE_2:g2:a0:b_22\
	\FreqDiv_rev:MODULE_2:g2:a0:b_21\
	\FreqDiv_rev:MODULE_2:g2:a0:b_20\
	\FreqDiv_rev:MODULE_2:g2:a0:b_19\
	\FreqDiv_rev:MODULE_2:g2:a0:b_18\
	\FreqDiv_rev:MODULE_2:g2:a0:b_17\
	\FreqDiv_rev:MODULE_2:g2:a0:b_16\
	\FreqDiv_rev:MODULE_2:g2:a0:b_15\
	\FreqDiv_rev:MODULE_2:g2:a0:b_14\
	\FreqDiv_rev:MODULE_2:g2:a0:b_13\
	\FreqDiv_rev:MODULE_2:g2:a0:b_12\
	\FreqDiv_rev:MODULE_2:g2:a0:b_11\
	\FreqDiv_rev:MODULE_2:g2:a0:b_10\
	\FreqDiv_rev:MODULE_2:g2:a0:b_9\
	\FreqDiv_rev:MODULE_2:g2:a0:b_8\
	\FreqDiv_rev:MODULE_2:g2:a0:b_7\
	\FreqDiv_rev:MODULE_2:g2:a0:b_6\
	\FreqDiv_rev:MODULE_2:g2:a0:b_5\
	\FreqDiv_rev:MODULE_2:g2:a0:b_4\
	\FreqDiv_rev:MODULE_2:g2:a0:b_3\
	\FreqDiv_rev:MODULE_2:g2:a0:b_2\
	\FreqDiv_rev:MODULE_2:g2:a0:b_1\
	\FreqDiv_rev:MODULE_2:g2:a0:b_0\
	\FreqDiv_rev:MODULE_2:g2:a0:s_31\
	\FreqDiv_rev:MODULE_2:g2:a0:s_30\
	\FreqDiv_rev:MODULE_2:g2:a0:s_29\
	\FreqDiv_rev:MODULE_2:g2:a0:s_28\
	\FreqDiv_rev:MODULE_2:g2:a0:s_27\
	\FreqDiv_rev:MODULE_2:g2:a0:s_26\
	\FreqDiv_rev:MODULE_2:g2:a0:s_25\
	\FreqDiv_rev:MODULE_2:g2:a0:s_24\
	\FreqDiv_rev:MODULE_2:g2:a0:s_23\
	\FreqDiv_rev:MODULE_2:g2:a0:s_22\
	\FreqDiv_rev:MODULE_2:g2:a0:s_21\
	\FreqDiv_rev:MODULE_2:g2:a0:s_20\
	\FreqDiv_rev:MODULE_2:g2:a0:s_19\
	\FreqDiv_rev:MODULE_2:g2:a0:s_18\
	\FreqDiv_rev:MODULE_2:g2:a0:s_17\
	\FreqDiv_rev:MODULE_2:g2:a0:s_16\
	\FreqDiv_rev:MODULE_2:g2:a0:s_15\
	\FreqDiv_rev:MODULE_2:g2:a0:s_14\
	\FreqDiv_rev:MODULE_2:g2:a0:s_13\
	\FreqDiv_rev:MODULE_2:g2:a0:s_12\
	\FreqDiv_rev:MODULE_2:g2:a0:s_11\
	\FreqDiv_rev:MODULE_2:g2:a0:s_10\
	\FreqDiv_rev:MODULE_2:g2:a0:s_9\
	\FreqDiv_rev:MODULE_2:g2:a0:s_8\
	\FreqDiv_rev:MODULE_2:g2:a0:s_7\
	\FreqDiv_rev:MODULE_2:g2:a0:s_6\
	\FreqDiv_rev:MODULE_2:g2:a0:s_5\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:reset_sr\
	Net_114
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_109
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_31\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_30\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_29\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_28\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_27\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_26\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_25\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_24\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_23\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_22\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_21\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_20\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_19\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_18\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_17\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_16\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_15\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_14\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_13\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_12\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_11\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_10\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_9\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_8\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_7\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_6\
	\FreqDiv_fwd:add_vi_vv_MODGEN_1_5\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_31\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_30\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_29\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_28\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_27\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_26\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_25\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_24\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_23\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_22\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_21\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_20\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_19\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_18\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_17\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_16\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_15\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_14\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_13\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_12\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_11\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_10\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_9\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_8\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_7\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_6\
	\FreqDiv_rev:add_vi_vv_MODGEN_2_5\

Deleted 244 User equations/components.
Deleted 54 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Controller_1_net_0
Aliasing \ShiftReg_fwd:bSR:status_2\ to zero
Aliasing \ShiftReg_fwd:bSR:reset\ to zero
Aliasing tmpOE__Console_1_net_0 to tmpOE__Controller_1_net_0
Aliasing Net_30 to tmpOE__Controller_1_net_0
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_9\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_8\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_7\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_6\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:a_5\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Controller_1_net_0
Aliasing \ShiftReg_rev:bSR:status_2\ to zero
Aliasing \ShiftReg_rev:bSR:reset\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_23\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_22\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_21\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_20\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_19\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_18\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_17\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_16\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_15\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_14\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_13\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_12\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_11\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_10\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_9\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_8\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_7\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_6\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:a_5\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Controller_1_net_0
Aliasing tmpOE__Communication_State_net_0 to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Controller_1_net_0
Aliasing tmpOE__From_ESP_net_0 to tmpOE__Controller_1_net_0
Aliasing tmpOE__To_ESP_net_0 to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Controller_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Controller_1_net_0
Aliasing \ShiftReg_fwd:bSR:load_reg\\D\ to \ShiftReg_fwd:bSR:status_1\
Aliasing \ShiftReg_rev:bSR:load_reg\\D\ to \ShiftReg_rev:bSR:status_1\
Aliasing \FreqDiv_rev:not_last_reset\\D\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[8] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \ShiftReg_fwd:Net_350\[10] = Net_67[11]
Removing Rhs of wire \ShiftReg_fwd:bSR:ctrl_clk_enable\[14] = \ShiftReg_fwd:bSR:control_0\[15]
Removing Lhs of wire \ShiftReg_fwd:bSR:status_2\[27] = zero[4]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_0\[28] = \ShiftReg_fwd:bSR:final_load\[29]
Removing Lhs of wire \ShiftReg_fwd:bSR:status_1\[30] = Net_20[31]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_3\[32] = \ShiftReg_fwd:bSR:f0_blk_stat_final\[33]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_3\[32] = \ShiftReg_fwd:bSR:f0_blk_stat_8\[43]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_4\[34] = \ShiftReg_fwd:bSR:f0_bus_stat_final\[35]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_4\[34] = \ShiftReg_fwd:bSR:f0_bus_stat_8\[44]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_5\[36] = \ShiftReg_fwd:bSR:f1_blk_stat_final\[37]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_5\[36] = \ShiftReg_fwd:bSR:f1_blk_stat_8\[45]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_6\[38] = \ShiftReg_fwd:bSR:f1_bus_stat_final\[39]
Removing Rhs of wire \ShiftReg_fwd:bSR:status_6\[38] = \ShiftReg_fwd:bSR:f1_bus_stat_8\[46]
Removing Lhs of wire \ShiftReg_fwd:bSR:reset\[48] = zero[4]
Removing Rhs of wire Net_24[77] = \ShiftReg_fwd:bSR:so_8\[60]
Removing Lhs of wire tmpOE__Console_1_net_0[79] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire Net_30[85] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \FreqDiv_fwd:add_vi_vv_MODGEN_1_4\[91] = \FreqDiv_fwd:MODULE_1:g2:a0:s_4\[251]
Removing Lhs of wire \FreqDiv_fwd:add_vi_vv_MODGEN_1_3\[92] = \FreqDiv_fwd:MODULE_1:g2:a0:s_3\[252]
Removing Lhs of wire \FreqDiv_fwd:add_vi_vv_MODGEN_1_2\[93] = \FreqDiv_fwd:MODULE_1:g2:a0:s_2\[253]
Removing Lhs of wire \FreqDiv_fwd:add_vi_vv_MODGEN_1_1\[94] = \FreqDiv_fwd:MODULE_1:g2:a0:s_1\[254]
Removing Lhs of wire \FreqDiv_fwd:add_vi_vv_MODGEN_1_0\[95] = \FreqDiv_fwd:MODULE_1:g2:a0:s_0\[255]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_23\[136] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_22\[137] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_21\[138] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_20\[139] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_19\[140] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_18\[141] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_17\[142] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_16\[143] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_15\[144] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_14\[145] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_13\[146] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_12\[147] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_11\[148] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_10\[149] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_9\[150] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_8\[151] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_7\[152] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_6\[153] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_5\[154] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_4\[155] = \FreqDiv_fwd:MODIN1_4\[156]
Removing Lhs of wire \FreqDiv_fwd:MODIN1_4\[156] = \FreqDiv_fwd:count_4\[86]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_3\[157] = \FreqDiv_fwd:MODIN1_3\[158]
Removing Lhs of wire \FreqDiv_fwd:MODIN1_3\[158] = \FreqDiv_fwd:count_3\[87]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_2\[159] = \FreqDiv_fwd:MODIN1_2\[160]
Removing Lhs of wire \FreqDiv_fwd:MODIN1_2\[160] = \FreqDiv_fwd:count_2\[88]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_1\[161] = \FreqDiv_fwd:MODIN1_1\[162]
Removing Lhs of wire \FreqDiv_fwd:MODIN1_1\[162] = \FreqDiv_fwd:count_1\[89]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:a_0\[163] = \FreqDiv_fwd:MODIN1_0\[164]
Removing Lhs of wire \FreqDiv_fwd:MODIN1_0\[164] = \FreqDiv_fwd:count_0\[90]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[293] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[294] = tmpOE__Controller_1_net_0[3]
Removing Rhs of wire tmpOE__bufoe_1_net_0[296] = Net_82[298]
Removing Lhs of wire \ShiftReg_rev:Net_350\[299] = Net_41[297]
Removing Rhs of wire \ShiftReg_rev:bSR:ctrl_clk_enable\[302] = \ShiftReg_rev:bSR:control_0\[303]
Removing Lhs of wire \ShiftReg_rev:bSR:status_2\[315] = zero[4]
Removing Rhs of wire \ShiftReg_rev:bSR:status_0\[316] = \ShiftReg_rev:bSR:final_load\[317]
Removing Lhs of wire \ShiftReg_rev:bSR:status_1\[318] = Net_43[319]
Removing Rhs of wire \ShiftReg_rev:bSR:status_3\[320] = \ShiftReg_rev:bSR:f0_blk_stat_final\[321]
Removing Rhs of wire \ShiftReg_rev:bSR:status_3\[320] = \ShiftReg_rev:bSR:f0_blk_stat_8\[331]
Removing Rhs of wire \ShiftReg_rev:bSR:status_4\[322] = \ShiftReg_rev:bSR:f0_bus_stat_final\[323]
Removing Rhs of wire \ShiftReg_rev:bSR:status_4\[322] = \ShiftReg_rev:bSR:f0_bus_stat_8\[332]
Removing Rhs of wire \ShiftReg_rev:bSR:status_5\[324] = \ShiftReg_rev:bSR:f1_blk_stat_final\[325]
Removing Rhs of wire \ShiftReg_rev:bSR:status_5\[324] = \ShiftReg_rev:bSR:f1_blk_stat_8\[333]
Removing Rhs of wire \ShiftReg_rev:bSR:status_6\[326] = \ShiftReg_rev:bSR:f1_bus_stat_final\[327]
Removing Rhs of wire \ShiftReg_rev:bSR:status_6\[326] = \ShiftReg_rev:bSR:f1_bus_stat_8\[334]
Removing Lhs of wire \ShiftReg_rev:bSR:reset\[336] = zero[4]
Removing Rhs of wire Net_46[365] = \ShiftReg_rev:bSR:so_8\[348]
Removing Lhs of wire \FreqDiv_rev:add_vi_vv_MODGEN_2_4\[372] = \FreqDiv_rev:MODULE_2:g2:a0:s_4\[532]
Removing Lhs of wire \FreqDiv_rev:add_vi_vv_MODGEN_2_3\[373] = \FreqDiv_rev:MODULE_2:g2:a0:s_3\[533]
Removing Lhs of wire \FreqDiv_rev:add_vi_vv_MODGEN_2_2\[374] = \FreqDiv_rev:MODULE_2:g2:a0:s_2\[534]
Removing Lhs of wire \FreqDiv_rev:add_vi_vv_MODGEN_2_1\[375] = \FreqDiv_rev:MODULE_2:g2:a0:s_1\[535]
Removing Lhs of wire \FreqDiv_rev:add_vi_vv_MODGEN_2_0\[376] = \FreqDiv_rev:MODULE_2:g2:a0:s_0\[536]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_23\[417] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_22\[418] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_21\[419] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_20\[420] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_19\[421] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_18\[422] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_17\[423] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_16\[424] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_15\[425] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_14\[426] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_13\[427] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_12\[428] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_11\[429] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_10\[430] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_9\[431] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_8\[432] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_7\[433] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_6\[434] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_5\[435] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_4\[436] = \FreqDiv_rev:MODIN2_4\[437]
Removing Lhs of wire \FreqDiv_rev:MODIN2_4\[437] = \FreqDiv_rev:count_4\[367]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_3\[438] = \FreqDiv_rev:MODIN2_3\[439]
Removing Lhs of wire \FreqDiv_rev:MODIN2_3\[439] = \FreqDiv_rev:count_3\[368]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_2\[440] = \FreqDiv_rev:MODIN2_2\[441]
Removing Lhs of wire \FreqDiv_rev:MODIN2_2\[441] = \FreqDiv_rev:count_2\[369]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_1\[442] = \FreqDiv_rev:MODIN2_1\[443]
Removing Lhs of wire \FreqDiv_rev:MODIN2_1\[443] = \FreqDiv_rev:count_1\[370]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:a_0\[444] = \FreqDiv_rev:MODIN2_0\[445]
Removing Lhs of wire \FreqDiv_rev:MODIN2_0\[445] = \FreqDiv_rev:count_0\[371]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[574] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[575] = tmpOE__Controller_1_net_0[3]
Removing Rhs of wire tmpOE__bufoe_2_net_0[577] = comm_state[578]
Removing Lhs of wire tmpOE__Communication_State_net_0[582] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:Net_61\[588] = \UART:Net_9\[587]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[592] = zero[4]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[593] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[594] = zero[4]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[595] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[596] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[597] = zero[4]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[598] = zero[4]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[599] = zero[4]
Removing Rhs of wire Net_115[606] = \UART:BUART:rx_interrupt_out\[607]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[611] = \UART:BUART:tx_bitclk_dp\[647]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[657] = \UART:BUART:tx_counter_dp\[648]
Removing Lhs of wire \UART:BUART:tx_status_6\[658] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_5\[659] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_4\[660] = zero[4]
Removing Lhs of wire \UART:BUART:tx_status_1\[662] = \UART:BUART:tx_fifo_empty\[625]
Removing Lhs of wire \UART:BUART:tx_status_3\[664] = \UART:BUART:tx_fifo_notfull\[624]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[724] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[732] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[743]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[734] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[735] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[760]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[736] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[774]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[737] = \UART:BUART:sRX:s23Poll:MODIN3_1\[738]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[738] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[739] = \UART:BUART:sRX:s23Poll:MODIN3_0\[740]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[740] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[746] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[747] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[748] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[749] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[750] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[751] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[752] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[753] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[754] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[755] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[756] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[757] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[762] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[763] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[764] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[765] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[766] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[767] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[768] = \UART:BUART:pollcount_1\[730]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[769] = \UART:BUART:pollcount_0\[733]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[770] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[771] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_1\[778] = zero[4]
Removing Rhs of wire \UART:BUART:rx_status_2\[779] = \UART:BUART:rx_parity_error_status\[780]
Removing Rhs of wire \UART:BUART:rx_status_3\[781] = \UART:BUART:rx_stop_bit_error\[782]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[792] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[841]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[796] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[863]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[797] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[798] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[799] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[800] = \UART:BUART:sRX:MODIN6_6\[801]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[801] = \UART:BUART:rx_count_6\[719]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[802] = \UART:BUART:sRX:MODIN6_5\[803]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[803] = \UART:BUART:rx_count_5\[720]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[804] = \UART:BUART:sRX:MODIN6_4\[805]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[805] = \UART:BUART:rx_count_4\[721]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[806] = \UART:BUART:sRX:MODIN6_3\[807]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[807] = \UART:BUART:rx_count_3\[722]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[808] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[809] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[810] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[811] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[812] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[813] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[814] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[815] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[816] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[817] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[818] = \UART:BUART:rx_count_6\[719]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[819] = \UART:BUART:rx_count_5\[720]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[820] = \UART:BUART:rx_count_4\[721]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[821] = \UART:BUART:rx_count_3\[722]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[822] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[823] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[824] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[825] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[826] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[827] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[828] = zero[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[843] = \UART:BUART:rx_postpoll\[678]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[844] = \UART:BUART:rx_parity_bit\[795]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[845] = \UART:BUART:rx_postpoll\[678]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[846] = \UART:BUART:rx_parity_bit\[795]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[847] = \UART:BUART:rx_postpoll\[678]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[848] = \UART:BUART:rx_parity_bit\[795]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[850] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[851] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[849]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[852] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[849]
Removing Lhs of wire tmpOE__From_ESP_net_0[874] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire tmpOE__To_ESP_net_0[879] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[885] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[886] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[887] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[888] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[889] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[890] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[891] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \ShiftReg_fwd:bSR:load_reg\\D\[910] = Net_20[31]
Removing Lhs of wire \ShiftReg_rev:bSR:load_reg\\D\[918] = Net_43[319]
Removing Lhs of wire \FreqDiv_rev:not_last_reset\\D\[919] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[925] = zero[4]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[940] = \UART:BUART:rx_bitclk_pre\[713]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[949] = \UART:BUART:rx_parity_error_pre\[790]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[950] = zero[4]

------------------------------------------------------
Aliased 0 equations, 218 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Controller_1_net_0' (cost = 0):
tmpOE__Controller_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_fwd:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_fwd:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_rev:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv_rev:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:s_1\' (cost = 10):
\FreqDiv_fwd:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_fwd:count_0\ and \FreqDiv_fwd:count_1\)
	OR (not \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:s_1\' (cost = 10):
\FreqDiv_rev:MODULE_2:g2:a0:s_1\ <= ((not \FreqDiv_rev:count_0\ and \FreqDiv_rev:count_1\)
	OR (not \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:s_2\' (cost = 15):
\FreqDiv_fwd:MODULE_1:g2:a0:s_2\ <= ((not \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_2\)
	OR (not \FreqDiv_fwd:count_0\ and \FreqDiv_fwd:count_2\)
	OR (not \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:s_2\' (cost = 15):
\FreqDiv_rev:MODULE_2:g2:a0:s_2\ <= ((not \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_2\)
	OR (not \FreqDiv_rev:count_0\ and \FreqDiv_rev:count_2\)
	OR (not \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_113 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_113 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_113 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_113 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_113 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_fwd:count_3\ and \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:s_3\' (cost = 20):
\FreqDiv_fwd:MODULE_1:g2:a0:s_3\ <= ((not \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_3\)
	OR (not \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_3\)
	OR (not \FreqDiv_fwd:count_0\ and \FreqDiv_fwd:count_3\)
	OR (not \FreqDiv_fwd:count_3\ and \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_fwd:count_4\ and \FreqDiv_fwd:count_3\ and \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_rev:count_3\ and \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:s_3\' (cost = 20):
\FreqDiv_rev:MODULE_2:g2:a0:s_3\ <= ((not \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_3\)
	OR (not \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_3\)
	OR (not \FreqDiv_rev:count_0\ and \FreqDiv_rev:count_3\)
	OR (not \FreqDiv_rev:count_3\ and \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_rev:count_4\ and \FreqDiv_rev:count_3\ and \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:s_4\' (cost = 25):
\FreqDiv_fwd:MODULE_1:g2:a0:s_4\ <= ((not \FreqDiv_fwd:count_3\ and \FreqDiv_fwd:count_4\)
	OR (not \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_4\)
	OR (not \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_4\)
	OR (not \FreqDiv_fwd:count_0\ and \FreqDiv_fwd:count_4\)
	OR (not \FreqDiv_fwd:count_4\ and \FreqDiv_fwd:count_3\ and \FreqDiv_fwd:count_2\ and \FreqDiv_fwd:count_1\ and \FreqDiv_fwd:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:s_4\' (cost = 25):
\FreqDiv_rev:MODULE_2:g2:a0:s_4\ <= ((not \FreqDiv_rev:count_3\ and \FreqDiv_rev:count_4\)
	OR (not \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_4\)
	OR (not \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_4\)
	OR (not \FreqDiv_rev:count_0\ and \FreqDiv_rev:count_4\)
	OR (not \FreqDiv_rev:count_4\ and \FreqDiv_rev:count_3\ and \FreqDiv_rev:count_2\ and \FreqDiv_rev:count_1\ and \FreqDiv_rev:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 85 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \FreqDiv_fwd:not_last_reset\\D\ to tmpOE__Controller_1_net_0
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[264] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[274] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[284] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[545] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[555] = zero[4]
Removing Lhs of wire \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[565] = zero[4]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[677] = \UART:BUART:rx_bitclk\[725]
Removing Lhs of wire \UART:BUART:rx_status_0\[776] = zero[4]
Removing Lhs of wire \UART:BUART:rx_status_6\[785] = zero[4]
Removing Lhs of wire \FreqDiv_fwd:not_last_reset\\D\[911] = tmpOE__Controller_1_net_0[3]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[932] = \UART:BUART:tx_ctrl_mark_last\[668]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[944] = zero[4]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[945] = zero[4]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[947] = zero[4]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[948] = \UART:BUART:rx_markspace_pre\[789]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[953] = \UART:BUART:rx_parity_bit\[795]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_113 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_113 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj" -dcpsoc3 PSoC_Unicon.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.101ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 29 January 2019 20:46:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Walaa\Documents\PSoC Creator\unicon_workspace\PSoC_Unicon.cydsn\PSoC_Unicon.cyprj -d CY8C5268LTI-LP030 PSoC_Unicon.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_fwd:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_rev:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Shift_Clock'. Fanout=16, Signal=shift_clk
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_fwd:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Shift_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Shift_Clock, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_rev:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Shift_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Shift_Clock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Communication_State(0), Console_1(0), Controller_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \FreqDiv_rev:not_last_reset\, Duplicate of \FreqDiv_fwd:not_last_reset\ 
    MacroCell: Name=\FreqDiv_rev:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \FreqDiv_rev:not_last_reset\ (fanout=6)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \FreqDiv_rev:count_0\, Duplicate of \FreqDiv_fwd:count_0\ 
    MacroCell: Name=\FreqDiv_rev:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\
        );
        Output = \FreqDiv_rev:count_0\ (fanout=5)

    Removing \FreqDiv_rev:count_1\, Duplicate of \FreqDiv_fwd:count_1\ 
    MacroCell: Name=\FreqDiv_rev:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_rev:count_1\ (fanout=4)

    Removing \FreqDiv_rev:count_2\, Duplicate of \FreqDiv_fwd:count_2\ 
    MacroCell: Name=\FreqDiv_rev:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_rev:count_2\ (fanout=3)

    Removing \FreqDiv_rev:count_3\, Duplicate of \FreqDiv_fwd:count_3\ 
    MacroCell: Name=\FreqDiv_rev:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_rev:count_3\ (fanout=2)

    Removing \FreqDiv_rev:count_4\, Duplicate of \FreqDiv_fwd:count_4\ 
    MacroCell: Name=\FreqDiv_rev:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_rev:count_4\ (fanout=1)

End removing duplicate macrocells: used 5 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Controller_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Controller_1(0)__PA ,
            oe => tmpOE__bufoe_2_net_0 ,
            fb => Net_67 ,
            pin_input => Net_46 ,
            pad => Controller_1(0)_PAD );

    Pin : Name = Console_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Console_1(0)__PA ,
            oe => tmpOE__bufoe_1_net_0 ,
            fb => Net_41 ,
            pin_input => Net_24 ,
            pad => Console_1(0)_PAD );

    Pin : Name = Communication_State(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Communication_State(0)__PA ,
            fb => tmpOE__bufoe_2_net_0 ,
            pad => Communication_State(0)_PAD );

    Pin : Name = From_ESP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => From_ESP(0)__PA ,
            fb => Net_113 ,
            pad => From_ESP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = To_ESP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => To_ESP(0)__PA ,
            pin_input => Net_108 ,
            pad => To_ESP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ShiftReg_fwd:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20 * !\ShiftReg_fwd:bSR:load_reg\
        );
        Output = \ShiftReg_fwd:bSR:status_0\ (fanout=2)

    MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !tmpOE__bufoe_2_net_0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=1)

    MacroCell: Name=\ShiftReg_rev:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43 * !\ShiftReg_rev:bSR:load_reg\
        );
        Output = \ShiftReg_rev:bSR:status_0\ (fanout=2)

    MacroCell: Name=Net_108, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_108 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_113 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_20, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_20 * !\FreqDiv_fwd:not_last_reset\
            + !Net_20 * \FreqDiv_fwd:count_4\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
            + Net_20 * \FreqDiv_fwd:not_last_reset\ * !\FreqDiv_fwd:count_4\ * 
              \FreqDiv_fwd:count_3\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\
        );
        Output = Net_20 (fanout=5)

    MacroCell: Name=\ShiftReg_fwd:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \ShiftReg_fwd:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\FreqDiv_fwd:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_fwd:not_last_reset\ (fanout=7)

    MacroCell: Name=\FreqDiv_fwd:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_4\ (fanout=2)

    MacroCell: Name=\FreqDiv_fwd:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_3\ (fanout=3)

    MacroCell: Name=\FreqDiv_fwd:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_2\ (fanout=4)

    MacroCell: Name=\FreqDiv_fwd:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_1\ (fanout=5)

    MacroCell: Name=\FreqDiv_fwd:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\
        );
        Output = \FreqDiv_fwd:count_0\ (fanout=6)

    MacroCell: Name=Net_43, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_fwd:not_last_reset\ * !Net_43
            + \FreqDiv_fwd:not_last_reset\ * !\FreqDiv_fwd:count_4\ * 
              \FreqDiv_fwd:count_3\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\ * Net_43
            + \FreqDiv_fwd:count_4\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\ * !Net_43
        );
        Output = Net_43 (fanout=5)

    MacroCell: Name=\ShiftReg_rev:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \ShiftReg_rev:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_113 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_113 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_113 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_113 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_fwd:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => shift_clk ,
            cs_addr_2 => \ShiftReg_fwd:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_fwd:bSR:status_0\ ,
            route_si => Net_67 ,
            f1_load => Net_20 ,
            so_comb => Net_24 ,
            f0_bus_stat_comb => \ShiftReg_fwd:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_fwd:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_fwd:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_fwd:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ShiftReg_rev:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => shift_clk ,
            cs_addr_2 => \ShiftReg_rev:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_rev:bSR:status_0\ ,
            route_si => Net_41 ,
            f1_load => Net_43 ,
            so_comb => Net_46 ,
            f0_bus_stat_comb => \ShiftReg_rev:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_rev:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_rev:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_rev:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_fwd:bSR:StsReg\
        PORT MAP (
            clock => shift_clk ,
            status_6 => \ShiftReg_fwd:bSR:status_6\ ,
            status_5 => \ShiftReg_fwd:bSR:status_5\ ,
            status_4 => \ShiftReg_fwd:bSR:status_4\ ,
            status_3 => \ShiftReg_fwd:bSR:status_3\ ,
            status_1 => Net_20 ,
            status_0 => \ShiftReg_fwd:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_rev:bSR:StsReg\
        PORT MAP (
            clock => shift_clk ,
            status_6 => \ShiftReg_rev:bSR:status_6\ ,
            status_5 => \ShiftReg_rev:bSR:status_5\ ,
            status_4 => \ShiftReg_rev:bSR:status_4\ ,
            status_3 => \ShiftReg_rev:bSR:status_3\ ,
            status_1 => Net_43 ,
            status_0 => \ShiftReg_rev:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_115 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_fwd:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => shift_clk ,
            control_7 => \ShiftReg_fwd:bSR:control_7\ ,
            control_6 => \ShiftReg_fwd:bSR:control_6\ ,
            control_5 => \ShiftReg_fwd:bSR:control_5\ ,
            control_4 => \ShiftReg_fwd:bSR:control_4\ ,
            control_3 => \ShiftReg_fwd:bSR:control_3\ ,
            control_2 => \ShiftReg_fwd:bSR:control_2\ ,
            control_1 => \ShiftReg_fwd:bSR:control_1\ ,
            control_0 => \ShiftReg_fwd:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_rev:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => shift_clk ,
            control_7 => \ShiftReg_rev:bSR:control_7\ ,
            control_6 => \ShiftReg_rev:bSR:control_6\ ,
            control_5 => \ShiftReg_rev:bSR:control_5\ ,
            control_4 => \ShiftReg_rev:bSR:control_4\ ,
            control_3 => \ShiftReg_rev:bSR:control_3\ ,
            control_2 => \ShiftReg_rev:bSR:control_2\ ,
            control_1 => \ShiftReg_rev:bSR:control_1\ ,
            control_0 => \ShiftReg_rev:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Console_fb
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Controller_fb
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   60 :  324 :  384 : 15.63 %
  Total P-terms               :   69 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.243ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : From_ESP(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : To_ESP(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.42
                   Pterms :            5.25
               Macrocells :            3.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       9.50 :       6.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_113 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_113 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_113 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_113 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_113 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_113
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_115 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=tmpOE__bufoe_1_net_0, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !tmpOE__bufoe_2_net_0
        );
        Output = tmpOE__bufoe_1_net_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_108, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_108 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_fwd:count_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_fwd:count_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_fwd:count_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\
        );
        Output = \FreqDiv_fwd:count_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_fwd:count_4\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_fwd:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20 * !\ShiftReg_fwd:bSR:load_reg\
        );
        Output = \ShiftReg_fwd:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ShiftReg_fwd:bSR:load_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \ShiftReg_fwd:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_20, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_20 * !\FreqDiv_fwd:not_last_reset\
            + !Net_20 * \FreqDiv_fwd:count_4\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\
            + Net_20 * \FreqDiv_fwd:not_last_reset\ * !\FreqDiv_fwd:count_4\ * 
              \FreqDiv_fwd:count_3\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\
        );
        Output = Net_20 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_fwd:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => shift_clk ,
        cs_addr_2 => \ShiftReg_fwd:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_fwd:bSR:status_0\ ,
        route_si => Net_67 ,
        f1_load => Net_20 ,
        so_comb => Net_24 ,
        f0_bus_stat_comb => \ShiftReg_fwd:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_fwd:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_fwd:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_fwd:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ShiftReg_fwd:bSR:StsReg\
    PORT MAP (
        clock => shift_clk ,
        status_6 => \ShiftReg_fwd:bSR:status_6\ ,
        status_5 => \ShiftReg_fwd:bSR:status_5\ ,
        status_4 => \ShiftReg_fwd:bSR:status_4\ ,
        status_3 => \ShiftReg_fwd:bSR:status_3\ ,
        status_1 => Net_20 ,
        status_0 => \ShiftReg_fwd:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ShiftReg_fwd:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => shift_clk ,
        control_7 => \ShiftReg_fwd:bSR:control_7\ ,
        control_6 => \ShiftReg_fwd:bSR:control_6\ ,
        control_5 => \ShiftReg_fwd:bSR:control_5\ ,
        control_4 => \ShiftReg_fwd:bSR:control_4\ ,
        control_3 => \ShiftReg_fwd:bSR:control_3\ ,
        control_2 => \ShiftReg_fwd:bSR:control_2\ ,
        control_1 => \ShiftReg_fwd:bSR:control_1\ ,
        control_0 => \ShiftReg_fwd:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_43, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_fwd:not_last_reset\ * !Net_43
            + \FreqDiv_fwd:not_last_reset\ * !\FreqDiv_fwd:count_4\ * 
              \FreqDiv_fwd:count_3\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\ * Net_43
            + \FreqDiv_fwd:count_4\ * \FreqDiv_fwd:count_3\ * 
              \FreqDiv_fwd:count_2\ * \FreqDiv_fwd:count_1\ * 
              \FreqDiv_fwd:count_0\ * !Net_43
        );
        Output = Net_43 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_rev:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43 * !\ShiftReg_rev:bSR:load_reg\
        );
        Output = \ShiftReg_rev:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ShiftReg_rev:bSR:load_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \ShiftReg_rev:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_fwd:count_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_fwd:not_last_reset\ * \FreqDiv_fwd:count_2\ * 
              \FreqDiv_fwd:count_1\ * \FreqDiv_fwd:count_0\
        );
        Output = \FreqDiv_fwd:count_3\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_fwd:not_last_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (shift_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_fwd:not_last_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_rev:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => shift_clk ,
        cs_addr_2 => \ShiftReg_rev:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_rev:bSR:status_0\ ,
        route_si => Net_41 ,
        f1_load => Net_43 ,
        so_comb => Net_46 ,
        f0_bus_stat_comb => \ShiftReg_rev:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_rev:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_rev:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_rev:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ShiftReg_rev:bSR:StsReg\
    PORT MAP (
        clock => shift_clk ,
        status_6 => \ShiftReg_rev:bSR:status_6\ ,
        status_5 => \ShiftReg_rev:bSR:status_5\ ,
        status_4 => \ShiftReg_rev:bSR:status_4\ ,
        status_3 => \ShiftReg_rev:bSR:status_3\ ,
        status_1 => Net_43 ,
        status_0 => \ShiftReg_rev:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ShiftReg_rev:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => shift_clk ,
        control_7 => \ShiftReg_rev:bSR:control_7\ ,
        control_6 => \ShiftReg_rev:bSR:control_6\ ,
        control_5 => \ShiftReg_rev:bSR:control_5\ ,
        control_4 => \ShiftReg_rev:bSR:control_4\ ,
        control_3 => \ShiftReg_rev:bSR:control_3\ ,
        control_2 => \ShiftReg_rev:bSR:control_2\ ,
        control_1 => \ShiftReg_rev:bSR:control_1\ ,
        control_0 => \ShiftReg_rev:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Console_fb
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Controller_fb
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = To_ESP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => To_ESP(0)__PA ,
        pin_input => Net_108 ,
        pad => To_ESP(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = From_ESP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => From_ESP(0)__PA ,
        fb => Net_113 ,
        pad => From_ESP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Communication_State(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Communication_State(0)__PA ,
        fb => tmpOE__bufoe_2_net_0 ,
        pad => Communication_State(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Console_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Console_1(0)__PA ,
        oe => tmpOE__bufoe_1_net_0 ,
        fb => Net_41 ,
        pin_input => Net_24 ,
        pad => Console_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Controller_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Controller_1(0)__PA ,
        oe => tmpOE__bufoe_2_net_0 ,
        fb => Net_67 ,
        pin_input => Net_46 ,
        pad => Controller_1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => shift_clk ,
            dclk_0 => shift_clk_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |              To_ESP(0) | In(Net_108)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            From_ESP(0) | FB(Net_113)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------
  15 |   0 |       |      NONE |     HI_Z_DIGITAL | Communication_State(0) | FB(tmpOE__bufoe_2_net_0)
     |   2 |       |      NONE | RES_PULL_UP_DOWN |           Console_1(0) | FB(Net_41), In(Net_24), OE(tmpOE__bufoe_1_net_0)
     |   3 |       |      NONE | RES_PULL_UP_DOWN |        Controller_1(0) | FB(Net_67), In(Net_46), OE(tmpOE__bufoe_2_net_0)
-----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.039ms
Digital Placement phase: Elapsed time ==> 1s.403ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC_Unicon_r.vh2" --pcf-path "PSoC_Unicon.pco" --des-name "PSoC_Unicon" --dsf-path "PSoC_Unicon.dsf" --sdc-path "PSoC_Unicon.sdc" --lib-path "PSoC_Unicon_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Unicon_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.072ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.072ms
API generation phase: Elapsed time ==> 1s.500ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
