// Seed: 1096173840
module module_0 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    output supply1 id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    output supply1 id_7
    , id_12,
    output supply1 id_8,
    input tri0 id_9,
    output tri1 id_10
);
  wire id_13 = id_13;
  assign module_1.id_3 = 0;
  tri  id_14;
  wire id_15;
  wire id_16;
  wire id_17 = 1;
  generate
    assign id_14 = 1;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input tri id_10,
    input tri1 id_11,
    input tri id_12,
    output supply1 id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17
);
  for (genvar id_19 = id_12; id_1; ++id_3) begin : LABEL_0
    integer id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31;
  end
  module_0 modCall_1 (
      id_6,
      id_13,
      id_13,
      id_4,
      id_13,
      id_5,
      id_8,
      id_19,
      id_4,
      id_16,
      id_7
  );
endmodule
