//-----------------------------------------------------------------------------
// Accelerator System Filelist
// A joint work commissioned on behalf of SoC Labs, under Arm Academic Access license.
//
// Contributors
//
// David Mapstone (d.a.mapstone@soton.ac.uk)
//
// Copyright ï¿½ 2021-3, SoC Labs (www.soclabs.org)
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Abstract : Verilog Command File for Top-level Accelerator System
//-----------------------------------------------------------------------------

// ============= Verilog library extensions ===========
+libext+.v+.vlib

// =============    Accelerator Module search path    =============
// ! Point this to your accelerator filelist
// -f $(PROJECT_DIR)/flist/project/accelerator.flist

// =============    Wrapper Filelist      =========================
-f $(PROJECT_DIR)/flist/project/wrapper.flist

// =============    System Component Filelist      ================

// - Primatives IP
-f $(PROJECT_DIR)/flist/primatives/primatives.flist

// - CMSDK IP
-f $(PROJECT_DIR)/flist/ahb/ahb_ip.flist
-f $(PROJECT_DIR)/flist/apb/apb_ip.flist

// - NanoSoC Chip IP
-f $(PROJECT_DIR)/flist/nanosoc/nanosoc_chip_ip.flist

// - NanoSoC Bus Matrix
-f $(PROJECT_DIR)/flist/nanosoc/nanosoc_matrix_ip.flist

// - NanoSoc Test Interface IP
-f $(PROJECT_DIR)/flist/nanosoc/nanosoc_test_io_ip.flist

// - Generic Pad Library
-f $(PROJECT_DIR)/flist/generic_lib/generic_lib_ip.flist

// - CMSDK VIP
-f $(PROJECT_DIR)/flist/corstone-101/corstone-101_vip.flist

// - Corstone-101 System components
-f $(PROJECT_DIR)/flist/corstone-101/corstone-101_ip.flist

// - DMA controller
-f $(PROJECT_DIR)/flist/dma-230/pl230_ip.flist

// - Cortex-M0 IP
-f $(PROJECT_DIR)/flist/cortex-m0/cortex-m0_ip.flist

// - NanoSoC Custom Expansion Region
$(PROJECT_DIR)/system/src/nanosoc_exp.v

// - Top level
-f $(PROJECT_DIR)/flist/nanosoc/nanosoc_tb.flist

// =============    Bootrom Filelist      ================
$(PROJECT_DIR)/system/bootrom/verilog/bootrom.v