$date
	Sat Feb  7 02:20:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module example2_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#5000
1!
#10000
0!
#15000
1!
#20000
0!
0"
#25000
1!
#30000
0!
#35000
1!
#40000
0!
#45000
1!
#50000
0!
#55000
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
