
*** Running vivado
    with args -log neo430_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neo430_test_top.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source neo430_test_top.tcl -notrace
Command: open_checkpoint C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 237.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1055.977 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1055.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1055.977 ; gain = 824.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1055.977 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "847131a48cb9903f".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1253.672 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16414649c

Time (s): cpu = 00:00:10 ; elapsed = 00:09:19 . Memory (MB): peak = 1253.672 ; gain = 112.184

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20d2ebf52

Time (s): cpu = 00:00:11 ; elapsed = 00:09:22 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1f730b349

Time (s): cpu = 00:00:11 ; elapsed = 00:09:22 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1950c438f

Time (s): cpu = 00:00:11 ; elapsed = 00:09:23 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 46 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1950c438f

Time (s): cpu = 00:00:12 ; elapsed = 00:09:23 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1950c438f

Time (s): cpu = 00:00:12 ; elapsed = 00:09:24 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1e9262614

Time (s): cpu = 00:00:12 ; elapsed = 00:09:24 . Memory (MB): peak = 1253.672 ; gain = 112.184
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1253.672 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e9262614

Time (s): cpu = 00:00:12 ; elapsed = 00:09:24 . Memory (MB): peak = 1253.672 ; gain = 112.184

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-21.339 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 136681bbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1490.887 ; gain = 0.000
Ending Power Optimization Task | Checksum: 136681bbc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1490.887 ; gain = 237.215
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:09:50 . Memory (MB): peak = 1490.887 ; gain = 434.910
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.619 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_top_drc_opted.rpt -pb neo430_test_top_drc_opted.pb -rpx neo430_test_top_drc_opted.rpx
Command: report_drc -file neo430_test_top_drc_opted.rpt -pb neo430_test_top_drc_opted.pb -rpx neo430_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2ed91b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 841e8aab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 164e0948e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 164e0948e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 164e0948e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 146701605

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146701605

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c47316d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c2f51cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b557f54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13b557f54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b13ea153

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1de6e785a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d4a477c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d4a477c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d4a477c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8843bfa

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8843bfa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c3edda0c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c3edda0c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c3edda0c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c3edda0c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 5e3129de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5e3129de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000
Ending Placer Task | Checksum: 1c397dc8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file neo430_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file neo430_test_top_utilization_placed.rpt -pb neo430_test_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file neo430_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1490.887 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7d5acc ConstDB: 0 ShapeSum: fbc22fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f10fa969

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1490.887 ; gain = 0.000
Post Restoration Checksum: NetGraph: be463aa2 NumContArr: 32c96ec7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f10fa969

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f10fa969

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f10fa969

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.887 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 123f71247

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.658  | TNS=0.000  | WHS=-0.240 | THS=-100.444|

Phase 2 Router Initialization | Checksum: 11b7ba004

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 184ac2e83

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 906
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.351  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 153e3075c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 153e3075c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 112a347e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 112a347e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 112a347e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 112a347e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18cede9d7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10ec243ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.887 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 10ec243ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.34569 %
  Global Horizontal Routing Utilization  = 1.47007 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: aff6402c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aff6402c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 50c4f94c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1490.887 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.445  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 50c4f94c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1490.887 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_top_drc_routed.rpt -pb neo430_test_top_drc_routed.pb -rpx neo430_test_top_drc_routed.rpx
Command: report_drc -file neo430_test_top_drc_routed.rpt -pb neo430_test_top_drc_routed.pb -rpx neo430_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file neo430_test_top_methodology_drc_routed.rpt -pb neo430_test_top_methodology_drc_routed.pb -rpx neo430_test_top_methodology_drc_routed.rpx
Command: report_methodology -file neo430_test_top_methodology_drc_routed.rpt -pb neo430_test_top_methodology_drc_routed.pb -rpx neo430_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_3/top/top.runs/impl_1/neo430_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file neo430_test_top_power_routed.rpt -pb neo430_test_top_power_summary_routed.pb -rpx neo430_test_top_power_routed.rpx
Command: report_power -file neo430_test_top_power_routed.rpt -pb neo430_test_top_power_summary_routed.pb -rpx neo430_test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file neo430_test_top_route_status.rpt -pb neo430_test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file neo430_test_top_timing_summary_routed.rpt -pb neo430_test_top_timing_summary_routed.pb -rpx neo430_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file neo430_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file neo430_test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 15:34:32 2018...
