SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/image_stego.sv
TOPLEVEL        = image_stego
MODULE          = test_image_stego
PYTHONPATH      = /src
HASH            = 4-rtl-bug-due-to-incorrect-output-in-image-stego-for-10-and-11-mode