============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Apr 22 2025  12:01:09 am
  Module:                 aes_top
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) clk
       Endpoint: (R) cbc_core_xored_input_reg[127]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  clk                              (i)     -     R     (arrival)   5907  0.0     0     0       0    (-,-) 
  cbc_core_xored_input_reg[127]/CK -       -     R     EDRNQHDV0   5907    -     -     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 2: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (F) clk
       Endpoint: (F) cbc_core_xored_input_reg[127]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  clk                              (i)     -     F     (arrival)   5907  0.0     0     0       0    (-,-) 
  cbc_core_xored_input_reg[127]/CK -       -     F     EDRNQHDV0   5907    -     -     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 3: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) clk
       Endpoint: (R) aes_core_r0_a1/s_data_out_reg[3]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  clk                                 (i)     -     R     (arrival)   5907  0.0     0     0       0    (-,-) 
  aes_core_r0_a1/s_data_out_reg[3]/CK -       -     R     EDQHDV2     5907    -     -     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 4: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (F) clk
       Endpoint: (F) aes_core_r0_a1/s_data_out_reg[3]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  clk                                 (i)     -     F     (arrival)   5907  0.0     0     0       0    (-,-) 
  aes_core_r0_a1/s_data_out_reg[3]/CK -       -     F     EDQHDV2     5907    -     -     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 5: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) clk
       Endpoint: (R) aes_core_r0_a1/s_data_out_reg[2]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  clk                                 (i)     -     R     (arrival)   5907  0.0     0     0       0    (-,-) 
  aes_core_r0_a1/s_data_out_reg[2]/CK -       -     R     EDQHDV2     5907    -     -     0       0    (-,-) 
#------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.

