TRACE::2024-06-21.16:27:07::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:07::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:07::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened new HwDB with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-06-21.16:27:09::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop"
		}]
}
TRACE::2024-06-21.16:27:09::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-06-21.16:27:09::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-06-21.16:27:09::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop"
		}]
}
TRACE::2024-06-21.16:27:09::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop"
		}]
}
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:09::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:09::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:09::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-21.16:27:09::SCWMssOS::No sw design opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::mss does not exists at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::Creating sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::Adding the swdes entry, created swdb C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::updating the scw layer changes to swdes at   C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::Writing mss at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:09::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-21.16:27:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-21.16:27:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-21.16:27:09::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-21.16:27:09::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-06-21.16:27:11::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-06-21.16:27:11::SCWMssOS::Writing the mss file completed C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:11::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:11::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:11::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:11::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:11::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-21.16:27:12::SCWPlatform::Started generating the artifacts platform userMapTop
TRACE::2024-06-21.16:27:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-21.16:27:12::SCWPlatform::Started generating the artifacts for system configuration userMapTop
LOG::2024-06-21.16:27:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-06-21.16:27:12::SCWSystem::Not a boot domain 
LOG::2024-06-21.16:27:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-21.16:27:12::SCWDomain::Generating domain artifcats
TRACE::2024-06-21.16:27:12::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-21.16:27:12::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-21.16:27:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-21.16:27:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-21.16:27:12::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-06-21.16:27:12::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-21.16:27:12::SCWMssOS::Copying to export directory.
TRACE::2024-06-21.16:27:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-21.16:27:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-21.16:27:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-06-21.16:27:12::SCWSystem::Completed Processing the sysconfig userMapTop
LOG::2024-06-21.16:27:12::SCWPlatform::Completed generating the artifacts for system configuration userMapTop
TRACE::2024-06-21.16:27:12::SCWPlatform::Started preparing the platform 
TRACE::2024-06-21.16:27:12::SCWSystem::Writing the bif file for system config userMapTop
TRACE::2024-06-21.16:27:12::SCWSystem::dir created 
TRACE::2024-06-21.16:27:12::SCWSystem::Writing the bif 
TRACE::2024-06-21.16:27:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-21.16:27:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-21.16:27:12::SCWPlatform::Completed generating the platform
TRACE::2024-06-21.16:27:12::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-21.16:27:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-21.16:27:12::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:12::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:12::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-21.16:27:12::SCWPlatform::updated the xpfm file.
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-21.16:27:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-21.16:27:13::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-21.16:27:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-21.16:27:13::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-21.16:27:13::SCWPlatform::Started generating the artifacts platform userMapTop
TRACE::2024-06-21.16:27:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-21.16:27:13::SCWPlatform::Started generating the artifacts for system configuration userMapTop
LOG::2024-06-21.16:27:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-21.16:27:13::SCWDomain::Generating domain artifcats
TRACE::2024-06-21.16:27:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-21.16:27:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-21.16:27:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-21.16:27:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-21.16:27:13::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-06-21.16:27:13::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-21.16:27:13::SCWMssOS::Copying to export directory.
TRACE::2024-06-21.16:27:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-21.16:27:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-21.16:27:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-06-21.16:27:13::SCWSystem::Completed Processing the sysconfig userMapTop
LOG::2024-06-21.16:27:13::SCWPlatform::Completed generating the artifacts for system configuration userMapTop
TRACE::2024-06-21.16:27:13::SCWPlatform::Started preparing the platform 
TRACE::2024-06-21.16:27:13::SCWSystem::Writing the bif file for system config userMapTop
TRACE::2024-06-21.16:27:13::SCWSystem::dir created 
TRACE::2024-06-21.16:27:13::SCWSystem::Writing the bif 
TRACE::2024-06-21.16:27:13::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-21.16:27:13::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-21.16:27:13::SCWPlatform::Completed generating the platform
TRACE::2024-06-21.16:27:13::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-21.16:27:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-21.16:27:13::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:13::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:13::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:13::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:13::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:13::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-21.16:27:13::SCWPlatform::updated the xpfm file.
LOG::2024-06-21.16:27:47::SCWPlatform::Started generating the artifacts platform userMapTop
TRACE::2024-06-21.16:27:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-21.16:27:47::SCWPlatform::Started generating the artifacts for system configuration userMapTop
LOG::2024-06-21.16:27:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-06-21.16:27:47::SCWSystem::Not a boot domain 
LOG::2024-06-21.16:27:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-21.16:27:47::SCWDomain::Generating domain artifcats
TRACE::2024-06-21.16:27:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-21.16:27:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-21.16:27:47::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:47::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:47::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:47::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:47::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:47::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:47::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:47::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:47::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:47::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:47::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-21.16:27:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-21.16:27:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-21.16:27:47::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-06-21.16:27:47::SCWMssOS::doing bsp build ... 
TRACE::2024-06-21.16:27:47::SCWMssOS::System Command Ran  C: & cd  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-06-21.16:27:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-06-21.16:27:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-06-21.16:27:47::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-06-21.16:27:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-06-21.16:27:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-21.16:27:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-06-21.16:27:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-06-21.16:27:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-06-21.16:27:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-06-21.16:27:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-06-21.16:27:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-06-21.16:27:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-06-21.16:27:47::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-06-21.16:27:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-06-21.16:27:47::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-21.16:27:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-06-21.16:27:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-21.16:27:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-06-21.16:27:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-21.16:27:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-06-21.16:27:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-21.16:27:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-06-21.16:27:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-06-21.16:27:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-06-21.16:27:47::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-06-21.16:27:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-06-21.16:27:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-06-21.16:27:47::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-21.16:27:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-06-21.16:27:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-06-21.16:27:49::SCWMssOS::make --no-print-directory archive

TRACE::2024-06-21.16:27:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-06-21.16:27:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-06-21.16:27:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-06-21.16:27:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-06-21.16:27:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-06-21.16:27:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-06-21.16:27:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-06-21.16:27:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-06-21.16:27:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-06-21.16:27:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-06-21.16:27:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-06-21.16:27:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-06-21.16:27:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-06-21.16:27:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-06-21.16:27:49::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-06-21.16:27:49::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-06-21.16:27:49::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-06-21.16:27:49::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-06-21.16:27:49::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-06-21.16:27:49::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-06-21.16:27:49::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/l
TRACE::2024-06-21.16:27:49::SCWMssOS::ib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-06-21.16:27:50::SCWMssOS::'Finished building libraries'

TRACE::2024-06-21.16:27:50::SCWMssOS::Copying to export directory.
TRACE::2024-06-21.16:27:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-21.16:27:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-21.16:27:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-06-21.16:27:50::SCWSystem::Completed Processing the sysconfig userMapTop
LOG::2024-06-21.16:27:50::SCWPlatform::Completed generating the artifacts for system configuration userMapTop
TRACE::2024-06-21.16:27:50::SCWPlatform::Started preparing the platform 
TRACE::2024-06-21.16:27:50::SCWSystem::Writing the bif file for system config userMapTop
TRACE::2024-06-21.16:27:50::SCWSystem::dir created 
TRACE::2024-06-21.16:27:50::SCWSystem::Writing the bif 
TRACE::2024-06-21.16:27:50::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-21.16:27:50::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-21.16:27:50::SCWPlatform::Completed generating the platform
TRACE::2024-06-21.16:27:50::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-21.16:27:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-21.16:27:50::SCWMssOS::Commit changes completed.
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:50::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:50::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:50::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:50::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:50::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:50::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:50::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:50::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:50::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:50::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:50::SCWWriter::formatted JSON is {
	"platformName":	"userMapTop",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"userMapTop",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/userMapTop.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"userMapTop",
	"systems":	[{
			"systemName":	"userMapTop",
			"systemDesc":	"userMapTop",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"userMapTop",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e60457f075025c1f45f6b284cbd5fed7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-21.16:27:50::SCWPlatform::updated the xpfm file.
TRACE::2024-06-21.16:27:52::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:52::SCWPlatform::DSA given C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:52::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:52::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw
TRACE::2024-06-21.16:27:52::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/hw/userMapTop.xsa
TRACE::2024-06-21.16:27:52::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-21.16:27:52::SCWPlatform::Trying to set the existing hwdb with name userMapTop_0
TRACE::2024-06-21.16:27:52::SCWPlatform::Opened existing hwdb userMapTop_0
TRACE::2024-06-21.16:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-21.16:27:52::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-21.16:27:52::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-21.16:27:52::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_06_21_userMap_rev01/userMapTop/microblaze_0/standalone_microblaze_0/bsp/system.mss
