#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13d745620 .scope module, "tb_reflex_system" "tb_reflex_system" 2 3;
 .timescale -9 -12;
v0x13d75bc20_0 .var "center_x", 9 0;
v0x13d75bd10_0 .var "change_thresh", 23 0;
v0x13d75bdf0_0 .var "clk", 0 0;
v0x13d75be80_0 .var "drift_thresh", 23 0;
v0x13d75bf50_0 .var "end_of_line", 0 0;
v0x13d75c020_0 .net/s "final_command", 15 0, v0x13d756d40_0;  1 drivers
v0x13d75c0f0_0 .net "override_status", 0 0, v0x13d757000_0;  1 drivers
v0x13d75c1c0_0 .var "pixel_val", 7 0;
v0x13d75c290_0 .var/s "policy_torque", 15 0;
v0x13d75c3a0_0 .net "reflex_active", 0 0, L_0x13d75ded0;  1 drivers
v0x13d75c430_0 .var "rst", 0 0;
v0x13d75c4c0_0 .var "safe_torque", 15 0;
v0x13d75c590_0 .var "snn_threshold", 15 0;
v0x13d75c660_0 .var "spread_thresh", 31 0;
v0x13d75c730_0 .var "valid_pixel", 0 0;
v0x13d75c800_0 .var "w_drift", 15 0;
v0x13d75c8d0_0 .var "w_shock", 15 0;
v0x13d75caa0_0 .var "w_spread", 15 0;
v0x13d75cb30_0 .var "x_coord", 9 0;
S_0x13d73c7a0 .scope module, "dut" "top_reflex_system" 2 31, 3 1 0, S_0x13d745620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_pixel";
    .port_info 3 /INPUT 1 "end_of_line";
    .port_info 4 /INPUT 8 "pixel_val";
    .port_info 5 /INPUT 10 "x_coord";
    .port_info 6 /INPUT 10 "center_x";
    .port_info 7 /INPUT 16 "policy_torque";
    .port_info 8 /INPUT 24 "drift_thresh";
    .port_info 9 /INPUT 32 "spread_thresh";
    .port_info 10 /INPUT 24 "change_thresh";
    .port_info 11 /INPUT 16 "w_drift";
    .port_info 12 /INPUT 16 "w_spread";
    .port_info 13 /INPUT 16 "w_shock";
    .port_info 14 /INPUT 16 "snn_threshold";
    .port_info 15 /INPUT 16 "safe_torque";
    .port_info 16 /OUTPUT 16 "final_command";
    .port_info 17 /OUTPUT 1 "reflex_active";
    .port_info 18 /OUTPUT 1 "override_status";
L_0x13d75ded0 .functor BUFZ 1, v0x13d759ac0_0, C4<0>, C4<0>, C4<0>;
v0x13d75a1c0_0 .net "center_x", 9 0, v0x13d75bc20_0;  1 drivers
v0x13d75a290_0 .net "change_thresh", 23 0, v0x13d75bd10_0;  1 drivers
v0x13d75a320_0 .net "clk", 0 0, v0x13d75bdf0_0;  1 drivers
v0x13d75a430_0 .net/s "drift_metric", 23 0, v0x13d7581e0_0;  1 drivers
v0x13d75a4c0_0 .net "drift_thresh", 23 0, v0x13d75be80_0;  1 drivers
v0x13d75a590_0 .net "end_of_line", 0 0, v0x13d75bf50_0;  1 drivers
v0x13d75a660_0 .net/s "final_command", 15 0, v0x13d756d40_0;  alias, 1 drivers
v0x13d75a6f0_0 .net "override_status", 0 0, v0x13d757000_0;  alias, 1 drivers
v0x13d75a780_0 .net "pixel_val", 7 0, v0x13d75c1c0_0;  1 drivers
v0x13d75a890_0 .net/s "policy_torque", 15 0, v0x13d75c290_0;  1 drivers
v0x13d75a920_0 .net "reflex_active", 0 0, L_0x13d75ded0;  alias, 1 drivers
v0x13d75a9b0_0 .net "rst", 0 0, v0x13d75c430_0;  1 drivers
v0x13d75aac0_0 .net "safe_torque", 15 0, v0x13d75c4c0_0;  1 drivers
v0x13d75ab50_0 .net "snn_fire_signal", 0 0, v0x13d759ac0_0;  1 drivers
v0x13d75abe0_0 .net "snn_threshold", 15 0, v0x13d75c590_0;  1 drivers
v0x13d75ac70_0 .net "spike_drift", 0 0, v0x13d7565d0_0;  1 drivers
v0x13d75ad40_0 .net "spike_shock", 0 0, v0x13d756670_0;  1 drivers
v0x13d75af10_0 .net "spike_spread", 0 0, v0x13d756710_0;  1 drivers
v0x13d75afa0_0 .net/s "spread_metric", 31 0, v0x13d7585e0_0;  1 drivers
v0x13d75b030_0 .net "spread_thresh", 31 0, v0x13d75c660_0;  1 drivers
v0x13d75b0c0_0 .net/s "sudden_change", 23 0, v0x13d758670_0;  1 drivers
v0x13d75b150_0 .net "valid_pixel", 0 0, v0x13d75c730_0;  1 drivers
v0x13d75b1e0_0 .net "w_drift", 15 0, v0x13d75c800_0;  1 drivers
v0x13d75b290_0 .net "w_shock", 15 0, v0x13d75c8d0_0;  1 drivers
v0x13d75b340_0 .net "w_spread", 15 0, v0x13d75caa0_0;  1 drivers
v0x13d75b3f0_0 .net "x_coord", 9 0, v0x13d75cb30_0;  1 drivers
S_0x13d73bdb0 .scope module, "enc_inst" "spike_encoder" 3 50, 4 1 0, S_0x13d73c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "line_sync";
    .port_info 3 /INPUT 24 "drift_in";
    .port_info 4 /INPUT 32 "spread_in";
    .port_info 5 /INPUT 24 "change_in";
    .port_info 6 /INPUT 24 "drift_thresh";
    .port_info 7 /INPUT 32 "spread_thresh";
    .port_info 8 /INPUT 24 "change_thresh";
    .port_info 9 /OUTPUT 1 "spike_drift";
    .port_info 10 /OUTPUT 1 "spike_spread";
    .port_info 11 /OUTPUT 1 "spike_shock";
v0x13d755e70_0 .var "acc_change", 24 0;
v0x13d755f20_0 .var "acc_drift", 24 0;
v0x13d755fd0_0 .var "acc_spread", 32 0;
v0x13d756090_0 .net/s "change_in", 23 0, v0x13d758670_0;  alias, 1 drivers
v0x13d756140_0 .net "change_thresh", 23 0, v0x13d75bd10_0;  alias, 1 drivers
v0x13d756230_0 .net "clk", 0 0, v0x13d75bdf0_0;  alias, 1 drivers
v0x13d7562d0_0 .net/s "drift_in", 23 0, v0x13d7581e0_0;  alias, 1 drivers
v0x13d756380_0 .net "drift_thresh", 23 0, v0x13d75be80_0;  alias, 1 drivers
v0x13d756430_0 .net "line_sync", 0 0, v0x13d75bf50_0;  alias, 1 drivers
v0x13d756540_0 .net "rst", 0 0, v0x13d75c430_0;  alias, 1 drivers
v0x13d7565d0_0 .var "spike_drift", 0 0;
v0x13d756670_0 .var "spike_shock", 0 0;
v0x13d756710_0 .var "spike_spread", 0 0;
v0x13d7567b0_0 .net/s "spread_in", 31 0, v0x13d7585e0_0;  alias, 1 drivers
v0x13d756860_0 .net "spread_thresh", 31 0, v0x13d75c660_0;  alias, 1 drivers
E_0x13d725930 .event posedge, v0x13d756540_0, v0x13d756230_0;
S_0x13d705570 .scope function.vec4.s32, "abs_val" "abs_val" 4 29, 4 29 0, S_0x13d73bdb0;
 .timescale -9 -12;
; Variable abs_val is vec4 return value of scope S_0x13d705570
v0x13d755dd0_0 .var/s "val", 31 0;
TD_tb_reflex_system.dut.enc_inst.abs_val ;
    %load/vec4 v0x13d755dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x13d755dd0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x13d755dd0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 32;  Assign to abs_val (store_vec4_to_lval)
    %end;
S_0x13d756a30 .scope module, "gate_inst" "policy_gate" 3 69, 5 1 0, S_0x13d73c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reflex_active";
    .port_info 3 /INPUT 16 "policy_torque";
    .port_info 4 /INPUT 16 "safe_torque";
    .port_info 5 /INPUT 16 "lock_duration";
    .port_info 6 /OUTPUT 16 "final_command";
    .port_info 7 /OUTPUT 1 "override_status";
v0x13d756cb0_0 .net "clk", 0 0, v0x13d75bdf0_0;  alias, 1 drivers
v0x13d756d40_0 .var/s "final_command", 15 0;
v0x13d756dd0_0 .var "lock_counter", 15 0;
L_0x1400782e0 .functor BUFT 1, C4<0000000001100100>, C4<0>, C4<0>, C4<0>;
v0x13d756e70_0 .net "lock_duration", 15 0, L_0x1400782e0;  1 drivers
v0x13d756f20_0 .var "locked", 0 0;
v0x13d757000_0 .var "override_status", 0 0;
v0x13d7570a0_0 .net/s "policy_torque", 15 0, v0x13d75c290_0;  alias, 1 drivers
v0x13d757150_0 .net "reflex_active", 0 0, v0x13d759ac0_0;  alias, 1 drivers
v0x13d7571f0_0 .net "rst", 0 0, v0x13d75c430_0;  alias, 1 drivers
v0x13d757300_0 .net/s "safe_torque", 15 0, v0x13d75c4c0_0;  alias, 1 drivers
S_0x13d757420 .scope module, "mon_inst" "symmetry_monitor" 3 40, 6 1 0, S_0x13d73c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_pixel";
    .port_info 3 /INPUT 1 "end_of_line";
    .port_info 4 /INPUT 8 "pixel_val";
    .port_info 5 /INPUT 10 "x_coord";
    .port_info 6 /INPUT 10 "center_x";
    .port_info 7 /OUTPUT 24 "drift_metric";
    .port_info 8 /OUTPUT 32 "spread_metric";
    .port_info 9 /OUTPUT 24 "sudden_change";
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d757740_0 .net/2u *"_ivl_0", 0 0, L_0x140078010;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d7577d0_0 .net/2u *"_ivl_10", 0 0, L_0x1400780a0;  1 drivers
v0x13d757860_0 .net *"_ivl_12", 8 0, L_0x13d75cec0;  1 drivers
v0x13d757920_0 .net/s *"_ivl_14", 19 0, L_0x13d75cfa0;  1 drivers
v0x13d7579d0_0 .net/s *"_ivl_16", 19 0, L_0x13d75d080;  1 drivers
v0x13d757ac0_0 .net *"_ivl_2", 10 0, L_0x13d75cbc0;  1 drivers
v0x13d757b70_0 .net/s *"_ivl_20", 29 0, L_0x13d75d2c0;  1 drivers
v0x13d757c20_0 .net/s *"_ivl_22", 29 0, L_0x13d75d3a0;  1 drivers
L_0x140078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d757cd0_0 .net/2u *"_ivl_4", 0 0, L_0x140078058;  1 drivers
v0x13d757de0_0 .net *"_ivl_6", 10 0, L_0x13d75cca0;  1 drivers
v0x13d757e90_0 .var/s "acc_m1", 23 0;
v0x13d757f40_0 .var/s "acc_m2", 31 0;
v0x13d757ff0_0 .net "center_x", 9 0, v0x13d75bc20_0;  alias, 1 drivers
v0x13d7580a0_0 .net "clk", 0 0, v0x13d75bdf0_0;  alias, 1 drivers
v0x13d758130_0 .net/s "dist", 10 0, L_0x13d75cd80;  1 drivers
v0x13d7581e0_0 .var/s "drift_metric", 23 0;
v0x13d758280_0 .net "end_of_line", 0 0, v0x13d75bf50_0;  alias, 1 drivers
v0x13d758430_0 .net "pixel_val", 7 0, v0x13d75c1c0_0;  alias, 1 drivers
v0x13d7584c0_0 .var/s "prev_m1_final", 23 0;
v0x13d758550_0 .net "rst", 0 0, v0x13d75c430_0;  alias, 1 drivers
v0x13d7585e0_0 .var/s "spread_metric", 31 0;
v0x13d758670_0 .var/s "sudden_change", 23 0;
v0x13d758720_0 .net/s "term_1", 19 0, L_0x13d75d160;  1 drivers
v0x13d7587b0_0 .net/s "term_2", 29 0, L_0x13d75d490;  1 drivers
v0x13d758860_0 .net "valid_pixel", 0 0, v0x13d75c730_0;  alias, 1 drivers
v0x13d758900_0 .net "x_coord", 9 0, v0x13d75cb30_0;  alias, 1 drivers
L_0x13d75cbc0 .concat [ 10 1 0 0], v0x13d75cb30_0, L_0x140078010;
L_0x13d75cca0 .concat [ 10 1 0 0], v0x13d75bc20_0, L_0x140078058;
L_0x13d75cd80 .arith/sub 11, L_0x13d75cbc0, L_0x13d75cca0;
L_0x13d75cec0 .concat [ 8 1 0 0], v0x13d75c1c0_0, L_0x1400780a0;
L_0x13d75cfa0 .extend/s 20, L_0x13d75cec0;
L_0x13d75d080 .extend/s 20, L_0x13d75cd80;
L_0x13d75d160 .arith/mult 20, L_0x13d75cfa0, L_0x13d75d080;
L_0x13d75d2c0 .extend/s 30, L_0x13d75d160;
L_0x13d75d3a0 .extend/s 30, L_0x13d75cd80;
L_0x13d75d490 .arith/mult 30, L_0x13d75d2c0, L_0x13d75d3a0;
S_0x13d758aa0 .scope module, "snn_inst" "snn_reflex_core" 3 58, 7 1 0, S_0x13d73c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "spike_drift";
    .port_info 3 /INPUT 1 "spike_spread";
    .port_info 4 /INPUT 1 "spike_shock";
    .port_info 5 /INPUT 16 "w_drift";
    .port_info 6 /INPUT 16 "w_spread";
    .port_info 7 /INPUT 16 "w_shock";
    .port_info 8 /INPUT 16 "leak_rate";
    .port_info 9 /INPUT 16 "threshold";
    .port_info 10 /OUTPUT 1 "reflex_active";
    .port_info 11 /OUTPUT 16 "v_mem";
v0x13d758d90_0 .net *"_ivl_0", 19 0, L_0x13d75d570;  1 drivers
L_0x140078178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13d758e50_0 .net *"_ivl_11", 3 0, L_0x140078178;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d758f00_0 .net/2u *"_ivl_12", 19 0, L_0x1400781c0;  1 drivers
v0x13d758fc0_0 .net *"_ivl_14", 19 0, L_0x13d75d890;  1 drivers
v0x13d759070_0 .net *"_ivl_16", 19 0, L_0x13d75d9d0;  1 drivers
v0x13d759160_0 .net *"_ivl_18", 19 0, L_0x13d75db10;  1 drivers
L_0x140078208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13d759210_0 .net *"_ivl_21", 3 0, L_0x140078208;  1 drivers
L_0x140078250 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7592c0_0 .net/2u *"_ivl_22", 19 0, L_0x140078250;  1 drivers
v0x13d759370_0 .net *"_ivl_24", 19 0, L_0x13d75dc70;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13d759480_0 .net *"_ivl_3", 3 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d759530_0 .net/2u *"_ivl_4", 19 0, L_0x140078130;  1 drivers
v0x13d7595e0_0 .net *"_ivl_6", 19 0, L_0x13d75d690;  1 drivers
v0x13d759690_0 .net *"_ivl_8", 19 0, L_0x13d75d7b0;  1 drivers
v0x13d759740_0 .net "clk", 0 0, v0x13d75bdf0_0;  alias, 1 drivers
v0x13d7597d0_0 .net/s "input_current", 19 0, L_0x13d75dd90;  1 drivers
L_0x140078298 .functor BUFT 1, C4<0000000000000101>, C4<0>, C4<0>, C4<0>;
v0x13d759880_0 .net "leak_rate", 15 0, L_0x140078298;  1 drivers
v0x13d759930_0 .var/s "potential", 19 0;
v0x13d759ac0_0 .var "reflex_active", 0 0;
v0x13d759b50_0 .net "rst", 0 0, v0x13d75c430_0;  alias, 1 drivers
v0x13d759be0_0 .net "spike_drift", 0 0, v0x13d7565d0_0;  alias, 1 drivers
v0x13d759c70_0 .net "spike_shock", 0 0, v0x13d756670_0;  alias, 1 drivers
v0x13d759d00_0 .net "spike_spread", 0 0, v0x13d756710_0;  alias, 1 drivers
v0x13d759d90_0 .net "threshold", 15 0, v0x13d75c590_0;  alias, 1 drivers
v0x13d759e20_0 .var "v_mem", 15 0;
v0x13d759eb0_0 .net "w_drift", 15 0, v0x13d75c800_0;  alias, 1 drivers
v0x13d759f40_0 .net "w_shock", 15 0, v0x13d75c8d0_0;  alias, 1 drivers
v0x13d759ff0_0 .net "w_spread", 15 0, v0x13d75caa0_0;  alias, 1 drivers
L_0x13d75d570 .concat [ 16 4 0 0], v0x13d75c800_0, L_0x1400780e8;
L_0x13d75d690 .functor MUXZ 20, L_0x140078130, L_0x13d75d570, v0x13d7565d0_0, C4<>;
L_0x13d75d7b0 .concat [ 16 4 0 0], v0x13d75caa0_0, L_0x140078178;
L_0x13d75d890 .functor MUXZ 20, L_0x1400781c0, L_0x13d75d7b0, v0x13d756710_0, C4<>;
L_0x13d75d9d0 .arith/sum 20, L_0x13d75d690, L_0x13d75d890;
L_0x13d75db10 .concat [ 16 4 0 0], v0x13d75c8d0_0, L_0x140078208;
L_0x13d75dc70 .functor MUXZ 20, L_0x140078250, L_0x13d75db10, v0x13d756670_0, C4<>;
L_0x13d75dd90 .arith/sum 20, L_0x13d75d9d0, L_0x13d75dc70;
S_0x13d75b650 .scope task, "send_object_line" "send_object_line" 2 62, 2 62 0, S_0x13d745620;
 .timescale -9 -12;
v0x13d746ff0_0 .var "actual_center", 9 0;
v0x13d75b830_0 .var/i "i", 31 0;
TD_tb_reflex_system.send_object_line ;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x13d75b830_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13d75b830_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x13d746ff0_0;
    %pad/u 32;
    %load/vec4 v0x13d75b830_0;
    %add;
    %pad/u 10;
    %store/vec4 v0x13d75bb70_0, 0, 10;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x13d75bac0_0, 0, 8;
    %fork TD_tb_reflex_system.send_pixel, S_0x13d75b8e0;
    %join;
    %load/vec4 v0x13d75b830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d75b830_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d75bf50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75bf50_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x13d75b8e0 .scope task, "send_pixel" "send_pixel" 2 48, 2 48 0, S_0x13d745620;
 .timescale -9 -12;
v0x13d75bac0_0 .var "val", 7 0;
v0x13d75bb70_0 .var "x", 9 0;
TD_tb_reflex_system.send_pixel ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d75c730_0, 0, 1;
    %load/vec4 v0x13d75bb70_0;
    %store/vec4 v0x13d75cb30_0, 0, 10;
    %load/vec4 v0x13d75bac0_0;
    %store/vec4 v0x13d75c1c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75c730_0, 0, 1;
    %end;
    .scope S_0x13d757420;
T_3 ;
    %wait E_0x13d725930;
    %load/vec4 v0x13d758550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13d757e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d757f40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13d7584c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13d7581e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d7585e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13d758670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13d758860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13d757e90_0;
    %load/vec4 v0x13d758720_0;
    %pad/s 24;
    %add;
    %assign/vec4 v0x13d757e90_0, 0;
    %load/vec4 v0x13d758130_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x13d757f40_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d758430_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0x13d758130_0;
    %pad/s 32;
    %load/vec4 v0x13d758130_0;
    %pad/s 32;
    %mul;
    %mul;
    %sub;
    %assign/vec4 v0x13d757f40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x13d757f40_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d758430_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0x13d758130_0;
    %pad/s 32;
    %load/vec4 v0x13d758130_0;
    %pad/s 32;
    %mul;
    %mul;
    %add;
    %assign/vec4 v0x13d757f40_0, 0;
T_3.5 ;
T_3.2 ;
    %load/vec4 v0x13d758280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x13d757e90_0;
    %assign/vec4 v0x13d7581e0_0, 0;
    %load/vec4 v0x13d757f40_0;
    %assign/vec4 v0x13d7585e0_0, 0;
    %load/vec4 v0x13d757e90_0;
    %load/vec4 v0x13d7584c0_0;
    %sub;
    %assign/vec4 v0x13d758670_0, 0;
    %load/vec4 v0x13d757e90_0;
    %assign/vec4 v0x13d7584c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13d757e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d757f40_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d73bdb0;
T_4 ;
    %wait E_0x13d725930;
    %load/vec4 v0x13d756540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x13d755f20_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x13d755fd0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x13d755e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d7565d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d7565d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756670_0, 0;
    %load/vec4 v0x13d756430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13d756380_0;
    %pad/u 25;
    %load/vec4 v0x13d755f20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d7565d0_0, 0;
    %load/vec4 v0x13d7562d0_0;
    %pad/s 32;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %pad/u 25;
    %assign/vec4 v0x13d755f20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13d755f20_0;
    %pad/u 32;
    %load/vec4 v0x13d7562d0_0;
    %pad/s 32;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %add;
    %pad/u 25;
    %assign/vec4 v0x13d755f20_0, 0;
T_4.5 ;
    %load/vec4 v0x13d756860_0;
    %pad/u 33;
    %load/vec4 v0x13d755fd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d756710_0, 0;
    %load/vec4 v0x13d7567b0_0;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %pad/u 33;
    %assign/vec4 v0x13d755fd0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x13d755fd0_0;
    %load/vec4 v0x13d7567b0_0;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %pad/u 33;
    %add;
    %assign/vec4 v0x13d755fd0_0, 0;
T_4.7 ;
    %load/vec4 v0x13d756140_0;
    %pad/u 25;
    %load/vec4 v0x13d755e70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d756670_0, 0;
    %load/vec4 v0x13d756090_0;
    %pad/s 32;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %pad/u 25;
    %assign/vec4 v0x13d755e70_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x13d755e70_0;
    %pad/u 32;
    %load/vec4 v0x13d756090_0;
    %pad/s 32;
    %store/vec4 v0x13d755dd0_0, 0, 32;
    %callf/vec4 TD_tb_reflex_system.dut.enc_inst.abs_val, S_0x13d705570;
    %add;
    %pad/u 25;
    %assign/vec4 v0x13d755e70_0, 0;
T_4.9 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d758aa0;
T_5 ;
    %wait E_0x13d725930;
    %load/vec4 v0x13d759b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d759930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d759ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d759e20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13d759d90_0;
    %pad/u 20;
    %load/vec4 v0x13d759930_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d759ac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d759930_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d759ac0_0, 0;
    %load/vec4 v0x13d759880_0;
    %pad/u 20;
    %load/vec4 v0x13d759930_0;
    %load/vec4 v0x13d7597d0_0;
    %add;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x13d759930_0;
    %load/vec4 v0x13d7597d0_0;
    %add;
    %load/vec4 v0x13d759880_0;
    %pad/u 20;
    %sub;
    %assign/vec4 v0x13d759930_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d759930_0, 0;
T_5.5 ;
T_5.3 ;
    %load/vec4 v0x13d759930_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x13d759e20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d756a30;
T_6 ;
    %wait E_0x13d725930;
    %load/vec4 v0x13d7571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d756d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d757000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d756dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756f20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13d757150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d756f20_0, 0;
    %load/vec4 v0x13d756e70_0;
    %assign/vec4 v0x13d756dd0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13d756dd0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d756f20_0, 0;
    %load/vec4 v0x13d756dd0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x13d756dd0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d756f20_0, 0;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0x13d756f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x13d757300_0;
    %assign/vec4 v0x13d756d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d757000_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x13d7570a0_0;
    %assign/vec4 v0x13d756d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d757000_0, 0;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13d745620;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x13d75bdf0_0;
    %inv;
    %store/vec4 v0x13d75bdf0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d745620;
T_8 ;
    %vpi_call 2 81 "$dumpfile", "reflex_wave.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d745620 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75bdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d75c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75bf50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13d75c1c0_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x13d75cb30_0, 0, 10;
    %pushi/vec4 300, 0, 10;
    %store/vec4 v0x13d75bc20_0, 0, 10;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v0x13d75c290_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13d75c4c0_0, 0, 16;
    %pushi/vec4 500, 0, 24;
    %store/vec4 v0x13d75be80_0, 0, 24;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x13d75c660_0, 0, 32;
    %pushi/vec4 200, 0, 24;
    %store/vec4 v0x13d75bd10_0, 0, 24;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x13d75c800_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x13d75caa0_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x13d75c8d0_0, 0, 16;
    %pushi/vec4 150, 0, 16;
    %store/vec4 v0x13d75c590_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d75c430_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 300, 0, 10;
    %store/vec4 v0x13d746ff0_0, 0, 10;
    %fork TD_tb_reflex_system.send_object_line, S_0x13d75b650;
    %join;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 310, 0, 10;
    %store/vec4 v0x13d746ff0_0, 0, 10;
    %fork TD_tb_reflex_system.send_object_line, S_0x13d75b650;
    %join;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 350, 0, 10;
    %store/vec4 v0x13d746ff0_0, 0, 10;
    %fork TD_tb_reflex_system.send_object_line, S_0x13d75b650;
    %join;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb/tb_reflex_system.v";
    "rtl/top_reflex_system.v";
    "rtl/spike_encoder.v";
    "rtl/policy_gate.v";
    "rtl/symmetry_monitor.v";
    "rtl/snn_reflex_core.v";
