Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module_isim_beh.exe -prj /home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module_beh.prj work.A_L_RS_Module 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Reservation_Station/Reservation_Station.vhd" into library work
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Mux_2x1_5b/Mux_2x1_5b.vhd" into library work
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Mux_2x1_32b/Mux_2x1_32b.vhd" into library work
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" into library work
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 79: Actual for formal port wren_qj is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/../Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 80: Actual for formal port wren_qk is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" into library work
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" Line 101: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" Line 122: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" Line 143: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" Line 164: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module.vhd" Line 185: Actual for formal port reset is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96884 KB
Fuse CPU Usage: 550 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Reservation_Station [reservation_station_default]
Compiling architecture behavioral of entity Mux_2x1_32b [mux_2x1_32b_default]
Compiling architecture behavioral of entity Mux_2x1_5b [mux_2x1_5b_default]
Compiling architecture behavioral of entity Reservation_Station_Top_Level [reservation_station_top_level_de...]
Compiling architecture behavioral of entity a_l_rs_module
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/ise/XilinxShareVm/Tomasulo_lab1/A_L_RS_Module/A_L_RS_Module_isim_beh.exe
Fuse Memory Usage: 111704 KB
Fuse CPU Usage: 690 ms
GCC CPU Usage: 310 ms
