Loading plugins phase: Elapsed time ==> 0s.128ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -d CY8C5868AXI-LP035 -s C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.282ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.037ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 Robot_arm_trolley.v -verilog
======================================================================

======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 Robot_arm_trolley.v -verilog
======================================================================

======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 -verilog Robot_arm_trolley.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Sep 10 17:49:20 2023


======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   vpp
Options  :    -yv2 -q10 Robot_arm_trolley.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Sep 10 17:49:20 2023

Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Robot_arm_trolley.ctl'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 -verilog Robot_arm_trolley.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Sep 10 17:49:20 2023

Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\codegentemp\Robot_arm_trolley.ctl'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\codegentemp\Robot_arm_trolley.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Robot_arm_trolley.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 -verilog Robot_arm_trolley.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Sep 10 17:49:20 2023

Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\codegentemp\Robot_arm_trolley.ctl'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\codegentemp\Robot_arm_trolley.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_40
	Net_41
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_37
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\UART_1:BUART:reset_sr\
	Net_53
	Net_54
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_48
	\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_10:lt\
	\UART_1:BUART:sRX:MODULE_10:eq\
	\UART_1:BUART:sRX:MODULE_10:gt\
	\UART_1:BUART:sRX:MODULE_10:gte\
	\UART_1:BUART:sRX:MODULE_10:lte\
	\UART_2:BUART:reset_sr\
	Net_66
	Net_67
	\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_61
	\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_15:lt\
	\UART_2:BUART:sRX:MODULE_15:eq\
	\UART_2:BUART:sRX:MODULE_15:gt\
	\UART_2:BUART:sRX:MODULE_15:gte\
	\UART_2:BUART:sRX:MODULE_15:lte\
	\Ranging_Timer1:Net_260\
	Net_82
	\Ranging_Timer1:Net_53\
	\Ranging_Timer1:TimerUDB:ctrl_ten\
	\Ranging_Timer1:TimerUDB:ctrl_cmode_0\
	\Ranging_Timer1:TimerUDB:ctrl_tmode_1\
	\Ranging_Timer1:TimerUDB:ctrl_tmode_0\
	\Ranging_Timer1:TimerUDB:ctrl_ic_1\
	\Ranging_Timer1:TimerUDB:ctrl_ic_0\
	Net_81
	\Ranging_Timer1:Net_102\
	\Ranging_Timer1:Net_266\
	\Ranging_Timer2:Net_260\
	Net_92
	\Ranging_Timer2:Net_53\
	\Ranging_Timer2:TimerUDB:ctrl_ten\
	\Ranging_Timer2:TimerUDB:ctrl_cmode_0\
	\Ranging_Timer2:TimerUDB:ctrl_tmode_1\
	\Ranging_Timer2:TimerUDB:ctrl_tmode_0\
	\Ranging_Timer2:TimerUDB:ctrl_ic_1\
	\Ranging_Timer2:TimerUDB:ctrl_ic_0\
	Net_91
	\Ranging_Timer2:Net_102\
	\Ranging_Timer2:Net_266\


Deleted 105 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \UART_2:BUART:tx_hd_send_break\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN10_1\ to \UART_2:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN10_0\ to \UART_2:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN11_1\ to \UART_2:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN11_0\ to \UART_2:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_2_net_0 to one
Aliasing tmpOE__Tx_2_net_0 to one
Aliasing tmpOE__Ranging_R1_net_0 to one
Aliasing tmpOE__Ranging_T1_net_0 to one
Aliasing tmpOE__Ranging_R2_net_0 to one
Aliasing tmpOE__Ranging_T2_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing Net_12 to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:ctrl_cmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:trigger_enable\ to one
Aliasing \Ranging_Timer1:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:status_0\ to \Ranging_Timer1:TimerUDB:tc_i\
Aliasing Net_86 to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:ctrl_cmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:trigger_enable\ to one
Aliasing \Ranging_Timer2:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:status_0\ to \Ranging_Timer2:TimerUDB:tc_i\
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART_2:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:capture_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer1:TimerUDB:hwEnable_reg\\D\ to \Ranging_Timer1:TimerUDB:run_mode\
Aliasing \Ranging_Timer1:TimerUDB:capture_out_reg_i\\D\ to \Ranging_Timer1:TimerUDB:capt_fifo_load_int\
Aliasing \Ranging_Timer2:TimerUDB:capture_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Ranging_Timer2:TimerUDB:hwEnable_reg\\D\ to \Ranging_Timer2:TimerUDB:run_mode\
Aliasing \Ranging_Timer2:TimerUDB:capture_out_reg_i\\D\ to \Ranging_Timer2:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[8] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[11] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[12] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[13] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[26] = \UART:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[73] = \UART:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[78] = \UART:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART:BUART:tx_status_3\[80] = \UART:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[195] = \UART:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART:BUART:rx_status_3\[197] = \UART:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_net_0[295] = one[4]
Removing Lhs of wire \UART_1:Net_61\[302] = \UART_1:Net_9\[301]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[306] = zero[27]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[307] = zero[27]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[308] = zero[27]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[309] = zero[27]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[310] = zero[27]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[311] = zero[27]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[312] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[313] = zero[27]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[325] = \UART_1:BUART:tx_bitclk_dp\[361]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[371] = \UART_1:BUART:tx_counter_dp\[362]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[372] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[373] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[374] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[376] = \UART_1:BUART:tx_fifo_empty\[339]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[378] = \UART_1:BUART:tx_fifo_notfull\[338]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[438] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[446] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[457]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[448] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[458]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[449] = \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[474]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[450] = \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[488]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[451] = MODIN5_1[452]
Removing Rhs of wire MODIN5_1[452] = \UART_1:BUART:pollcount_1\[444]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[453] = MODIN5_0[454]
Removing Rhs of wire MODIN5_0[454] = \UART_1:BUART:pollcount_0\[447]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[460] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[461] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[462] = MODIN5_1[452]
Removing Lhs of wire MODIN6_1[463] = MODIN5_1[452]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[464] = MODIN5_0[454]
Removing Lhs of wire MODIN6_0[465] = MODIN5_0[454]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[466] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[467] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[468] = MODIN5_1[452]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[469] = MODIN5_0[454]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[470] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[471] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[476] = MODIN5_1[452]
Removing Lhs of wire MODIN7_1[477] = MODIN5_1[452]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[478] = MODIN5_0[454]
Removing Lhs of wire MODIN7_0[479] = MODIN5_0[454]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[480] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[481] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[482] = MODIN5_1[452]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[483] = MODIN5_0[454]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[484] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[485] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[492] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[493] = \UART_1:BUART:rx_parity_error_status\[494]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[495] = \UART_1:BUART:rx_stop_bit_error\[496]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[506] = \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\[555]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[510] = \UART_1:BUART:sRX:MODULE_10:g1:a0:xneq\[577]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_6\[511] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_5\[512] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_4\[513] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_3\[514] = MODIN8_6[515]
Removing Rhs of wire MODIN8_6[515] = \UART_1:BUART:rx_count_6\[433]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_2\[516] = MODIN8_5[517]
Removing Rhs of wire MODIN8_5[517] = \UART_1:BUART:rx_count_5\[434]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_1\[518] = MODIN8_4[519]
Removing Rhs of wire MODIN8_4[519] = \UART_1:BUART:rx_count_4\[435]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_0\[520] = MODIN8_3[521]
Removing Rhs of wire MODIN8_3[521] = \UART_1:BUART:rx_count_3\[436]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_6\[522] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_5\[523] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_4\[524] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_3\[525] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_2\[526] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_1\[527] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_0\[528] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[529] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[530] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[531] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[532] = MODIN8_6[515]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[533] = MODIN8_5[517]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[534] = MODIN8_4[519]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[535] = MODIN8_3[521]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_6\[536] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_5\[537] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_4\[538] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_3\[539] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_2\[540] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_1\[541] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_0\[542] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:newa_0\[557] = \UART_1:BUART:rx_postpoll\[392]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:newb_0\[558] = \UART_1:BUART:rx_parity_bit\[509]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[559] = \UART_1:BUART:rx_postpoll\[392]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:datab_0\[560] = \UART_1:BUART:rx_parity_bit\[509]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[561] = \UART_1:BUART:rx_postpoll\[392]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[562] = \UART_1:BUART:rx_parity_bit\[509]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[564] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[565] = \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[566] = \UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire tmpOE__Rx_1_net_0[588] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[593] = one[4]
Removing Lhs of wire \UART_2:Net_61\[600] = \UART_2:Net_9\[599]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[604] = zero[27]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[605] = zero[27]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[606] = zero[27]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[607] = zero[27]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[608] = zero[27]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[609] = zero[27]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[610] = zero[27]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[611] = zero[27]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[623] = \UART_2:BUART:tx_bitclk_dp\[659]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[669] = \UART_2:BUART:tx_counter_dp\[660]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[670] = zero[27]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[671] = zero[27]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[672] = zero[27]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[674] = \UART_2:BUART:tx_fifo_empty\[637]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[676] = \UART_2:BUART:tx_fifo_notfull\[636]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[736] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\[744] = \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[755]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\[746] = \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[756]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[747] = \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[772]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[748] = \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[786]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[749] = \UART_2:BUART:sRX:s23Poll:MODIN9_1\[750]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN9_1\[750] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[751] = \UART_2:BUART:sRX:s23Poll:MODIN9_0\[752]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN9_0\[752] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[758] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[759] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[760] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN10_1\[761] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[762] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN10_0\[763] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[764] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[765] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[766] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[767] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[768] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[769] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[774] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN11_1\[775] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[776] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN11_0\[777] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[778] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[779] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[780] = \UART_2:BUART:pollcount_1\[742]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[781] = \UART_2:BUART:pollcount_0\[745]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[782] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[783] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[790] = zero[27]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[791] = \UART_2:BUART:rx_parity_error_status\[792]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[793] = \UART_2:BUART:rx_stop_bit_error\[794]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_14\[804] = \UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\[853]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_15\[808] = \UART_2:BUART:sRX:MODULE_15:g1:a0:xneq\[875]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_6\[809] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_5\[810] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_4\[811] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_3\[812] = \UART_2:BUART:sRX:MODIN12_6\[813]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN12_6\[813] = \UART_2:BUART:rx_count_6\[731]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_2\[814] = \UART_2:BUART:sRX:MODIN12_5\[815]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN12_5\[815] = \UART_2:BUART:rx_count_5\[732]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_1\[816] = \UART_2:BUART:sRX:MODIN12_4\[817]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN12_4\[817] = \UART_2:BUART:rx_count_4\[733]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newa_0\[818] = \UART_2:BUART:sRX:MODIN12_3\[819]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN12_3\[819] = \UART_2:BUART:rx_count_3\[734]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_6\[820] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_5\[821] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_4\[822] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_3\[823] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_2\[824] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_1\[825] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:newb_0\[826] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[827] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[828] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[829] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[830] = \UART_2:BUART:rx_count_6\[731]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[831] = \UART_2:BUART:rx_count_5\[732]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[832] = \UART_2:BUART:rx_count_4\[733]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[833] = \UART_2:BUART:rx_count_3\[734]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_6\[834] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_5\[835] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_4\[836] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_3\[837] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_2\[838] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_1\[839] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_14:g2:a0:datab_0\[840] = zero[27]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:newa_0\[855] = \UART_2:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:newb_0\[856] = \UART_2:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[857] = \UART_2:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:datab_0\[858] = \UART_2:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[859] = \UART_2:BUART:rx_postpoll\[690]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[860] = \UART_2:BUART:rx_parity_bit\[807]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[862] = one[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[863] = \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[864] = \UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire tmpOE__Rx_2_net_0[886] = one[4]
Removing Lhs of wire tmpOE__Tx_2_net_0[891] = one[4]
Removing Lhs of wire tmpOE__Ranging_R1_net_0[897] = one[4]
Removing Lhs of wire tmpOE__Ranging_T1_net_0[903] = one[4]
Removing Lhs of wire tmpOE__Ranging_R2_net_0[909] = one[4]
Removing Lhs of wire tmpOE__Ranging_T2_net_0[915] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[921] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[922] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[923] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[924] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[925] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[926] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[927] = one[4]
Removing Lhs of wire Net_12[946] = zero[27]
Removing Rhs of wire Net_97[948] = \Ranging_Timer1:Net_55\[949]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:ctrl_enable\[965] = \Ranging_Timer1:TimerUDB:control_7\[957]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:ctrl_cmode_1\[967] = zero[27]
Removing Rhs of wire \Ranging_Timer1:TimerUDB:timer_enable\[976] = \Ranging_Timer1:TimerUDB:runmode_enable\[988]
Removing Rhs of wire \Ranging_Timer1:TimerUDB:run_mode\[977] = \Ranging_Timer1:TimerUDB:hwEnable\[978]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:run_mode\[977] = \Ranging_Timer1:TimerUDB:control_7\[957]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:trigger_enable\[980] = one[4]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:tc_i\[982] = \Ranging_Timer1:TimerUDB:status_tc\[979]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:capt_fifo_load_int\[987] = \Ranging_Timer1:TimerUDB:capt_fifo_load\[975]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:status_6\[990] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:status_5\[991] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:status_4\[992] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:status_0\[993] = \Ranging_Timer1:TimerUDB:status_tc\[979]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:status_1\[994] = \Ranging_Timer1:TimerUDB:capt_fifo_load\[975]
Removing Rhs of wire \Ranging_Timer1:TimerUDB:status_2\[995] = \Ranging_Timer1:TimerUDB:fifo_full\[996]
Removing Rhs of wire \Ranging_Timer1:TimerUDB:status_3\[997] = \Ranging_Timer1:TimerUDB:fifo_nempty\[998]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:cs_addr_2\[1000] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:cs_addr_1\[1001] = \Ranging_Timer1:TimerUDB:trig_reg\[989]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:cs_addr_0\[1002] = \Ranging_Timer1:TimerUDB:per_zero\[981]
Removing Lhs of wire Net_86[1181] = zero[27]
Removing Rhs of wire Net_98[1183] = \Ranging_Timer2:Net_55\[1184]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:ctrl_enable\[1200] = \Ranging_Timer2:TimerUDB:control_7\[1192]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:ctrl_cmode_1\[1202] = zero[27]
Removing Rhs of wire \Ranging_Timer2:TimerUDB:timer_enable\[1211] = \Ranging_Timer2:TimerUDB:runmode_enable\[1223]
Removing Rhs of wire \Ranging_Timer2:TimerUDB:run_mode\[1212] = \Ranging_Timer2:TimerUDB:hwEnable\[1213]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:run_mode\[1212] = \Ranging_Timer2:TimerUDB:control_7\[1192]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:trigger_enable\[1215] = one[4]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:tc_i\[1217] = \Ranging_Timer2:TimerUDB:status_tc\[1214]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:capt_fifo_load_int\[1222] = \Ranging_Timer2:TimerUDB:capt_fifo_load\[1210]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:status_6\[1225] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:status_5\[1226] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:status_4\[1227] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:status_0\[1228] = \Ranging_Timer2:TimerUDB:status_tc\[1214]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:status_1\[1229] = \Ranging_Timer2:TimerUDB:capt_fifo_load\[1210]
Removing Rhs of wire \Ranging_Timer2:TimerUDB:status_2\[1230] = \Ranging_Timer2:TimerUDB:fifo_full\[1231]
Removing Rhs of wire \Ranging_Timer2:TimerUDB:status_3\[1232] = \Ranging_Timer2:TimerUDB:fifo_nempty\[1233]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:cs_addr_2\[1235] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:cs_addr_1\[1236] = \Ranging_Timer2:TimerUDB:trig_reg\[1224]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:cs_addr_0\[1237] = \Ranging_Timer2:TimerUDB:per_zero\[1216]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1416] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1431] = \UART:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1440] = \UART:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1441] = zero[27]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1445] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1460] = \UART_1:BUART:rx_bitclk_pre\[427]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1469] = \UART_1:BUART:rx_parity_error_pre\[504]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1470] = zero[27]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1474] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1489] = \UART_2:BUART:rx_bitclk_pre\[725]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[1498] = \UART_2:BUART:rx_parity_error_pre\[802]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1499] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:capture_last\\D\[1503] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:tc_reg_i\\D\[1504] = \Ranging_Timer1:TimerUDB:status_tc\[979]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:hwEnable_reg\\D\[1505] = \Ranging_Timer1:TimerUDB:control_7\[957]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:capture_out_reg_i\\D\[1506] = \Ranging_Timer1:TimerUDB:capt_fifo_load\[975]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:capture_last\\D\[1507] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:tc_reg_i\\D\[1508] = \Ranging_Timer2:TimerUDB:status_tc\[1214]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:hwEnable_reg\\D\[1509] = \Ranging_Timer2:TimerUDB:control_7\[1192]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:capture_out_reg_i\\D\[1510] = \Ranging_Timer2:TimerUDB:capt_fifo_load\[1210]

------------------------------------------------------
Aliased 0 equations, 356 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ <= (not \UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (\UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Ranging_Timer1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Ranging_Timer1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Ranging_Timer1:TimerUDB:timer_enable\' (cost = 0):
\Ranging_Timer1:TimerUDB:timer_enable\ <= (\Ranging_Timer1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Ranging_Timer2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Ranging_Timer2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Ranging_Timer2:TimerUDB:timer_enable\' (cost = 0):
\Ranging_Timer2:TimerUDB:timer_enable\ <= (\Ranging_Timer2:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\' (cost = 2):
\UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ <= ((not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:pollcount_1\ and \UART_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_52 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_52 and not MODIN5_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_52 and MODIN5_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_52 and not MODIN5_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_52 and MODIN5_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (\UART_2:BUART:pollcount_1\
	OR (Net_65 and \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_65 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_65 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_65 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_65 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 99 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \Ranging_Timer1:TimerUDB:capt_fifo_load\ to zero
Aliasing \Ranging_Timer2:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[93] = \UART:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[391] = \UART_1:BUART:rx_bitclk\[439]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[490] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[499] = zero[27]
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[689] = \UART_2:BUART:rx_bitclk\[737]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[788] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[797] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:capt_fifo_load\[975] = zero[27]
Removing Lhs of wire \Ranging_Timer1:TimerUDB:trig_reg\[989] = \Ranging_Timer1:TimerUDB:control_7\[957]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:capt_fifo_load\[1210] = zero[27]
Removing Lhs of wire \Ranging_Timer2:TimerUDB:trig_reg\[1224] = \Ranging_Timer2:TimerUDB:control_7\[1192]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1423] = \UART:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1435] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1436] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1438] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1439] = \UART:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1444] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1452] = \UART_1:BUART:tx_ctrl_mark_last\[382]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1464] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1465] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1467] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1468] = \UART_1:BUART:rx_markspace_pre\[503]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1473] = \UART_1:BUART:rx_parity_bit\[509]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[1481] = \UART_2:BUART:tx_ctrl_mark_last\[680]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1493] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[1494] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1496] = zero[27]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1497] = \UART_2:BUART:rx_markspace_pre\[801]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[1502] = \UART_2:BUART:rx_parity_bit\[807]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_52 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_52 and not MODIN5_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_65 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not Net_65 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and \UART_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -dcpsoc3 Robot_arm_trolley.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.467ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 10 September 2023 17:49:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lab512\Desktop\lmx_borrow\Servo\Robot_arm_trolley.cydsn\Robot_arm_trolley.cyprj -d CY8C5868AXI-LP035 Robot_arm_trolley.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Ranging_Timer1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Ranging_Timer1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Ranging_Timer2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Ranging_Timer2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Ranging_Timer2_Clock'. Fanout=2, Signal=Net_84
    Digital Clock 1: Automatic-assigning  clock 'Ranging_Timer1_Clock'. Fanout=2, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Ranging_Timer1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Ranging_Timer1_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Ranging_Timer1_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Ranging_Timer1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Ranging_Timer1_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Ranging_Timer1_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Ranging_Timer2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Ranging_Timer2_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Ranging_Timer2_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Ranging_Timer2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Ranging_Timer2_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Ranging_Timer2_Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx(0), Rx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_7 ,
            pad => Rx(0)_PAD );

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_52 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_47 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_65 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_60 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ranging_R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ranging_R1(0)__PA ,
            pad => Ranging_R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ranging_T1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ranging_T1(0)__PA ,
            pad => Ranging_T1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ranging_R2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ranging_R2(0)__PA ,
            pad => Ranging_R2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ranging_T2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ranging_T2(0)__PA ,
            pad => Ranging_T2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_52 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_60, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_60 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_65 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Ranging_Timer1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ranging_Timer1:TimerUDB:control_7\ * 
              \Ranging_Timer1:TimerUDB:per_zero\
        );
        Output = \Ranging_Timer1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Ranging_Timer2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ranging_Timer2:TimerUDB:control_7\ * 
              \Ranging_Timer2:TimerUDB:per_zero\
        );
        Output = \Ranging_Timer2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_52 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_52 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_52 * MODIN5_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_52 * !MODIN5_1 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_52 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_52 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_52 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_65
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_65 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_65 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_65
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_65 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_65 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_65
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
            chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
            chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
            chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
            z0_comb => \Ranging_Timer1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Ranging_Timer1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Ranging_Timer1:TimerUDB:status_2\ ,
            chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
            chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
            chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
            chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
            z0_comb => \Ranging_Timer2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Ranging_Timer2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Ranging_Timer2:TimerUDB:status_2\ ,
            chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Ranging_Timer1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Ranging_Timer1:TimerUDB:status_3\ ,
            status_2 => \Ranging_Timer1:TimerUDB:status_2\ ,
            status_0 => \Ranging_Timer1:TimerUDB:status_tc\ ,
            interrupt => Net_97 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Ranging_Timer2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_84 ,
            status_3 => \Ranging_Timer2:TimerUDB:status_3\ ,
            status_2 => \Ranging_Timer2:TimerUDB:status_2\ ,
            status_0 => \Ranging_Timer2:TimerUDB:status_tc\ ,
            interrupt => Net_98 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Ranging_Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Ranging_Timer1:TimerUDB:control_7\ ,
            control_6 => \Ranging_Timer1:TimerUDB:control_6\ ,
            control_5 => \Ranging_Timer1:TimerUDB:control_5\ ,
            control_4 => \Ranging_Timer1:TimerUDB:control_4\ ,
            control_3 => \Ranging_Timer1:TimerUDB:control_3\ ,
            control_2 => \Ranging_Timer1:TimerUDB:control_2\ ,
            control_1 => \Ranging_Timer1:TimerUDB:control_1\ ,
            control_0 => \Ranging_Timer1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Ranging_Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_84 ,
            control_7 => \Ranging_Timer2:TimerUDB:control_7\ ,
            control_6 => \Ranging_Timer2:TimerUDB:control_6\ ,
            control_5 => \Ranging_Timer2:TimerUDB:control_5\ ,
            control_4 => \Ranging_Timer2:TimerUDB:control_4\ ,
            control_3 => \Ranging_Timer2:TimerUDB:control_3\ ,
            control_2 => \Ranging_Timer2:TimerUDB:control_2\ ,
            control_1 => \Ranging_Timer2:TimerUDB:control_1\ ,
            control_0 => \Ranging_Timer2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => \UART_2:BUART:rx_count_6\ ,
            count_5 => \UART_2:BUART:rx_count_5\ ,
            count_4 => \UART_2:BUART:rx_count_4\ ,
            count_3 => \UART_2:BUART:rx_count_3\ ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Ranging_Timeout1
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Ranging_Timeout2
        PORT MAP (
            interrupt => Net_98 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   74 :  118 :  192 : 38.54 %
  Unique P-terms              :  134 :  250 :  384 : 34.90 %
  Total P-terms               :  161 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.313ms
Tech Mapping phase: Elapsed time ==> 0s.395ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Ranging_R1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Ranging_R2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Ranging_T1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Ranging_T2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Rx_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Tx_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Tx_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.27
                   Pterms :            4.45
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       7.05 :       3.36
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_84 ,
        cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
        chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_84 ,
        cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
        chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
        chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Ranging_Timer1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ranging_Timer1:TimerUDB:control_7\ * 
              \Ranging_Timer1:TimerUDB:per_zero\
        );
        Output = \Ranging_Timer1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
        z0_comb => \Ranging_Timer1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Ranging_Timer1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Ranging_Timer1:TimerUDB:status_2\ ,
        chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Ranging_Timer1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Ranging_Timer1:TimerUDB:status_3\ ,
        status_2 => \Ranging_Timer1:TimerUDB:status_2\ ,
        status_0 => \Ranging_Timer1:TimerUDB:status_tc\ ,
        interrupt => Net_97 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Ranging_Timer2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Ranging_Timer2:TimerUDB:control_7\ * 
              \Ranging_Timer2:TimerUDB:per_zero\
        );
        Output = \Ranging_Timer2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_84 ,
        cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
        z0_comb => \Ranging_Timer2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Ranging_Timer2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Ranging_Timer2:TimerUDB:status_2\ ,
        chain_in => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Ranging_Timer2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_84 ,
        status_3 => \Ranging_Timer2:TimerUDB:status_3\ ,
        status_2 => \Ranging_Timer2:TimerUDB:status_2\ ,
        status_0 => \Ranging_Timer2:TimerUDB:status_tc\ ,
        interrupt => Net_98 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Ranging_Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_84 ,
        control_7 => \Ranging_Timer2:TimerUDB:control_7\ ,
        control_6 => \Ranging_Timer2:TimerUDB:control_6\ ,
        control_5 => \Ranging_Timer2:TimerUDB:control_5\ ,
        control_4 => \Ranging_Timer2:TimerUDB:control_4\ ,
        control_3 => \Ranging_Timer2:TimerUDB:control_3\ ,
        control_2 => \Ranging_Timer2:TimerUDB:control_2\ ,
        control_1 => \Ranging_Timer2:TimerUDB:control_1\ ,
        control_0 => \Ranging_Timer2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ranging_Timer2:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_84 ,
        cs_addr_1 => \Ranging_Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer2:TimerUDB:per_zero\ ,
        chain_out => \Ranging_Timer2:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Ranging_Timer2:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
        chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Ranging_Timer1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Ranging_Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Ranging_Timer1:TimerUDB:per_zero\ ,
        chain_in => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Ranging_Timer1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Ranging_Timer1:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\Ranging_Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Ranging_Timer1:TimerUDB:control_7\ ,
        control_6 => \Ranging_Timer1:TimerUDB:control_6\ ,
        control_5 => \Ranging_Timer1:TimerUDB:control_5\ ,
        control_4 => \Ranging_Timer1:TimerUDB:control_4\ ,
        control_3 => \Ranging_Timer1:TimerUDB:control_3\ ,
        control_2 => \Ranging_Timer1:TimerUDB:control_2\ ,
        control_1 => \Ranging_Timer1:TimerUDB:control_1\ ,
        control_0 => \Ranging_Timer1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_65 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_65
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_65 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_65 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_65 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => \UART_2:BUART:rx_count_6\ ,
        count_5 => \UART_2:BUART:rx_count_5\ ,
        count_4 => \UART_2:BUART:rx_count_4\ ,
        count_3 => \UART_2:BUART:rx_count_3\ ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_65
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_65
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_65 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_60, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_60 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_52 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_52 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_52 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_52 * MODIN5_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_52 * !MODIN5_1 * MODIN5_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_52 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_52 * !MODIN5_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_52 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Ranging_Timeout1
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Ranging_Timeout2
        PORT MAP (
            interrupt => Net_98 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_7 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_52 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Ranging_R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ranging_R1(0)__PA ,
        pad => Ranging_R1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Ranging_T1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ranging_T1(0)__PA ,
        pad => Ranging_T1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Ranging_R2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ranging_R2(0)__PA ,
        pad => Ranging_R2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Ranging_T2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ranging_T2(0)__PA ,
        pad => Ranging_T2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_65 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_60 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_47 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_84 ,
            dclk_0 => Net_84_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => \UART_2:Net_9\ ,
            dclk_3 => \UART_2:Net_9_local\ ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |            Rx(0) | FB(Net_7)
     |   1 |       |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_52)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   4 |     * |      NONE |     HI_Z_DIGITAL |    Ranging_R1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Ranging_T1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Ranging_R2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    Ranging_T2(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Rx_2(0) | FB(Net_65)
     |   1 |     * |      NONE |         CMOS_OUT |          Tx_2(0) | In(Net_60)
     |   2 |     * |      NONE |         CMOS_OUT |            Tx(0) | In(Net_2)
     |   3 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_47)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 3s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PsocCreator4.2\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Robot_arm_trolley_r.vh2" --pcf-path "Robot_arm_trolley.pco" --des-name "Robot_arm_trolley" --dsf-path "Robot_arm_trolley.dsf" --sdc-path "Robot_arm_trolley.sdc" --lib-path "Robot_arm_trolley_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.920ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Robot_arm_trolley_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.213ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.707ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.707ms
API generation phase: Elapsed time ==> 1s.246ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
