# Chapter 2 Pipelining

## Introduction to pipelining 

- Latency is time take to complete a task 
- Throughput is difined as number of tasks completed per unit of time. In general throughput = 1 / latency

The different stages in a typical RISC-V processor are as follows:
- Fetch
- Decode
- Execute
- Memory 
- Write 


Ideal CPI is 1 but there are certain factors due to which we don't get this identity
- Initial fill 
- Pipelining stalls
- 
 
Content coming soon...

<!-- Add your chapter 2 notes here -->
