read_verilog -sv ../../common/add_sub.v
proc
simplemap
aigmap
write_aiger result.out
design -reset
read_aiger result.out
