# Non-pipelined Single Stage (Cycle) CPU Design
 Making 3 bus single cycle CPU using System Verilog
