# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \top 1
attribute \src "dut.sv:2.1-27.10"
module \counter
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  attribute \src "dut.sv:22.5-25.8"
  wire $0\overflow[0:0]
  attribute \src "dut.sv:14.15-14.46"
  wire $logic_not$dut.sv:14.15-14.46$2_Y
  attribute \src "dut.sv:22.17-25.8"
  wire $logic_not$dut.sv:22.17-25.8$2_Y
  attribute \src "dut.sv:5.18-5.21"
  wire input 1 \clk
  attribute \src "dut.sv:8.30-8.35"
  wire output 4 \count
  wire \count_next
  attribute \src "dut.sv:7.18-7.24"
  wire input 3 \enable
  attribute \src "dut.sv:9.18-9.26"
  wire output 5 \overflow
  attribute \src "dut.sv:6.18-6.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:22.17-25.8"
  cell $logic_not $logic_not$dut.sv:22.17-25.8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:22.17-25.8$2_Y
  end
  attribute \src "dut.sv:14.5-20.8"
  attribute \always_ff 1
  process $proc$dut.sv:14$1
    assign $0\overflow[0:0] \overflow
    attribute \src "dut.sv:14.15-14.46"
    switch $logic_not$dut.sv:14.15-14.46$2_Y
      attribute \src "dut.sv:14.15-14.46"
      case 1'1
        assign $0\overflow[0:0] 1'0
      attribute \src "dut.sv:14.15-14.46"
      case 
        assign $0\overflow[0:0] \enable
    end
    sync posedge \clk
      update \overflow $0\overflow[0:0]
    sync negedge \rst_n
      update \overflow $0\overflow[0:0]
  end
  attribute \src "dut.sv:22.5-25.8"
  attribute \always_ff 1
  process $proc$dut.sv:22$1
    assign $0\overflow[0:0] \overflow
    attribute \src "dut.sv:22.17-25.8"
    switch $logic_not$dut.sv:22.17-25.8$2_Y
      attribute \src "dut.sv:22.17-25.8"
      case 1'1
        assign $0\overflow[0:0] 1'0
      attribute \src "dut.sv:22.17-25.8"
      case 
        assign $0\overflow[0:0] \enable
    end
    sync posedge \clk
      update \overflow $0\overflow[0:0]
    sync negedge \rst_n
      update \overflow $0\overflow[0:0]
  end
  connect $logic_not$dut.sv:14.15-14.46$2_Y $logic_not$dut.sv:22.17-25.8$2_Y
end
