

================================================================
== Vivado HLS Report for 'counter'
================================================================
* Date:           Fri Apr 26 12:18:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      68|     89|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |temp_count_1_fu_84_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_fu_61_p2           |   icmp   |      0|  0|  18|          32|          32|
    |led_out                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  59|          65|          35|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |temp_count_fu_28  |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  30|          6|   33|         68|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |led_status          |   1|   0|    1|          0|
    |range_assign_fu_24  |  32|   0|   32|          0|
    |temp_count_fu_28    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  68|   0|   68|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    counter   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    counter   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    counter   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    counter   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    counter   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    counter   | return value |
|range_r         |  in |   32|   ap_none  |    range_r   |    scalar    |
|led_out         | out |    1|   ap_vld   |    led_out   |    pointer   |
|led_out_ap_vld  | out |    1|   ap_vld   |    led_out   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %range_r) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %led_out) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @counter_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%range_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %range_r) nounwind"   --->   Operation 7 'read' 'range_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%range_assign = alloca i32, align 4"   --->   Operation 8 'alloca' 'range_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_count = alloca i32, align 4"   --->   Operation 9 'alloca' 'temp_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store volatile i32 %range_read, i32* %range_assign, align 4"   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store volatile i32 0, i32* %temp_count, align 4" [hls/counter.cpp:8]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br label %1" [hls/counter.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%temp_count_load = load volatile i32* %temp_count, align 4" [hls/counter.cpp:10]   --->   Operation 13 'load' 'temp_count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%range_assign_load = load volatile i32* %range_assign, align 4" [hls/counter.cpp:10]   --->   Operation 14 'load' 'range_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %temp_count_load, %range_assign_load" [hls/counter.cpp:10]   --->   Operation 15 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [hls/counter.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%led_status_load = load i1* @led_status, align 1" [hls/counter.cpp:14]   --->   Operation 17 'load' 'led_status_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.97ns)   --->   "%tmp_2 = xor i1 %led_status_load, true" [hls/counter.cpp:14]   --->   Operation 18 'xor' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "store i1 %tmp_2, i1* @led_status, align 1" [hls/counter.cpp:14]   --->   Operation 19 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %led_out, i1 %tmp_2) nounwind" [hls/counter.cpp:15]   --->   Operation 20 'write' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [hls/counter.cpp:16]   --->   Operation 21 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%temp_count_load_1 = load volatile i32* %temp_count, align 4" [hls/counter.cpp:11]   --->   Operation 22 'load' 'temp_count_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.55ns)   --->   "%temp_count_1 = add nsw i32 %temp_count_load_1, 1" [hls/counter.cpp:11]   --->   Operation 23 'add' 'temp_count_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store volatile i32 %temp_count_1, i32* %temp_count, align 4" [hls/counter.cpp:11]   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [hls/counter.cpp:12]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ range_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ led_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ led_status]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4        (specbitsmap  ) [ 0000]
StgValue_5        (specbitsmap  ) [ 0000]
StgValue_6        (spectopmodule) [ 0000]
range_read        (read         ) [ 0000]
range_assign      (alloca       ) [ 0111]
temp_count        (alloca       ) [ 0111]
StgValue_10       (store        ) [ 0000]
StgValue_11       (store        ) [ 0000]
StgValue_12       (br           ) [ 0000]
temp_count_load   (load         ) [ 0000]
range_assign_load (load         ) [ 0000]
tmp               (icmp         ) [ 0011]
StgValue_16       (br           ) [ 0000]
led_status_load   (load         ) [ 0000]
tmp_2             (xor          ) [ 0000]
StgValue_19       (store        ) [ 0000]
StgValue_20       (write        ) [ 0000]
StgValue_21       (ret          ) [ 0000]
temp_count_load_1 (load         ) [ 0000]
temp_count_1      (add          ) [ 0000]
StgValue_24       (store        ) [ 0000]
StgValue_25       (br           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="range_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="range_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="led_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="led_status">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_status"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="range_assign_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="range_assign/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="temp_count_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_count/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="range_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="range_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="StgValue_20_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_load_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="1"/>
<pin id="47" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_count_load/2 temp_count_load_1/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_10_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="StgValue_11_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="range_assign_load_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="range_assign_load/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="led_status_load_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="led_status_load/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_2_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_19_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="temp_count_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_count_1/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_24_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="range_assign_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="range_assign "/>
</bind>
</comp>

<comp id="101" class="1005" name="temp_count_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_count "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="52"><net_src comp="32" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="45" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="58" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="71" pin="2"/><net_sink comp="38" pin=2"/></net>

<net id="82"><net_src comp="71" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="45" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="24" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="104"><net_src comp="28" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_out | {2 }
	Port: led_status | {2 }
 - Input state : 
	Port: counter : range_r | {1 }
	Port: counter : led_status | {2 }
  - Chain level:
	State 1
		StgValue_10 : 1
		StgValue_11 : 1
	State 2
		tmp : 1
		StgValue_16 : 2
		tmp_2 : 1
		StgValue_19 : 1
		StgValue_20 : 1
	State 3
		temp_count_1 : 1
		StgValue_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |    temp_count_1_fu_84   |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_61        |    0    |    18   |
|----------|-------------------------|---------|---------|
|    xor   |       tmp_2_fu_71       |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  range_read_read_fu_32  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_20_write_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    59   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|range_assign_reg_95|   32   |
| temp_count_reg_101|   32   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   59   |
+-----------+--------+--------+
