TimeQuest Timing Analyzer report for ov5640_rgb565_lcd
Tue Sep 14 09:46:36 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cam_pclk'
 15. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'cam_pclk'
 18. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 20. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Removal: 'cam_pclk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'cam_pclk'
 44. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Hold: 'cam_pclk'
 47. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 49. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 51. Slow 1200mV 0C Model Removal: 'cam_pclk'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'cam_pclk'
 72. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV 0C Model Hold: 'cam_pclk'
 75. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 77. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 78. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 79. Fast 1200mV 0C Model Removal: 'cam_pclk'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Signal Integrity Metrics (Slow 1200mv 0c Model)
101. Signal Integrity Metrics (Slow 1200mv 85c Model)
102. Signal Integrity Metrics (Fast 1200mv 0c Model)
103. Setup Transfers
104. Hold Transfers
105. Recovery Transfers
106. Removal Transfers
107. Report TCCS
108. Report RSKM
109. Unconstrained Paths
110. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_lcd                                   ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ov5640_rgb565_lcd.out.sdc ; OK     ; Tue Sep 14 09:46:35 2021 ;
+---------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; cam_pclk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cam_pclk }                                          ;
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.389 ; 0.000         ;
; cam_pclk                                          ; 3.714 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.461 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.140 ; 0.000         ;
; cam_pclk                                          ; 1.545 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.155 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam_pclk                                          ; 6.680 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.002 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.162 ; -1.782        ;
; cam_pclk                                          ; 1.604  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.608 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.703 ; 0.000         ;
; cam_pclk                                          ; 9.616 ; 0.000         ;
; sys_clk                                           ; 9.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.389 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 8.429      ;
; 1.389 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 8.429      ;
; 1.389 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 8.429      ;
; 1.389 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 8.429      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.556 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 8.261      ;
; 1.636 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.685      ;
; 1.931 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.887      ;
; 1.931 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.887      ;
; 1.931 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.887      ;
; 1.931 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.887      ;
; 1.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.449     ; 3.605      ;
; 2.048 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.273      ;
; 2.048 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.273      ;
; 2.051 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.270      ;
; 2.052 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.269      ;
; 2.053 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.268      ;
; 2.054 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.267      ;
; 2.055 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 8.266      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.098 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 7.719      ;
; 2.112 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.177      ;
; 2.113 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.176      ;
; 2.114 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.175      ;
; 2.114 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.175      ;
; 2.115 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.174      ;
; 2.117 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.172      ;
; 2.119 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.170      ;
; 2.122 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.167      ;
; 2.131 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.687      ;
; 2.133 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.685      ;
; 2.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.449     ; 3.376      ;
; 2.207 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.079      ;
; 2.207 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.079      ;
; 2.207 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.079      ;
; 2.207 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.079      ;
; 2.264 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.022      ;
; 2.264 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.022      ;
; 2.264 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.022      ;
; 2.264 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 7.022      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.374 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.911      ;
; 2.406 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 6.880      ;
; 2.406 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 6.880      ;
; 2.406 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 6.880      ;
; 2.406 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.715     ; 6.880      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.431 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.716     ; 6.854      ;
; 2.433 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 7.382      ;
; 2.433 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 7.382      ;
; 2.433 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 7.382      ;
; 2.433 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 7.382      ;
; 2.436 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.382      ;
; 2.436 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.382      ;
; 2.436 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.382      ;
; 2.436 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.382      ;
; 2.460 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.861      ;
; 2.463 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.858      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.435     ; 3.102      ;
; 2.464 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.857      ;
; 2.465 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.856      ;
; 2.466 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.855      ;
; 2.467 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.320      ; 7.854      ;
; 2.470 ; picture_size:u_picture_size|sdram_max_addr[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 7.348      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.932      ; 8.129      ;
; 3.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.932      ; 8.125      ;
; 3.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.932      ; 7.870      ;
; 4.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.932      ; 7.364      ;
; 6.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.928      ; 5.692      ;
; 6.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.930      ; 5.679      ;
; 6.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.923      ; 5.588      ;
; 6.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.924      ; 5.586      ;
; 6.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.923      ; 5.366      ;
; 6.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.923      ; 5.331      ;
; 6.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.932      ; 4.870      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.762      ; 6.322      ;
; 7.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.756      ; 6.074      ;
; 7.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 5.905      ;
; 7.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.756      ; 5.880      ;
; 8.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.756      ; 5.733      ;
; 8.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.762      ; 5.697      ;
; 8.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 5.689      ;
; 8.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.756      ; 5.557      ;
; 8.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.762      ; 5.544      ;
; 8.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.762      ; 5.469      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.756      ; 5.275      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.440      ; 4.792      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.440      ; 4.802      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.441      ; 4.840      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.436      ; 4.880      ;
; 0.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.441      ; 4.898      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.436      ; 4.899      ;
; 0.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.441      ; 5.006      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.441      ; 5.026      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.436      ; 5.182      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.436      ; 5.220      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.436      ; 5.264      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.545 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 4.291      ;
; 2.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.446      ; 4.756      ;
; 2.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.446      ; 4.791      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.448      ; 4.889      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 4.974      ;
; 2.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.446      ; 5.060      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.452      ; 5.105      ;
; 2.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 5.689      ;
; 2.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 5.693      ;
; 3.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 5.922      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.454      ; 6.109      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.155 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.578      ;
; 2.159 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.582      ;
; 2.162 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.585      ;
; 2.163 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.586      ;
; 2.165 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.588      ;
; 2.166 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.589      ;
; 2.203 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.137      ;
; 2.207 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.141      ;
; 2.210 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.144      ;
; 2.211 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.145      ;
; 2.213 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.147      ;
; 2.214 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.148      ;
; 2.249 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.640      ;
; 2.251 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.642      ;
; 2.252 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.643      ;
; 2.252 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.643      ;
; 2.253 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.644      ;
; 2.256 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.647      ;
; 2.258 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.649      ;
; 2.261 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.652      ;
; 2.296 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.719      ;
; 2.297 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.199      ;
; 2.299 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.201      ;
; 2.300 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.723      ;
; 2.300 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.202      ;
; 2.300 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.202      ;
; 2.301 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.203      ;
; 2.303 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.726      ;
; 2.304 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.727      ;
; 2.304 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.206      ;
; 2.306 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.729      ;
; 2.306 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.208      ;
; 2.307 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.730      ;
; 2.309 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.211      ;
; 2.326 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.260      ;
; 2.330 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.264      ;
; 2.333 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.267      ;
; 2.334 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.268      ;
; 2.336 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.270      ;
; 2.337 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.271      ;
; 2.382 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.316      ;
; 2.386 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.320      ;
; 2.389 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.323      ;
; 2.390 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.324      ;
; 2.390 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.781      ;
; 2.392 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.326      ;
; 2.392 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.783      ;
; 2.393 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 3.327      ;
; 2.393 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.784      ;
; 2.393 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.784      ;
; 2.394 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.785      ;
; 2.397 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.788      ;
; 2.399 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.790      ;
; 2.402 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.793      ;
; 2.420 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.322      ;
; 2.422 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.324      ;
; 2.423 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.325      ;
; 2.423 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.325      ;
; 2.424 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.326      ;
; 2.427 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.329      ;
; 2.429 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.331      ;
; 2.432 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.334      ;
; 2.437 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.860      ;
; 2.441 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.864      ;
; 2.444 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.867      ;
; 2.445 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.868      ;
; 2.447 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.870      ;
; 2.448 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.871      ;
; 2.461 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.392      ;
; 2.465 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.396      ;
; 2.468 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.399      ;
; 2.469 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.400      ;
; 2.471 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.402      ;
; 2.472 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 3.403      ;
; 2.476 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.378      ;
; 2.478 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.380      ;
; 2.479 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.381      ;
; 2.479 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.381      ;
; 2.480 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.382      ;
; 2.483 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.385      ;
; 2.485 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.387      ;
; 2.488 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.390      ;
; 2.531 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.922      ;
; 2.533 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.924      ;
; 2.534 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.925      ;
; 2.534 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.925      ;
; 2.535 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.926      ;
; 2.538 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.929      ;
; 2.539 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.962      ;
; 2.540 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.931      ;
; 2.543 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.934      ;
; 2.555 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.454      ;
; 2.556 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.455      ;
; 2.557 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.456      ;
; 2.557 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.456      ;
; 2.558 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.981      ;
; 2.558 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.457      ;
; 2.560 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.459      ;
; 2.562 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 2.985      ;
; 2.562 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 3.461      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.564      ;
; 6.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.564      ;
; 6.762 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.482      ;
; 6.762 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.482      ;
; 6.798 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.446      ;
; 6.798 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.333      ; 5.446      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.482      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 6.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.446      ;
; 7.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.220      ;
; 7.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.220      ;
; 7.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.220      ;
; 7.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.220      ;
; 7.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.218      ;
; 7.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.218      ;
; 7.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.218      ;
; 7.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.218      ;
; 7.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.218      ;
; 7.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.220      ;
; 7.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.220      ;
; 7.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.220      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.813      ;
; 7.115 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.135      ;
; 7.115 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.135      ;
; 7.115 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.135      ;
; 7.115 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.135      ;
; 7.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.133      ;
; 7.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.133      ;
; 7.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.133      ;
; 7.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.133      ;
; 7.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.133      ;
; 7.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.099      ;
; 7.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.099      ;
; 7.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.099      ;
; 7.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.339      ; 5.099      ;
; 7.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.135      ;
; 7.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.135      ;
; 7.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.135      ;
; 7.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.097      ;
; 7.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.097      ;
; 7.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.097      ;
; 7.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.097      ;
; 7.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.097      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.731      ;
; 7.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.099      ;
; 7.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.099      ;
; 7.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.379      ; 5.099      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
; 7.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.007      ; 4.695      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.777      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.695      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.758      ; 5.659      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 5.086      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.995      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.782      ; 4.920      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 8.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.846      ;
; 9.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.764      ;
; 9.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.764      ;
; 9.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.764      ;
; 9.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.764      ;
; 9.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.761      ; 4.764      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.488      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.559      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; -0.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.438      ; 4.648      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.706      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.742      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.149  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 4.821      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.383      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
; 0.808  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.434      ; 5.454      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.429      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.850      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.850      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.850      ;
; 1.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.848      ;
; 1.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.848      ;
; 1.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.848      ;
; 1.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.848      ;
; 1.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.848      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.500      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.850      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.850      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.850      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.850      ;
; 1.708 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.921      ;
; 1.708 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.921      ;
; 1.708 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 4.921      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.919      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.919      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.919      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.919      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 4.919      ;
; 1.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.921      ;
; 1.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.921      ;
; 1.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.921      ;
; 1.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 4.921      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 4.589      ;
; 1.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 5.010      ;
; 1.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 5.010      ;
; 1.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.921      ; 5.010      ;
; 1.816 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 5.008      ;
; 1.816 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 5.008      ;
; 1.816 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 5.008      ;
; 1.816 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 5.008      ;
; 1.816 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.900      ; 5.008      ;
; 1.839 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 5.010      ;
; 1.839 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 5.010      ;
; 1.839 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 5.010      ;
; 1.839 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.879      ; 5.010      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.154      ;
; 1.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.154      ;
; 1.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.154      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.225      ;
; 2.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.225      ;
; 2.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.225      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.314      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.314      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.873      ; 5.314      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de                                                                                                                            ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15]                                                                                                                       ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]                                                                                                                        ;
; 4.608 ; 4.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]                                                                                                                        ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 4.609 ; 4.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]                                                                                                                        ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 4.610 ; 4.830        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]                                                                                                                         ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]                                                                                                                          ;
; 4.611 ; 4.831        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]                                                                                                                          ;
; 4.612 ; 4.832        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[10]                                                                                                                        ;
; 4.612 ; 4.832        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[9]                                                                                                                         ;
; 4.612 ; 4.832        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[4]                                                                                                                         ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[6]                                                                                                                         ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[1]                                                                                                                         ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[3]                                                                                                                         ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[5]                                                                                                                         ;
; 4.667 ; 4.902        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.668 ; 4.903        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.669 ; 4.904        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.670 ; 4.905        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[17]                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[18]                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[19]                                                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.684 ; 9.904        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.691 ; 9.911        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.704 ; 9.939        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.705 ; 9.940        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.707 ; 9.942        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.707 ; 9.942        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.708 ; 9.943        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.708 ; 9.943        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.810 ; 10.045       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.810 ; 10.045       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.812 ; 10.047       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.813 ; 10.048       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.885 ; 10.073       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                       ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10|clk                                                                                    ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5|clk                                                                                     ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6|clk                                                                                     ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7|clk                                                                                     ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8|clk                                                                                     ;
; 9.885 ; 9.885        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9|clk                                                                                     ;
; 9.886 ; 10.074       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.306 ; 4.450 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.319 ; 2.484 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 3.068 ; 3.213 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 4.017 ; 4.126 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.754 ; 2.927 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 4.306 ; 4.450 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 3.218 ; 3.409 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 2.281 ; 2.494 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.275 ; 2.484 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.376 ; 3.511 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.685 ; 1.949 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.240 ; 5.464 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.952 ; 5.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.900 ; 5.121 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.678 ; 4.889 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.748 ; 4.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.735 ; 4.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.704 ; 4.900 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.165 ; 5.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.913 ; 5.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.240 ; 5.464 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.732 ; 4.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.935 ; 5.168 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.933 ; 5.168 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.883 ; 5.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.794 ; 5.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.778 ; 4.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.923 ; 5.143 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 9.665 ; 9.961 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.665 ; 9.961 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.067 ; 9.409 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.511 ; 8.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.580 ; -1.812 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.734 ; -1.898 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -2.263 ; -2.378 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -2.221 ; -2.407 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -2.230 ; -2.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -2.309 ; -2.507 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -2.672 ; -2.849 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.580 ; -1.812 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.655 ; -1.868 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.318 ; -1.512 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -1.218 ; -1.472 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.883 ; -4.071 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.142 ; -4.325 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.113 ; -4.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.883 ; -4.071 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.950 ; -4.118 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.938 ; -4.126 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.908 ; -4.081 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.363 ; -4.583 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.126 ; -4.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.424 ; -4.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.935 ; -4.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -4.147 ; -4.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -4.144 ; -4.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.081 ; -4.292 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.994 ; -4.195 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.980 ; -4.164 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.135 ; -4.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -5.036 ; -5.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -6.074 ; -6.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -5.575 ; -5.907 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -5.036 ; -5.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.622  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.577  ; 4.646  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.060  ; 5.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.080  ; 5.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.135  ; 5.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.079  ; 5.229  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.598  ; 4.662  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.101  ; 5.239  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.830  ; 4.939  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.817  ; 4.912  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.204  ; 5.336  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.622  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.041  ; 5.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.153  ; 5.275  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.056  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.056  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.715  ; 4.807  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 5.436  ; 5.600  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.294  ; 4.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.597  ; 4.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.603  ; 6.577  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.807  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.469  ; 4.397  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.826  ; 4.723  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.835  ; 4.723  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.197  ; 5.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.603  ; 6.577  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.841  ; 4.677  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.854  ; 4.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.630  ; 5.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.233  ; 5.097  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.277  ; 5.169  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.313  ; 5.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.306  ; 5.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.350  ; 5.201  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.306  ; 5.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.298  ; 5.202  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.623  ; 5.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 5.458  ; 5.619  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.233  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.125  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 9.626  ; 9.535  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 10.518 ; 10.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 9.952  ; 9.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.267  ; 9.176  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.952  ; 9.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.550  ; 9.398  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.635  ; 9.514  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.836  ; 9.654  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.315  ; 9.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.905  ; 8.832  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.902  ; 8.831  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.290  ; 9.175  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.283  ; 9.179  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.319  ; 9.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.588  ; 9.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.589  ; 9.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.506  ; 9.356  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 9.559  ; 9.392  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.312  ; 9.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;        ; 6.784  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.016 ; 4.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.016 ; 4.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.478 ; 4.622 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.497 ; 4.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.549 ; 4.706 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.497 ; 4.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.036 ; 4.100 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.513 ; 4.647 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.256 ; 4.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.244 ; 4.336 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.615 ; 4.743 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.034 ; 6.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.459 ; 4.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.566 ; 4.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.142 ; 4.231 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.470 ; 4.596 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.142 ; 4.231 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.838 ; 4.996 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.742 ; 3.721 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.034 ; 4.164 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.906 ; 3.836 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.237 ; 4.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.906 ; 3.836 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.249 ; 4.149 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.257 ; 4.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.604 ; 4.467 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.013 ; 5.990 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.269 ; 4.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.276 ; 4.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.024 ; 4.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.640 ; 4.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.685 ; 4.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.720 ; 4.604 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.713 ; 4.607 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.755 ; 4.611 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.713 ; 4.605 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.705 ; 4.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.013 ; 5.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.854 ; 5.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.735 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.630 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 8.718 ; 8.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 6.018 ; 5.854 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 8.022 ; 7.952 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.372 ; 8.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.030 ; 8.877 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.644 ; 8.496 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.725 ; 8.607 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.919 ; 8.742 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.418 ; 8.300 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.025 ; 7.952 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.022 ; 7.952 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.394 ; 8.282 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.387 ; 8.285 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.422 ; 8.315 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.680 ; 8.511 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.681 ; 8.523 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.602 ; 8.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.652 ; 8.490 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.416 ; 8.302 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;       ; 5.972 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.306 ; 4.208 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.685 ; 4.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.306 ; 4.208 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.722 ; 4.624 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.706 ; 4.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.167 ; 5.069 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.586 ; 6.588 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.685 ; 4.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.706 ; 4.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.037 ; 5.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.164 ; 5.066 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.253 ; 5.176 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.283 ; 5.206 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.253 ; 5.176 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.253 ; 5.176 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.256 ; 5.179 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.256 ; 5.179 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 9.022 ; 8.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.697 ; 9.583 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.744 ; 9.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.744 ; 9.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.746 ; 9.632 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.746 ; 9.632 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.444 ; 9.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 9.022 ; 8.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 9.022 ; 8.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.697 ; 9.583 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.442 ; 9.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.697 ; 9.583 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.693 ; 9.579 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.693 ; 9.579 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.690 ; 9.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 9.690 ; 9.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.444 ; 9.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.766 ; 3.668 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.094 ; 3.980 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.766 ; 3.668 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.165 ; 4.067 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.149 ; 4.051 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.593 ; 4.495 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.012 ; 6.014 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.094 ; 3.980 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.149 ; 4.051 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.431 ; 5.354 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.589 ; 4.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.678 ; 4.601 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.707 ; 4.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.678 ; 4.601 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.678 ; 4.601 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.682 ; 4.605 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.682 ; 4.605 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.111 ; 7.997 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.759 ; 8.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.804 ; 8.690 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.804 ; 8.690 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.806 ; 8.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.806 ; 8.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.516 ; 8.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.111 ; 7.997 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.111 ; 7.997 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.759 ; 8.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.514 ; 8.400 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.759 ; 8.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.755 ; 8.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.755 ; 8.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.752 ; 8.638 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.752 ; 8.638 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.516 ; 8.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.215     ; 4.313     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.532     ; 4.646     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.215     ; 4.313     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.613     ; 4.711     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.576     ; 4.674     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.036     ; 5.134     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.534     ; 6.532     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.532     ; 4.646     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.576     ; 4.674     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.882     ; 5.959     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.034     ; 5.132     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.144     ; 5.221     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.175     ; 5.252     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.144     ; 5.221     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.144     ; 5.221     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.146     ; 5.223     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.146     ; 5.223     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.898     ; 9.012     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.510     ; 9.624     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.584     ; 9.698     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.584     ; 9.698     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.585     ; 9.699     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.585     ; 9.699     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.272     ; 9.386     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.898     ; 9.012     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.898     ; 9.012     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.510     ; 9.624     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.283     ; 9.397     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.510     ; 9.624     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.484     ; 9.598     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.484     ; 9.598     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.466     ; 9.580     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 9.466     ; 9.580     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.272     ; 9.386     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.674     ; 3.772     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.943     ; 4.057     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.674     ; 3.772     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.056     ; 4.154     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.021     ; 4.119     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.463     ; 4.561     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.963     ; 5.961     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.943     ; 4.057     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.021     ; 4.119     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.279     ; 5.356     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.461     ; 4.559     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.571     ; 4.648     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.600     ; 4.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.571     ; 4.648     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.571     ; 4.648     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.573     ; 4.650     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.573     ; 4.650     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.987     ; 8.101     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.575     ; 8.689     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.645     ; 8.759     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.645     ; 8.759     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.647     ; 8.761     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.647     ; 8.761     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.346     ; 8.460     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.987     ; 8.101     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.987     ; 8.101     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.575     ; 8.689     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.357     ; 8.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.575     ; 8.689     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.550     ; 8.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.550     ; 8.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.533     ; 8.647     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.533     ; 8.647     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.346     ; 8.460     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.898 ; 0.000         ;
; cam_pclk                                          ; 3.857 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.647 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.053 ; 0.000         ;
; cam_pclk                                          ; 1.388 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.933 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam_pclk                                          ; 6.848 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.153 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.223 ; -2.901        ;
; cam_pclk                                          ; 1.516  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.452 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.666 ; 0.000         ;
; cam_pclk                                          ; 9.496 ; 0.000         ;
; sys_clk                                           ; 9.943 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.898 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.943      ;
; 1.898 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.943      ;
; 1.898 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.943      ;
; 1.898 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.943      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.063 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.778      ;
; 2.080 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.236      ;
; 2.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.150     ; 3.390      ;
; 2.468 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.373      ;
; 2.468 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.373      ;
; 2.468 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.373      ;
; 2.468 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.373      ;
; 2.470 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.846      ;
; 2.473 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.843      ;
; 2.475 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.841      ;
; 2.475 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.841      ;
; 2.476 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.840      ;
; 2.477 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.839      ;
; 2.524 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.792      ;
; 2.543 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.745      ;
; 2.545 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.743      ;
; 2.545 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.743      ;
; 2.546 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.742      ;
; 2.547 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.741      ;
; 2.550 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.738      ;
; 2.552 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.736      ;
; 2.555 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.733      ;
; 2.592 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.249      ;
; 2.595 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.246      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.633 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 7.208      ;
; 2.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.150     ; 3.197      ;
; 2.723 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.612      ;
; 2.723 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.612      ;
; 2.723 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.612      ;
; 2.723 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.612      ;
; 2.746 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.589      ;
; 2.746 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.589      ;
; 2.746 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.589      ;
; 2.746 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.589      ;
; 2.867 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.468      ;
; 2.867 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.468      ;
; 2.867 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.468      ;
; 2.867 ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.468      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.888 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.447      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.911 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.667     ; 6.424      ;
; 2.914 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.402      ;
; 2.917 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.399      ;
; 2.919 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.397      ;
; 2.919 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.397      ;
; 2.920 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.396      ;
; 2.921 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 7.395      ;
; 2.950 ; picture_size:u_picture_size|sdram_max_addr[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 6.891      ;
; 2.950 ; picture_size:u_picture_size|sdram_max_addr[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 6.891      ;
; 2.950 ; picture_size:u_picture_size|sdram_max_addr[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 6.891      ;
; 2.950 ; picture_size:u_picture_size|sdram_max_addr[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 6.891      ;
; 2.951 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 6.887      ;
; 2.951 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 6.887      ;
; 2.951 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 6.887      ;
; 2.951 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.164     ; 6.887      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -4.137     ; 2.913      ;
; 2.969 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 6.872      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 7.781      ;
; 3.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 7.740      ;
; 4.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 7.484      ;
; 4.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 7.036      ;
; 6.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 5.465      ;
; 6.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 5.459      ;
; 6.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.722      ; 5.377      ;
; 6.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.719      ; 5.364      ;
; 6.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.719      ; 5.149      ;
; 6.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.719      ; 5.107      ;
; 7.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.726      ; 4.613      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.528      ; 5.903      ;
; 7.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.524      ; 5.688      ;
; 7.985 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.524      ; 5.561      ;
; 8.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 5.530      ;
; 8.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.524      ; 5.355      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 5.321      ;
; 8.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.528      ; 5.286      ;
; 8.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.524      ; 5.186      ;
; 8.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.528      ; 5.109      ;
; 8.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.528      ; 5.067      ;
; 8.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.524      ; 4.918      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.141      ; 4.389      ;
; 0.077 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.141      ; 4.413      ;
; 0.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.138      ; 4.455      ;
; 0.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.138      ; 4.470      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.142      ; 4.481      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.142      ; 4.530      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.142      ; 4.577      ;
; 0.329 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.142      ; 4.666      ;
; 0.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.138      ; 4.726      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.138      ; 4.790      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.138      ; 4.803      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.190      ; 3.853      ;
; 1.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.182      ; 4.240      ;
; 1.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.182      ; 4.286      ;
; 1.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.185      ; 4.359      ;
; 1.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.189      ; 4.438      ;
; 2.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.182      ; 4.540      ;
; 2.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.189      ; 4.556      ;
; 2.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.190      ; 5.129      ;
; 2.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.190      ; 5.142      ;
; 2.900 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.190      ; 5.365      ;
; 3.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.190      ; 5.486      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.933 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.315      ;
; 1.934 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.802      ;
; 1.937 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.319      ;
; 1.938 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.806      ;
; 1.940 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.322      ;
; 1.941 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.323      ;
; 1.941 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.809      ;
; 1.942 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.324      ;
; 1.942 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.810      ;
; 1.943 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.811      ;
; 1.944 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.326      ;
; 1.945 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.813      ;
; 2.028 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.381      ;
; 2.029 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.382      ;
; 2.029 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.868      ;
; 2.030 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.383      ;
; 2.030 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.869      ;
; 2.031 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.384      ;
; 2.031 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.870      ;
; 2.032 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.385      ;
; 2.032 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.871      ;
; 2.033 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.872      ;
; 2.035 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.388      ;
; 2.036 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.875      ;
; 2.037 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.390      ;
; 2.038 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.877      ;
; 2.040 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.393      ;
; 2.041 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.880      ;
; 2.046 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.914      ;
; 2.050 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.918      ;
; 2.053 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.921      ;
; 2.054 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.922      ;
; 2.055 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.923      ;
; 2.057 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.925      ;
; 2.058 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.440      ;
; 2.062 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.444      ;
; 2.065 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.447      ;
; 2.066 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.448      ;
; 2.067 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.449      ;
; 2.069 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.451      ;
; 2.121 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.989      ;
; 2.125 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.993      ;
; 2.128 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.996      ;
; 2.129 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.997      ;
; 2.130 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.998      ;
; 2.132 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 3.000      ;
; 2.141 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.980      ;
; 2.142 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.981      ;
; 2.143 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.982      ;
; 2.144 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.983      ;
; 2.145 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.984      ;
; 2.148 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.987      ;
; 2.150 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.989      ;
; 2.153 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.506      ;
; 2.153 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 2.992      ;
; 2.154 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.507      ;
; 2.155 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.508      ;
; 2.156 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.509      ;
; 2.157 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.510      ;
; 2.160 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.513      ;
; 2.162 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.515      ;
; 2.165 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.518      ;
; 2.180 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.562      ;
; 2.184 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.566      ;
; 2.187 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.569      ;
; 2.188 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.570      ;
; 2.189 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.571      ;
; 2.191 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.573      ;
; 2.216 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.055      ;
; 2.217 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.056      ;
; 2.218 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.057      ;
; 2.219 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.058      ;
; 2.220 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.059      ;
; 2.223 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.062      ;
; 2.225 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.064      ;
; 2.228 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 3.067      ;
; 2.234 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.099      ;
; 2.238 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.103      ;
; 2.241 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.106      ;
; 2.242 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.107      ;
; 2.243 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.108      ;
; 2.245 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 3.110      ;
; 2.275 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.628      ;
; 2.276 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.629      ;
; 2.277 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.630      ;
; 2.278 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.631      ;
; 2.279 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.661      ;
; 2.279 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.632      ;
; 2.280 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 3.148      ;
; 2.282 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.635      ;
; 2.284 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.666      ;
; 2.284 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.637      ;
; 2.287 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 2.640      ;
; 2.288 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.670      ;
; 2.291 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.673      ;
; 2.292 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.674      ;
; 2.293 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.675      ;
; 2.295 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.677      ;
; 2.298 ; picture_size:u_picture_size|sdram_max_addr[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.680      ;
; 2.302 ; picture_size:u_picture_size|sdram_max_addr[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.684      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.848 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.180      ;
; 6.848 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.889 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.180      ;
; 6.930 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.098      ;
; 6.930 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.098      ;
; 6.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.082      ;
; 6.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 5.082      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.098      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 6.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.157      ; 5.082      ;
; 7.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.844      ;
; 7.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.844      ;
; 7.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.844      ;
; 7.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.844      ;
; 7.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.842      ;
; 7.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.842      ;
; 7.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.842      ;
; 7.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.842      ;
; 7.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.842      ;
; 7.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.844      ;
; 7.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.844      ;
; 7.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.844      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.466      ;
; 7.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.762      ;
; 7.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.762      ;
; 7.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.762      ;
; 7.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.762      ;
; 7.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.746      ;
; 7.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.746      ;
; 7.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.746      ;
; 7.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.121      ; 4.746      ;
; 7.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.760      ;
; 7.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.760      ;
; 7.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.760      ;
; 7.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.760      ;
; 7.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.760      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.744      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.744      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.744      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.744      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.144      ; 4.744      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.762      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.762      ;
; 7.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.762      ;
; 7.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.746      ;
; 7.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.746      ;
; 7.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.162      ; 4.746      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.384      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
; 7.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.803      ; 4.368      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.392      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.310      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.523      ; 5.294      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.681      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 8.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.578      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.544      ; 4.560      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.506      ;
; 9.125 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.424      ;
; 9.125 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.424      ;
; 9.125 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.424      ;
; 9.125 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.424      ;
; 9.125 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.527      ; 4.424      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.112      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.180      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.140      ; 4.279      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; -0.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.326      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.393      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.159      ; 4.471      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.921      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.136      ; 4.989      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.436      ;
; 1.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.436      ;
; 1.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.436      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.519 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.065      ;
; 1.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.433      ;
; 1.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.433      ;
; 1.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.433      ;
; 1.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.433      ;
; 1.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.433      ;
; 1.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.436      ;
; 1.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.436      ;
; 1.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.436      ;
; 1.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.436      ;
; 1.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.504      ;
; 1.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.504      ;
; 1.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.504      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.133      ;
; 1.600 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.501      ;
; 1.600 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.501      ;
; 1.600 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.501      ;
; 1.600 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.501      ;
; 1.600 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.501      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.504      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.504      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.504      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.504      ;
; 1.683 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.603      ;
; 1.683 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.603      ;
; 1.683 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 4.603      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.271      ; 4.232      ;
; 1.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.600      ;
; 1.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.600      ;
; 1.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.600      ;
; 1.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.600      ;
; 1.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.626      ; 4.600      ;
; 1.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.603      ;
; 1.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.603      ;
; 1.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.603      ;
; 1.726 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.602      ; 4.603      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.703      ;
; 1.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.703      ;
; 1.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.703      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.771      ;
; 1.899 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.771      ;
; 1.899 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.771      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.870      ;
; 1.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.870      ;
; 1.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.597      ; 4.870      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ;
; 4.452 ; 4.668        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de                                                                                                                            ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15]                                                                                                                       ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]                                                                                                                        ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 4.453 ; 4.669        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[6]                                                                                                                         ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[1]                                                                                                                         ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[3]                                                                                                                         ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[5]                                                                                                                         ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]                                                                                                                         ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]                                                                                                                          ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 4.454 ; 4.670        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 4.455 ; 4.671        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[10]                                                                                                                        ;
; 4.455 ; 4.671        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[9]                                                                                                                         ;
; 4.455 ; 4.671        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[4]                                                                                                                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.524 ; 4.754        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.525 ; 4.755        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.526 ; 4.756        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                                                                      ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                                                                      ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                                                                      ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[17]                                                                                                                                      ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[18]                                                                                                                                      ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[19]                                                                                                                                      ;
; 4.698 ; 4.698        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd_rgb_top|u_clk_div|Selector0~clkctrl|inclk[0]                                                                                                                                  ;
; 4.698 ; 4.698        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd_rgb_top|u_clk_div|Selector0~clkctrl|outclk                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.496 ; 9.712        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.580 ; 9.796        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.616 ; 9.832        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.651 ; 9.881        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.659 ; 9.889        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.660 ; 9.890        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.660 ; 9.890        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                       ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10|clk                                                                                    ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5|clk                                                                                     ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6|clk                                                                                     ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7|clk                                                                                     ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8|clk                                                                                     ;
; 9.766 ; 9.766        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9|clk                                                                                     ;
; 9.830 ; 9.830        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9|clk0                                                                                   ;
; 9.838 ; 9.838        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                   ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d1|clk                                                                                                                                                ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[0]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[1]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[2]|clk                                                                                                                                              ;
; 9.846 ; 9.846        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|frame_val_flag|clk                                                                                                                                              ;
; 9.848 ; 9.848        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                              ;
; 9.848 ; 9.848        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                              ;
; 9.849 ; 9.849        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.849 ; 9.849        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.849 ; 9.849        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.849 ; 9.849        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
; 9.850 ; 9.850        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                                ;
; 9.850 ; 9.850        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.896 ; 3.768 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 1.970 ; 1.992 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 2.690 ; 2.651 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 3.609 ; 3.480 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.382 ; 2.385 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 3.896 ; 3.768 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.854 ; 2.800 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 1.947 ; 2.003 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 1.942 ; 1.996 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 2.986 ; 2.929 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.352 ; 1.510 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 4.640 ; 4.668 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.380 ; 4.386 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.296 ; 4.382 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.096 ; 4.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.162 ; 4.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.153 ; 4.204 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.121 ; 4.163 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.566 ; 4.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.308 ; 4.400 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.640 ; 4.668 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.144 ; 4.198 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.325 ; 4.426 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.330 ; 4.421 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.284 ; 4.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.206 ; 4.269 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.195 ; 4.238 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.320 ; 4.399 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.778 ; 8.820 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.778 ; 8.820 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.193 ; 8.354 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.654 ; 7.811 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.282 ; -1.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.442 ; -1.452 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.941 ; -1.885 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.895 ; -1.941 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.910 ; -1.904 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -2.008 ; -2.008 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -2.363 ; -2.303 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.282 ; -1.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.362 ; -1.445 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.043 ; -1.100 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.932 ; -1.085 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.388 ; -3.432 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.658 ; -3.655 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.595 ; -3.675 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.388 ; -3.432 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.450 ; -3.474 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.442 ; -3.479 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.411 ; -3.440 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.852 ; -3.904 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.608 ; -3.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.911 ; -3.925 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.434 ; -3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.624 ; -3.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.628 ; -3.713 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.568 ; -3.637 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.493 ; -3.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.483 ; -3.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.619 ; -3.692 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.415 ; -4.566 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -5.425 ; -5.633 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.939 ; -5.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.415 ; -4.566 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 5.967 ; 6.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.218 ; 4.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.647 ; 4.861 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.662 ; 4.873 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.718 ; 4.944 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.668 ; 4.881 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.241 ; 4.339 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.683 ; 4.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.432 ; 4.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.421 ; 4.594 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.763 ; 5.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.967 ; 6.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.619 ; 4.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.720 ; 4.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.630 ; 4.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.630 ; 4.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.325 ; 4.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.971 ; 5.263 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.995 ; 3.931 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.229 ; 4.421 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.075 ; 5.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.482 ; 4.274 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.152 ; 4.047 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.499 ; 4.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.503 ; 4.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.850 ; 4.636 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.075 ; 5.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.520 ; 4.297 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.519 ; 4.348 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.289 ; 5.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.891 ; 4.671 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.945 ; 4.731 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.980 ; 4.752 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.975 ; 4.752 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.016 ; 4.759 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.976 ; 4.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.974 ; 4.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.133 ; 5.435 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.991 ; 5.252 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.007 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.878 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 8.994 ; 8.812 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 9.955 ; 9.352 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 9.319 ; 9.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.652 ; 8.503 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.319 ; 9.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.934 ; 8.697 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.008 ; 8.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.229 ; 8.923 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.695 ; 8.515 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.300 ; 8.191 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.294 ; 8.192 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.675 ; 8.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.665 ; 8.504 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.704 ; 8.530 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.958 ; 8.710 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.951 ; 8.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.877 ; 8.660 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.922 ; 8.699 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.688 ; 8.517 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;       ; 6.142 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.701 ; 3.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 3.701 ; 3.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.111 ; 4.318 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.126 ; 4.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.179 ; 4.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.133 ; 4.338 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 3.723 ; 3.819 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.144 ; 4.348 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 3.905 ; 4.086 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 3.895 ; 4.063 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.224 ; 4.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.428 ; 5.582 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.085 ; 4.339 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.181 ; 4.394 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 3.800 ; 3.951 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.092 ; 4.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 3.800 ; 3.951 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.423 ; 4.705 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.487 ; 3.424 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.710 ; 3.896 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.635 ; 3.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.955 ; 3.754 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.635 ; 3.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.967 ; 3.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.970 ; 3.807 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.305 ; 4.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.531 ; 5.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.991 ; 3.776 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.987 ; 3.822 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.730 ; 4.477 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.344 ; 4.132 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.400 ; 4.193 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.433 ; 4.213 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.429 ; 4.213 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.467 ; 4.220 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.430 ; 4.212 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.428 ; 4.212 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.575 ; 4.866 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.438 ; 4.690 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.546 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.422 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 8.151 ; 7.974 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.683 ; 5.323 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 7.479 ; 7.377 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 7.822 ; 7.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.463 ; 8.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.093 ; 7.864 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.164 ; 7.967 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.376 ; 8.081 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.863 ; 7.689 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.484 ; 7.377 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.479 ; 7.379 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 7.844 ; 7.675 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 7.834 ; 7.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 7.871 ; 7.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.115 ; 7.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.109 ; 7.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.038 ; 7.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.081 ; 7.866 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.857 ; 7.691 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;       ; 5.396 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.956 ; 3.881 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.341 ; 4.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.956 ; 3.881 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.354 ; 4.279 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.338 ; 4.263 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.778 ; 4.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.015 ; 5.988 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.341 ; 4.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.338 ; 4.263 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.621 ; 5.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.772 ; 4.697 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.873 ; 4.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.905 ; 4.806 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.873 ; 4.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.873 ; 4.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.878 ; 4.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.878 ; 4.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.385 ; 8.292 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.051 ; 8.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.091 ; 8.998 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.091 ; 8.998 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.093 ; 9.000 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.093 ; 9.000 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.787 ; 8.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.385 ; 8.292 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.385 ; 8.292 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.051 ; 8.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.796 ; 8.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.051 ; 8.958 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.037 ; 8.944 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.037 ; 8.944 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.029 ; 8.936 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 9.029 ; 8.936 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.787 ; 8.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.477 ; 3.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.804 ; 3.711 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.477 ; 3.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.859 ; 3.784 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.844 ; 3.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.266 ; 4.191 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.504 ; 5.477 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.804 ; 3.711 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.844 ; 3.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.079 ; 4.980 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.260 ; 4.185 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.361 ; 4.262 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.392 ; 4.293 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.361 ; 4.262 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.361 ; 4.262 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.367 ; 4.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.367 ; 4.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.550 ; 7.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.190 ; 8.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.228 ; 8.135 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.228 ; 8.135 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.230 ; 8.137 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.230 ; 8.137 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.937 ; 7.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.550 ; 7.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.550 ; 7.457 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.190 ; 8.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 7.945 ; 7.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.190 ; 8.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.176 ; 8.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.176 ; 8.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.169 ; 8.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.169 ; 8.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.937 ; 7.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.861     ; 3.936     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.153     ; 4.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.861     ; 3.936     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.216     ; 4.291     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.182     ; 4.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.602     ; 4.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.872     ; 5.899     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.153     ; 4.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.182     ; 4.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.343     ; 5.442     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.602     ; 4.677     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.679     ; 4.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.705     ; 4.804     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.679     ; 4.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.679     ; 4.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.679     ; 4.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.679     ; 4.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.233     ; 8.326     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.776     ; 8.869     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.834     ; 8.927     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.834     ; 8.927     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.835     ; 8.928     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.835     ; 8.928     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.574     ; 8.667     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.233     ; 8.326     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.233     ; 8.326     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.776     ; 8.869     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.579     ; 8.672     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.776     ; 8.869     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.758     ; 8.851     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.758     ; 8.851     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.744     ; 8.837     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.744     ; 8.837     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.574     ; 8.667     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.382     ; 3.457     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.620     ; 3.713     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.382     ; 3.457     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.724     ; 3.799     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.691     ; 3.766     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.094     ; 4.169     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.366     ; 5.393     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.620     ; 3.713     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.691     ; 3.766     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.808     ; 4.907     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.094     ; 4.169     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.171     ; 4.270     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.196     ; 4.295     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.171     ; 4.270     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.171     ; 4.270     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.171     ; 4.270     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.171     ; 4.270     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.401     ; 7.494     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 7.922     ; 8.015     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 7.978     ; 8.071     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 7.978     ; 8.071     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 7.979     ; 8.072     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 7.979     ; 8.072     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.728     ; 7.821     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.401     ; 7.494     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.401     ; 7.494     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 7.922     ; 8.015     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 7.733     ; 7.826     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 7.922     ; 8.015     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 7.905     ; 7.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 7.905     ; 7.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 7.891     ; 7.984     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.891     ; 7.984     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.728     ; 7.821     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.394 ; 0.000         ;
; cam_pclk                                          ; 7.121 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.761 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.090 ; 0.000         ;
; cam_pclk                                          ; 0.581 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.931 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam_pclk                                          ; 8.486 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.914 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.016 ; 0.000         ;
; cam_pclk                                          ; 0.627 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.578 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734 ; 0.000         ;
; cam_pclk                                          ; 9.346 ; 0.000         ;
; sys_clk                                           ; 9.594 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.394 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.509      ;
; 6.394 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.509      ;
; 6.394 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.509      ;
; 6.394 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.509      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.439 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.462      ;
; 6.521 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.577      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.869     ; 1.590      ;
; 6.580 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.323      ;
; 6.580 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.323      ;
; 6.580 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.323      ;
; 6.580 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.323      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.625 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.276      ;
; 6.634 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.464      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.869     ; 1.483      ;
; 6.685 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.218      ;
; 6.687 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.216      ;
; 6.689 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.409      ;
; 6.691 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.398      ;
; 6.692 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.397      ;
; 6.692 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.406      ;
; 6.693 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.396      ;
; 6.693 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.396      ;
; 6.694 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.404      ;
; 6.694 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.404      ;
; 6.694 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.395      ;
; 6.695 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.403      ;
; 6.696 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.402      ;
; 6.697 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.392      ;
; 6.700 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.389      ;
; 6.704 ; picture_size:u_picture_size|sdram_max_addr[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.385      ;
; 6.712 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.980      ;
; 6.712 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.980      ;
; 6.712 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.980      ;
; 6.712 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.980      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.933      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.935      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.935      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.935      ;
; 6.757 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.295     ; 2.935      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.862     ; 1.365      ;
; 6.763 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.136      ;
; 6.763 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.136      ;
; 6.763 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.136      ;
; 6.763 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.136      ;
; 6.776 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.127      ;
; 6.776 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.127      ;
; 6.776 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.127      ;
; 6.776 ; picture_size:u_picture_size|sdram_max_addr[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.127      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.296      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.802 ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.297     ; 2.888      ;
; 6.804 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.285      ;
; 6.805 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.284      ;
; 6.805 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.293      ;
; 6.806 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.283      ;
; 6.806 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.283      ;
; 6.807 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.291      ;
; 6.807 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.291      ;
; 6.807 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.102      ; 3.282      ;
; 6.808 ; picture_size:u_picture_size|sdram_max_addr[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.111      ; 3.290      ;
; 6.808 ; picture_size:u_picture_size|sdram_max_addr[16]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.089      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.915      ; 3.691      ;
; 7.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.915      ; 3.688      ;
; 7.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.915      ; 3.544      ;
; 7.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.915      ; 3.347      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.903      ; 2.570      ;
; 8.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.909      ; 2.554      ;
; 8.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.909      ; 2.538      ;
; 8.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.903      ; 2.442      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.905      ; 2.436      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.903      ; 2.367      ;
; 8.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.915      ; 2.282      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.801      ;
; 8.954 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.558      ; 2.611      ;
; 9.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.554      ;
; 9.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.558      ; 2.536      ;
; 9.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.498      ;
; 9.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.458      ;
; 9.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.558      ; 2.453      ;
; 9.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.413      ;
; 9.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.558      ; 2.412      ;
; 9.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.399      ;
; 9.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.558      ; 2.301      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.859      ; 2.033      ;
; 0.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.859      ; 2.053      ;
; 0.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.863      ; 2.058      ;
; 0.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.095      ;
; 0.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.863      ; 2.098      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.139      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.165      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.167      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.863      ; 2.179      ;
; 0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.863      ; 2.182      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.863      ; 2.218      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.163      ; 1.908      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.152      ; 1.974      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.154      ; 2.010      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.152      ; 2.058      ;
; 0.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.157      ; 2.115      ;
; 0.847 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.157      ; 2.168      ;
; 0.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.152      ; 2.193      ;
; 1.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.163      ; 2.442      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.163      ; 2.448      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.163      ; 2.541      ;
; 1.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.163      ; 2.608      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.931 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.121      ;
; 0.935 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.125      ;
; 0.938 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.128      ;
; 0.939 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.129      ;
; 0.941 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.131      ;
; 0.942 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.132      ;
; 0.959 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.140      ;
; 0.960 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.141      ;
; 0.961 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.142      ;
; 0.961 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.142      ;
; 0.962 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.143      ;
; 0.965 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.146      ;
; 0.966 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.147      ;
; 0.968 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.149      ;
; 0.991 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.384      ;
; 0.995 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.388      ;
; 0.998 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.391      ;
; 0.998 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.188      ;
; 0.999 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.392      ;
; 1.001 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.394      ;
; 1.002 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.395      ;
; 1.002 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.192      ;
; 1.005 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.195      ;
; 1.006 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.196      ;
; 1.008 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.198      ;
; 1.009 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.199      ;
; 1.020 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.404      ;
; 1.021 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.405      ;
; 1.022 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.406      ;
; 1.022 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.406      ;
; 1.022 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.203      ;
; 1.023 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.407      ;
; 1.023 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.204      ;
; 1.024 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.205      ;
; 1.024 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.205      ;
; 1.025 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.206      ;
; 1.026 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.410      ;
; 1.027 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.411      ;
; 1.028 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.209      ;
; 1.029 ; picture_size:u_picture_size|sdram_max_addr[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.413      ;
; 1.029 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.210      ;
; 1.031 ; picture_size:u_picture_size|sdram_max_addr[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.212      ;
; 1.043 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.433      ;
; 1.045 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.438      ;
; 1.045 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.438      ;
; 1.047 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.437      ;
; 1.049 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.442      ;
; 1.049 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.442      ;
; 1.050 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.440      ;
; 1.051 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.441      ;
; 1.052 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.445      ;
; 1.052 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.445      ;
; 1.053 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.446      ;
; 1.053 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.446      ;
; 1.053 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.443      ;
; 1.054 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.444      ;
; 1.055 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.448      ;
; 1.055 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.448      ;
; 1.056 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.449      ;
; 1.056 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.449      ;
; 1.064 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.254      ;
; 1.068 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.258      ;
; 1.070 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.454      ;
; 1.071 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.261      ;
; 1.071 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.455      ;
; 1.072 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.262      ;
; 1.072 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.456      ;
; 1.072 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.456      ;
; 1.073 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.457      ;
; 1.074 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.264      ;
; 1.075 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.265      ;
; 1.075 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.459      ;
; 1.076 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.460      ;
; 1.076 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.460      ;
; 1.077 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.461      ;
; 1.077 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.461      ;
; 1.077 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.461      ;
; 1.078 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.462      ;
; 1.079 ; picture_size:u_picture_size|sdram_max_addr[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.463      ;
; 1.081 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.465      ;
; 1.082 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.466      ;
; 1.084 ; picture_size:u_picture_size|sdram_max_addr[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.468      ;
; 1.086 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.467      ;
; 1.087 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.468      ;
; 1.088 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.469      ;
; 1.088 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.469      ;
; 1.089 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.270      ;
; 1.089 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.470      ;
; 1.090 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.271      ;
; 1.091 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.272      ;
; 1.091 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.272      ;
; 1.092 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.273      ;
; 1.092 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.473      ;
; 1.093 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.474      ;
; 1.095 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.276      ;
; 1.095 ; picture_size:u_picture_size|sdram_max_addr[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.476      ;
; 1.096 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.277      ;
; 1.098 ; picture_size:u_picture_size|sdram_max_addr[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.279      ;
; 1.101 ; picture_size:u_picture_size|sdram_max_addr[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.291      ;
; 1.116 ; picture_size:u_picture_size|sdram_max_addr[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.306      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.494      ;
; 8.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.494      ;
; 8.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.470      ;
; 8.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.470      ;
; 8.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.465      ;
; 8.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.083      ; 2.465      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.470      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.099      ; 2.465      ;
; 8.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.346      ;
; 8.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.346      ;
; 8.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.346      ;
; 8.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.346      ;
; 8.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.344      ;
; 8.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.344      ;
; 8.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.344      ;
; 8.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.344      ;
; 8.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.344      ;
; 8.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.346      ;
; 8.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.346      ;
; 8.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.346      ;
; 8.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.322      ;
; 8.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.322      ;
; 8.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.322      ;
; 8.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.322      ;
; 8.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.317      ;
; 8.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.317      ;
; 8.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.317      ;
; 8.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.087      ; 2.317      ;
; 8.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.320      ;
; 8.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.320      ;
; 8.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.320      ;
; 8.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.320      ;
; 8.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.320      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.315      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.315      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.315      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.315      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.093      ; 2.315      ;
; 8.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.322      ;
; 8.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.322      ;
; 8.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.322      ;
; 8.682 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.317      ;
; 8.682 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.317      ;
; 8.682 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.102      ; 2.317      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.126      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.102      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
; 8.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.097      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.914 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.648      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.624      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 8.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.555      ; 2.619      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.286      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.313 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.262      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.568      ; 2.257      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.142      ;
; 9.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.118      ;
; 9.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.118      ;
; 9.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.118      ;
; 9.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.118      ;
; 9.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.559      ; 2.118      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.964      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.030 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 1.978      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.864      ; 2.000      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.087      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.101      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.873      ; 2.123      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.397      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.860      ; 2.411      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.977      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.151      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.151      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.151      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.149      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.149      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.149      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.149      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.149      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 1.991      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.165      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.165      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.165      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.151      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.151      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.151      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.151      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.163      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.163      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.163      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.163      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.163      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.165      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.165      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.165      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.165      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.186      ; 2.013      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.187      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.187      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.187      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.185      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.185      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.185      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.185      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.185      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.187      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.187      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.187      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.187      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.273      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.287      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.273      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.273      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.287      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.287      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.356      ; 2.309      ;
; 0.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.309      ;
; 0.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.340      ; 2.309      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.578 ; 4.808        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.579 ; 4.809        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[6]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[10]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[9]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[1]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[3]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[5]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de                                                                                                                            ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[0]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[10]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[11]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[12]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[14]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[15]                                                                                                                       ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[2]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[3]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[4]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[5]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[6]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[7]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[8]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[9]                                                                                                                        ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]                                                                                                                         ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]                                                                                                                          ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 4.639 ; 4.823        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[4]                                                                                                                         ;
; 4.640 ; 4.824        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[1]                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[13]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[14]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[15]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[17]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[18]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|sdram_max_addr[19]                                                                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|rd_flag                                                                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:u_picture_size|cmos_h_pixel[10]                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0    ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0   ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.346 ; 9.576        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.346 ; 9.576        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.359 ; 9.589        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.359 ; 9.589        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.361 ; 9.591        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.380 ; 9.564        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.380 ; 9.564        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.380 ; 9.564        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.380 ; 9.564        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.390 ; 9.574        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                                ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d0|clk                                                                                                                                                ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[13]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[14]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[15]|clk                                                                                                                                             ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[5]|clk                                                                                                                                              ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[6]|clk                                                                                                                                              ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[7]|clk                                                                                                                                              ;
; 9.551 ; 9.551        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d1|clk                                                                                                                                                ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[0]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[1]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[2]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|frame_val_flag|clk                                                                                                                                              ;
; 9.560 ; 9.560        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.560 ; 9.560        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.933 ; 2.630 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 1.120 ; 1.692 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 1.459 ; 2.077 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 1.880 ; 2.559 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 1.344 ; 1.968 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 1.933 ; 2.630 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 1.495 ; 2.189 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 1.141 ; 1.727 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 1.137 ; 1.724 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 1.559 ; 2.171 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 0.880 ; 1.433 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 2.506 ; 3.142 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.376 ; 2.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.348 ; 2.925 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.253 ; 2.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.268 ; 2.862 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.276 ; 2.868 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.255 ; 2.841 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.454 ; 3.070 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.357 ; 2.936 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.506 ; 3.142 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.274 ; 2.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.369 ; 2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.353 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.360 ; 2.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.313 ; 2.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.299 ; 2.893 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.350 ; 2.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 4.420 ; 5.127 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.420 ; 5.127 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.166 ; 4.822 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.923 ; 4.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.845 ; -1.408 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.883 ; -1.457 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.078 ; -1.676 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.129 ; -1.743 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.119 ; -1.716 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.108 ; -1.740 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.264 ; -1.930 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.845 ; -1.408 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.869 ; -1.440 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -0.718 ; -1.279 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.678 ; -1.224 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.008 ; -2.607 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -1.984 ; -2.555 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.902 ; -2.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.910 ; -2.488 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.889 ; -2.462 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.088 ; -2.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.992 ; -2.565 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.131 ; -2.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.908 ; -2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.004 ; -2.578 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.989 ; -2.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.990 ; -2.591 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.945 ; -2.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.932 ; -2.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.986 ; -2.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.396 ; -3.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.891 ; -3.524 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.636 ; -3.278 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.396 ; -3.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.376  ; 3.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.178  ; 2.120  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.404  ; 2.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.410  ; 2.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.449  ; 2.367  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.430  ; 2.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.198  ; 2.140  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.447  ; 2.355  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.311  ; 2.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.313  ; 2.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.504  ; 2.391  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.376  ; 3.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.412  ; 2.321  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.478  ; 2.371  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.396  ; 2.305  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.396  ; 2.305  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.213  ; 2.144  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.619  ; 2.491  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.962  ; 2.023  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.165  ; 2.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.224  ; 3.367  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.145  ; 2.195  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.012  ; 2.064  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.153  ; 2.226  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.148  ; 2.216  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.319  ; 2.399  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.224  ; 3.367  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.147  ; 2.198  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.163  ; 2.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.511  ; 2.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.330  ; 2.424  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.377  ; 2.485  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.384  ; 2.493  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.387  ; 2.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.389  ; 2.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.385  ; 2.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.360  ; 2.479  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.675  ; 2.553  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.591  ; 2.474  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.534 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.488 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 4.188  ; 4.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 4.439  ; 4.800  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 4.332  ; 4.457  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.049  ; 4.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.332  ; 4.457  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.150  ; 4.237  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.190  ; 4.291  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.262  ; 4.362  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 4.053  ; 4.132  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.881  ; 3.939  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.888  ; 3.946  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.043  ; 4.123  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 4.044  ; 4.125  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.057  ; 4.144  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 4.151  ; 4.236  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 4.166  ; 4.249  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 4.132  ; 4.211  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 4.149  ; 4.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.056  ; 4.135  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;        ; 3.270  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.912  ; 1.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 1.912  ; 1.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.127  ; 2.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.134  ; 2.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.171  ; 2.092  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.153  ; 2.079  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 1.932  ; 1.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.171  ; 2.083  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.043  ; 1.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.046  ; 1.963  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.228  ; 2.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.101  ; 2.957  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.140  ; 2.052  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.203  ; 2.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 1.946  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.122  ; 2.035  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 1.946  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.340  ; 2.216  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.706  ; 1.767  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.899  ; 1.854  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.754  ; 1.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.880  ; 1.928  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.754  ; 1.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.889  ; 1.959  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.883  ; 1.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.048  ; 2.125  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.954  ; 3.093  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.882  ; 1.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.899  ; 1.967  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.234  ; 2.365  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.058  ; 2.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.106  ; 2.211  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.112  ; 2.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.116  ; 2.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.117  ; 2.221  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.114  ; 2.225  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.090  ; 2.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.389  ; 2.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.308  ; 2.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.769 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.724 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 3.779  ; 3.872  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.637  ; 2.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 3.484  ; 3.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.646  ; 3.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.917  ; 4.036  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.743  ; 3.826  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 3.781  ; 3.877  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.850  ; 3.947  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.649  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.484  ; 3.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.491  ; 3.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.640  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.641  ; 3.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 3.653  ; 3.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.743  ; 3.825  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.758  ; 3.838  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.725  ; 3.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.741  ; 3.821  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.652  ; 3.728  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;        ; 2.889  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.977 ; 1.964 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.128 ; 2.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.977 ; 1.964 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.157 ; 2.144 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.142 ; 2.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.350 ; 2.337 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.265 ; 3.300 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.128 ; 2.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.142 ; 2.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.756 ; 2.755 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.357 ; 2.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.412 ; 2.411 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.424 ; 2.423 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.412 ; 2.411 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.412 ; 2.411 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.405 ; 2.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.405 ; 2.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.951 ; 3.937 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.232 ; 4.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.235 ; 4.221 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.235 ; 4.221 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.237 ; 4.223 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.237 ; 4.223 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 4.129 ; 4.115 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.951 ; 3.937 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.951 ; 3.937 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.232 ; 4.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 4.132 ; 4.118 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.232 ; 4.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 4.228 ; 4.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 4.228 ; 4.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 4.215 ; 4.201 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 4.215 ; 4.201 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.129 ; 4.115 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.726 ; 1.713 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.864 ; 1.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.726 ; 1.713 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.899 ; 1.886 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.884 ; 1.871 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.085 ; 2.072 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.000 ; 3.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.864 ; 1.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.884 ; 1.871 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.476 ; 2.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.091 ; 2.078 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.146 ; 2.145 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.157 ; 2.156 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.146 ; 2.145 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.146 ; 2.145 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.140 ; 2.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.140 ; 2.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.551 ; 3.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.822 ; 3.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.824 ; 3.810 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.824 ; 3.810 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 3.825 ; 3.811 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.825 ; 3.811 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.722 ; 3.708 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.551 ; 3.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.551 ; 3.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.822 ; 3.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.725 ; 3.711 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 3.822 ; 3.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.817 ; 3.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.817 ; 3.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.805 ; 3.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.805 ; 3.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.722 ; 3.708 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.002     ; 2.015     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.156     ; 2.170     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.002     ; 2.015     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.208     ; 2.221     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.183     ; 2.196     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.436     ; 2.449     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.383     ; 3.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.156     ; 2.170     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.183     ; 2.196     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.898     ; 2.899     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.438     ; 2.451     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.505     ; 2.506     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.521     ; 2.522     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.505     ; 2.506     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.505     ; 2.506     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.503     ; 2.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.503     ; 2.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.997     ; 4.011     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.314     ; 4.328     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.318     ; 4.332     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.318     ; 4.332     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.320     ; 4.334     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.320     ; 4.334     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 4.194     ; 4.208     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.997     ; 4.011     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.997     ; 4.011     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.314     ; 4.328     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 4.198     ; 4.212     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.314     ; 4.328     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 4.303     ; 4.317     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 4.303     ; 4.317     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 4.286     ; 4.300     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 4.286     ; 4.300     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.194     ; 4.208     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.750     ; 1.763     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.891     ; 1.905     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.750     ; 1.763     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.947     ; 1.960     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.923     ; 1.936     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.166     ; 2.179     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.115     ; 3.080     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.891     ; 1.905     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.923     ; 1.936     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.613     ; 2.614     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.168     ; 2.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.235     ; 2.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.251     ; 2.252     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.235     ; 2.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.235     ; 2.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.233     ; 2.234     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.233     ; 2.234     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.595     ; 3.609     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.900     ; 3.914     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.903     ; 3.917     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.903     ; 3.917     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 3.905     ; 3.919     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.905     ; 3.919     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.784     ; 3.798     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.595     ; 3.609     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.595     ; 3.609     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.900     ; 3.914     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.788     ; 3.802     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 3.900     ; 3.914     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.889     ; 3.903     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.889     ; 3.903     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.872     ; 3.886     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.872     ; 3.886     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.784     ; 3.798     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.389 ; 0.053 ; 6.680    ; -0.223  ; 4.452               ;
;  cam_pclk                                          ; 3.714 ; 0.581 ; 6.680    ; 0.627   ; 9.346               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.389 ; 0.931 ; N/A      ; N/A     ; 4.666               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.461 ; 0.053 ; 8.002    ; -0.223  ; 4.452               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; -2.901  ; 0.0                 ;
;  cam_pclk                                          ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; -2.901  ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.306 ; 4.450 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.319 ; 2.484 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 3.068 ; 3.213 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 4.017 ; 4.126 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.754 ; 2.927 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 4.306 ; 4.450 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 3.218 ; 3.409 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 2.281 ; 2.494 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.275 ; 2.484 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.376 ; 3.511 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.685 ; 1.949 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.240 ; 5.464 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.952 ; 5.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.900 ; 5.121 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.678 ; 4.889 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.748 ; 4.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.735 ; 4.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.704 ; 4.900 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.165 ; 5.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.913 ; 5.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.240 ; 5.464 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.732 ; 4.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.935 ; 5.168 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.933 ; 5.168 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.883 ; 5.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.794 ; 5.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.778 ; 4.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.923 ; 5.143 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 9.665 ; 9.961 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.665 ; 9.961 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.067 ; 9.409 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.511 ; 8.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.845 ; -1.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.883 ; -1.452 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.078 ; -1.676 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.129 ; -1.743 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.119 ; -1.716 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.108 ; -1.740 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.264 ; -1.930 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.845 ; -1.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.869 ; -1.440 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -0.718 ; -1.100 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.678 ; -1.085 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.008 ; -2.607 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -1.984 ; -2.555 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.902 ; -2.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.910 ; -2.488 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.889 ; -2.462 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.088 ; -2.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.992 ; -2.565 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.131 ; -2.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.908 ; -2.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.004 ; -2.578 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.989 ; -2.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.990 ; -2.591 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.945 ; -2.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.932 ; -2.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.986 ; -2.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.396 ; -3.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.891 ; -3.524 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.636 ; -3.278 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.396 ; -3.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.622  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.577  ; 4.646  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.060  ; 5.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.080  ; 5.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.135  ; 5.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.079  ; 5.229  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.598  ; 4.662  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.101  ; 5.239  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.830  ; 4.939  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.817  ; 4.912  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.204  ; 5.336  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.622  ; 6.648  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.041  ; 5.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.153  ; 5.275  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.056  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.056  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.715  ; 4.807  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 5.436  ; 5.600  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.294  ; 4.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.597  ; 4.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.603  ; 6.577  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.807  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.469  ; 4.397  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.826  ; 4.723  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.835  ; 4.723  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.197  ; 5.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.603  ; 6.577  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.841  ; 4.677  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.854  ; 4.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.630  ; 5.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.233  ; 5.097  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.277  ; 5.169  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.313  ; 5.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.306  ; 5.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.350  ; 5.201  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.306  ; 5.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.298  ; 5.202  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.623  ; 5.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 5.458  ; 5.619  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.233  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.125  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 9.626  ; 9.535  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 10.518 ; 10.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 9.952  ; 9.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.267  ; 9.176  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.952  ; 9.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.550  ; 9.398  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.635  ; 9.514  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.836  ; 9.654  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.315  ; 9.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.905  ; 8.832  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.902  ; 8.831  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.290  ; 9.175  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.283  ; 9.179  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.319  ; 9.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.588  ; 9.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.589  ; 9.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.506  ; 9.356  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 9.559  ; 9.392  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.312  ; 9.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;        ; 6.784  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.912  ; 1.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 1.912  ; 1.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.127  ; 2.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.134  ; 2.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.171  ; 2.092  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.153  ; 2.079  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 1.932  ; 1.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.171  ; 2.083  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.043  ; 1.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.046  ; 1.963  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.228  ; 2.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.101  ; 2.957  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.140  ; 2.052  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.203  ; 2.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 1.946  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.122  ; 2.035  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 1.946  ; 1.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.340  ; 2.216  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.706  ; 1.767  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.899  ; 1.854  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.754  ; 1.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.880  ; 1.928  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.754  ; 1.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.889  ; 1.959  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.883  ; 1.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.048  ; 2.125  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.954  ; 3.093  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.882  ; 1.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.899  ; 1.967  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.234  ; 2.365  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.058  ; 2.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.106  ; 2.211  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.112  ; 2.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.116  ; 2.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.117  ; 2.221  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.114  ; 2.225  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.090  ; 2.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.389  ; 2.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.308  ; 2.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.769 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.724 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 3.779  ; 3.872  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.637  ; 2.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 3.484  ; 3.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.646  ; 3.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.917  ; 4.036  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.743  ; 3.826  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 3.781  ; 3.877  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.850  ; 3.947  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.649  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.484  ; 3.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.491  ; 3.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.640  ; 3.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.641  ; 3.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 3.653  ; 3.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.743  ; 3.825  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.758  ; 3.838  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.725  ; 3.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.741  ; 3.821  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.652  ; 3.728  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ;        ; 2.889  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cam_sda        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 17         ; 0        ; 0        ; 0        ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 29         ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3544       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 22         ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 17         ; 0        ; 0        ; 0        ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 29         ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3544       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 22         ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 99       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 117      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 99       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 117      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 90    ; 90   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 103   ; 103  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Sep 14 09:46:34 2021
Info: Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(52): i2c_dri:u_i2c_dri|dri_clk could not be matched with a register
Warning (332049): Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {dri_clk} -source [get_pins {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -divide_by 400 -master_clock {u_pll|altpll_component|auto_generated|pll1|clk[2]} [get_registers {i2c_dri:u_i2c_dri|dri_clk}] 
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(53): lcd:u_lcd|clk_div:u_clk_div|clk_10m could not be matched with a register
Warning (332049): Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(53): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {clk_10m} -source [get_pins {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -divide_by 10 -master_clock {u_pll|altpll_component|auto_generated|pll1|clk[2]} [get_registers {lcd:u_lcd|clk_div:u_clk_div|clk_10m}] 
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(66): clk_10m could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -rise_to [get_clocks {clk_10m}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -fall_to [get_clocks {clk_10m}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(68): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(69): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(70): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(71): Argument -rise_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk_10m}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -rise_to [get_clocks {clk_10m}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -fall_to [get_clocks {clk_10m}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(74): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(75): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(76): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(77): Argument -fall_from with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk_10m}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(78): dri_clk could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(80): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(81): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(82): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(83): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(84): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(85): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(88): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(89): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(90): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(91): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(92): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(93): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(94): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(95): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(96): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(97): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(100): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(101): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(102): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(103): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(106): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(107): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(112): Argument -rise_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(113): Argument -fall_to with value [get_clocks {clk_10m}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_10m}]  0.020  
Warning (332049): Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(153): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {clk_10m}]  -to  [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[0]}]
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll|altpll_component|auto_generated|pll1|clk[2] was found on node: u_pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info (332146): Worst-case setup slack is 1.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.389               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.714               0.000 cam_pclk 
    Info (332119):     7.461               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.545               0.000 cam_pclk 
    Info (332119):     2.155               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.680               0.000 cam_pclk 
    Info (332119):     8.002               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case removal slack is -0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.162              -1.782 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.604               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.608               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.703               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.616               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll|altpll_component|auto_generated|pll1|clk[2] was found on node: u_pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332140): No fmax paths to report
Info (332146): Worst-case setup slack is 1.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.898               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.857               0.000 cam_pclk 
    Info (332119):     7.647               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.388               0.000 cam_pclk 
    Info (332119):     1.933               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.848               0.000 cam_pclk 
    Info (332119):     8.153               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case removal slack is -0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.223              -2.901 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.516               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.452               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.666               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.496               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u_pll|altpll_component|auto_generated|pll1|clk[2] was found on node: u_pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.394               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.121               0.000 cam_pclk 
    Info (332119):     8.761               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.090               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.581               0.000 cam_pclk 
    Info (332119):     0.931               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.486               0.000 cam_pclk 
    Info (332119):     8.914               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.016               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.627               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.578               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.346               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Tue Sep 14 09:46:36 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


