INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sources_1/new/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sources_1/new/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sim_1/new/uart_rx_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACER/UART_F2/UART_F2.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
