//
// _RV32M_h_
//
// Copyright (C) 2017-2024 Tactical Computing Laboratories, LLC
// All Rights Reserved
// contact@tactcomplabs.com
//
// See LICENSE in the top level directory for licensing details
//

#ifndef _SST_REVCPU_RV32M_H_
#define _SST_REVCPU_RV32M_H_

#include "../RevExt.h"
#include "../RevInstHelpers.h"

#include <cstdint>
#include <functional>
#include <limits>
#include <vector>

namespace SST::RevCPU {

class RV32M : public RevExt {
  // Multiplication High instructions based on signedness of arguments
  static constexpr auto& mulh   = uppermul<true, true>;
  static constexpr auto& mulhu  = uppermul<false, false>;
  static constexpr auto& mulhsu = uppermul<true, false>;

  /// Computes the LOWER half of multiplication, which does not depend on signedness
  static constexpr auto& mul    = oper<std::multiplies, OpKind::Reg>;

  // Division
  static constexpr auto& div    = divrem<DivRem::Div, std::make_signed_t>;
  static constexpr auto& divu   = divrem<DivRem::Div, std::make_unsigned_t>;

  // Remainder
  static constexpr auto& rem    = divrem<DivRem::Rem, std::make_signed_t>;
  static constexpr auto& remu   = divrem<DivRem::Rem, std::make_unsigned_t>;

  // ----------------------------------------------------------------------
  //
  // RISC-V RV32M Instructions
  //
  // ----------------------------------------------------------------------
  struct RevMInstDefaults : RevInstDefaults {
    RevMInstDefaults() {
      SetOpcode( 0b0110011 );
      SetFunct2or7( 0b0000001 );
    }
  };

  // clang-format off
  std::vector<RevInstEntry> RV32MTable = {
    RevMInstDefaults().SetMnemonic("mul %rd, %rs1, %rs2"   ).SetFunct3(0b000).SetImplFunc(mul   ),
    RevMInstDefaults().SetMnemonic("mulh %rd, %rs1, %rs2"  ).SetFunct3(0b001).SetImplFunc(mulh  ),
    RevMInstDefaults().SetMnemonic("mulhsu %rd, %rs1, %rs2").SetFunct3(0b010).SetImplFunc(mulhsu),
    RevMInstDefaults().SetMnemonic("mulhu %rd, %rs1, %rs2" ).SetFunct3(0b011).SetImplFunc(mulhu ),
  };

  std::vector<RevInstEntry> RV32DivTable = {
    RevMInstDefaults().SetMnemonic("div %rd, %rs1, %rs2"   ).SetFunct3(0b100).SetImplFunc(div   ),
    RevMInstDefaults().SetMnemonic("divu %rd, %rs1, %rs2"  ).SetFunct3(0b101).SetImplFunc(divu  ),
    RevMInstDefaults().SetMnemonic("rem %rd, %rs1, %rs2"   ).SetFunct3(0b110).SetImplFunc(rem   ),
    RevMInstDefaults().SetMnemonic("remu %rd, %rs1, %rs20" ).SetFunct3(0b111).SetImplFunc(remu  ),
  };

  // clang-format on

public:
  /// RV32M: standard constructor
  RV32M( const RevFeature* Feature, RevMem* RevMem, SST::Output* Output ) : RevExt( "RV32M", Feature, RevMem, Output ) {
    if( Feature->IsModeEnabled( RV_M ) ) {
      RV32MTable.insert( RV32MTable.end(), RV32DivTable.begin(), RV32DivTable.end() );
    }
    SetTable( std::move( RV32MTable ) );
  }
};  // end class RV32I

}  // namespace SST::RevCPU

#endif
