Analysis & Synthesis report for vga
Wed Apr 05 19:05:03 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated
 12. Source assignments for vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated
 13. Parameter Settings for User Entity Instance: clock_controller:clock_controller_inst
 14. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: vga_data8:vga_data8
 16. Parameter Settings for User Entity Instance: vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 05 19:05:03 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; vga                                      ;
; Top-level Entity Name              ; top                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 619                                      ;
;     Total combinational functions  ; 618                                      ;
;     Dedicated logic registers      ; 127                                      ;
; Total registers                    ; 127                                      ;
; Total pins                         ; 37                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,096                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; top                ; vga                ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; rgb.v                            ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/vga_clock/rgb.v                            ;
; top.v                            ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/vga_clock/top.v                            ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; D:/ZXOPEN2017/DE2/class/vga_clock/pll.v                            ;
; vga_data8.v                      ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v                      ;
; rom256_digits.v                  ; yes             ; User Wizard-Generated File   ; D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v                  ;
; ram256_data.v                    ; yes             ; User Wizard-Generated File   ; D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v                    ;
; clock_controller.v               ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v               ;
; b2bcd_99.v                       ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v                       ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_fq71.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fq71.tdf           ;
; db/altsyncram_fpc1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf        ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/abs_divider.inc       ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc   ;
; db/lpm_divide_1dm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/lpm_divide_1dm.tdf            ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/sign_div_unsign_bkh.tdf       ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf             ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_lkc.tdf               ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_mkc.tdf               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 619   ;
;                                             ;       ;
; Total combinational functions               ; 618   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 140   ;
;     -- 3 input functions                    ; 138   ;
;     -- <=2 input functions                  ; 340   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 326   ;
;     -- arithmetic mode                      ; 292   ;
;                                             ;       ;
; Total registers                             ; 127   ;
;     -- Dedicated logic registers            ; 127   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 37    ;
; Total memory bits                           ; 4096  ;
; Total PLLs                                  ; 1     ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 128   ;
; Total fan-out                               ; 2221  ;
; Average fan-out                             ; 2.78  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 618 (0)           ; 127 (0)      ; 4096        ; 0            ; 0       ; 0         ; 37   ; 0            ; |top                                                                                                                         ; work         ;
;    |b2bcd_99:b2bcd_99_inst1|                 ; 69 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_1dm:auto_generated|     ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;    |b2bcd_99:b2bcd_99_inst2|                 ; 69 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst2                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_1dm:auto_generated|     ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;    |b2bcd_99:b2bcd_99_inst3|                 ; 69 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst3                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_1dm:auto_generated|     ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;    |b2bcd_99:b2bcd_99_inst4|                 ; 69 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst4                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_1dm:auto_generated|     ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;    |clock_controller:clock_controller_inst|  ; 163 (163)         ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_controller:clock_controller_inst                                                                                  ; work         ;
;    |pll:pll|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll                                                                                                                 ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll|altpll:altpll_component                                                                                         ; work         ;
;    |vga_data8:vga_data8|                     ; 179 (179)         ; 74 (74)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8                                                                                                     ; work         ;
;       |ram256_data:ram256_data|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|ram256_data:ram256_data                                                                             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component                                             ; work         ;
;             |altsyncram_fpc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated              ; work         ;
;       |rom256_digits:rom256_digits|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|rom256_digits:rom256_digits                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_fq71:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+
; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; data16.mif ;
; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; digits.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 127   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; clock_controller:clock_controller_inst|clk_10ms ; 33      ;
; Total number of inverted registers = 1          ;         ;
+-------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|vga_data8:vga_data8|hcnt[17]                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|vga_data8:vga_data8|addr_rom[5]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|clock_controller:clock_controller_inst|data[0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|clock_controller:clock_controller_inst|data[9]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|clock_controller:clock_controller_inst|data[16] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|clock_controller:clock_controller_inst|data[27] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_controller:clock_controller_inst ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; T10ms          ; 250000 ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------+
; Parameter Name                ; Value             ; Type                     ;
+-------------------------------+-------------------+--------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                  ;
; PLL_TYPE                      ; AUTO              ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                  ;
; LOCK_LOW                      ; 1                 ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                  ;
; SKIP_VCO                      ; OFF               ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                  ;
; BANDWIDTH                     ; 0                 ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; VCO_MIN                       ; 0                 ; Untyped                  ;
; VCO_MAX                       ; 0                 ; Untyped                  ;
; VCO_CENTER                    ; 0                 ; Untyped                  ;
; PFD_MIN                       ; 0                 ; Untyped                  ;
; PFD_MAX                       ; 0                 ; Untyped                  ;
; M_INITIAL                     ; 0                 ; Untyped                  ;
; M                             ; 0                 ; Untyped                  ;
; N                             ; 1                 ; Untyped                  ;
; M2                            ; 1                 ; Untyped                  ;
; N2                            ; 1                 ; Untyped                  ;
; SS                            ; 1                 ; Untyped                  ;
; C0_HIGH                       ; 0                 ; Untyped                  ;
; C1_HIGH                       ; 0                 ; Untyped                  ;
; C2_HIGH                       ; 0                 ; Untyped                  ;
; C3_HIGH                       ; 0                 ; Untyped                  ;
; C4_HIGH                       ; 0                 ; Untyped                  ;
; C5_HIGH                       ; 0                 ; Untyped                  ;
; C6_HIGH                       ; 0                 ; Untyped                  ;
; C7_HIGH                       ; 0                 ; Untyped                  ;
; C8_HIGH                       ; 0                 ; Untyped                  ;
; C9_HIGH                       ; 0                 ; Untyped                  ;
; C0_LOW                        ; 0                 ; Untyped                  ;
; C1_LOW                        ; 0                 ; Untyped                  ;
; C2_LOW                        ; 0                 ; Untyped                  ;
; C3_LOW                        ; 0                 ; Untyped                  ;
; C4_LOW                        ; 0                 ; Untyped                  ;
; C5_LOW                        ; 0                 ; Untyped                  ;
; C6_LOW                        ; 0                 ; Untyped                  ;
; C7_LOW                        ; 0                 ; Untyped                  ;
; C8_LOW                        ; 0                 ; Untyped                  ;
; C9_LOW                        ; 0                 ; Untyped                  ;
; C0_INITIAL                    ; 0                 ; Untyped                  ;
; C1_INITIAL                    ; 0                 ; Untyped                  ;
; C2_INITIAL                    ; 0                 ; Untyped                  ;
; C3_INITIAL                    ; 0                 ; Untyped                  ;
; C4_INITIAL                    ; 0                 ; Untyped                  ;
; C5_INITIAL                    ; 0                 ; Untyped                  ;
; C6_INITIAL                    ; 0                 ; Untyped                  ;
; C7_INITIAL                    ; 0                 ; Untyped                  ;
; C8_INITIAL                    ; 0                 ; Untyped                  ;
; C9_INITIAL                    ; 0                 ; Untyped                  ;
; C0_MODE                       ; BYPASS            ; Untyped                  ;
; C1_MODE                       ; BYPASS            ; Untyped                  ;
; C2_MODE                       ; BYPASS            ; Untyped                  ;
; C3_MODE                       ; BYPASS            ; Untyped                  ;
; C4_MODE                       ; BYPASS            ; Untyped                  ;
; C5_MODE                       ; BYPASS            ; Untyped                  ;
; C6_MODE                       ; BYPASS            ; Untyped                  ;
; C7_MODE                       ; BYPASS            ; Untyped                  ;
; C8_MODE                       ; BYPASS            ; Untyped                  ;
; C9_MODE                       ; BYPASS            ; Untyped                  ;
; C0_PH                         ; 0                 ; Untyped                  ;
; C1_PH                         ; 0                 ; Untyped                  ;
; C2_PH                         ; 0                 ; Untyped                  ;
; C3_PH                         ; 0                 ; Untyped                  ;
; C4_PH                         ; 0                 ; Untyped                  ;
; C5_PH                         ; 0                 ; Untyped                  ;
; C6_PH                         ; 0                 ; Untyped                  ;
; C7_PH                         ; 0                 ; Untyped                  ;
; C8_PH                         ; 0                 ; Untyped                  ;
; C9_PH                         ; 0                 ; Untyped                  ;
; L0_HIGH                       ; 1                 ; Untyped                  ;
; L1_HIGH                       ; 1                 ; Untyped                  ;
; G0_HIGH                       ; 1                 ; Untyped                  ;
; G1_HIGH                       ; 1                 ; Untyped                  ;
; G2_HIGH                       ; 1                 ; Untyped                  ;
; G3_HIGH                       ; 1                 ; Untyped                  ;
; E0_HIGH                       ; 1                 ; Untyped                  ;
; E1_HIGH                       ; 1                 ; Untyped                  ;
; E2_HIGH                       ; 1                 ; Untyped                  ;
; E3_HIGH                       ; 1                 ; Untyped                  ;
; L0_LOW                        ; 1                 ; Untyped                  ;
; L1_LOW                        ; 1                 ; Untyped                  ;
; G0_LOW                        ; 1                 ; Untyped                  ;
; G1_LOW                        ; 1                 ; Untyped                  ;
; G2_LOW                        ; 1                 ; Untyped                  ;
; G3_LOW                        ; 1                 ; Untyped                  ;
; E0_LOW                        ; 1                 ; Untyped                  ;
; E1_LOW                        ; 1                 ; Untyped                  ;
; E2_LOW                        ; 1                 ; Untyped                  ;
; E3_LOW                        ; 1                 ; Untyped                  ;
; L0_INITIAL                    ; 1                 ; Untyped                  ;
; L1_INITIAL                    ; 1                 ; Untyped                  ;
; G0_INITIAL                    ; 1                 ; Untyped                  ;
; G1_INITIAL                    ; 1                 ; Untyped                  ;
; G2_INITIAL                    ; 1                 ; Untyped                  ;
; G3_INITIAL                    ; 1                 ; Untyped                  ;
; E0_INITIAL                    ; 1                 ; Untyped                  ;
; E1_INITIAL                    ; 1                 ; Untyped                  ;
; E2_INITIAL                    ; 1                 ; Untyped                  ;
; E3_INITIAL                    ; 1                 ; Untyped                  ;
; L0_MODE                       ; BYPASS            ; Untyped                  ;
; L1_MODE                       ; BYPASS            ; Untyped                  ;
; G0_MODE                       ; BYPASS            ; Untyped                  ;
; G1_MODE                       ; BYPASS            ; Untyped                  ;
; G2_MODE                       ; BYPASS            ; Untyped                  ;
; G3_MODE                       ; BYPASS            ; Untyped                  ;
; E0_MODE                       ; BYPASS            ; Untyped                  ;
; E1_MODE                       ; BYPASS            ; Untyped                  ;
; E2_MODE                       ; BYPASS            ; Untyped                  ;
; E3_MODE                       ; BYPASS            ; Untyped                  ;
; L0_PH                         ; 0                 ; Untyped                  ;
; L1_PH                         ; 0                 ; Untyped                  ;
; G0_PH                         ; 0                 ; Untyped                  ;
; G1_PH                         ; 0                 ; Untyped                  ;
; G2_PH                         ; 0                 ; Untyped                  ;
; G3_PH                         ; 0                 ; Untyped                  ;
; E0_PH                         ; 0                 ; Untyped                  ;
; E1_PH                         ; 0                 ; Untyped                  ;
; E2_PH                         ; 0                 ; Untyped                  ;
; E3_PH                         ; 0                 ; Untyped                  ;
; M_PH                          ; 0                 ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE           ;
+-------------------------------+-------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_data8:vga_data8 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ha             ; 128   ; Signed Integer                          ;
; hb             ; 88    ; Signed Integer                          ;
; hc             ; 800   ; Signed Integer                          ;
; hd             ; 40    ; Signed Integer                          ;
; he             ; 1056  ; Signed Integer                          ;
; va             ; 4     ; Signed Integer                          ;
; vb             ; 23    ; Signed Integer                          ;
; vc             ; 600   ; Signed Integer                          ;
; vd             ; 1     ; Signed Integer                          ;
; ve             ; 628   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; digits.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_fq71      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; data16.mif           ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fpc1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst4|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: b2bcd_99:b2bcd_99_inst3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                               ;
; Entity Instance                           ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Apr 05 19:04:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Info: Found 1 design units, including 1 entities, in source file rgb.v
    Info: Found entity 1: rgb
Info: Found 1 design units, including 1 entities, in source file top.v
    Info: Found entity 1: top
Info: Found 1 design units, including 1 entities, in source file top_tb.v
    Info: Found entity 1: top_tb
Info: Found 1 design units, including 1 entities, in source file vga.v
    Info: Found entity 1: vga
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file rom64_zx.v
    Info: Found entity 1: rom64_zx
Info: Found 1 design units, including 1 entities, in source file vga_zxzx.v
    Info: Found entity 1: vga_zxzx
Info: Found 1 design units, including 1 entities, in source file vga_zx.v
    Info: Found entity 1: vga_zx
Info: Found 1 design units, including 1 entities, in source file vga_data8.v
    Info: Found entity 1: vga_data8
Info: Found 1 design units, including 1 entities, in source file rom256_digits.v
    Info: Found entity 1: rom256_digits
Info: Found 1 design units, including 1 entities, in source file ram256_data.v
    Info: Found entity 1: ram256_data
Info: Found 1 design units, including 1 entities, in source file seg7.v
    Info: Found entity 1: seg7
Info: Found 1 design units, including 1 entities, in source file clock_controller.v
    Info: Found entity 1: clock_controller
Info: Found 1 design units, including 1 entities, in source file b2bcd_99.v
    Info: Found entity 1: b2bcd_99
Info: Elaborating entity "top" for the top level hierarchy
Info: Elaborating entity "clock_controller" for hierarchy "clock_controller:clock_controller_inst"
Info: Elaborating entity "b2bcd_99" for hierarchy "b2bcd_99:b2bcd_99_inst1"
Info: Elaborating entity "pll" for hierarchy "pll:pll"
Info: Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "vga_data8" for hierarchy "vga_data8:vga_data8"
Warning (10230): Verilog HDL assignment warning at vga_data8.v(45): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_data8.v(46): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_data8.v(48): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_data8.v(52): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_data8.v(54): truncated value with size 12 to match size of target (8)
Info: Elaborating entity "rom256_digits" for hierarchy "vga_data8:vga_data8|rom256_digits:rom256_digits"
Info: Elaborating entity "altsyncram" for hierarchy "vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component"
Info: Instantiated megafunction "vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "digits.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fq71.tdf
    Info: Found entity 1: altsyncram_fq71
Info: Elaborating entity "altsyncram_fq71" for hierarchy "vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated"
Info: Elaborating entity "ram256_data" for hierarchy "vga_data8:vga_data8|ram256_data:ram256_data"
Info: Elaborating entity "altsyncram" for hierarchy "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component"
Info: Instantiated megafunction "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "data16.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fpc1.tdf
    Info: Found entity 1: altsyncram_fpc1
Info: Elaborating entity "altsyncram_fpc1" for hierarchy "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated"
Info: Elaborating entity "rgb" for hierarchy "rgb:rgb"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "b2bcd_99:b2bcd_99_inst1|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "b2bcd_99:b2bcd_99_inst4|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "b2bcd_99:b2bcd_99_inst2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "b2bcd_99:b2bcd_99_inst3|Div0"
Info: Elaborated megafunction instantiation "b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0"
Info: Instantiated megafunction "b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info: Found entity 1: lpm_divide_1dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info: Found entity 1: alt_u_div_ove
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Warning: Ignored assignments for entity "vga" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id "Root Region" is ignored
Info: Implemented 678 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 35 output pins
    Info: Implemented 624 logic cells
    Info: Implemented 16 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Wed Apr 05 19:05:03 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


