$comment
	File created using the following command:
		vcd file MIPC_RISK_SimpleCPU.msim.vcd -direction
$end
$date
	Wed Mar 13 14:13:35 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module top_level_vlg_vec_tst $end
$var reg 32 ! data [31:0] $end
$var reg 8 " DMEM_address [7:0] $end
$var reg 8 # IMEM_address [7:0] $end
$var reg 1 $ inclock $end
$var reg 1 % WriteEnable $end
$var wire 1 & DMEM_data [31] $end
$var wire 1 ' DMEM_data [30] $end
$var wire 1 ( DMEM_data [29] $end
$var wire 1 ) DMEM_data [28] $end
$var wire 1 * DMEM_data [27] $end
$var wire 1 + DMEM_data [26] $end
$var wire 1 , DMEM_data [25] $end
$var wire 1 - DMEM_data [24] $end
$var wire 1 . DMEM_data [23] $end
$var wire 1 / DMEM_data [22] $end
$var wire 1 0 DMEM_data [21] $end
$var wire 1 1 DMEM_data [20] $end
$var wire 1 2 DMEM_data [19] $end
$var wire 1 3 DMEM_data [18] $end
$var wire 1 4 DMEM_data [17] $end
$var wire 1 5 DMEM_data [16] $end
$var wire 1 6 DMEM_data [15] $end
$var wire 1 7 DMEM_data [14] $end
$var wire 1 8 DMEM_data [13] $end
$var wire 1 9 DMEM_data [12] $end
$var wire 1 : DMEM_data [11] $end
$var wire 1 ; DMEM_data [10] $end
$var wire 1 < DMEM_data [9] $end
$var wire 1 = DMEM_data [8] $end
$var wire 1 > DMEM_data [7] $end
$var wire 1 ? DMEM_data [6] $end
$var wire 1 @ DMEM_data [5] $end
$var wire 1 A DMEM_data [4] $end
$var wire 1 B DMEM_data [3] $end
$var wire 1 C DMEM_data [2] $end
$var wire 1 D DMEM_data [1] $end
$var wire 1 E DMEM_data [0] $end
$var wire 1 F IMEM_data [31] $end
$var wire 1 G IMEM_data [30] $end
$var wire 1 H IMEM_data [29] $end
$var wire 1 I IMEM_data [28] $end
$var wire 1 J IMEM_data [27] $end
$var wire 1 K IMEM_data [26] $end
$var wire 1 L IMEM_data [25] $end
$var wire 1 M IMEM_data [24] $end
$var wire 1 N IMEM_data [23] $end
$var wire 1 O IMEM_data [22] $end
$var wire 1 P IMEM_data [21] $end
$var wire 1 Q IMEM_data [20] $end
$var wire 1 R IMEM_data [19] $end
$var wire 1 S IMEM_data [18] $end
$var wire 1 T IMEM_data [17] $end
$var wire 1 U IMEM_data [16] $end
$var wire 1 V IMEM_data [15] $end
$var wire 1 W IMEM_data [14] $end
$var wire 1 X IMEM_data [13] $end
$var wire 1 Y IMEM_data [12] $end
$var wire 1 Z IMEM_data [11] $end
$var wire 1 [ IMEM_data [10] $end
$var wire 1 \ IMEM_data [9] $end
$var wire 1 ] IMEM_data [8] $end
$var wire 1 ^ IMEM_data [7] $end
$var wire 1 _ IMEM_data [6] $end
$var wire 1 ` IMEM_data [5] $end
$var wire 1 a IMEM_data [4] $end
$var wire 1 b IMEM_data [3] $end
$var wire 1 c IMEM_data [2] $end
$var wire 1 d IMEM_data [1] $end
$var wire 1 e IMEM_data [0] $end
$var wire 1 f sampler $end
$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var tri1 1 j devclrn $end
$var tri1 1 k devpor $end
$var tri1 1 l devoe $end
$var wire 1 m DMEM_data[31]~output_o $end
$var wire 1 n DMEM_data[30]~output_o $end
$var wire 1 o DMEM_data[29]~output_o $end
$var wire 1 p DMEM_data[28]~output_o $end
$var wire 1 q DMEM_data[27]~output_o $end
$var wire 1 r DMEM_data[26]~output_o $end
$var wire 1 s DMEM_data[25]~output_o $end
$var wire 1 t DMEM_data[24]~output_o $end
$var wire 1 u DMEM_data[23]~output_o $end
$var wire 1 v DMEM_data[22]~output_o $end
$var wire 1 w DMEM_data[21]~output_o $end
$var wire 1 x DMEM_data[20]~output_o $end
$var wire 1 y DMEM_data[19]~output_o $end
$var wire 1 z DMEM_data[18]~output_o $end
$var wire 1 { DMEM_data[17]~output_o $end
$var wire 1 | DMEM_data[16]~output_o $end
$var wire 1 } DMEM_data[15]~output_o $end
$var wire 1 ~ DMEM_data[14]~output_o $end
$var wire 1 !! DMEM_data[13]~output_o $end
$var wire 1 "! DMEM_data[12]~output_o $end
$var wire 1 #! DMEM_data[11]~output_o $end
$var wire 1 $! DMEM_data[10]~output_o $end
$var wire 1 %! DMEM_data[9]~output_o $end
$var wire 1 &! DMEM_data[8]~output_o $end
$var wire 1 '! DMEM_data[7]~output_o $end
$var wire 1 (! DMEM_data[6]~output_o $end
$var wire 1 )! DMEM_data[5]~output_o $end
$var wire 1 *! DMEM_data[4]~output_o $end
$var wire 1 +! DMEM_data[3]~output_o $end
$var wire 1 ,! DMEM_data[2]~output_o $end
$var wire 1 -! DMEM_data[1]~output_o $end
$var wire 1 .! DMEM_data[0]~output_o $end
$var wire 1 /! IMEM_data[31]~output_o $end
$var wire 1 0! IMEM_data[30]~output_o $end
$var wire 1 1! IMEM_data[29]~output_o $end
$var wire 1 2! IMEM_data[28]~output_o $end
$var wire 1 3! IMEM_data[27]~output_o $end
$var wire 1 4! IMEM_data[26]~output_o $end
$var wire 1 5! IMEM_data[25]~output_o $end
$var wire 1 6! IMEM_data[24]~output_o $end
$var wire 1 7! IMEM_data[23]~output_o $end
$var wire 1 8! IMEM_data[22]~output_o $end
$var wire 1 9! IMEM_data[21]~output_o $end
$var wire 1 :! IMEM_data[20]~output_o $end
$var wire 1 ;! IMEM_data[19]~output_o $end
$var wire 1 <! IMEM_data[18]~output_o $end
$var wire 1 =! IMEM_data[17]~output_o $end
$var wire 1 >! IMEM_data[16]~output_o $end
$var wire 1 ?! IMEM_data[15]~output_o $end
$var wire 1 @! IMEM_data[14]~output_o $end
$var wire 1 A! IMEM_data[13]~output_o $end
$var wire 1 B! IMEM_data[12]~output_o $end
$var wire 1 C! IMEM_data[11]~output_o $end
$var wire 1 D! IMEM_data[10]~output_o $end
$var wire 1 E! IMEM_data[9]~output_o $end
$var wire 1 F! IMEM_data[8]~output_o $end
$var wire 1 G! IMEM_data[7]~output_o $end
$var wire 1 H! IMEM_data[6]~output_o $end
$var wire 1 I! IMEM_data[5]~output_o $end
$var wire 1 J! IMEM_data[4]~output_o $end
$var wire 1 K! IMEM_data[3]~output_o $end
$var wire 1 L! IMEM_data[2]~output_o $end
$var wire 1 M! IMEM_data[1]~output_o $end
$var wire 1 N! IMEM_data[0]~output_o $end
$var wire 1 O! WriteEnable~input_o $end
$var wire 1 P! inclock~input_o $end
$var wire 1 Q! inclock~inputclkctrl_outclk $end
$var wire 1 R! data[18]~input_o $end
$var wire 1 S! DMEM_address[0]~input_o $end
$var wire 1 T! DMEM_address[1]~input_o $end
$var wire 1 U! DMEM_address[2]~input_o $end
$var wire 1 V! DMEM_address[3]~input_o $end
$var wire 1 W! DMEM_address[4]~input_o $end
$var wire 1 X! DMEM_address[5]~input_o $end
$var wire 1 Y! DMEM_address[6]~input_o $end
$var wire 1 Z! DMEM_address[7]~input_o $end
$var wire 1 [! data[19]~input_o $end
$var wire 1 \! data[20]~input_o $end
$var wire 1 ]! data[21]~input_o $end
$var wire 1 ^! data[22]~input_o $end
$var wire 1 _! data[23]~input_o $end
$var wire 1 `! data[24]~input_o $end
$var wire 1 a! data[25]~input_o $end
$var wire 1 b! data[26]~input_o $end
$var wire 1 c! data[27]~input_o $end
$var wire 1 d! data[28]~input_o $end
$var wire 1 e! data[29]~input_o $end
$var wire 1 f! data[30]~input_o $end
$var wire 1 g! data[31]~input_o $end
$var wire 1 h! data[0]~input_o $end
$var wire 1 i! data[1]~input_o $end
$var wire 1 j! data[2]~input_o $end
$var wire 1 k! data[3]~input_o $end
$var wire 1 l! data[4]~input_o $end
$var wire 1 m! data[5]~input_o $end
$var wire 1 n! data[6]~input_o $end
$var wire 1 o! data[7]~input_o $end
$var wire 1 p! data[8]~input_o $end
$var wire 1 q! data[9]~input_o $end
$var wire 1 r! data[10]~input_o $end
$var wire 1 s! data[11]~input_o $end
$var wire 1 t! data[12]~input_o $end
$var wire 1 u! data[13]~input_o $end
$var wire 1 v! data[14]~input_o $end
$var wire 1 w! data[15]~input_o $end
$var wire 1 x! data[16]~input_o $end
$var wire 1 y! data[17]~input_o $end
$var wire 1 z! IMEM_address[0]~input_o $end
$var wire 1 {! IMEM_address[1]~input_o $end
$var wire 1 |! IMEM_address[2]~input_o $end
$var wire 1 }! IMEM_address[3]~input_o $end
$var wire 1 ~! IMEM_address[4]~input_o $end
$var wire 1 !" IMEM_address[5]~input_o $end
$var wire 1 "" IMEM_address[6]~input_o $end
$var wire 1 #" IMEM_address[7]~input_o $end
$var wire 1 $" DMEM|sram|ram_block|auto_generated|q_a [31] $end
$var wire 1 %" DMEM|sram|ram_block|auto_generated|q_a [30] $end
$var wire 1 &" DMEM|sram|ram_block|auto_generated|q_a [29] $end
$var wire 1 '" DMEM|sram|ram_block|auto_generated|q_a [28] $end
$var wire 1 (" DMEM|sram|ram_block|auto_generated|q_a [27] $end
$var wire 1 )" DMEM|sram|ram_block|auto_generated|q_a [26] $end
$var wire 1 *" DMEM|sram|ram_block|auto_generated|q_a [25] $end
$var wire 1 +" DMEM|sram|ram_block|auto_generated|q_a [24] $end
$var wire 1 ," DMEM|sram|ram_block|auto_generated|q_a [23] $end
$var wire 1 -" DMEM|sram|ram_block|auto_generated|q_a [22] $end
$var wire 1 ." DMEM|sram|ram_block|auto_generated|q_a [21] $end
$var wire 1 /" DMEM|sram|ram_block|auto_generated|q_a [20] $end
$var wire 1 0" DMEM|sram|ram_block|auto_generated|q_a [19] $end
$var wire 1 1" DMEM|sram|ram_block|auto_generated|q_a [18] $end
$var wire 1 2" DMEM|sram|ram_block|auto_generated|q_a [17] $end
$var wire 1 3" DMEM|sram|ram_block|auto_generated|q_a [16] $end
$var wire 1 4" DMEM|sram|ram_block|auto_generated|q_a [15] $end
$var wire 1 5" DMEM|sram|ram_block|auto_generated|q_a [14] $end
$var wire 1 6" DMEM|sram|ram_block|auto_generated|q_a [13] $end
$var wire 1 7" DMEM|sram|ram_block|auto_generated|q_a [12] $end
$var wire 1 8" DMEM|sram|ram_block|auto_generated|q_a [11] $end
$var wire 1 9" DMEM|sram|ram_block|auto_generated|q_a [10] $end
$var wire 1 :" DMEM|sram|ram_block|auto_generated|q_a [9] $end
$var wire 1 ;" DMEM|sram|ram_block|auto_generated|q_a [8] $end
$var wire 1 <" DMEM|sram|ram_block|auto_generated|q_a [7] $end
$var wire 1 =" DMEM|sram|ram_block|auto_generated|q_a [6] $end
$var wire 1 >" DMEM|sram|ram_block|auto_generated|q_a [5] $end
$var wire 1 ?" DMEM|sram|ram_block|auto_generated|q_a [4] $end
$var wire 1 @" DMEM|sram|ram_block|auto_generated|q_a [3] $end
$var wire 1 A" DMEM|sram|ram_block|auto_generated|q_a [2] $end
$var wire 1 B" DMEM|sram|ram_block|auto_generated|q_a [1] $end
$var wire 1 C" DMEM|sram|ram_block|auto_generated|q_a [0] $end
$var wire 1 D" IMEM|srom|rom_block|auto_generated|q_a [31] $end
$var wire 1 E" IMEM|srom|rom_block|auto_generated|q_a [30] $end
$var wire 1 F" IMEM|srom|rom_block|auto_generated|q_a [29] $end
$var wire 1 G" IMEM|srom|rom_block|auto_generated|q_a [28] $end
$var wire 1 H" IMEM|srom|rom_block|auto_generated|q_a [27] $end
$var wire 1 I" IMEM|srom|rom_block|auto_generated|q_a [26] $end
$var wire 1 J" IMEM|srom|rom_block|auto_generated|q_a [25] $end
$var wire 1 K" IMEM|srom|rom_block|auto_generated|q_a [24] $end
$var wire 1 L" IMEM|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 M" IMEM|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 N" IMEM|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 O" IMEM|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 P" IMEM|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 Q" IMEM|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 R" IMEM|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 S" IMEM|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 T" IMEM|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 U" IMEM|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 V" IMEM|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 W" IMEM|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 X" IMEM|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 Y" IMEM|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 Z" IMEM|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 [" IMEM|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 \" IMEM|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 ]" IMEM|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 ^" IMEM|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 _" IMEM|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 `" IMEM|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 a" IMEM|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 b" IMEM|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 c" IMEM|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 d" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [17] $end
$var wire 1 e" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [16] $end
$var wire 1 f" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [15] $end
$var wire 1 g" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [14] $end
$var wire 1 h" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [13] $end
$var wire 1 i" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [12] $end
$var wire 1 j" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [11] $end
$var wire 1 k" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [10] $end
$var wire 1 l" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [9] $end
$var wire 1 m" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 n" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 o" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 p" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 q" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 r" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 s" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 t" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 u" DMEM|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 v" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 w" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 x" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 y" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 z" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 {" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 |" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 }" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ~" DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 !# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 "# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ## DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 $# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 %# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 &# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 '# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 (# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 )# DMEM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 *# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 +# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 ,# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 -# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 .# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 /# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 0# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 1# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 2# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 3# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 4# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 5# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 6# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 7# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 8# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 9# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 :# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 ;# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 <# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 =# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ># IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ?# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 @# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 A# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 B# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 C# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 D# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 E# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 F# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 G# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 H# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 I# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 J# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 K# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 L# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 M# IMEM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001010001000001110111100100111 !
b0 "
b0 #
0$
0%
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
xf
0g
1h
xi
1j
1k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
1a!
0b!
1c!
0d!
0e!
0f!
1g!
1h!
1i!
1j!
0k!
0l!
1m!
0n!
0o!
1p!
1q!
1r!
1s!
0t!
1u!
1v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
$end
#150000
1$
1P!
1Q!
0f
#150001
1)#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1C"
1?"
1;"
17"
13"
1/"
1+"
1'"
1.!
1*!
1&!
1"!
1|
1x
1t
1p
1E
1A
1=
19
15
11
1-
1)
#300000
b1 "
b1 #
0$
1z!
1S!
0P!
0Q!
1f
#320000
1%
1O!
0f
#450000
1$
1P!
1Q!
1f
#450001
1L#
1K#
1J#
1H#
1G#
1F#
1D#
1C#
1B#
1@#
1?#
1>#
1<#
1;#
1:#
18#
17#
16#
14#
13#
12#
10#
1/#
1.#
1(#
1'#
0%#
1$#
1~"
1}"
1|"
0{"
1z"
1y"
1x"
0w"
0s"
1r"
0o"
1n"
1l"
0k"
1h"
1b"
1a"
1`"
1^"
1]"
1\"
1Z"
1Y"
1X"
1V"
1U"
1T"
1R"
1Q"
1P"
1N"
1M"
1L"
1J"
1I"
1H"
1F"
1E"
1D"
1B"
1A"
0?"
1>"
1:"
19"
18"
07"
16"
15"
14"
03"
0/"
1."
0+"
1*"
1("
0'"
1$"
1M!
1L!
1K!
1I!
1H!
1G!
1E!
1D!
1C!
1A!
1@!
1?!
1=!
1<!
1;!
19!
18!
17!
15!
14!
13!
11!
10!
1/!
1-!
1,!
0*!
1)!
1%!
1$!
1#!
0"!
1!!
1~
1}
0|
0x
1w
0t
1s
1q
0p
1m
1d
1c
1b
1`
1_
1^
1\
1[
1Z
1X
1W
1V
1T
1S
1R
1P
1O
1N
1L
1K
1J
1H
1G
1F
1D
1C
0A
1@
1<
1;
1:
09
18
17
16
05
01
10
0-
1,
1*
0)
1&
#600000
b11 "
b11 #
b10 "
b10 #
0%
0$
0z!
1{!
0S!
1T!
0O!
0P!
0Q!
0f
#750000
1$
1P!
1Q!
1f
#750001
1M#
0L#
1I#
0H#
1E#
0D#
1A#
0@#
1=#
0<#
19#
08#
15#
04#
11#
00#
0'#
1%#
0}"
0|"
1{"
0y"
0x"
1w"
1v"
1s"
1o"
0l"
1k"
1j"
0h"
1c"
0b"
1_"
0^"
1["
0Z"
1W"
0V"
1S"
0R"
1O"
0N"
1K"
0J"
1G"
0F"
0A"
1?"
09"
08"
17"
05"
04"
13"
12"
1/"
1+"
0("
1'"
1&"
0$"
1N!
0M!
1J!
0I!
1F!
0E!
1B!
0A!
1>!
0=!
1:!
09!
16!
05!
12!
01!
0,!
1*!
0$!
0#!
1"!
0~
0}
1|
1{
1x
1t
0q
1p
1o
0m
1e
0d
1a
0`
1]
0\
1Y
0X
1U
0T
1Q
0P
1M
0L
1I
0H
0C
1A
0;
0:
19
07
06
15
14
11
1-
0*
1)
1(
0&
#900000
b11 "
b11 #
0$
1z!
1S!
0P!
0Q!
0f
#1050000
1$
1P!
1Q!
1f
#1050001
0M#
0I#
0E#
0A#
0=#
09#
05#
01#
0)#
0(#
1'#
0%#
0$#
1##
0!#
0~"
1}"
0{"
0z"
1y"
0w"
0v"
1u"
0s"
0r"
1q"
0o"
0n"
1m"
0k"
0j"
1i"
0c"
0_"
0["
0W"
0S"
0O"
0K"
0G"
0C"
0B"
1A"
0?"
0>"
1="
0;"
0:"
19"
07"
06"
15"
03"
02"
11"
0/"
0."
1-"
0+"
0*"
1)"
0'"
0&"
1%"
0N!
0J!
0F!
0B!
0>!
0:!
06!
02!
0.!
0-!
1,!
0*!
0)!
1(!
0&!
0%!
1$!
0"!
0!!
1~
0|
0{
1z
0x
0w
1v
0t
0s
1r
0p
0o
1n
0e
0a
0]
0Y
0U
0Q
0M
0I
0E
0D
1C
0A
0@
1?
0=
0<
1;
09
08
17
05
04
13
01
00
1/
0-
0,
1+
0)
0(
1'
#1200000
b111 "
b111 #
b101 "
b101 #
b100 "
b100 #
0$
0z!
0{!
1|!
0S!
0T!
1U!
0P!
0Q!
0f
#1350000
1$
1P!
1Q!
1f
#1350001
1M#
1L#
0K#
1I#
1H#
0G#
1E#
1D#
0C#
1A#
1@#
0?#
1=#
1<#
0;#
19#
18#
07#
15#
14#
03#
11#
10#
0/#
1)#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1c"
1b"
0a"
1_"
1^"
0]"
1["
1Z"
0Y"
1W"
1V"
0U"
1S"
1R"
0Q"
1O"
1N"
0M"
1K"
1J"
0I"
1G"
1F"
0E"
1C"
1?"
1;"
17"
13"
1/"
1+"
1'"
1N!
1M!
0L!
1J!
1I!
0H!
1F!
1E!
0D!
1B!
1A!
0@!
1>!
1=!
0<!
1:!
19!
08!
16!
15!
04!
12!
11!
00!
1.!
1*!
1&!
1"!
1|
1x
1t
1p
1e
1d
0c
1a
1`
0_
1]
1\
0[
1Y
1X
0W
1U
1T
0S
1Q
1P
0O
1M
1L
0K
1I
1H
0G
1E
1A
1=
19
15
11
1-
1)
#1500000
b101 "
b101 #
0$
1z!
1S!
0P!
0Q!
0f
#1650000
1$
1P!
1Q!
1f
#1650001
0M#
0I#
0E#
0A#
0=#
09#
05#
01#
0)#
1(#
0%#
1$#
0!#
1~"
0{"
1z"
0w"
1v"
0s"
1r"
0o"
1n"
0k"
1j"
0c"
0_"
0["
0W"
0S"
0O"
0K"
0G"
0C"
1B"
0?"
1>"
0;"
1:"
07"
16"
03"
12"
0/"
1."
0+"
1*"
0'"
1&"
0N!
0J!
0F!
0B!
0>!
0:!
06!
02!
0.!
1-!
0*!
1)!
0&!
1%!
0"!
1!!
0|
1{
0x
1w
0t
1s
0p
1o
0e
0a
0]
0Y
0U
0Q
0M
0I
0E
1D
0A
1@
0=
1<
09
18
05
14
01
10
0-
1,
0)
1(
#1800000
b111 "
b111 #
b110 "
b110 #
0$
0z!
1{!
0S!
1T!
0P!
0Q!
0f
#1950000
1$
1P!
1Q!
1f
#1950001
1M#
0L#
1I#
0H#
1E#
0D#
1A#
0@#
1=#
0<#
19#
08#
15#
04#
11#
00#
1)#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1c"
0b"
1_"
0^"
1["
0Z"
1W"
0V"
1S"
0R"
1O"
0N"
1K"
0J"
1G"
0F"
1C"
1?"
1;"
17"
13"
1/"
1+"
1'"
1N!
0M!
1J!
0I!
1F!
0E!
1B!
0A!
1>!
0=!
1:!
09!
16!
05!
12!
01!
1.!
1*!
1&!
1"!
1|
1x
1t
1p
1e
0d
1a
0`
1]
0\
1Y
0X
1U
0T
1Q
0P
1M
0L
1I
0H
1E
1A
1=
19
15
11
1-
1)
#2100000
b111 "
b111 #
0$
1z!
1S!
0P!
0Q!
0f
#2250000
1$
1P!
1Q!
1f
#2250001
0M#
0I#
0E#
0A#
0=#
09#
05#
01#
0)#
0(#
0'#
1&#
0%#
0$#
0##
1"#
0!#
0~"
0}"
1|"
0{"
0z"
0y"
1x"
0w"
0v"
0u"
1t"
0s"
0r"
0q"
1p"
0o"
0n"
0m"
1l"
0k"
0j"
0i"
1h"
0c"
0_"
0["
0W"
0S"
0O"
0K"
0G"
0C"
0B"
0A"
1@"
0?"
0>"
0="
1<"
0;"
0:"
09"
18"
07"
06"
05"
14"
03"
02"
01"
10"
0/"
0."
0-"
1,"
0+"
0*"
0)"
1("
0'"
0&"
0%"
1$"
0N!
0J!
0F!
0B!
0>!
0:!
06!
02!
0.!
0-!
0,!
1+!
0*!
0)!
0(!
1'!
0&!
0%!
0$!
1#!
0"!
0!!
0~
1}
0|
0{
0z
1y
0x
0w
0v
1u
0t
0s
0r
1q
0p
0o
0n
1m
0e
0a
0]
0Y
0U
0Q
0M
0I
0E
0D
0C
1B
0A
0@
0?
1>
0=
0<
0;
1:
09
08
07
16
05
04
03
12
01
00
0/
1.
0-
0,
0+
1*
0)
0(
0'
1&
#2400000
b1111 "
b1111 #
b1011 "
b1011 #
b1001 "
b1001 #
b1000 "
b1000 #
0$
0z!
0{!
0|!
1}!
0S!
0T!
0U!
1V!
0P!
0Q!
0f
#2550000
1$
1P!
1Q!
1f
#2550001
1M#
1L#
1K#
0J#
1I#
1H#
1G#
0F#
1E#
1D#
1C#
0B#
1A#
1@#
1?#
0>#
1=#
1<#
1;#
0:#
19#
18#
17#
06#
15#
14#
13#
02#
11#
10#
1/#
0.#
1)#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1c"
1b"
1a"
0`"
1_"
1^"
1]"
0\"
1["
1Z"
1Y"
0X"
1W"
1V"
1U"
0T"
1S"
1R"
1Q"
0P"
1O"
1N"
1M"
0L"
1K"
1J"
1I"
0H"
1G"
1F"
1E"
0D"
1C"
1?"
1;"
17"
13"
1/"
1+"
1'"
1N!
1M!
1L!
0K!
1J!
1I!
1H!
0G!
1F!
1E!
1D!
0C!
1B!
1A!
1@!
0?!
1>!
1=!
1<!
0;!
1:!
19!
18!
07!
16!
15!
14!
03!
12!
11!
10!
0/!
1.!
1*!
1&!
1"!
1|
1x
1t
1p
1e
1d
1c
0b
1a
1`
1_
0^
1]
1\
1[
0Z
1Y
1X
1W
0V
1U
1T
1S
0R
1Q
1P
1O
0N
1M
1L
1K
0J
1I
1H
1G
0F
1E
1A
1=
19
15
11
1-
1)
#2600000
