{
  "design": {
    "design_info": {
      "boundary_crc": "0x448CF36D8239E4D1",
      "device": "xcau15p-ffvb676-2-e",
      "gen_directory": "../../../../FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd",
      "name": "hdmi_tx_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "v_hdmi_tx_ss_0": "",
      "v_tpg_0": "",
      "microblaze_0_axi_periph": "",
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "microblaze_0_clk_wiz_1": "",
      "rst_microblaze_0_clk_wiz_1_100M": "",
      "system_resetn_inv_0": "",
      "axi_iic_0": "",
      "vid_phy_controller_0": "",
      "rst_video_clk": "",
      "xlconstant_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      }
    },
    "interface_ports": {
      "iic_clkgen": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "SCL_I": {
            "physical_name": "iic_clkgen_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "iic_clkgen_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "iic_clkgen_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "iic_clkgen_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "iic_clkgen_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "iic_clkgen_sda_t",
            "direction": "O"
          }
        }
      },
      "HDMI_CTL_IIC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "SYS_CLK_N": {
        "direction": "I"
      },
      "SYS_CLK_P": {
        "direction": "I"
      },
      "SYS_RST_N": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "gpo_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "HDMI_CLK_8T49N241_P": {
        "direction": "I"
      },
      "HDMI_CLK_8T49N241_N": {
        "direction": "I"
      },
      "hdmi_tx_p": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "hdmi_tx_n": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_TX_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "HDMI_TX_HPD": {
        "direction": "I"
      },
      "HDMI_TX_CLK_P": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "hdmi_tx_bd_vid_phy_controller_0_0_tx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_TX_CLK_N": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "hdmi_tx_bd_vid_phy_controller_0_0_tx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_8T49N241_RST_N": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "v_hdmi_tx_ss_0": {
        "vlnv": "xilinx.com:ip:v_hdmi_tx_ss:3.2",
        "ip_revision": "16",
        "xci_name": "hdmi_tx_bd_v_hdmi_tx_ss_0_0",
        "xci_path": "ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0.xci",
        "inst_hier_path": "v_hdmi_tx_ss_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "4"
          }
        },
        "interface_ports": {
          "LINK_DATA0_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "DDC_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "17"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "S_AXI_CPU_IN"
          },
          "AUDIO_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SB_STATUS_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "VIDEO_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CPU_IN": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x00000",
                  "range": "128K",
                  "width": "17",
                  "usage": "register",
                  "bank_blocks": {
                    "reg0;/v_hdmi_tx/S_AXI/reg0;xilinx.com:ip:v_hdmi_tx:3.0;/v_hdmi_tx;S_AXI;NONE;NONE": {
                      "base_address": "0x00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "reg1;/v_tc/ctrl/Reg;xilinx.com:ip:v_tc:6.2;/v_tc;ctrl;NONE;NONE": {
                      "base_address": "0x10000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "v_tpg_0": {
        "vlnv": "xilinx.com:ip:v_tpg:8.2",
        "ip_revision": "8",
        "xci_name": "hdmi_tx_bd_v_tpg_0_0",
        "xci_path": "ip/hdmi_tx_bd_v_tpg_0_0/hdmi_tx_bd_v_tpg_0_0.xci",
        "inst_hier_path": "v_tpg_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "HAS_AXI4S_SLAVE": {
            "value": "0"
          },
          "MAX_COLS": {
            "value": "1920"
          },
          "MAX_ROWS": {
            "value": "1080"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "4"
          }
        },
        "interface_ports": {
          "s_axi_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_CTRL"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_CTRL": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                  "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "hdmi_tx_bd_microblaze_0_axi_periph_0",
        "xci_path": "ip/hdmi_tx_bd_microblaze_0_axi_periph_0/hdmi_tx_bd_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ],
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "22",
        "xci_name": "hdmi_tx_bd_microblaze_0_axi_intc_0",
        "xci_path": "ip/hdmi_tx_bd_microblaze_0_axi_intc_0/hdmi_tx_bd_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_NUM_SW_INTR": {
            "value": "3"
          }
        },
        "interface_ports": {
          "interrupt": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "INTR_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN2_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "29",
        "xci_name": "hdmi_tx_bd_mdm_1_0",
        "xci_path": "ip/hdmi_tx_bd_mdm_1_0/hdmi_tx_bd_mdm_1_0.xci",
        "inst_hier_path": "mdm_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "0"
          }
        }
      },
      "microblaze_0_clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "hdmi_tx_bd_microblaze_0_clk_wiz_1_0",
        "xci_path": "ip/hdmi_tx_bd_microblaze_0_clk_wiz_1_0/hdmi_tx_bd_microblaze_0_clk_wiz_1_0.xci",
        "inst_hier_path": "microblaze_0_clk_wiz_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "101.475"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "system_resetn"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_microblaze_0_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0",
        "xci_path": "ip/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_microblaze_0_clk_wiz_1_100M",
        "has_run_ip_tcl": "true",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "system_resetn"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_resetn_inv_0": {
        "vlnv": "xilinx.com:inline_hdl:ilvector_logic:1.0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "11",
        "xci_name": "hdmi_tx_bd_axi_iic_0_0",
        "xci_path": "ip/hdmi_tx_bd_axi_iic_0_0/hdmi_tx_bd_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "has_run_ip_tcl": "true"
      },
      "vid_phy_controller_0": {
        "vlnv": "xilinx.com:ip:vid_phy_controller:2.2",
        "ip_revision": "22",
        "xci_name": "hdmi_tx_bd_vid_phy_controller_0_0",
        "xci_path": "ip/hdmi_tx_bd_vid_phy_controller_0_0/hdmi_tx_bd_vid_phy_controller_0_0.xci",
        "inst_hier_path": "vid_phy_controller_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CHANNEL_SITE": {
            "value": "X0Y8"
          },
          "C_RX_PLL_SELECTION": {
            "value": "0"
          },
          "C_RX_REFCLK_SEL": {
            "value": "1"
          },
          "C_Rx_Protocol": {
            "value": "None"
          },
          "C_TX_PLL_SELECTION": {
            "value": "6"
          },
          "C_TX_REFCLK_SEL": {
            "value": "0"
          },
          "C_Tx_Protocol": {
            "value": "HDMI"
          }
        },
        "interface_ports": {
          "vid_phy_axi4lite": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "vid_phy_axi4lite"
          }
        },
        "addressing": {
          "memory_maps": {
            "vid_phy_axi4lite": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "rst_video_clk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "hdmi_tx_bd_proc_sys_reset_0_0",
        "xci_path": "ip/hdmi_tx_bd_proc_sys_reset_0_0/hdmi_tx_bd_proc_sys_reset_0_0.xci",
        "inst_hier_path": "rst_video_clk",
        "has_run_ip_tcl": "true"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "hdmi_tx_bd_xlconstant_0_0",
        "xci_path": "ip/hdmi_tx_bd_xlconstant_0_0/hdmi_tx_bd_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "has_run_ip_tcl": "true"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "16",
        "xci_name": "hdmi_tx_bd_microblaze_0_1",
        "xci_path": "ip/hdmi_tx_bd_microblaze_0_1/hdmi_tx_bd_microblaze_0_1.xci",
        "inst_hier_path": "microblaze_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_CONVERSION": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          }
        },
        "interface_ports": {
          "DLMB": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "CPU",
                "value_src": "default"
              },
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > hdmi_tx_bd microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "16",
            "xci_name": "hdmi_tx_bd_dlmb_v10_1",
            "xci_path": "ip/hdmi_tx_bd_dlmb_v10_1/hdmi_tx_bd_dlmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "LMB_Sl_0": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                }
              },
              "LMB_M": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "LMB_Sl_0",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "16",
            "xci_name": "hdmi_tx_bd_ilmb_v10_1",
            "xci_path": "ip/hdmi_tx_bd_ilmb_v10_1/hdmi_tx_bd_ilmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "has_run_ip_tcl": "true",
            "interface_ports": {
              "LMB_Sl_0": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                }
              },
              "LMB_M": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "LMB_Sl_0",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "INTERIOR",
                    "value_src": "auto"
                  }
                },
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "27",
            "xci_name": "hdmi_tx_bd_dlmb_bram_if_cntlr_1",
            "xci_path": "ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > hdmi_tx_bd microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "27",
            "xci_name": "hdmi_tx_bd_ilmb_bram_if_cntlr_1",
            "xci_path": "ip/hdmi_tx_bd_ilmb_bram_if_cntlr_1/hdmi_tx_bd_ilmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLMB": {
                "bd_attributes": {
                  "FUNCTION": {
                    "value": "BRAM_CTRL",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "hdmi_tx_bd_lmb_bram_1",
            "xci_path": "ip/hdmi_tx_bd_lmb_bram_1/hdmi_tx_bd_lmb_bram_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_clkgen",
          "axi_iic_0/IIC"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "v_hdmi_tx_ss_0/S_AXI_CPU_IN"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "v_tpg_0/s_axi_CTRL"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "vid_phy_controller_0/vid_phy_axi4lite"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      }
    },
    "nets": {
      "HDMI_CLK_8T49N241_N_1": {
        "ports": [
          "HDMI_CLK_8T49N241_N",
          "vid_phy_controller_0/mgtrefclk0_pad_n_in"
        ]
      },
      "HDMI_CLK_8T49N241_P_1": {
        "ports": [
          "HDMI_CLK_8T49N241_P",
          "vid_phy_controller_0/mgtrefclk0_pad_p_in"
        ]
      },
      "HDMI_TX_HPD_1": {
        "ports": [
          "HDMI_TX_HPD",
          "v_hdmi_tx_ss_0/hpd"
        ]
      },
      "SYS_CLK_N_1": {
        "ports": [
          "SYS_CLK_N",
          "microblaze_0_clk_wiz_1/clk_in1_n"
        ]
      },
      "SYS_CLK_P_1": {
        "ports": [
          "SYS_CLK_P",
          "microblaze_0_clk_wiz_1/clk_in1_p"
        ]
      },
      "SYS_RST_N_1": {
        "ports": [
          "SYS_RST_N",
          "system_resetn_inv_0/Op1",
          "rst_microblaze_0_clk_wiz_1_100M/ext_reset_in",
          "rst_video_clk/ext_reset_in"
        ]
      },
      "axi_iic_0_gpo": {
        "ports": [
          "axi_iic_0/gpo",
          "gpo_0"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_microblaze_0_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "microblaze_0_clk_wiz_1/clk_out1",
          "v_hdmi_tx_ss_0/s_axis_audio_aclk",
          "v_hdmi_tx_ss_0/s_axi_cpu_aclk",
          "rst_microblaze_0_clk_wiz_1_100M/slowest_sync_clk",
          "vid_phy_controller_0/drpclk",
          "vid_phy_controller_0/vid_phy_axi4lite_aclk",
          "vid_phy_controller_0/vid_phy_sb_aclk",
          "axi_iic_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/aclk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk"
        ]
      },
      "microblaze_0_clk_wiz_1_locked": {
        "ports": [
          "microblaze_0_clk_wiz_1/locked",
          "rst_microblaze_0_clk_wiz_1_100M/dcm_locked",
          "rst_video_clk/dcm_locked"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_microblaze_0_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_microblaze_0_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_microblaze_0_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_microblaze_0_clk_wiz_1_100M/mb_reset",
          "microblaze_0_axi_intc/processor_rst",
          "microblaze_0/Reset"
        ]
      },
      "rst_microblaze_0_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_microblaze_0_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "v_hdmi_tx_ss_0/s_axi_cpu_aresetn",
          "vid_phy_controller_0/vid_phy_axi4lite_aresetn",
          "axi_iic_0/s_axi_aresetn"
        ]
      },
      "rst_video_clk_peripheral_aresetn": {
        "ports": [
          "rst_video_clk/peripheral_aresetn",
          "v_tpg_0/ap_rst_n"
        ]
      },
      "system_resetn_inv_0_Res": {
        "ports": [
          "system_resetn_inv_0/Res",
          "microblaze_0_clk_wiz_1/reset"
        ]
      },
      "v_hdmi_tx_ss_0_VIDEO_IN_tready": {
        "ports": [
          "v_hdmi_tx_ss_0/VIDEO_IN_tready",
          "v_tpg_0/m_axis_video_TREADY"
        ]
      },
      "v_hdmi_tx_ss_0_irq": {
        "ports": [
          "v_hdmi_tx_ss_0/irq",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "v_tpg_0_m_axis_video_TDATA": {
        "ports": [
          "v_tpg_0/m_axis_video_TDATA",
          "v_hdmi_tx_ss_0/VIDEO_IN_tdata"
        ]
      },
      "v_tpg_0_m_axis_video_TLAST": {
        "ports": [
          "v_tpg_0/m_axis_video_TLAST",
          "v_hdmi_tx_ss_0/VIDEO_IN_tlast"
        ]
      },
      "v_tpg_0_m_axis_video_TUSER": {
        "ports": [
          "v_tpg_0/m_axis_video_TUSER",
          "v_hdmi_tx_ss_0/VIDEO_IN_tuser"
        ]
      },
      "v_tpg_0_m_axis_video_TVALID": {
        "ports": [
          "v_tpg_0/m_axis_video_TVALID",
          "v_hdmi_tx_ss_0/VIDEO_IN_tvalid"
        ]
      },
      "vid_phy_controller_0_phy_txn_out": {
        "ports": [
          "vid_phy_controller_0/phy_txn_out",
          "hdmi_tx_n"
        ]
      },
      "vid_phy_controller_0_phy_txp_out": {
        "ports": [
          "vid_phy_controller_0/phy_txp_out",
          "hdmi_tx_p"
        ]
      },
      "vid_phy_controller_0_tx_tmds_clk_n": {
        "ports": [
          "vid_phy_controller_0/tx_tmds_clk_n",
          "HDMI_TX_CLK_N"
        ]
      },
      "vid_phy_controller_0_tx_tmds_clk_p": {
        "ports": [
          "vid_phy_controller_0/tx_tmds_clk_p",
          "HDMI_TX_CLK_P"
        ]
      },
      "vid_phy_controller_0_tx_video_clk": {
        "ports": [
          "vid_phy_controller_0/tx_video_clk",
          "v_tpg_0/ap_clk",
          "v_hdmi_tx_ss_0/video_clk",
          "v_hdmi_tx_ss_0/link_clk",
          "v_hdmi_tx_ss_0/s_axis_video_aclk",
          "vid_phy_controller_0/vid_phy_tx_axi4s_aclk",
          "rst_video_clk/slowest_sync_clk",
          "microblaze_0_axi_periph/aclk1"
        ]
      },
      "vid_phy_controller_0_vid_phy_status_sb_tx_tdata": {
        "ports": [
          "vid_phy_controller_0/vid_phy_status_sb_tx_tdata",
          "v_hdmi_tx_ss_0/SB_STATUS_IN_tdata"
        ]
      },
      "vid_phy_controller_0_vid_phy_status_sb_tx_tvalid": {
        "ports": [
          "vid_phy_controller_0/vid_phy_status_sb_tx_tvalid",
          "v_hdmi_tx_ss_0/SB_STATUS_IN_tvalid"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "HDMI_TX_EN",
          "v_hdmi_tx_ss_0/s_axis_video_aresetn",
          "HDMI_8T49N241_RST_N"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_v_hdmi_tx_ss_0_Reg": {
                "address_block": "/v_hdmi_tx_ss_0/S_AXI_CPU_IN/Reg",
                "offset": "0x44A00000",
                "range": "128K"
              },
              "SEG_v_tpg_0_Reg": {
                "address_block": "/v_tpg_0/s_axi_CTRL/Reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_vid_phy_controller_0_Reg": {
                "address_block": "/vid_phy_controller_0/vid_phy_axi4lite/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}