<!DOCTYPE html>

<HTML><head><TITLE>Manpage of PERF\-LIST</TITLE>
<meta charset="utf-8">
<link rel="stylesheet" href="/css/main.css" type="text/css">
</head>
<body>
 <header class="site-header">
 <div class="wrap"> <div class="site-title"><a href="/manpages/index.html">linux manpages</a></div>
 <div class="site-description">{"type":"programming"}</div>
 </div>
 </header>
 <div class="page-content">
<H1>PERF\-LIST</H1>
Section: Misc. Reference Manual Pages (1)<BR>Updated: 10/16/2012<BR><A HREF="#index">Index</A>
<A HREF="/manpages/index.html">Return to Main Contents</A><HR>











<A NAME="lbAB">&nbsp;</A>
<H2>NAME</H2>

perf-list - List all symbolic event types
<A NAME="lbAC">&nbsp;</A>
<H2>SYNOPSIS</H2>

<P>
<PRE>
<I>perf list</I> [hw|sw|cache|tracepoint|event_glob]
</PRE>

<A NAME="lbAD">&nbsp;</A>
<H2>DESCRIPTION</H2>

<P>
This command displays the symbolic event types which can be selected in the various perf commands with the -e option.
<A NAME="lbAE">&nbsp;</A>
<H2>EVENT MODIFIERS</H2>

<P>
Events can optionally have a modifer by appending a colon and one or more modifiers. Modifiers allow the user to restrict when events are counted with <I>u</I> for user-space, <I>k</I> for kernel, <I>h</I> for hypervisor.
<P>
The <I>p</I> modifier can be used for specifying how precise the instruction address should be. The <I>p</I> modifier is currently only implemented for Intel PEBS and can be specified multiple times: 0 - SAMPLE_IP can have arbitrary skid 1 - SAMPLE_IP must have constant skid 2 - SAMPLE_IP requested to have 0 skid 3 - SAMPLE_IP must have 0 skid
<P>
The PEBS implementation now supports up to 2.
<A NAME="lbAF">&nbsp;</A>
<H2>RAW HARDWARE EVENT DESCRIPTOR</H2>

<P>
Even when an event is not available in a symbolic form within perf right now, it can be encoded in a per processor specific way.
<P>
For instance For x86 CPUs NNN represents the raw register encoding with the layout of IA32_PERFEVTSELx MSRs (see [Intel&#174; 64 and IA-32 Architectures Software Developercqs Manual Volume 3B: System Programming Guide] Figure 30-1 Layout of IA32_PERFEVTSELx MSRs) or AMDcqs PerfEvtSeln (see [AMD64 Architecture Programmercqs Manual Volume 2: System Programming], Page 344, Figure 13-7 Performance Event-Select Register (PerfEvtSeln)).
<P>
Example:
<P>
If the Intel docs for a QM720 Core i7 describe an event as:
<P>
<DL COMPACT><DT><DD>



<PRE>
Event  Umask  Event Mask
Num.   Value  Mnemonic    Description                        Comment
</PRE>

</DL>




<P>
<DL COMPACT><DT><DD>



<PRE>
A8H      01H  LSD.UOPS    Counts the number of micro-ops     Use cmask=1 and
                          delivered by loop stream detector  invert to count
                                                             cycles
</PRE>

</DL>




<P>
raw encoding of 0x1A8 can be used:
<P>
<DL COMPACT><DT><DD>



<PRE>
perf stat -e r1a8 -a sleep 1
perf record -e r1a8 ...
</PRE>

</DL>




<P>
You should refer to the processor specific documentation for getting these details. Some of them are referenced in the SEE ALSO section below.
<A NAME="lbAG">&nbsp;</A>
<H2>OPTIONS</H2>

<P>
Without options all known events will be listed.
<P>
To limit the list use:
<P>
<DL COMPACT><DT><DD>
 1.


<P>
<I>hw</I>
or
<I>hardware</I>
to list hardware events such as cache-misses, etc.
</DL>

<P>
<DL COMPACT><DT><DD>
 2.


<P>
<I>sw</I>
or
<I>software</I>
to list software events such as context switches, etc.
</DL>

<P>
<DL COMPACT><DT><DD>
 3.


<P>
<I>cache</I>
or
<I>hwcache</I>
to list hardware cache events such as L1-dcache-loads, etc.
</DL>

<P>
<DL COMPACT><DT><DD>
 4.


<P>
<I>tracepoint</I>
to list all tracepoint events, alternatively use
<I>subsys_glob:event_glob</I>
to filter by tracepoint subsystems such as sched, block, etc.
</DL>

<P>
<DL COMPACT><DT><DD>
 5.


If none of the above is matched, it will apply the supplied glob to all events, printing the ones that match.
</DL>

<P>
One or more types can be used at the same time, listing the events for the types specified.
<A NAME="lbAH">&nbsp;</A>
<H2>SEE ALSO</H2>

<P>
<B><A HREF="/manpages/index.html?1+perf-stat">perf-stat</A></B>(1), <B><A HREF="http://localhost/cgi-bin/man/man2html?1+perf-top">perf-top</A></B>(1), <B><A HREF="http://localhost/cgi-bin/man/man2html?1+perf-record">perf-record</A></B>(1), m[blue]<B>Intel&#174; 64 and IA-32 Architectures Software Developercqs Manual Volume 3B: System Programming Guide</B>m[]<FONT SIZE="-2">[1]</FONT>, m[blue]<B>AMD64 Architecture Programmercqs Manual Volume 2: System Programming</B>m[]<FONT SIZE="-2">[2]</FONT>
<A NAME="lbAI">&nbsp;</A>
<H2>NOTES</H2>

<DL COMPACT>
<DT> 1.<DD>
Intel&#174; 64 and IA-32 Architectures Software Developercqs Manual Volume 3B: System Programming Guide
<DL COMPACT><DT><DD>
<A HREF="http://www.intel.com/Assets/PDF/manual/253669.pdf">http://www.intel.com/Assets/PDF/manual/253669.pdf</A>
</DL>

<DT> 2.<DD>
AMD64 Architecture Programmercqs Manual Volume 2: System Programming
<DL COMPACT><DT><DD>
<A HREF="http://support.amd.com/us/Processor_TechDocs/24593.pdf">http://support.amd.com/us/Processor_TechDocs/24593.pdf</A>
</DL>

<P>
</DL>

<HR>
<A NAME="index">&nbsp;</A><H2>Index</H2>
<DL>
<DT><A HREF="#lbAB">NAME</A><DD>
<DT><A HREF="#lbAC">SYNOPSIS</A><DD>
<DT><A HREF="#lbAD">DESCRIPTION</A><DD>
<DT><A HREF="#lbAE">EVENT MODIFIERS</A><DD>
<DT><A HREF="#lbAF">RAW HARDWARE EVENT DESCRIPTOR</A><DD>
<DT><A HREF="#lbAG">OPTIONS</A><DD>
<DT><A HREF="#lbAH">SEE ALSO</A><DD>
<DT><A HREF="#lbAI">NOTES</A><DD>
</DL>
<HR>
This document was created by
<A HREF="/manpages/index.html">man2html</A>,
using the manual pages.<BR>
Time: 05:29:07 GMT, December 24, 2015
</div></body>
</HTML>
