cscope 15 /mnt/hgfs/workspace/svctesting-hardware               0001753308
	@Project_Headers/MK70F12.h

74 #ià!
defšed
(
MCU_MK70F12
è&& !defšed(
MCU_MK70F15
)

75 
	#MCU_MK70F12


	)

76 
	#MCU_MK70F15


	)

79 #ià(
defšed
(
MCU_ACTIVE
))

80 #”rÜ 
MK70F12
 
memÜy
 
m­
: 
Th”e
 
is
 
®»ady
 
šþuded
 
ªÙh”
 memÜy m­. 
OÆy
 
Úe
 memÜy m­ 
ÿn
 
be
 included.

82 
	#MCU_ACTIVE


	)

84 
	~<¡dšt.h
>

88 
	#MCU_MEM_MAP_VERSION
 0x0100u

	)

90 
	#MCU_MEM_MAP_VERSION_MINOR
 0x000Bu

	)

99 
	#BITBAND_REG
(
Reg
,
B™
è(*((
ušt32_t
 vÞ©že*)(0x42000000u + (32u*((ušt32_t)&(Regè- (ušt32_t)0x40000000u)è+ (4u*((ušt32_t)(B™))))))

	)

112 
	mINT_In™Ÿl_Sck_Poš‹r
 = 0,

113 
	mINT_In™Ÿl_Prog¿m_CouÁ”
 = 1,

114 
	mINT_NMI
 = 2,

115 
	mINT_H¬d_FauÉ
 = 3,

116 
	mINT_Mem_Mªage_FauÉ
 = 4,

117 
	mINT_Bus_FauÉ
 = 5,

118 
	mINT_U§ge_FauÉ
 = 6,

119 
	mINT_Re£rved7
 = 7,

120 
	mINT_Re£rved8
 = 8,

121 
	mINT_Re£rved9
 = 9,

122 
	mINT_Re£rved10
 = 10,

123 
	mINT_SVC®l
 = 11,

124 
	mINT_DebugMÚ™Ü
 = 12,

125 
	mINT_Re£rved13
 = 13,

126 
	mINT_P’dabËSrvReq
 = 14,

127 
	mINT_SysTick
 = 15,

128 
	mINT_DMA0_DMA16
 = 16,

129 
	mINT_DMA1_DMA17
 = 17,

130 
	mINT_DMA2_DMA18
 = 18,

131 
	mINT_DMA3_DMA19
 = 19,

132 
	mINT_DMA4_DMA20
 = 20,

133 
	mINT_DMA5_DMA21
 = 21,

134 
	mINT_DMA6_DMA22
 = 22,

135 
	mINT_DMA7_DMA23
 = 23,

136 
	mINT_DMA8_DMA24
 = 24,

137 
	mINT_DMA9_DMA25
 = 25,

138 
	mINT_DMA10_DMA26
 = 26,

139 
	mINT_DMA11_DMA27
 = 27,

140 
	mINT_DMA12_DMA28
 = 28,

141 
	mINT_DMA13_DMA29
 = 29,

142 
	mINT_DMA14_DMA30
 = 30,

143 
	mINT_DMA15_DMA31
 = 31,

144 
	mINT_DMA_E¼Ü
 = 32,

145 
	mINT_MCM
 = 33,

146 
	mINT_FTFE
 = 34,

147 
	mINT_R—d_CÞlisiÚ
 = 35,

148 
	mINT_LVD_LVW
 = 36,

149 
	mINT_LLW
 = 37,

150 
	mINT_W©chdog
 = 38,

151 
	mINT_RNG
 = 39,

152 
	mINT_I2C0
 = 40,

153 
	mINT_I2C1
 = 41,

154 
	mINT_SPI0
 = 42,

155 
	mINT_SPI1
 = 43,

156 
	mINT_SPI2
 = 44,

157 
	mINT_CAN0_ORed_Mes§ge_bufãr
 = 45,

158 
	mINT_CAN0_Bus_Off
 = 46,

159 
	mINT_CAN0_E¼Ü
 = 47,

160 
	mINT_CAN0_Tx_W¬nšg
 = 48,

161 
	mINT_CAN0_Rx_W¬nšg
 = 49,

162 
	mINT_CAN0_Wake_Up
 = 50,

163 
	mINT_I2S0_Tx
 = 51,

164 
	mINT_I2S0_Rx
 = 52,

165 
	mINT_CAN1_ORed_Mes§ge_bufãr
 = 53,

166 
	mINT_CAN1_Bus_Off
 = 54,

167 
	mINT_CAN1_E¼Ü
 = 55,

168 
	mINT_CAN1_Tx_W¬nšg
 = 56,

169 
	mINT_CAN1_Rx_W¬nšg
 = 57,

170 
	mINT_CAN1_Wake_Up
 = 58,

171 
	mINT_Re£rved59
 = 59,

172 
	mINT_UART0_LON
 = 60,

173 
	mINT_UART0_RX_TX
 = 61,

174 
	mINT_UART0_ERR
 = 62,

175 
	mINT_UART1_RX_TX
 = 63,

176 
	mINT_UART1_ERR
 = 64,

177 
	mINT_UART2_RX_TX
 = 65,

178 
	mINT_UART2_ERR
 = 66,

179 
	mINT_UART3_RX_TX
 = 67,

180 
	mINT_UART3_ERR
 = 68,

181 
	mINT_UART4_RX_TX
 = 69,

182 
	mINT_UART4_ERR
 = 70,

183 
	mINT_UART5_RX_TX
 = 71,

184 
	mINT_UART5_ERR
 = 72,

185 
	mINT_ADC0
 = 73,

186 
	mINT_ADC1
 = 74,

187 
	mINT_CMP0
 = 75,

188 
	mINT_CMP1
 = 76,

189 
	mINT_CMP2
 = 77,

190 
	mINT_FTM0
 = 78,

191 
	mINT_FTM1
 = 79,

192 
	mINT_FTM2
 = 80,

193 
	mINT_CMT
 = 81,

194 
	mINT_RTC
 = 82,

195 
	mINT_RTC_SecÚds
 = 83,

196 
	mINT_PIT0
 = 84,

197 
	mINT_PIT1
 = 85,

198 
	mINT_PIT2
 = 86,

199 
	mINT_PIT3
 = 87,

200 
	mINT_PDB0
 = 88,

201 
	mINT_USB0
 = 89,

202 
	mINT_USBDCD
 = 90,

203 
	mINT_ENET_1588_Tim”
 = 91,

204 
	mINT_ENET_T¿nsm™
 = 92,

205 
	mINT_ENET_Reûive
 = 93,

206 
	mINT_ENET_E¼Ü
 = 94,

207 
	mINT_Re£rved95
 = 95,

208 
	mINT_SDHC
 = 96,

209 
	mINT_DAC0
 = 97,

210 
	mINT_DAC1
 = 98,

211 
	mINT_TSI0
 = 99,

212 
	mINT_MCG
 = 100,

213 
	mINT_LPTim”
 = 101,

214 
	mINT_Re£rved102
 = 102,

215 
	mINT_PORTA
 = 103,

216 
	mINT_PORTB
 = 104,

217 
	mINT_PORTC
 = 105,

218 
	mINT_PORTD
 = 106,

219 
	mINT_PORTE
 = 107,

220 
	mINT_PORTF
 = 108,

221 
	mINT_DDR
 = 109,

222 
	mINT_SWI
 = 110,

223 
	mINT_NFC
 = 111,

224 
	mINT_USBHS
 = 112,

225 
	mINT_LCD
 = 113,

226 
	mINT_CMP3
 = 114,

227 
	mINT_Re£rved115
 = 115,

228 
	mINT_Re£rved116
 = 116,

229 
	mINT_FTM3
 = 117,

230 
	mINT_ADC2
 = 118,

231 
	mINT_ADC3
 = 119,

232 
	mINT_I2S1_Tx
 = 120,

233 
	mINT_I2S1_Rx
 = 121

234 } 
	tIRQIÁ”ru±Index
;

255 #ià
defšed
(
__ARMCC_VERSION
)

256 #´agm¨
push


257 #´agm¨
ªÚ_uniÚs


258 #–ià
defšed
(
__CWCC__
)

259 #´agm¨
push


260 #´agm¨
ýp_ex‹nsiÚs
 
Ú


261 #–ià
defšed
(
__GNUC__
)

263 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

264 #´agm¨
Ïnguage
=
ex‹nded


266 #”rÜ 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


279 
	sADC_MemM­
 {

280 
ušt32_t
 
	mSC1
[2];

281 
ušt32_t
 
	mCFG1
;

282 
ušt32_t
 
	mCFG2
;

283 
ušt32_t
 
	mR
[2];

284 
ušt32_t
 
	mCV1
;

285 
ušt32_t
 
	mCV2
;

286 
ušt32_t
 
	mSC2
;

287 
ušt32_t
 
	mSC3
;

288 
ušt32_t
 
	mOFS
;

289 
ušt32_t
 
	mPG
;

290 
ušt32_t
 
	mMG
;

291 
ušt32_t
 
	mCLPD
;

292 
ušt32_t
 
	mCLPS
;

293 
ušt32_t
 
	mCLP4
;

294 
ušt32_t
 
	mCLP3
;

295 
ušt32_t
 
	mCLP2
;

296 
ušt32_t
 
	mCLP1
;

297 
ušt32_t
 
	mCLP0
;

298 
ušt32_t
 
	mPGA
;

299 
ušt32_t
 
	mCLMD
;

300 
ušt32_t
 
	mCLMS
;

301 
ušt32_t
 
	mCLM4
;

302 
ušt32_t
 
	mCLM3
;

303 
ušt32_t
 
	mCLM2
;

304 
ušt32_t
 
	mCLM1
;

305 
ušt32_t
 
	mCLM0
;

306 } vÞ©ž*
	tADC_MemM­PŒ
;

319 
	#ADC_SC1_REG
(
ba£
,
šdex
è((ba£)->
SC1
[šdex])

	)

320 
	#ADC_CFG1_REG
(
ba£
è((ba£)->
CFG1
)

	)

321 
	#ADC_CFG2_REG
(
ba£
è((ba£)->
CFG2
)

	)

322 
	#ADC_R_REG
(
ba£
,
šdex
è((ba£)->
R
[šdex])

	)

323 
	#ADC_CV1_REG
(
ba£
è((ba£)->
CV1
)

	)

324 
	#ADC_CV2_REG
(
ba£
è((ba£)->
CV2
)

	)

325 
	#ADC_SC2_REG
(
ba£
è((ba£)->
SC2
)

	)

326 
	#ADC_SC3_REG
(
ba£
è((ba£)->
SC3
)

	)

327 
	#ADC_OFS_REG
(
ba£
è((ba£)->
OFS
)

	)

328 
	#ADC_PG_REG
(
ba£
è((ba£)->
PG
)

	)

329 
	#ADC_MG_REG
(
ba£
è((ba£)->
MG
)

	)

330 
	#ADC_CLPD_REG
(
ba£
è((ba£)->
CLPD
)

	)

331 
	#ADC_CLPS_REG
(
ba£
è((ba£)->
CLPS
)

	)

332 
	#ADC_CLP4_REG
(
ba£
è((ba£)->
CLP4
)

	)

333 
	#ADC_CLP3_REG
(
ba£
è((ba£)->
CLP3
)

	)

334 
	#ADC_CLP2_REG
(
ba£
è((ba£)->
CLP2
)

	)

335 
	#ADC_CLP1_REG
(
ba£
è((ba£)->
CLP1
)

	)

336 
	#ADC_CLP0_REG
(
ba£
è((ba£)->
CLP0
)

	)

337 
	#ADC_PGA_REG
(
ba£
è((ba£)->
PGA
)

	)

338 
	#ADC_CLMD_REG
(
ba£
è((ba£)->
CLMD
)

	)

339 
	#ADC_CLMS_REG
(
ba£
è((ba£)->
CLMS
)

	)

340 
	#ADC_CLM4_REG
(
ba£
è((ba£)->
CLM4
)

	)

341 
	#ADC_CLM3_REG
(
ba£
è((ba£)->
CLM3
)

	)

342 
	#ADC_CLM2_REG
(
ba£
è((ba£)->
CLM2
)

	)

343 
	#ADC_CLM1_REG
(
ba£
è((ba£)->
CLM1
)

	)

344 
	#ADC_CLM0_REG
(
ba£
è((ba£)->
CLM0
)

	)

361 
	#ADC_SC1_ADCH_MASK
 0x1Fu

	)

362 
	#ADC_SC1_ADCH_SHIFT
 0

	)

363 
	#ADC_SC1_ADCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC1_ADCH_SHIFT
))&
ADC_SC1_ADCH_MASK
)

	)

364 
	#ADC_SC1_DIFF_MASK
 0x20u

	)

365 
	#ADC_SC1_DIFF_SHIFT
 5

	)

366 
	#ADC_SC1_AIEN_MASK
 0x40u

	)

367 
	#ADC_SC1_AIEN_SHIFT
 6

	)

368 
	#ADC_SC1_COCO_MASK
 0x80u

	)

369 
	#ADC_SC1_COCO_SHIFT
 7

	)

371 
	#ADC_CFG1_ADICLK_MASK
 0x3u

	)

372 
	#ADC_CFG1_ADICLK_SHIFT
 0

	)

373 
	#ADC_CFG1_ADICLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_ADICLK_SHIFT
))&
ADC_CFG1_ADICLK_MASK
)

	)

374 
	#ADC_CFG1_MODE_MASK
 0xCu

	)

375 
	#ADC_CFG1_MODE_SHIFT
 2

	)

376 
	#ADC_CFG1_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_MODE_SHIFT
))&
ADC_CFG1_MODE_MASK
)

	)

377 
	#ADC_CFG1_ADLSMP_MASK
 0x10u

	)

378 
	#ADC_CFG1_ADLSMP_SHIFT
 4

	)

379 
	#ADC_CFG1_ADIV_MASK
 0x60u

	)

380 
	#ADC_CFG1_ADIV_SHIFT
 5

	)

381 
	#ADC_CFG1_ADIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_ADIV_SHIFT
))&
ADC_CFG1_ADIV_MASK
)

	)

382 
	#ADC_CFG1_ADLPC_MASK
 0x80u

	)

383 
	#ADC_CFG1_ADLPC_SHIFT
 7

	)

385 
	#ADC_CFG2_ADLSTS_MASK
 0x3u

	)

386 
	#ADC_CFG2_ADLSTS_SHIFT
 0

	)

387 
	#ADC_CFG2_ADLSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG2_ADLSTS_SHIFT
))&
ADC_CFG2_ADLSTS_MASK
)

	)

388 
	#ADC_CFG2_ADHSC_MASK
 0x4u

	)

389 
	#ADC_CFG2_ADHSC_SHIFT
 2

	)

390 
	#ADC_CFG2_ADACKEN_MASK
 0x8u

	)

391 
	#ADC_CFG2_ADACKEN_SHIFT
 3

	)

392 
	#ADC_CFG2_MUXSEL_MASK
 0x10u

	)

393 
	#ADC_CFG2_MUXSEL_SHIFT
 4

	)

395 
	#ADC_R_D_MASK
 0xFFFFu

	)

396 
	#ADC_R_D_SHIFT
 0

	)

397 
	#ADC_R_D
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_R_D_SHIFT
))&
ADC_R_D_MASK
)

	)

399 
	#ADC_CV1_CV_MASK
 0xFFFFu

	)

400 
	#ADC_CV1_CV_SHIFT
 0

	)

401 
	#ADC_CV1_CV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CV1_CV_SHIFT
))&
ADC_CV1_CV_MASK
)

	)

403 
	#ADC_CV2_CV_MASK
 0xFFFFu

	)

404 
	#ADC_CV2_CV_SHIFT
 0

	)

405 
	#ADC_CV2_CV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CV2_CV_SHIFT
))&
ADC_CV2_CV_MASK
)

	)

407 
	#ADC_SC2_REFSEL_MASK
 0x3u

	)

408 
	#ADC_SC2_REFSEL_SHIFT
 0

	)

409 
	#ADC_SC2_REFSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC2_REFSEL_SHIFT
))&
ADC_SC2_REFSEL_MASK
)

	)

410 
	#ADC_SC2_DMAEN_MASK
 0x4u

	)

411 
	#ADC_SC2_DMAEN_SHIFT
 2

	)

412 
	#ADC_SC2_ACREN_MASK
 0x8u

	)

413 
	#ADC_SC2_ACREN_SHIFT
 3

	)

414 
	#ADC_SC2_ACFGT_MASK
 0x10u

	)

415 
	#ADC_SC2_ACFGT_SHIFT
 4

	)

416 
	#ADC_SC2_ACFE_MASK
 0x20u

	)

417 
	#ADC_SC2_ACFE_SHIFT
 5

	)

418 
	#ADC_SC2_ADTRG_MASK
 0x40u

	)

419 
	#ADC_SC2_ADTRG_SHIFT
 6

	)

420 
	#ADC_SC2_ADACT_MASK
 0x80u

	)

421 
	#ADC_SC2_ADACT_SHIFT
 7

	)

423 
	#ADC_SC3_AVGS_MASK
 0x3u

	)

424 
	#ADC_SC3_AVGS_SHIFT
 0

	)

425 
	#ADC_SC3_AVGS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC3_AVGS_SHIFT
))&
ADC_SC3_AVGS_MASK
)

	)

426 
	#ADC_SC3_AVGE_MASK
 0x4u

	)

427 
	#ADC_SC3_AVGE_SHIFT
 2

	)

428 
	#ADC_SC3_ADCO_MASK
 0x8u

	)

429 
	#ADC_SC3_ADCO_SHIFT
 3

	)

430 
	#ADC_SC3_CALF_MASK
 0x40u

	)

431 
	#ADC_SC3_CALF_SHIFT
 6

	)

432 
	#ADC_SC3_CAL_MASK
 0x80u

	)

433 
	#ADC_SC3_CAL_SHIFT
 7

	)

435 
	#ADC_OFS_OFS_MASK
 0xFFFFu

	)

436 
	#ADC_OFS_OFS_SHIFT
 0

	)

437 
	#ADC_OFS_OFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_OFS_OFS_SHIFT
))&
ADC_OFS_OFS_MASK
)

	)

439 
	#ADC_PG_PG_MASK
 0xFFFFu

	)

440 
	#ADC_PG_PG_SHIFT
 0

	)

441 
	#ADC_PG_PG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_PG_PG_SHIFT
))&
ADC_PG_PG_MASK
)

	)

443 
	#ADC_MG_MG_MASK
 0xFFFFu

	)

444 
	#ADC_MG_MG_SHIFT
 0

	)

445 
	#ADC_MG_MG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_MG_MG_SHIFT
))&
ADC_MG_MG_MASK
)

	)

447 
	#ADC_CLPD_CLPD_MASK
 0x3Fu

	)

448 
	#ADC_CLPD_CLPD_SHIFT
 0

	)

449 
	#ADC_CLPD_CLPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLPD_CLPD_SHIFT
))&
ADC_CLPD_CLPD_MASK
)

	)

451 
	#ADC_CLPS_CLPS_MASK
 0x3Fu

	)

452 
	#ADC_CLPS_CLPS_SHIFT
 0

	)

453 
	#ADC_CLPS_CLPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLPS_CLPS_SHIFT
))&
ADC_CLPS_CLPS_MASK
)

	)

455 
	#ADC_CLP4_CLP4_MASK
 0x3FFu

	)

456 
	#ADC_CLP4_CLP4_SHIFT
 0

	)

457 
	#ADC_CLP4_CLP4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP4_CLP4_SHIFT
))&
ADC_CLP4_CLP4_MASK
)

	)

459 
	#ADC_CLP3_CLP3_MASK
 0x1FFu

	)

460 
	#ADC_CLP3_CLP3_SHIFT
 0

	)

461 
	#ADC_CLP3_CLP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP3_CLP3_SHIFT
))&
ADC_CLP3_CLP3_MASK
)

	)

463 
	#ADC_CLP2_CLP2_MASK
 0xFFu

	)

464 
	#ADC_CLP2_CLP2_SHIFT
 0

	)

465 
	#ADC_CLP2_CLP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP2_CLP2_SHIFT
))&
ADC_CLP2_CLP2_MASK
)

	)

467 
	#ADC_CLP1_CLP1_MASK
 0x7Fu

	)

468 
	#ADC_CLP1_CLP1_SHIFT
 0

	)

469 
	#ADC_CLP1_CLP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP1_CLP1_SHIFT
))&
ADC_CLP1_CLP1_MASK
)

	)

471 
	#ADC_CLP0_CLP0_MASK
 0x3Fu

	)

472 
	#ADC_CLP0_CLP0_SHIFT
 0

	)

473 
	#ADC_CLP0_CLP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP0_CLP0_SHIFT
))&
ADC_CLP0_CLP0_MASK
)

	)

475 
	#ADC_PGA_PGAOFSM_MASK
 0x4000u

	)

476 
	#ADC_PGA_PGAOFSM_SHIFT
 14

	)

477 
	#ADC_PGA_PGAG_MASK
 0xF0000u

	)

478 
	#ADC_PGA_PGAG_SHIFT
 16

	)

479 
	#ADC_PGA_PGAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_PGA_PGAG_SHIFT
))&
ADC_PGA_PGAG_MASK
)

	)

480 
	#ADC_PGA_PGALPb_MASK
 0x100000u

	)

481 
	#ADC_PGA_PGALPb_SHIFT
 20

	)

482 
	#ADC_PGA_PGACHPb_MASK
 0x200000u

	)

483 
	#ADC_PGA_PGACHPb_SHIFT
 21

	)

484 
	#ADC_PGA_PGAEN_MASK
 0x800000u

	)

485 
	#ADC_PGA_PGAEN_SHIFT
 23

	)

487 
	#ADC_CLMD_CLMD_MASK
 0x3Fu

	)

488 
	#ADC_CLMD_CLMD_SHIFT
 0

	)

489 
	#ADC_CLMD_CLMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLMD_CLMD_SHIFT
))&
ADC_CLMD_CLMD_MASK
)

	)

491 
	#ADC_CLMS_CLMS_MASK
 0x3Fu

	)

492 
	#ADC_CLMS_CLMS_SHIFT
 0

	)

493 
	#ADC_CLMS_CLMS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLMS_CLMS_SHIFT
))&
ADC_CLMS_CLMS_MASK
)

	)

495 
	#ADC_CLM4_CLM4_MASK
 0x3FFu

	)

496 
	#ADC_CLM4_CLM4_SHIFT
 0

	)

497 
	#ADC_CLM4_CLM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM4_CLM4_SHIFT
))&
ADC_CLM4_CLM4_MASK
)

	)

499 
	#ADC_CLM3_CLM3_MASK
 0x1FFu

	)

500 
	#ADC_CLM3_CLM3_SHIFT
 0

	)

501 
	#ADC_CLM3_CLM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM3_CLM3_SHIFT
))&
ADC_CLM3_CLM3_MASK
)

	)

503 
	#ADC_CLM2_CLM2_MASK
 0xFFu

	)

504 
	#ADC_CLM2_CLM2_SHIFT
 0

	)

505 
	#ADC_CLM2_CLM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM2_CLM2_SHIFT
))&
ADC_CLM2_CLM2_MASK
)

	)

507 
	#ADC_CLM1_CLM1_MASK
 0x7Fu

	)

508 
	#ADC_CLM1_CLM1_SHIFT
 0

	)

509 
	#ADC_CLM1_CLM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM1_CLM1_SHIFT
))&
ADC_CLM1_CLM1_MASK
)

	)

511 
	#ADC_CLM0_CLM0_MASK
 0x3Fu

	)

512 
	#ADC_CLM0_CLM0_SHIFT
 0

	)

513 
	#ADC_CLM0_CLM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM0_CLM0_SHIFT
))&
ADC_CLM0_CLM0_MASK
)

	)

522 
	#ADC0_BASE_PTR
 ((
ADC_MemM­PŒ
)0x4003B000u)

	)

524 
	#ADC1_BASE_PTR
 ((
ADC_MemM­PŒ
)0x400BB000u)

	)

526 
	#ADC2_BASE_PTR
 ((
ADC_MemM­PŒ
)0x4003C000u)

	)

528 
	#ADC3_BASE_PTR
 ((
ADC_MemM­PŒ
)0x400BC000u)

	)

530 
	#ADC_BASE_PTRS
 { 
ADC0_BASE_PTR
, 
ADC1_BASE_PTR
, 
ADC2_BASE_PTR
, 
ADC3_BASE_PTR
 }

	)

544 
	#ADC0_SC1A
 
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,0)

	)

545 
	#ADC0_SC1B
 
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,1)

	)

546 
	#ADC0_CFG1
 
	`ADC_CFG1_REG
(
ADC0_BASE_PTR
)

	)

547 
	#ADC0_CFG2
 
	`ADC_CFG2_REG
(
ADC0_BASE_PTR
)

	)

548 
	#ADC0_RA
 
	`ADC_R_REG
(
ADC0_BASE_PTR
,0)

	)

549 
	#ADC0_RB
 
	`ADC_R_REG
(
ADC0_BASE_PTR
,1)

	)

550 
	#ADC0_CV1
 
	`ADC_CV1_REG
(
ADC0_BASE_PTR
)

	)

551 
	#ADC0_CV2
 
	`ADC_CV2_REG
(
ADC0_BASE_PTR
)

	)

552 
	#ADC0_SC2
 
	`ADC_SC2_REG
(
ADC0_BASE_PTR
)

	)

553 
	#ADC0_SC3
 
	`ADC_SC3_REG
(
ADC0_BASE_PTR
)

	)

554 
	#ADC0_OFS
 
	`ADC_OFS_REG
(
ADC0_BASE_PTR
)

	)

555 
	#ADC0_PG
 
	`ADC_PG_REG
(
ADC0_BASE_PTR
)

	)

556 
	#ADC0_MG
 
	`ADC_MG_REG
(
ADC0_BASE_PTR
)

	)

557 
	#ADC0_CLPD
 
	`ADC_CLPD_REG
(
ADC0_BASE_PTR
)

	)

558 
	#ADC0_CLPS
 
	`ADC_CLPS_REG
(
ADC0_BASE_PTR
)

	)

559 
	#ADC0_CLP4
 
	`ADC_CLP4_REG
(
ADC0_BASE_PTR
)

	)

560 
	#ADC0_CLP3
 
	`ADC_CLP3_REG
(
ADC0_BASE_PTR
)

	)

561 
	#ADC0_CLP2
 
	`ADC_CLP2_REG
(
ADC0_BASE_PTR
)

	)

562 
	#ADC0_CLP1
 
	`ADC_CLP1_REG
(
ADC0_BASE_PTR
)

	)

563 
	#ADC0_CLP0
 
	`ADC_CLP0_REG
(
ADC0_BASE_PTR
)

	)

564 
	#ADC0_PGA
 
	`ADC_PGA_REG
(
ADC0_BASE_PTR
)

	)

565 
	#ADC0_CLMD
 
	`ADC_CLMD_REG
(
ADC0_BASE_PTR
)

	)

566 
	#ADC0_CLMS
 
	`ADC_CLMS_REG
(
ADC0_BASE_PTR
)

	)

567 
	#ADC0_CLM4
 
	`ADC_CLM4_REG
(
ADC0_BASE_PTR
)

	)

568 
	#ADC0_CLM3
 
	`ADC_CLM3_REG
(
ADC0_BASE_PTR
)

	)

569 
	#ADC0_CLM2
 
	`ADC_CLM2_REG
(
ADC0_BASE_PTR
)

	)

570 
	#ADC0_CLM1
 
	`ADC_CLM1_REG
(
ADC0_BASE_PTR
)

	)

571 
	#ADC0_CLM0
 
	`ADC_CLM0_REG
(
ADC0_BASE_PTR
)

	)

573 
	#ADC1_SC1A
 
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,0)

	)

574 
	#ADC1_SC1B
 
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,1)

	)

575 
	#ADC1_CFG1
 
	`ADC_CFG1_REG
(
ADC1_BASE_PTR
)

	)

576 
	#ADC1_CFG2
 
	`ADC_CFG2_REG
(
ADC1_BASE_PTR
)

	)

577 
	#ADC1_RA
 
	`ADC_R_REG
(
ADC1_BASE_PTR
,0)

	)

578 
	#ADC1_RB
 
	`ADC_R_REG
(
ADC1_BASE_PTR
,1)

	)

579 
	#ADC1_CV1
 
	`ADC_CV1_REG
(
ADC1_BASE_PTR
)

	)

580 
	#ADC1_CV2
 
	`ADC_CV2_REG
(
ADC1_BASE_PTR
)

	)

581 
	#ADC1_SC2
 
	`ADC_SC2_REG
(
ADC1_BASE_PTR
)

	)

582 
	#ADC1_SC3
 
	`ADC_SC3_REG
(
ADC1_BASE_PTR
)

	)

583 
	#ADC1_OFS
 
	`ADC_OFS_REG
(
ADC1_BASE_PTR
)

	)

584 
	#ADC1_PG
 
	`ADC_PG_REG
(
ADC1_BASE_PTR
)

	)

585 
	#ADC1_MG
 
	`ADC_MG_REG
(
ADC1_BASE_PTR
)

	)

586 
	#ADC1_CLPD
 
	`ADC_CLPD_REG
(
ADC1_BASE_PTR
)

	)

587 
	#ADC1_CLPS
 
	`ADC_CLPS_REG
(
ADC1_BASE_PTR
)

	)

588 
	#ADC1_CLP4
 
	`ADC_CLP4_REG
(
ADC1_BASE_PTR
)

	)

589 
	#ADC1_CLP3
 
	`ADC_CLP3_REG
(
ADC1_BASE_PTR
)

	)

590 
	#ADC1_CLP2
 
	`ADC_CLP2_REG
(
ADC1_BASE_PTR
)

	)

591 
	#ADC1_CLP1
 
	`ADC_CLP1_REG
(
ADC1_BASE_PTR
)

	)

592 
	#ADC1_CLP0
 
	`ADC_CLP0_REG
(
ADC1_BASE_PTR
)

	)

593 
	#ADC1_PGA
 
	`ADC_PGA_REG
(
ADC1_BASE_PTR
)

	)

594 
	#ADC1_CLMD
 
	`ADC_CLMD_REG
(
ADC1_BASE_PTR
)

	)

595 
	#ADC1_CLMS
 
	`ADC_CLMS_REG
(
ADC1_BASE_PTR
)

	)

596 
	#ADC1_CLM4
 
	`ADC_CLM4_REG
(
ADC1_BASE_PTR
)

	)

597 
	#ADC1_CLM3
 
	`ADC_CLM3_REG
(
ADC1_BASE_PTR
)

	)

598 
	#ADC1_CLM2
 
	`ADC_CLM2_REG
(
ADC1_BASE_PTR
)

	)

599 
	#ADC1_CLM1
 
	`ADC_CLM1_REG
(
ADC1_BASE_PTR
)

	)

600 
	#ADC1_CLM0
 
	`ADC_CLM0_REG
(
ADC1_BASE_PTR
)

	)

602 
	#ADC2_SC1A
 
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,0)

	)

603 
	#ADC2_SC1B
 
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,1)

	)

604 
	#ADC2_CFG1
 
	`ADC_CFG1_REG
(
ADC2_BASE_PTR
)

	)

605 
	#ADC2_CFG2
 
	`ADC_CFG2_REG
(
ADC2_BASE_PTR
)

	)

606 
	#ADC2_RA
 
	`ADC_R_REG
(
ADC2_BASE_PTR
,0)

	)

607 
	#ADC2_RB
 
	`ADC_R_REG
(
ADC2_BASE_PTR
,1)

	)

608 
	#ADC2_CV1
 
	`ADC_CV1_REG
(
ADC2_BASE_PTR
)

	)

609 
	#ADC2_CV2
 
	`ADC_CV2_REG
(
ADC2_BASE_PTR
)

	)

610 
	#ADC2_SC2
 
	`ADC_SC2_REG
(
ADC2_BASE_PTR
)

	)

611 
	#ADC2_SC3
 
	`ADC_SC3_REG
(
ADC2_BASE_PTR
)

	)

612 
	#ADC2_OFS
 
	`ADC_OFS_REG
(
ADC2_BASE_PTR
)

	)

613 
	#ADC2_PG
 
	`ADC_PG_REG
(
ADC2_BASE_PTR
)

	)

614 
	#ADC2_MG
 
	`ADC_MG_REG
(
ADC2_BASE_PTR
)

	)

615 
	#ADC2_CLPD
 
	`ADC_CLPD_REG
(
ADC2_BASE_PTR
)

	)

616 
	#ADC2_CLPS
 
	`ADC_CLPS_REG
(
ADC2_BASE_PTR
)

	)

617 
	#ADC2_CLP4
 
	`ADC_CLP4_REG
(
ADC2_BASE_PTR
)

	)

618 
	#ADC2_CLP3
 
	`ADC_CLP3_REG
(
ADC2_BASE_PTR
)

	)

619 
	#ADC2_CLP2
 
	`ADC_CLP2_REG
(
ADC2_BASE_PTR
)

	)

620 
	#ADC2_CLP1
 
	`ADC_CLP1_REG
(
ADC2_BASE_PTR
)

	)

621 
	#ADC2_CLP0
 
	`ADC_CLP0_REG
(
ADC2_BASE_PTR
)

	)

622 
	#ADC2_PGA
 
	`ADC_PGA_REG
(
ADC2_BASE_PTR
)

	)

623 
	#ADC2_CLMD
 
	`ADC_CLMD_REG
(
ADC2_BASE_PTR
)

	)

624 
	#ADC2_CLMS
 
	`ADC_CLMS_REG
(
ADC2_BASE_PTR
)

	)

625 
	#ADC2_CLM4
 
	`ADC_CLM4_REG
(
ADC2_BASE_PTR
)

	)

626 
	#ADC2_CLM3
 
	`ADC_CLM3_REG
(
ADC2_BASE_PTR
)

	)

627 
	#ADC2_CLM2
 
	`ADC_CLM2_REG
(
ADC2_BASE_PTR
)

	)

628 
	#ADC2_CLM1
 
	`ADC_CLM1_REG
(
ADC2_BASE_PTR
)

	)

629 
	#ADC2_CLM0
 
	`ADC_CLM0_REG
(
ADC2_BASE_PTR
)

	)

631 
	#ADC3_SC1A
 
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,0)

	)

632 
	#ADC3_SC1B
 
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,1)

	)

633 
	#ADC3_CFG1
 
	`ADC_CFG1_REG
(
ADC3_BASE_PTR
)

	)

634 
	#ADC3_CFG2
 
	`ADC_CFG2_REG
(
ADC3_BASE_PTR
)

	)

635 
	#ADC3_RA
 
	`ADC_R_REG
(
ADC3_BASE_PTR
,0)

	)

636 
	#ADC3_RB
 
	`ADC_R_REG
(
ADC3_BASE_PTR
,1)

	)

637 
	#ADC3_CV1
 
	`ADC_CV1_REG
(
ADC3_BASE_PTR
)

	)

638 
	#ADC3_CV2
 
	`ADC_CV2_REG
(
ADC3_BASE_PTR
)

	)

639 
	#ADC3_SC2
 
	`ADC_SC2_REG
(
ADC3_BASE_PTR
)

	)

640 
	#ADC3_SC3
 
	`ADC_SC3_REG
(
ADC3_BASE_PTR
)

	)

641 
	#ADC3_OFS
 
	`ADC_OFS_REG
(
ADC3_BASE_PTR
)

	)

642 
	#ADC3_PG
 
	`ADC_PG_REG
(
ADC3_BASE_PTR
)

	)

643 
	#ADC3_MG
 
	`ADC_MG_REG
(
ADC3_BASE_PTR
)

	)

644 
	#ADC3_CLPD
 
	`ADC_CLPD_REG
(
ADC3_BASE_PTR
)

	)

645 
	#ADC3_CLPS
 
	`ADC_CLPS_REG
(
ADC3_BASE_PTR
)

	)

646 
	#ADC3_CLP4
 
	`ADC_CLP4_REG
(
ADC3_BASE_PTR
)

	)

647 
	#ADC3_CLP3
 
	`ADC_CLP3_REG
(
ADC3_BASE_PTR
)

	)

648 
	#ADC3_CLP2
 
	`ADC_CLP2_REG
(
ADC3_BASE_PTR
)

	)

649 
	#ADC3_CLP1
 
	`ADC_CLP1_REG
(
ADC3_BASE_PTR
)

	)

650 
	#ADC3_CLP0
 
	`ADC_CLP0_REG
(
ADC3_BASE_PTR
)

	)

651 
	#ADC3_PGA
 
	`ADC_PGA_REG
(
ADC3_BASE_PTR
)

	)

652 
	#ADC3_CLMD
 
	`ADC_CLMD_REG
(
ADC3_BASE_PTR
)

	)

653 
	#ADC3_CLMS
 
	`ADC_CLMS_REG
(
ADC3_BASE_PTR
)

	)

654 
	#ADC3_CLM4
 
	`ADC_CLM4_REG
(
ADC3_BASE_PTR
)

	)

655 
	#ADC3_CLM3
 
	`ADC_CLM3_REG
(
ADC3_BASE_PTR
)

	)

656 
	#ADC3_CLM2
 
	`ADC_CLM2_REG
(
ADC3_BASE_PTR
)

	)

657 
	#ADC3_CLM1
 
	`ADC_CLM1_REG
(
ADC3_BASE_PTR
)

	)

658 
	#ADC3_CLM0
 
	`ADC_CLM0_REG
(
ADC3_BASE_PTR
)

	)

661 
	#ADC0_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,šdex)

	)

662 
	#ADC1_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,šdex)

	)

663 
	#ADC2_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,šdex)

	)

664 
	#ADC3_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,šdex)

	)

665 
	#ADC0_R
(
šdex
è
	`ADC_R_REG
(
ADC0_BASE_PTR
,šdex)

	)

666 
	#ADC1_R
(
šdex
è
	`ADC_R_REG
(
ADC1_BASE_PTR
,šdex)

	)

667 
	#ADC2_R
(
šdex
è
	`ADC_R_REG
(
ADC2_BASE_PTR
,šdex)

	)

668 
	#ADC3_R
(
šdex
è
	`ADC_R_REG
(
ADC3_BASE_PTR
,šdex)

	)

690 
	sAIPS_MemM­
 {

691 
ušt32_t
 
	mMPRA
;

692 
ušt8_t
 
	mRESERVED_0
[28];

693 
ušt32_t
 
	mPACRA
;

694 
ušt32_t
 
	mPACRB
;

695 
ušt32_t
 
	mPACRC
;

696 
ušt32_t
 
	mPACRD
;

697 
ušt8_t
 
	mRESERVED_1
[16];

698 
ušt32_t
 
	mPACRE
;

699 
ušt32_t
 
	mPACRF
;

700 
ušt32_t
 
	mPACRG
;

701 
ušt32_t
 
	mPACRH
;

702 
ušt32_t
 
	mPACRI
;

703 
ušt32_t
 
	mPACRJ
;

704 
ušt32_t
 
	mPACRK
;

705 
ušt32_t
 
	mPACRL
;

706 
ušt32_t
 
	mPACRM
;

707 
ušt32_t
 
	mPACRN
;

708 
ušt32_t
 
	mPACRO
;

709 
ušt32_t
 
	mPACRP
;

710 } vÞ©ž*
	tAIPS_MemM­PŒ
;

723 
	#AIPS_MPRA_REG
(
ba£
è((ba£)->
MPRA
)

	)

724 
	#AIPS_PACRA_REG
(
ba£
è((ba£)->
PACRA
)

	)

725 
	#AIPS_PACRB_REG
(
ba£
è((ba£)->
PACRB
)

	)

726 
	#AIPS_PACRC_REG
(
ba£
è((ba£)->
PACRC
)

	)

727 
	#AIPS_PACRD_REG
(
ba£
è((ba£)->
PACRD
)

	)

728 
	#AIPS_PACRE_REG
(
ba£
è((ba£)->
PACRE
)

	)

729 
	#AIPS_PACRF_REG
(
ba£
è((ba£)->
PACRF
)

	)

730 
	#AIPS_PACRG_REG
(
ba£
è((ba£)->
PACRG
)

	)

731 
	#AIPS_PACRH_REG
(
ba£
è((ba£)->
PACRH
)

	)

732 
	#AIPS_PACRI_REG
(
ba£
è((ba£)->
PACRI
)

	)

733 
	#AIPS_PACRJ_REG
(
ba£
è((ba£)->
PACRJ
)

	)

734 
	#AIPS_PACRK_REG
(
ba£
è((ba£)->
PACRK
)

	)

735 
	#AIPS_PACRL_REG
(
ba£
è((ba£)->
PACRL
)

	)

736 
	#AIPS_PACRM_REG
(
ba£
è((ba£)->
PACRM
)

	)

737 
	#AIPS_PACRN_REG
(
ba£
è((ba£)->
PACRN
)

	)

738 
	#AIPS_PACRO_REG
(
ba£
è((ba£)->
PACRO
)

	)

739 
	#AIPS_PACRP_REG
(
ba£
è((ba£)->
PACRP
)

	)

756 
	#AIPS_MPRA_MPL7_MASK
 0x1u

	)

757 
	#AIPS_MPRA_MPL7_SHIFT
 0

	)

758 
	#AIPS_MPRA_MTW7_MASK
 0x2u

	)

759 
	#AIPS_MPRA_MTW7_SHIFT
 1

	)

760 
	#AIPS_MPRA_MTR7_MASK
 0x4u

	)

761 
	#AIPS_MPRA_MTR7_SHIFT
 2

	)

762 
	#AIPS_MPRA_MPL6_MASK
 0x10u

	)

763 
	#AIPS_MPRA_MPL6_SHIFT
 4

	)

764 
	#AIPS_MPRA_MTW6_MASK
 0x20u

	)

765 
	#AIPS_MPRA_MTW6_SHIFT
 5

	)

766 
	#AIPS_MPRA_MTR6_MASK
 0x40u

	)

767 
	#AIPS_MPRA_MTR6_SHIFT
 6

	)

768 
	#AIPS_MPRA_MPL5_MASK
 0x100u

	)

769 
	#AIPS_MPRA_MPL5_SHIFT
 8

	)

770 
	#AIPS_MPRA_MTW5_MASK
 0x200u

	)

771 
	#AIPS_MPRA_MTW5_SHIFT
 9

	)

772 
	#AIPS_MPRA_MTR5_MASK
 0x400u

	)

773 
	#AIPS_MPRA_MTR5_SHIFT
 10

	)

774 
	#AIPS_MPRA_MPL4_MASK
 0x1000u

	)

775 
	#AIPS_MPRA_MPL4_SHIFT
 12

	)

776 
	#AIPS_MPRA_MTW4_MASK
 0x2000u

	)

777 
	#AIPS_MPRA_MTW4_SHIFT
 13

	)

778 
	#AIPS_MPRA_MTR4_MASK
 0x4000u

	)

779 
	#AIPS_MPRA_MTR4_SHIFT
 14

	)

780 
	#AIPS_MPRA_MPL3_MASK
 0x10000u

	)

781 
	#AIPS_MPRA_MPL3_SHIFT
 16

	)

782 
	#AIPS_MPRA_MTW3_MASK
 0x20000u

	)

783 
	#AIPS_MPRA_MTW3_SHIFT
 17

	)

784 
	#AIPS_MPRA_MTR3_MASK
 0x40000u

	)

785 
	#AIPS_MPRA_MTR3_SHIFT
 18

	)

786 
	#AIPS_MPRA_MPL2_MASK
 0x100000u

	)

787 
	#AIPS_MPRA_MPL2_SHIFT
 20

	)

788 
	#AIPS_MPRA_MTW2_MASK
 0x200000u

	)

789 
	#AIPS_MPRA_MTW2_SHIFT
 21

	)

790 
	#AIPS_MPRA_MTR2_MASK
 0x400000u

	)

791 
	#AIPS_MPRA_MTR2_SHIFT
 22

	)

792 
	#AIPS_MPRA_MPL1_MASK
 0x1000000u

	)

793 
	#AIPS_MPRA_MPL1_SHIFT
 24

	)

794 
	#AIPS_MPRA_MTW1_MASK
 0x2000000u

	)

795 
	#AIPS_MPRA_MTW1_SHIFT
 25

	)

796 
	#AIPS_MPRA_MTR1_MASK
 0x4000000u

	)

797 
	#AIPS_MPRA_MTR1_SHIFT
 26

	)

798 
	#AIPS_MPRA_MPL0_MASK
 0x10000000u

	)

799 
	#AIPS_MPRA_MPL0_SHIFT
 28

	)

800 
	#AIPS_MPRA_MTW0_MASK
 0x20000000u

	)

801 
	#AIPS_MPRA_MTW0_SHIFT
 29

	)

802 
	#AIPS_MPRA_MTR0_MASK
 0x40000000u

	)

803 
	#AIPS_MPRA_MTR0_SHIFT
 30

	)

805 
	#AIPS_PACRA_TP7_MASK
 0x1u

	)

806 
	#AIPS_PACRA_TP7_SHIFT
 0

	)

807 
	#AIPS_PACRA_WP7_MASK
 0x2u

	)

808 
	#AIPS_PACRA_WP7_SHIFT
 1

	)

809 
	#AIPS_PACRA_SP7_MASK
 0x4u

	)

810 
	#AIPS_PACRA_SP7_SHIFT
 2

	)

811 
	#AIPS_PACRA_TP6_MASK
 0x10u

	)

812 
	#AIPS_PACRA_TP6_SHIFT
 4

	)

813 
	#AIPS_PACRA_WP6_MASK
 0x20u

	)

814 
	#AIPS_PACRA_WP6_SHIFT
 5

	)

815 
	#AIPS_PACRA_SP6_MASK
 0x40u

	)

816 
	#AIPS_PACRA_SP6_SHIFT
 6

	)

817 
	#AIPS_PACRA_TP5_MASK
 0x100u

	)

818 
	#AIPS_PACRA_TP5_SHIFT
 8

	)

819 
	#AIPS_PACRA_WP5_MASK
 0x200u

	)

820 
	#AIPS_PACRA_WP5_SHIFT
 9

	)

821 
	#AIPS_PACRA_SP5_MASK
 0x400u

	)

822 
	#AIPS_PACRA_SP5_SHIFT
 10

	)

823 
	#AIPS_PACRA_TP4_MASK
 0x1000u

	)

824 
	#AIPS_PACRA_TP4_SHIFT
 12

	)

825 
	#AIPS_PACRA_WP4_MASK
 0x2000u

	)

826 
	#AIPS_PACRA_WP4_SHIFT
 13

	)

827 
	#AIPS_PACRA_SP4_MASK
 0x4000u

	)

828 
	#AIPS_PACRA_SP4_SHIFT
 14

	)

829 
	#AIPS_PACRA_TP3_MASK
 0x10000u

	)

830 
	#AIPS_PACRA_TP3_SHIFT
 16

	)

831 
	#AIPS_PACRA_WP3_MASK
 0x20000u

	)

832 
	#AIPS_PACRA_WP3_SHIFT
 17

	)

833 
	#AIPS_PACRA_SP3_MASK
 0x40000u

	)

834 
	#AIPS_PACRA_SP3_SHIFT
 18

	)

835 
	#AIPS_PACRA_TP2_MASK
 0x100000u

	)

836 
	#AIPS_PACRA_TP2_SHIFT
 20

	)

837 
	#AIPS_PACRA_WP2_MASK
 0x200000u

	)

838 
	#AIPS_PACRA_WP2_SHIFT
 21

	)

839 
	#AIPS_PACRA_SP2_MASK
 0x400000u

	)

840 
	#AIPS_PACRA_SP2_SHIFT
 22

	)

841 
	#AIPS_PACRA_TP1_MASK
 0x1000000u

	)

842 
	#AIPS_PACRA_TP1_SHIFT
 24

	)

843 
	#AIPS_PACRA_WP1_MASK
 0x2000000u

	)

844 
	#AIPS_PACRA_WP1_SHIFT
 25

	)

845 
	#AIPS_PACRA_SP1_MASK
 0x4000000u

	)

846 
	#AIPS_PACRA_SP1_SHIFT
 26

	)

847 
	#AIPS_PACRA_TP0_MASK
 0x10000000u

	)

848 
	#AIPS_PACRA_TP0_SHIFT
 28

	)

849 
	#AIPS_PACRA_WP0_MASK
 0x20000000u

	)

850 
	#AIPS_PACRA_WP0_SHIFT
 29

	)

851 
	#AIPS_PACRA_SP0_MASK
 0x40000000u

	)

852 
	#AIPS_PACRA_SP0_SHIFT
 30

	)

854 
	#AIPS_PACRB_TP7_MASK
 0x1u

	)

855 
	#AIPS_PACRB_TP7_SHIFT
 0

	)

856 
	#AIPS_PACRB_WP7_MASK
 0x2u

	)

857 
	#AIPS_PACRB_WP7_SHIFT
 1

	)

858 
	#AIPS_PACRB_SP7_MASK
 0x4u

	)

859 
	#AIPS_PACRB_SP7_SHIFT
 2

	)

860 
	#AIPS_PACRB_TP6_MASK
 0x10u

	)

861 
	#AIPS_PACRB_TP6_SHIFT
 4

	)

862 
	#AIPS_PACRB_WP6_MASK
 0x20u

	)

863 
	#AIPS_PACRB_WP6_SHIFT
 5

	)

864 
	#AIPS_PACRB_SP6_MASK
 0x40u

	)

865 
	#AIPS_PACRB_SP6_SHIFT
 6

	)

866 
	#AIPS_PACRB_TP5_MASK
 0x100u

	)

867 
	#AIPS_PACRB_TP5_SHIFT
 8

	)

868 
	#AIPS_PACRB_WP5_MASK
 0x200u

	)

869 
	#AIPS_PACRB_WP5_SHIFT
 9

	)

870 
	#AIPS_PACRB_SP5_MASK
 0x400u

	)

871 
	#AIPS_PACRB_SP5_SHIFT
 10

	)

872 
	#AIPS_PACRB_TP4_MASK
 0x1000u

	)

873 
	#AIPS_PACRB_TP4_SHIFT
 12

	)

874 
	#AIPS_PACRB_WP4_MASK
 0x2000u

	)

875 
	#AIPS_PACRB_WP4_SHIFT
 13

	)

876 
	#AIPS_PACRB_SP4_MASK
 0x4000u

	)

877 
	#AIPS_PACRB_SP4_SHIFT
 14

	)

878 
	#AIPS_PACRB_TP3_MASK
 0x10000u

	)

879 
	#AIPS_PACRB_TP3_SHIFT
 16

	)

880 
	#AIPS_PACRB_WP3_MASK
 0x20000u

	)

881 
	#AIPS_PACRB_WP3_SHIFT
 17

	)

882 
	#AIPS_PACRB_SP3_MASK
 0x40000u

	)

883 
	#AIPS_PACRB_SP3_SHIFT
 18

	)

884 
	#AIPS_PACRB_TP2_MASK
 0x100000u

	)

885 
	#AIPS_PACRB_TP2_SHIFT
 20

	)

886 
	#AIPS_PACRB_WP2_MASK
 0x200000u

	)

887 
	#AIPS_PACRB_WP2_SHIFT
 21

	)

888 
	#AIPS_PACRB_SP2_MASK
 0x400000u

	)

889 
	#AIPS_PACRB_SP2_SHIFT
 22

	)

890 
	#AIPS_PACRB_TP1_MASK
 0x1000000u

	)

891 
	#AIPS_PACRB_TP1_SHIFT
 24

	)

892 
	#AIPS_PACRB_WP1_MASK
 0x2000000u

	)

893 
	#AIPS_PACRB_WP1_SHIFT
 25

	)

894 
	#AIPS_PACRB_SP1_MASK
 0x4000000u

	)

895 
	#AIPS_PACRB_SP1_SHIFT
 26

	)

896 
	#AIPS_PACRB_TP0_MASK
 0x10000000u

	)

897 
	#AIPS_PACRB_TP0_SHIFT
 28

	)

898 
	#AIPS_PACRB_WP0_MASK
 0x20000000u

	)

899 
	#AIPS_PACRB_WP0_SHIFT
 29

	)

900 
	#AIPS_PACRB_SP0_MASK
 0x40000000u

	)

901 
	#AIPS_PACRB_SP0_SHIFT
 30

	)

903 
	#AIPS_PACRC_TP7_MASK
 0x1u

	)

904 
	#AIPS_PACRC_TP7_SHIFT
 0

	)

905 
	#AIPS_PACRC_WP7_MASK
 0x2u

	)

906 
	#AIPS_PACRC_WP7_SHIFT
 1

	)

907 
	#AIPS_PACRC_SP7_MASK
 0x4u

	)

908 
	#AIPS_PACRC_SP7_SHIFT
 2

	)

909 
	#AIPS_PACRC_TP6_MASK
 0x10u

	)

910 
	#AIPS_PACRC_TP6_SHIFT
 4

	)

911 
	#AIPS_PACRC_WP6_MASK
 0x20u

	)

912 
	#AIPS_PACRC_WP6_SHIFT
 5

	)

913 
	#AIPS_PACRC_SP6_MASK
 0x40u

	)

914 
	#AIPS_PACRC_SP6_SHIFT
 6

	)

915 
	#AIPS_PACRC_TP5_MASK
 0x100u

	)

916 
	#AIPS_PACRC_TP5_SHIFT
 8

	)

917 
	#AIPS_PACRC_WP5_MASK
 0x200u

	)

918 
	#AIPS_PACRC_WP5_SHIFT
 9

	)

919 
	#AIPS_PACRC_SP5_MASK
 0x400u

	)

920 
	#AIPS_PACRC_SP5_SHIFT
 10

	)

921 
	#AIPS_PACRC_TP4_MASK
 0x1000u

	)

922 
	#AIPS_PACRC_TP4_SHIFT
 12

	)

923 
	#AIPS_PACRC_WP4_MASK
 0x2000u

	)

924 
	#AIPS_PACRC_WP4_SHIFT
 13

	)

925 
	#AIPS_PACRC_SP4_MASK
 0x4000u

	)

926 
	#AIPS_PACRC_SP4_SHIFT
 14

	)

927 
	#AIPS_PACRC_TP3_MASK
 0x10000u

	)

928 
	#AIPS_PACRC_TP3_SHIFT
 16

	)

929 
	#AIPS_PACRC_WP3_MASK
 0x20000u

	)

930 
	#AIPS_PACRC_WP3_SHIFT
 17

	)

931 
	#AIPS_PACRC_SP3_MASK
 0x40000u

	)

932 
	#AIPS_PACRC_SP3_SHIFT
 18

	)

933 
	#AIPS_PACRC_TP2_MASK
 0x100000u

	)

934 
	#AIPS_PACRC_TP2_SHIFT
 20

	)

935 
	#AIPS_PACRC_WP2_MASK
 0x200000u

	)

936 
	#AIPS_PACRC_WP2_SHIFT
 21

	)

937 
	#AIPS_PACRC_SP2_MASK
 0x400000u

	)

938 
	#AIPS_PACRC_SP2_SHIFT
 22

	)

939 
	#AIPS_PACRC_TP1_MASK
 0x1000000u

	)

940 
	#AIPS_PACRC_TP1_SHIFT
 24

	)

941 
	#AIPS_PACRC_WP1_MASK
 0x2000000u

	)

942 
	#AIPS_PACRC_WP1_SHIFT
 25

	)

943 
	#AIPS_PACRC_SP1_MASK
 0x4000000u

	)

944 
	#AIPS_PACRC_SP1_SHIFT
 26

	)

945 
	#AIPS_PACRC_TP0_MASK
 0x10000000u

	)

946 
	#AIPS_PACRC_TP0_SHIFT
 28

	)

947 
	#AIPS_PACRC_WP0_MASK
 0x20000000u

	)

948 
	#AIPS_PACRC_WP0_SHIFT
 29

	)

949 
	#AIPS_PACRC_SP0_MASK
 0x40000000u

	)

950 
	#AIPS_PACRC_SP0_SHIFT
 30

	)

952 
	#AIPS_PACRD_TP7_MASK
 0x1u

	)

953 
	#AIPS_PACRD_TP7_SHIFT
 0

	)

954 
	#AIPS_PACRD_WP7_MASK
 0x2u

	)

955 
	#AIPS_PACRD_WP7_SHIFT
 1

	)

956 
	#AIPS_PACRD_SP7_MASK
 0x4u

	)

957 
	#AIPS_PACRD_SP7_SHIFT
 2

	)

958 
	#AIPS_PACRD_TP6_MASK
 0x10u

	)

959 
	#AIPS_PACRD_TP6_SHIFT
 4

	)

960 
	#AIPS_PACRD_WP6_MASK
 0x20u

	)

961 
	#AIPS_PACRD_WP6_SHIFT
 5

	)

962 
	#AIPS_PACRD_SP6_MASK
 0x40u

	)

963 
	#AIPS_PACRD_SP6_SHIFT
 6

	)

964 
	#AIPS_PACRD_TP5_MASK
 0x100u

	)

965 
	#AIPS_PACRD_TP5_SHIFT
 8

	)

966 
	#AIPS_PACRD_WP5_MASK
 0x200u

	)

967 
	#AIPS_PACRD_WP5_SHIFT
 9

	)

968 
	#AIPS_PACRD_SP5_MASK
 0x400u

	)

969 
	#AIPS_PACRD_SP5_SHIFT
 10

	)

970 
	#AIPS_PACRD_TP4_MASK
 0x1000u

	)

971 
	#AIPS_PACRD_TP4_SHIFT
 12

	)

972 
	#AIPS_PACRD_WP4_MASK
 0x2000u

	)

973 
	#AIPS_PACRD_WP4_SHIFT
 13

	)

974 
	#AIPS_PACRD_SP4_MASK
 0x4000u

	)

975 
	#AIPS_PACRD_SP4_SHIFT
 14

	)

976 
	#AIPS_PACRD_TP3_MASK
 0x10000u

	)

977 
	#AIPS_PACRD_TP3_SHIFT
 16

	)

978 
	#AIPS_PACRD_WP3_MASK
 0x20000u

	)

979 
	#AIPS_PACRD_WP3_SHIFT
 17

	)

980 
	#AIPS_PACRD_SP3_MASK
 0x40000u

	)

981 
	#AIPS_PACRD_SP3_SHIFT
 18

	)

982 
	#AIPS_PACRD_TP2_MASK
 0x100000u

	)

983 
	#AIPS_PACRD_TP2_SHIFT
 20

	)

984 
	#AIPS_PACRD_WP2_MASK
 0x200000u

	)

985 
	#AIPS_PACRD_WP2_SHIFT
 21

	)

986 
	#AIPS_PACRD_SP2_MASK
 0x400000u

	)

987 
	#AIPS_PACRD_SP2_SHIFT
 22

	)

988 
	#AIPS_PACRD_TP1_MASK
 0x1000000u

	)

989 
	#AIPS_PACRD_TP1_SHIFT
 24

	)

990 
	#AIPS_PACRD_WP1_MASK
 0x2000000u

	)

991 
	#AIPS_PACRD_WP1_SHIFT
 25

	)

992 
	#AIPS_PACRD_SP1_MASK
 0x4000000u

	)

993 
	#AIPS_PACRD_SP1_SHIFT
 26

	)

994 
	#AIPS_PACRD_TP0_MASK
 0x10000000u

	)

995 
	#AIPS_PACRD_TP0_SHIFT
 28

	)

996 
	#AIPS_PACRD_WP0_MASK
 0x20000000u

	)

997 
	#AIPS_PACRD_WP0_SHIFT
 29

	)

998 
	#AIPS_PACRD_SP0_MASK
 0x40000000u

	)

999 
	#AIPS_PACRD_SP0_SHIFT
 30

	)

1001 
	#AIPS_PACRE_TP7_MASK
 0x1u

	)

1002 
	#AIPS_PACRE_TP7_SHIFT
 0

	)

1003 
	#AIPS_PACRE_WP7_MASK
 0x2u

	)

1004 
	#AIPS_PACRE_WP7_SHIFT
 1

	)

1005 
	#AIPS_PACRE_SP7_MASK
 0x4u

	)

1006 
	#AIPS_PACRE_SP7_SHIFT
 2

	)

1007 
	#AIPS_PACRE_TP6_MASK
 0x10u

	)

1008 
	#AIPS_PACRE_TP6_SHIFT
 4

	)

1009 
	#AIPS_PACRE_WP6_MASK
 0x20u

	)

1010 
	#AIPS_PACRE_WP6_SHIFT
 5

	)

1011 
	#AIPS_PACRE_SP6_MASK
 0x40u

	)

1012 
	#AIPS_PACRE_SP6_SHIFT
 6

	)

1013 
	#AIPS_PACRE_TP5_MASK
 0x100u

	)

1014 
	#AIPS_PACRE_TP5_SHIFT
 8

	)

1015 
	#AIPS_PACRE_WP5_MASK
 0x200u

	)

1016 
	#AIPS_PACRE_WP5_SHIFT
 9

	)

1017 
	#AIPS_PACRE_SP5_MASK
 0x400u

	)

1018 
	#AIPS_PACRE_SP5_SHIFT
 10

	)

1019 
	#AIPS_PACRE_TP4_MASK
 0x1000u

	)

1020 
	#AIPS_PACRE_TP4_SHIFT
 12

	)

1021 
	#AIPS_PACRE_WP4_MASK
 0x2000u

	)

1022 
	#AIPS_PACRE_WP4_SHIFT
 13

	)

1023 
	#AIPS_PACRE_SP4_MASK
 0x4000u

	)

1024 
	#AIPS_PACRE_SP4_SHIFT
 14

	)

1025 
	#AIPS_PACRE_TP3_MASK
 0x10000u

	)

1026 
	#AIPS_PACRE_TP3_SHIFT
 16

	)

1027 
	#AIPS_PACRE_WP3_MASK
 0x20000u

	)

1028 
	#AIPS_PACRE_WP3_SHIFT
 17

	)

1029 
	#AIPS_PACRE_SP3_MASK
 0x40000u

	)

1030 
	#AIPS_PACRE_SP3_SHIFT
 18

	)

1031 
	#AIPS_PACRE_TP2_MASK
 0x100000u

	)

1032 
	#AIPS_PACRE_TP2_SHIFT
 20

	)

1033 
	#AIPS_PACRE_WP2_MASK
 0x200000u

	)

1034 
	#AIPS_PACRE_WP2_SHIFT
 21

	)

1035 
	#AIPS_PACRE_SP2_MASK
 0x400000u

	)

1036 
	#AIPS_PACRE_SP2_SHIFT
 22

	)

1037 
	#AIPS_PACRE_TP1_MASK
 0x1000000u

	)

1038 
	#AIPS_PACRE_TP1_SHIFT
 24

	)

1039 
	#AIPS_PACRE_WP1_MASK
 0x2000000u

	)

1040 
	#AIPS_PACRE_WP1_SHIFT
 25

	)

1041 
	#AIPS_PACRE_SP1_MASK
 0x4000000u

	)

1042 
	#AIPS_PACRE_SP1_SHIFT
 26

	)

1043 
	#AIPS_PACRE_TP0_MASK
 0x10000000u

	)

1044 
	#AIPS_PACRE_TP0_SHIFT
 28

	)

1045 
	#AIPS_PACRE_WP0_MASK
 0x20000000u

	)

1046 
	#AIPS_PACRE_WP0_SHIFT
 29

	)

1047 
	#AIPS_PACRE_SP0_MASK
 0x40000000u

	)

1048 
	#AIPS_PACRE_SP0_SHIFT
 30

	)

1050 
	#AIPS_PACRF_TP7_MASK
 0x1u

	)

1051 
	#AIPS_PACRF_TP7_SHIFT
 0

	)

1052 
	#AIPS_PACRF_WP7_MASK
 0x2u

	)

1053 
	#AIPS_PACRF_WP7_SHIFT
 1

	)

1054 
	#AIPS_PACRF_SP7_MASK
 0x4u

	)

1055 
	#AIPS_PACRF_SP7_SHIFT
 2

	)

1056 
	#AIPS_PACRF_TP6_MASK
 0x10u

	)

1057 
	#AIPS_PACRF_TP6_SHIFT
 4

	)

1058 
	#AIPS_PACRF_WP6_MASK
 0x20u

	)

1059 
	#AIPS_PACRF_WP6_SHIFT
 5

	)

1060 
	#AIPS_PACRF_SP6_MASK
 0x40u

	)

1061 
	#AIPS_PACRF_SP6_SHIFT
 6

	)

1062 
	#AIPS_PACRF_TP5_MASK
 0x100u

	)

1063 
	#AIPS_PACRF_TP5_SHIFT
 8

	)

1064 
	#AIPS_PACRF_WP5_MASK
 0x200u

	)

1065 
	#AIPS_PACRF_WP5_SHIFT
 9

	)

1066 
	#AIPS_PACRF_SP5_MASK
 0x400u

	)

1067 
	#AIPS_PACRF_SP5_SHIFT
 10

	)

1068 
	#AIPS_PACRF_TP4_MASK
 0x1000u

	)

1069 
	#AIPS_PACRF_TP4_SHIFT
 12

	)

1070 
	#AIPS_PACRF_WP4_MASK
 0x2000u

	)

1071 
	#AIPS_PACRF_WP4_SHIFT
 13

	)

1072 
	#AIPS_PACRF_SP4_MASK
 0x4000u

	)

1073 
	#AIPS_PACRF_SP4_SHIFT
 14

	)

1074 
	#AIPS_PACRF_TP3_MASK
 0x10000u

	)

1075 
	#AIPS_PACRF_TP3_SHIFT
 16

	)

1076 
	#AIPS_PACRF_WP3_MASK
 0x20000u

	)

1077 
	#AIPS_PACRF_WP3_SHIFT
 17

	)

1078 
	#AIPS_PACRF_SP3_MASK
 0x40000u

	)

1079 
	#AIPS_PACRF_SP3_SHIFT
 18

	)

1080 
	#AIPS_PACRF_TP2_MASK
 0x100000u

	)

1081 
	#AIPS_PACRF_TP2_SHIFT
 20

	)

1082 
	#AIPS_PACRF_WP2_MASK
 0x200000u

	)

1083 
	#AIPS_PACRF_WP2_SHIFT
 21

	)

1084 
	#AIPS_PACRF_SP2_MASK
 0x400000u

	)

1085 
	#AIPS_PACRF_SP2_SHIFT
 22

	)

1086 
	#AIPS_PACRF_TP1_MASK
 0x1000000u

	)

1087 
	#AIPS_PACRF_TP1_SHIFT
 24

	)

1088 
	#AIPS_PACRF_WP1_MASK
 0x2000000u

	)

1089 
	#AIPS_PACRF_WP1_SHIFT
 25

	)

1090 
	#AIPS_PACRF_SP1_MASK
 0x4000000u

	)

1091 
	#AIPS_PACRF_SP1_SHIFT
 26

	)

1092 
	#AIPS_PACRF_TP0_MASK
 0x10000000u

	)

1093 
	#AIPS_PACRF_TP0_SHIFT
 28

	)

1094 
	#AIPS_PACRF_WP0_MASK
 0x20000000u

	)

1095 
	#AIPS_PACRF_WP0_SHIFT
 29

	)

1096 
	#AIPS_PACRF_SP0_MASK
 0x40000000u

	)

1097 
	#AIPS_PACRF_SP0_SHIFT
 30

	)

1099 
	#AIPS_PACRG_TP7_MASK
 0x1u

	)

1100 
	#AIPS_PACRG_TP7_SHIFT
 0

	)

1101 
	#AIPS_PACRG_WP7_MASK
 0x2u

	)

1102 
	#AIPS_PACRG_WP7_SHIFT
 1

	)

1103 
	#AIPS_PACRG_SP7_MASK
 0x4u

	)

1104 
	#AIPS_PACRG_SP7_SHIFT
 2

	)

1105 
	#AIPS_PACRG_TP6_MASK
 0x10u

	)

1106 
	#AIPS_PACRG_TP6_SHIFT
 4

	)

1107 
	#AIPS_PACRG_WP6_MASK
 0x20u

	)

1108 
	#AIPS_PACRG_WP6_SHIFT
 5

	)

1109 
	#AIPS_PACRG_SP6_MASK
 0x40u

	)

1110 
	#AIPS_PACRG_SP6_SHIFT
 6

	)

1111 
	#AIPS_PACRG_TP5_MASK
 0x100u

	)

1112 
	#AIPS_PACRG_TP5_SHIFT
 8

	)

1113 
	#AIPS_PACRG_WP5_MASK
 0x200u

	)

1114 
	#AIPS_PACRG_WP5_SHIFT
 9

	)

1115 
	#AIPS_PACRG_SP5_MASK
 0x400u

	)

1116 
	#AIPS_PACRG_SP5_SHIFT
 10

	)

1117 
	#AIPS_PACRG_TP4_MASK
 0x1000u

	)

1118 
	#AIPS_PACRG_TP4_SHIFT
 12

	)

1119 
	#AIPS_PACRG_WP4_MASK
 0x2000u

	)

1120 
	#AIPS_PACRG_WP4_SHIFT
 13

	)

1121 
	#AIPS_PACRG_SP4_MASK
 0x4000u

	)

1122 
	#AIPS_PACRG_SP4_SHIFT
 14

	)

1123 
	#AIPS_PACRG_TP3_MASK
 0x10000u

	)

1124 
	#AIPS_PACRG_TP3_SHIFT
 16

	)

1125 
	#AIPS_PACRG_WP3_MASK
 0x20000u

	)

1126 
	#AIPS_PACRG_WP3_SHIFT
 17

	)

1127 
	#AIPS_PACRG_SP3_MASK
 0x40000u

	)

1128 
	#AIPS_PACRG_SP3_SHIFT
 18

	)

1129 
	#AIPS_PACRG_TP2_MASK
 0x100000u

	)

1130 
	#AIPS_PACRG_TP2_SHIFT
 20

	)

1131 
	#AIPS_PACRG_WP2_MASK
 0x200000u

	)

1132 
	#AIPS_PACRG_WP2_SHIFT
 21

	)

1133 
	#AIPS_PACRG_SP2_MASK
 0x400000u

	)

1134 
	#AIPS_PACRG_SP2_SHIFT
 22

	)

1135 
	#AIPS_PACRG_TP1_MASK
 0x1000000u

	)

1136 
	#AIPS_PACRG_TP1_SHIFT
 24

	)

1137 
	#AIPS_PACRG_WP1_MASK
 0x2000000u

	)

1138 
	#AIPS_PACRG_WP1_SHIFT
 25

	)

1139 
	#AIPS_PACRG_SP1_MASK
 0x4000000u

	)

1140 
	#AIPS_PACRG_SP1_SHIFT
 26

	)

1141 
	#AIPS_PACRG_TP0_MASK
 0x10000000u

	)

1142 
	#AIPS_PACRG_TP0_SHIFT
 28

	)

1143 
	#AIPS_PACRG_WP0_MASK
 0x20000000u

	)

1144 
	#AIPS_PACRG_WP0_SHIFT
 29

	)

1145 
	#AIPS_PACRG_SP0_MASK
 0x40000000u

	)

1146 
	#AIPS_PACRG_SP0_SHIFT
 30

	)

1148 
	#AIPS_PACRH_TP7_MASK
 0x1u

	)

1149 
	#AIPS_PACRH_TP7_SHIFT
 0

	)

1150 
	#AIPS_PACRH_WP7_MASK
 0x2u

	)

1151 
	#AIPS_PACRH_WP7_SHIFT
 1

	)

1152 
	#AIPS_PACRH_SP7_MASK
 0x4u

	)

1153 
	#AIPS_PACRH_SP7_SHIFT
 2

	)

1154 
	#AIPS_PACRH_TP6_MASK
 0x10u

	)

1155 
	#AIPS_PACRH_TP6_SHIFT
 4

	)

1156 
	#AIPS_PACRH_WP6_MASK
 0x20u

	)

1157 
	#AIPS_PACRH_WP6_SHIFT
 5

	)

1158 
	#AIPS_PACRH_SP6_MASK
 0x40u

	)

1159 
	#AIPS_PACRH_SP6_SHIFT
 6

	)

1160 
	#AIPS_PACRH_TP5_MASK
 0x100u

	)

1161 
	#AIPS_PACRH_TP5_SHIFT
 8

	)

1162 
	#AIPS_PACRH_WP5_MASK
 0x200u

	)

1163 
	#AIPS_PACRH_WP5_SHIFT
 9

	)

1164 
	#AIPS_PACRH_SP5_MASK
 0x400u

	)

1165 
	#AIPS_PACRH_SP5_SHIFT
 10

	)

1166 
	#AIPS_PACRH_TP4_MASK
 0x1000u

	)

1167 
	#AIPS_PACRH_TP4_SHIFT
 12

	)

1168 
	#AIPS_PACRH_WP4_MASK
 0x2000u

	)

1169 
	#AIPS_PACRH_WP4_SHIFT
 13

	)

1170 
	#AIPS_PACRH_SP4_MASK
 0x4000u

	)

1171 
	#AIPS_PACRH_SP4_SHIFT
 14

	)

1172 
	#AIPS_PACRH_TP3_MASK
 0x10000u

	)

1173 
	#AIPS_PACRH_TP3_SHIFT
 16

	)

1174 
	#AIPS_PACRH_WP3_MASK
 0x20000u

	)

1175 
	#AIPS_PACRH_WP3_SHIFT
 17

	)

1176 
	#AIPS_PACRH_SP3_MASK
 0x40000u

	)

1177 
	#AIPS_PACRH_SP3_SHIFT
 18

	)

1178 
	#AIPS_PACRH_TP2_MASK
 0x100000u

	)

1179 
	#AIPS_PACRH_TP2_SHIFT
 20

	)

1180 
	#AIPS_PACRH_WP2_MASK
 0x200000u

	)

1181 
	#AIPS_PACRH_WP2_SHIFT
 21

	)

1182 
	#AIPS_PACRH_SP2_MASK
 0x400000u

	)

1183 
	#AIPS_PACRH_SP2_SHIFT
 22

	)

1184 
	#AIPS_PACRH_TP1_MASK
 0x1000000u

	)

1185 
	#AIPS_PACRH_TP1_SHIFT
 24

	)

1186 
	#AIPS_PACRH_WP1_MASK
 0x2000000u

	)

1187 
	#AIPS_PACRH_WP1_SHIFT
 25

	)

1188 
	#AIPS_PACRH_SP1_MASK
 0x4000000u

	)

1189 
	#AIPS_PACRH_SP1_SHIFT
 26

	)

1190 
	#AIPS_PACRH_TP0_MASK
 0x10000000u

	)

1191 
	#AIPS_PACRH_TP0_SHIFT
 28

	)

1192 
	#AIPS_PACRH_WP0_MASK
 0x20000000u

	)

1193 
	#AIPS_PACRH_WP0_SHIFT
 29

	)

1194 
	#AIPS_PACRH_SP0_MASK
 0x40000000u

	)

1195 
	#AIPS_PACRH_SP0_SHIFT
 30

	)

1197 
	#AIPS_PACRI_TP7_MASK
 0x1u

	)

1198 
	#AIPS_PACRI_TP7_SHIFT
 0

	)

1199 
	#AIPS_PACRI_WP7_MASK
 0x2u

	)

1200 
	#AIPS_PACRI_WP7_SHIFT
 1

	)

1201 
	#AIPS_PACRI_SP7_MASK
 0x4u

	)

1202 
	#AIPS_PACRI_SP7_SHIFT
 2

	)

1203 
	#AIPS_PACRI_TP6_MASK
 0x10u

	)

1204 
	#AIPS_PACRI_TP6_SHIFT
 4

	)

1205 
	#AIPS_PACRI_WP6_MASK
 0x20u

	)

1206 
	#AIPS_PACRI_WP6_SHIFT
 5

	)

1207 
	#AIPS_PACRI_SP6_MASK
 0x40u

	)

1208 
	#AIPS_PACRI_SP6_SHIFT
 6

	)

1209 
	#AIPS_PACRI_TP5_MASK
 0x100u

	)

1210 
	#AIPS_PACRI_TP5_SHIFT
 8

	)

1211 
	#AIPS_PACRI_WP5_MASK
 0x200u

	)

1212 
	#AIPS_PACRI_WP5_SHIFT
 9

	)

1213 
	#AIPS_PACRI_SP5_MASK
 0x400u

	)

1214 
	#AIPS_PACRI_SP5_SHIFT
 10

	)

1215 
	#AIPS_PACRI_TP4_MASK
 0x1000u

	)

1216 
	#AIPS_PACRI_TP4_SHIFT
 12

	)

1217 
	#AIPS_PACRI_WP4_MASK
 0x2000u

	)

1218 
	#AIPS_PACRI_WP4_SHIFT
 13

	)

1219 
	#AIPS_PACRI_SP4_MASK
 0x4000u

	)

1220 
	#AIPS_PACRI_SP4_SHIFT
 14

	)

1221 
	#AIPS_PACRI_TP3_MASK
 0x10000u

	)

1222 
	#AIPS_PACRI_TP3_SHIFT
 16

	)

1223 
	#AIPS_PACRI_WP3_MASK
 0x20000u

	)

1224 
	#AIPS_PACRI_WP3_SHIFT
 17

	)

1225 
	#AIPS_PACRI_SP3_MASK
 0x40000u

	)

1226 
	#AIPS_PACRI_SP3_SHIFT
 18

	)

1227 
	#AIPS_PACRI_TP2_MASK
 0x100000u

	)

1228 
	#AIPS_PACRI_TP2_SHIFT
 20

	)

1229 
	#AIPS_PACRI_WP2_MASK
 0x200000u

	)

1230 
	#AIPS_PACRI_WP2_SHIFT
 21

	)

1231 
	#AIPS_PACRI_SP2_MASK
 0x400000u

	)

1232 
	#AIPS_PACRI_SP2_SHIFT
 22

	)

1233 
	#AIPS_PACRI_TP1_MASK
 0x1000000u

	)

1234 
	#AIPS_PACRI_TP1_SHIFT
 24

	)

1235 
	#AIPS_PACRI_WP1_MASK
 0x2000000u

	)

1236 
	#AIPS_PACRI_WP1_SHIFT
 25

	)

1237 
	#AIPS_PACRI_SP1_MASK
 0x4000000u

	)

1238 
	#AIPS_PACRI_SP1_SHIFT
 26

	)

1239 
	#AIPS_PACRI_TP0_MASK
 0x10000000u

	)

1240 
	#AIPS_PACRI_TP0_SHIFT
 28

	)

1241 
	#AIPS_PACRI_WP0_MASK
 0x20000000u

	)

1242 
	#AIPS_PACRI_WP0_SHIFT
 29

	)

1243 
	#AIPS_PACRI_SP0_MASK
 0x40000000u

	)

1244 
	#AIPS_PACRI_SP0_SHIFT
 30

	)

1246 
	#AIPS_PACRJ_TP7_MASK
 0x1u

	)

1247 
	#AIPS_PACRJ_TP7_SHIFT
 0

	)

1248 
	#AIPS_PACRJ_WP7_MASK
 0x2u

	)

1249 
	#AIPS_PACRJ_WP7_SHIFT
 1

	)

1250 
	#AIPS_PACRJ_SP7_MASK
 0x4u

	)

1251 
	#AIPS_PACRJ_SP7_SHIFT
 2

	)

1252 
	#AIPS_PACRJ_TP6_MASK
 0x10u

	)

1253 
	#AIPS_PACRJ_TP6_SHIFT
 4

	)

1254 
	#AIPS_PACRJ_WP6_MASK
 0x20u

	)

1255 
	#AIPS_PACRJ_WP6_SHIFT
 5

	)

1256 
	#AIPS_PACRJ_SP6_MASK
 0x40u

	)

1257 
	#AIPS_PACRJ_SP6_SHIFT
 6

	)

1258 
	#AIPS_PACRJ_TP5_MASK
 0x100u

	)

1259 
	#AIPS_PACRJ_TP5_SHIFT
 8

	)

1260 
	#AIPS_PACRJ_WP5_MASK
 0x200u

	)

1261 
	#AIPS_PACRJ_WP5_SHIFT
 9

	)

1262 
	#AIPS_PACRJ_SP5_MASK
 0x400u

	)

1263 
	#AIPS_PACRJ_SP5_SHIFT
 10

	)

1264 
	#AIPS_PACRJ_TP4_MASK
 0x1000u

	)

1265 
	#AIPS_PACRJ_TP4_SHIFT
 12

	)

1266 
	#AIPS_PACRJ_WP4_MASK
 0x2000u

	)

1267 
	#AIPS_PACRJ_WP4_SHIFT
 13

	)

1268 
	#AIPS_PACRJ_SP4_MASK
 0x4000u

	)

1269 
	#AIPS_PACRJ_SP4_SHIFT
 14

	)

1270 
	#AIPS_PACRJ_TP3_MASK
 0x10000u

	)

1271 
	#AIPS_PACRJ_TP3_SHIFT
 16

	)

1272 
	#AIPS_PACRJ_WP3_MASK
 0x20000u

	)

1273 
	#AIPS_PACRJ_WP3_SHIFT
 17

	)

1274 
	#AIPS_PACRJ_SP3_MASK
 0x40000u

	)

1275 
	#AIPS_PACRJ_SP3_SHIFT
 18

	)

1276 
	#AIPS_PACRJ_TP2_MASK
 0x100000u

	)

1277 
	#AIPS_PACRJ_TP2_SHIFT
 20

	)

1278 
	#AIPS_PACRJ_WP2_MASK
 0x200000u

	)

1279 
	#AIPS_PACRJ_WP2_SHIFT
 21

	)

1280 
	#AIPS_PACRJ_SP2_MASK
 0x400000u

	)

1281 
	#AIPS_PACRJ_SP2_SHIFT
 22

	)

1282 
	#AIPS_PACRJ_TP1_MASK
 0x1000000u

	)

1283 
	#AIPS_PACRJ_TP1_SHIFT
 24

	)

1284 
	#AIPS_PACRJ_WP1_MASK
 0x2000000u

	)

1285 
	#AIPS_PACRJ_WP1_SHIFT
 25

	)

1286 
	#AIPS_PACRJ_SP1_MASK
 0x4000000u

	)

1287 
	#AIPS_PACRJ_SP1_SHIFT
 26

	)

1288 
	#AIPS_PACRJ_TP0_MASK
 0x10000000u

	)

1289 
	#AIPS_PACRJ_TP0_SHIFT
 28

	)

1290 
	#AIPS_PACRJ_WP0_MASK
 0x20000000u

	)

1291 
	#AIPS_PACRJ_WP0_SHIFT
 29

	)

1292 
	#AIPS_PACRJ_SP0_MASK
 0x40000000u

	)

1293 
	#AIPS_PACRJ_SP0_SHIFT
 30

	)

1295 
	#AIPS_PACRK_TP7_MASK
 0x1u

	)

1296 
	#AIPS_PACRK_TP7_SHIFT
 0

	)

1297 
	#AIPS_PACRK_WP7_MASK
 0x2u

	)

1298 
	#AIPS_PACRK_WP7_SHIFT
 1

	)

1299 
	#AIPS_PACRK_SP7_MASK
 0x4u

	)

1300 
	#AIPS_PACRK_SP7_SHIFT
 2

	)

1301 
	#AIPS_PACRK_TP6_MASK
 0x10u

	)

1302 
	#AIPS_PACRK_TP6_SHIFT
 4

	)

1303 
	#AIPS_PACRK_WP6_MASK
 0x20u

	)

1304 
	#AIPS_PACRK_WP6_SHIFT
 5

	)

1305 
	#AIPS_PACRK_SP6_MASK
 0x40u

	)

1306 
	#AIPS_PACRK_SP6_SHIFT
 6

	)

1307 
	#AIPS_PACRK_TP5_MASK
 0x100u

	)

1308 
	#AIPS_PACRK_TP5_SHIFT
 8

	)

1309 
	#AIPS_PACRK_WP5_MASK
 0x200u

	)

1310 
	#AIPS_PACRK_WP5_SHIFT
 9

	)

1311 
	#AIPS_PACRK_SP5_MASK
 0x400u

	)

1312 
	#AIPS_PACRK_SP5_SHIFT
 10

	)

1313 
	#AIPS_PACRK_TP4_MASK
 0x1000u

	)

1314 
	#AIPS_PACRK_TP4_SHIFT
 12

	)

1315 
	#AIPS_PACRK_WP4_MASK
 0x2000u

	)

1316 
	#AIPS_PACRK_WP4_SHIFT
 13

	)

1317 
	#AIPS_PACRK_SP4_MASK
 0x4000u

	)

1318 
	#AIPS_PACRK_SP4_SHIFT
 14

	)

1319 
	#AIPS_PACRK_TP3_MASK
 0x10000u

	)

1320 
	#AIPS_PACRK_TP3_SHIFT
 16

	)

1321 
	#AIPS_PACRK_WP3_MASK
 0x20000u

	)

1322 
	#AIPS_PACRK_WP3_SHIFT
 17

	)

1323 
	#AIPS_PACRK_SP3_MASK
 0x40000u

	)

1324 
	#AIPS_PACRK_SP3_SHIFT
 18

	)

1325 
	#AIPS_PACRK_TP2_MASK
 0x100000u

	)

1326 
	#AIPS_PACRK_TP2_SHIFT
 20

	)

1327 
	#AIPS_PACRK_WP2_MASK
 0x200000u

	)

1328 
	#AIPS_PACRK_WP2_SHIFT
 21

	)

1329 
	#AIPS_PACRK_SP2_MASK
 0x400000u

	)

1330 
	#AIPS_PACRK_SP2_SHIFT
 22

	)

1331 
	#AIPS_PACRK_TP1_MASK
 0x1000000u

	)

1332 
	#AIPS_PACRK_TP1_SHIFT
 24

	)

1333 
	#AIPS_PACRK_WP1_MASK
 0x2000000u

	)

1334 
	#AIPS_PACRK_WP1_SHIFT
 25

	)

1335 
	#AIPS_PACRK_SP1_MASK
 0x4000000u

	)

1336 
	#AIPS_PACRK_SP1_SHIFT
 26

	)

1337 
	#AIPS_PACRK_TP0_MASK
 0x10000000u

	)

1338 
	#AIPS_PACRK_TP0_SHIFT
 28

	)

1339 
	#AIPS_PACRK_WP0_MASK
 0x20000000u

	)

1340 
	#AIPS_PACRK_WP0_SHIFT
 29

	)

1341 
	#AIPS_PACRK_SP0_MASK
 0x40000000u

	)

1342 
	#AIPS_PACRK_SP0_SHIFT
 30

	)

1344 
	#AIPS_PACRL_TP7_MASK
 0x1u

	)

1345 
	#AIPS_PACRL_TP7_SHIFT
 0

	)

1346 
	#AIPS_PACRL_WP7_MASK
 0x2u

	)

1347 
	#AIPS_PACRL_WP7_SHIFT
 1

	)

1348 
	#AIPS_PACRL_SP7_MASK
 0x4u

	)

1349 
	#AIPS_PACRL_SP7_SHIFT
 2

	)

1350 
	#AIPS_PACRL_TP6_MASK
 0x10u

	)

1351 
	#AIPS_PACRL_TP6_SHIFT
 4

	)

1352 
	#AIPS_PACRL_WP6_MASK
 0x20u

	)

1353 
	#AIPS_PACRL_WP6_SHIFT
 5

	)

1354 
	#AIPS_PACRL_SP6_MASK
 0x40u

	)

1355 
	#AIPS_PACRL_SP6_SHIFT
 6

	)

1356 
	#AIPS_PACRL_TP5_MASK
 0x100u

	)

1357 
	#AIPS_PACRL_TP5_SHIFT
 8

	)

1358 
	#AIPS_PACRL_WP5_MASK
 0x200u

	)

1359 
	#AIPS_PACRL_WP5_SHIFT
 9

	)

1360 
	#AIPS_PACRL_SP5_MASK
 0x400u

	)

1361 
	#AIPS_PACRL_SP5_SHIFT
 10

	)

1362 
	#AIPS_PACRL_TP4_MASK
 0x1000u

	)

1363 
	#AIPS_PACRL_TP4_SHIFT
 12

	)

1364 
	#AIPS_PACRL_WP4_MASK
 0x2000u

	)

1365 
	#AIPS_PACRL_WP4_SHIFT
 13

	)

1366 
	#AIPS_PACRL_SP4_MASK
 0x4000u

	)

1367 
	#AIPS_PACRL_SP4_SHIFT
 14

	)

1368 
	#AIPS_PACRL_TP3_MASK
 0x10000u

	)

1369 
	#AIPS_PACRL_TP3_SHIFT
 16

	)

1370 
	#AIPS_PACRL_WP3_MASK
 0x20000u

	)

1371 
	#AIPS_PACRL_WP3_SHIFT
 17

	)

1372 
	#AIPS_PACRL_SP3_MASK
 0x40000u

	)

1373 
	#AIPS_PACRL_SP3_SHIFT
 18

	)

1374 
	#AIPS_PACRL_TP2_MASK
 0x100000u

	)

1375 
	#AIPS_PACRL_TP2_SHIFT
 20

	)

1376 
	#AIPS_PACRL_WP2_MASK
 0x200000u

	)

1377 
	#AIPS_PACRL_WP2_SHIFT
 21

	)

1378 
	#AIPS_PACRL_SP2_MASK
 0x400000u

	)

1379 
	#AIPS_PACRL_SP2_SHIFT
 22

	)

1380 
	#AIPS_PACRL_TP1_MASK
 0x1000000u

	)

1381 
	#AIPS_PACRL_TP1_SHIFT
 24

	)

1382 
	#AIPS_PACRL_WP1_MASK
 0x2000000u

	)

1383 
	#AIPS_PACRL_WP1_SHIFT
 25

	)

1384 
	#AIPS_PACRL_SP1_MASK
 0x4000000u

	)

1385 
	#AIPS_PACRL_SP1_SHIFT
 26

	)

1386 
	#AIPS_PACRL_TP0_MASK
 0x10000000u

	)

1387 
	#AIPS_PACRL_TP0_SHIFT
 28

	)

1388 
	#AIPS_PACRL_WP0_MASK
 0x20000000u

	)

1389 
	#AIPS_PACRL_WP0_SHIFT
 29

	)

1390 
	#AIPS_PACRL_SP0_MASK
 0x40000000u

	)

1391 
	#AIPS_PACRL_SP0_SHIFT
 30

	)

1393 
	#AIPS_PACRM_TP7_MASK
 0x1u

	)

1394 
	#AIPS_PACRM_TP7_SHIFT
 0

	)

1395 
	#AIPS_PACRM_WP7_MASK
 0x2u

	)

1396 
	#AIPS_PACRM_WP7_SHIFT
 1

	)

1397 
	#AIPS_PACRM_SP7_MASK
 0x4u

	)

1398 
	#AIPS_PACRM_SP7_SHIFT
 2

	)

1399 
	#AIPS_PACRM_TP6_MASK
 0x10u

	)

1400 
	#AIPS_PACRM_TP6_SHIFT
 4

	)

1401 
	#AIPS_PACRM_WP6_MASK
 0x20u

	)

1402 
	#AIPS_PACRM_WP6_SHIFT
 5

	)

1403 
	#AIPS_PACRM_SP6_MASK
 0x40u

	)

1404 
	#AIPS_PACRM_SP6_SHIFT
 6

	)

1405 
	#AIPS_PACRM_TP5_MASK
 0x100u

	)

1406 
	#AIPS_PACRM_TP5_SHIFT
 8

	)

1407 
	#AIPS_PACRM_WP5_MASK
 0x200u

	)

1408 
	#AIPS_PACRM_WP5_SHIFT
 9

	)

1409 
	#AIPS_PACRM_SP5_MASK
 0x400u

	)

1410 
	#AIPS_PACRM_SP5_SHIFT
 10

	)

1411 
	#AIPS_PACRM_TP4_MASK
 0x1000u

	)

1412 
	#AIPS_PACRM_TP4_SHIFT
 12

	)

1413 
	#AIPS_PACRM_WP4_MASK
 0x2000u

	)

1414 
	#AIPS_PACRM_WP4_SHIFT
 13

	)

1415 
	#AIPS_PACRM_SP4_MASK
 0x4000u

	)

1416 
	#AIPS_PACRM_SP4_SHIFT
 14

	)

1417 
	#AIPS_PACRM_TP3_MASK
 0x10000u

	)

1418 
	#AIPS_PACRM_TP3_SHIFT
 16

	)

1419 
	#AIPS_PACRM_WP3_MASK
 0x20000u

	)

1420 
	#AIPS_PACRM_WP3_SHIFT
 17

	)

1421 
	#AIPS_PACRM_SP3_MASK
 0x40000u

	)

1422 
	#AIPS_PACRM_SP3_SHIFT
 18

	)

1423 
	#AIPS_PACRM_TP2_MASK
 0x100000u

	)

1424 
	#AIPS_PACRM_TP2_SHIFT
 20

	)

1425 
	#AIPS_PACRM_WP2_MASK
 0x200000u

	)

1426 
	#AIPS_PACRM_WP2_SHIFT
 21

	)

1427 
	#AIPS_PACRM_SP2_MASK
 0x400000u

	)

1428 
	#AIPS_PACRM_SP2_SHIFT
 22

	)

1429 
	#AIPS_PACRM_TP1_MASK
 0x1000000u

	)

1430 
	#AIPS_PACRM_TP1_SHIFT
 24

	)

1431 
	#AIPS_PACRM_WP1_MASK
 0x2000000u

	)

1432 
	#AIPS_PACRM_WP1_SHIFT
 25

	)

1433 
	#AIPS_PACRM_SP1_MASK
 0x4000000u

	)

1434 
	#AIPS_PACRM_SP1_SHIFT
 26

	)

1435 
	#AIPS_PACRM_TP0_MASK
 0x10000000u

	)

1436 
	#AIPS_PACRM_TP0_SHIFT
 28

	)

1437 
	#AIPS_PACRM_WP0_MASK
 0x20000000u

	)

1438 
	#AIPS_PACRM_WP0_SHIFT
 29

	)

1439 
	#AIPS_PACRM_SP0_MASK
 0x40000000u

	)

1440 
	#AIPS_PACRM_SP0_SHIFT
 30

	)

1442 
	#AIPS_PACRN_TP7_MASK
 0x1u

	)

1443 
	#AIPS_PACRN_TP7_SHIFT
 0

	)

1444 
	#AIPS_PACRN_WP7_MASK
 0x2u

	)

1445 
	#AIPS_PACRN_WP7_SHIFT
 1

	)

1446 
	#AIPS_PACRN_SP7_MASK
 0x4u

	)

1447 
	#AIPS_PACRN_SP7_SHIFT
 2

	)

1448 
	#AIPS_PACRN_TP6_MASK
 0x10u

	)

1449 
	#AIPS_PACRN_TP6_SHIFT
 4

	)

1450 
	#AIPS_PACRN_WP6_MASK
 0x20u

	)

1451 
	#AIPS_PACRN_WP6_SHIFT
 5

	)

1452 
	#AIPS_PACRN_SP6_MASK
 0x40u

	)

1453 
	#AIPS_PACRN_SP6_SHIFT
 6

	)

1454 
	#AIPS_PACRN_TP5_MASK
 0x100u

	)

1455 
	#AIPS_PACRN_TP5_SHIFT
 8

	)

1456 
	#AIPS_PACRN_WP5_MASK
 0x200u

	)

1457 
	#AIPS_PACRN_WP5_SHIFT
 9

	)

1458 
	#AIPS_PACRN_SP5_MASK
 0x400u

	)

1459 
	#AIPS_PACRN_SP5_SHIFT
 10

	)

1460 
	#AIPS_PACRN_TP4_MASK
 0x1000u

	)

1461 
	#AIPS_PACRN_TP4_SHIFT
 12

	)

1462 
	#AIPS_PACRN_WP4_MASK
 0x2000u

	)

1463 
	#AIPS_PACRN_WP4_SHIFT
 13

	)

1464 
	#AIPS_PACRN_SP4_MASK
 0x4000u

	)

1465 
	#AIPS_PACRN_SP4_SHIFT
 14

	)

1466 
	#AIPS_PACRN_TP3_MASK
 0x10000u

	)

1467 
	#AIPS_PACRN_TP3_SHIFT
 16

	)

1468 
	#AIPS_PACRN_WP3_MASK
 0x20000u

	)

1469 
	#AIPS_PACRN_WP3_SHIFT
 17

	)

1470 
	#AIPS_PACRN_SP3_MASK
 0x40000u

	)

1471 
	#AIPS_PACRN_SP3_SHIFT
 18

	)

1472 
	#AIPS_PACRN_TP2_MASK
 0x100000u

	)

1473 
	#AIPS_PACRN_TP2_SHIFT
 20

	)

1474 
	#AIPS_PACRN_WP2_MASK
 0x200000u

	)

1475 
	#AIPS_PACRN_WP2_SHIFT
 21

	)

1476 
	#AIPS_PACRN_SP2_MASK
 0x400000u

	)

1477 
	#AIPS_PACRN_SP2_SHIFT
 22

	)

1478 
	#AIPS_PACRN_TP1_MASK
 0x1000000u

	)

1479 
	#AIPS_PACRN_TP1_SHIFT
 24

	)

1480 
	#AIPS_PACRN_WP1_MASK
 0x2000000u

	)

1481 
	#AIPS_PACRN_WP1_SHIFT
 25

	)

1482 
	#AIPS_PACRN_SP1_MASK
 0x4000000u

	)

1483 
	#AIPS_PACRN_SP1_SHIFT
 26

	)

1484 
	#AIPS_PACRN_TP0_MASK
 0x10000000u

	)

1485 
	#AIPS_PACRN_TP0_SHIFT
 28

	)

1486 
	#AIPS_PACRN_WP0_MASK
 0x20000000u

	)

1487 
	#AIPS_PACRN_WP0_SHIFT
 29

	)

1488 
	#AIPS_PACRN_SP0_MASK
 0x40000000u

	)

1489 
	#AIPS_PACRN_SP0_SHIFT
 30

	)

1491 
	#AIPS_PACRO_TP7_MASK
 0x1u

	)

1492 
	#AIPS_PACRO_TP7_SHIFT
 0

	)

1493 
	#AIPS_PACRO_WP7_MASK
 0x2u

	)

1494 
	#AIPS_PACRO_WP7_SHIFT
 1

	)

1495 
	#AIPS_PACRO_SP7_MASK
 0x4u

	)

1496 
	#AIPS_PACRO_SP7_SHIFT
 2

	)

1497 
	#AIPS_PACRO_TP6_MASK
 0x10u

	)

1498 
	#AIPS_PACRO_TP6_SHIFT
 4

	)

1499 
	#AIPS_PACRO_WP6_MASK
 0x20u

	)

1500 
	#AIPS_PACRO_WP6_SHIFT
 5

	)

1501 
	#AIPS_PACRO_SP6_MASK
 0x40u

	)

1502 
	#AIPS_PACRO_SP6_SHIFT
 6

	)

1503 
	#AIPS_PACRO_TP5_MASK
 0x100u

	)

1504 
	#AIPS_PACRO_TP5_SHIFT
 8

	)

1505 
	#AIPS_PACRO_WP5_MASK
 0x200u

	)

1506 
	#AIPS_PACRO_WP5_SHIFT
 9

	)

1507 
	#AIPS_PACRO_SP5_MASK
 0x400u

	)

1508 
	#AIPS_PACRO_SP5_SHIFT
 10

	)

1509 
	#AIPS_PACRO_TP4_MASK
 0x1000u

	)

1510 
	#AIPS_PACRO_TP4_SHIFT
 12

	)

1511 
	#AIPS_PACRO_WP4_MASK
 0x2000u

	)

1512 
	#AIPS_PACRO_WP4_SHIFT
 13

	)

1513 
	#AIPS_PACRO_SP4_MASK
 0x4000u

	)

1514 
	#AIPS_PACRO_SP4_SHIFT
 14

	)

1515 
	#AIPS_PACRO_TP3_MASK
 0x10000u

	)

1516 
	#AIPS_PACRO_TP3_SHIFT
 16

	)

1517 
	#AIPS_PACRO_WP3_MASK
 0x20000u

	)

1518 
	#AIPS_PACRO_WP3_SHIFT
 17

	)

1519 
	#AIPS_PACRO_SP3_MASK
 0x40000u

	)

1520 
	#AIPS_PACRO_SP3_SHIFT
 18

	)

1521 
	#AIPS_PACRO_TP2_MASK
 0x100000u

	)

1522 
	#AIPS_PACRO_TP2_SHIFT
 20

	)

1523 
	#AIPS_PACRO_WP2_MASK
 0x200000u

	)

1524 
	#AIPS_PACRO_WP2_SHIFT
 21

	)

1525 
	#AIPS_PACRO_SP2_MASK
 0x400000u

	)

1526 
	#AIPS_PACRO_SP2_SHIFT
 22

	)

1527 
	#AIPS_PACRO_TP1_MASK
 0x1000000u

	)

1528 
	#AIPS_PACRO_TP1_SHIFT
 24

	)

1529 
	#AIPS_PACRO_WP1_MASK
 0x2000000u

	)

1530 
	#AIPS_PACRO_WP1_SHIFT
 25

	)

1531 
	#AIPS_PACRO_SP1_MASK
 0x4000000u

	)

1532 
	#AIPS_PACRO_SP1_SHIFT
 26

	)

1533 
	#AIPS_PACRO_TP0_MASK
 0x10000000u

	)

1534 
	#AIPS_PACRO_TP0_SHIFT
 28

	)

1535 
	#AIPS_PACRO_WP0_MASK
 0x20000000u

	)

1536 
	#AIPS_PACRO_WP0_SHIFT
 29

	)

1537 
	#AIPS_PACRO_SP0_MASK
 0x40000000u

	)

1538 
	#AIPS_PACRO_SP0_SHIFT
 30

	)

1540 
	#AIPS_PACRP_TP7_MASK
 0x1u

	)

1541 
	#AIPS_PACRP_TP7_SHIFT
 0

	)

1542 
	#AIPS_PACRP_WP7_MASK
 0x2u

	)

1543 
	#AIPS_PACRP_WP7_SHIFT
 1

	)

1544 
	#AIPS_PACRP_SP7_MASK
 0x4u

	)

1545 
	#AIPS_PACRP_SP7_SHIFT
 2

	)

1546 
	#AIPS_PACRP_TP6_MASK
 0x10u

	)

1547 
	#AIPS_PACRP_TP6_SHIFT
 4

	)

1548 
	#AIPS_PACRP_WP6_MASK
 0x20u

	)

1549 
	#AIPS_PACRP_WP6_SHIFT
 5

	)

1550 
	#AIPS_PACRP_SP6_MASK
 0x40u

	)

1551 
	#AIPS_PACRP_SP6_SHIFT
 6

	)

1552 
	#AIPS_PACRP_TP5_MASK
 0x100u

	)

1553 
	#AIPS_PACRP_TP5_SHIFT
 8

	)

1554 
	#AIPS_PACRP_WP5_MASK
 0x200u

	)

1555 
	#AIPS_PACRP_WP5_SHIFT
 9

	)

1556 
	#AIPS_PACRP_SP5_MASK
 0x400u

	)

1557 
	#AIPS_PACRP_SP5_SHIFT
 10

	)

1558 
	#AIPS_PACRP_TP4_MASK
 0x1000u

	)

1559 
	#AIPS_PACRP_TP4_SHIFT
 12

	)

1560 
	#AIPS_PACRP_WP4_MASK
 0x2000u

	)

1561 
	#AIPS_PACRP_WP4_SHIFT
 13

	)

1562 
	#AIPS_PACRP_SP4_MASK
 0x4000u

	)

1563 
	#AIPS_PACRP_SP4_SHIFT
 14

	)

1564 
	#AIPS_PACRP_TP3_MASK
 0x10000u

	)

1565 
	#AIPS_PACRP_TP3_SHIFT
 16

	)

1566 
	#AIPS_PACRP_WP3_MASK
 0x20000u

	)

1567 
	#AIPS_PACRP_WP3_SHIFT
 17

	)

1568 
	#AIPS_PACRP_SP3_MASK
 0x40000u

	)

1569 
	#AIPS_PACRP_SP3_SHIFT
 18

	)

1570 
	#AIPS_PACRP_TP2_MASK
 0x100000u

	)

1571 
	#AIPS_PACRP_TP2_SHIFT
 20

	)

1572 
	#AIPS_PACRP_WP2_MASK
 0x200000u

	)

1573 
	#AIPS_PACRP_WP2_SHIFT
 21

	)

1574 
	#AIPS_PACRP_SP2_MASK
 0x400000u

	)

1575 
	#AIPS_PACRP_SP2_SHIFT
 22

	)

1576 
	#AIPS_PACRP_TP1_MASK
 0x1000000u

	)

1577 
	#AIPS_PACRP_TP1_SHIFT
 24

	)

1578 
	#AIPS_PACRP_WP1_MASK
 0x2000000u

	)

1579 
	#AIPS_PACRP_WP1_SHIFT
 25

	)

1580 
	#AIPS_PACRP_SP1_MASK
 0x4000000u

	)

1581 
	#AIPS_PACRP_SP1_SHIFT
 26

	)

1582 
	#AIPS_PACRP_TP0_MASK
 0x10000000u

	)

1583 
	#AIPS_PACRP_TP0_SHIFT
 28

	)

1584 
	#AIPS_PACRP_WP0_MASK
 0x20000000u

	)

1585 
	#AIPS_PACRP_WP0_SHIFT
 29

	)

1586 
	#AIPS_PACRP_SP0_MASK
 0x40000000u

	)

1587 
	#AIPS_PACRP_SP0_SHIFT
 30

	)

1596 
	#AIPS0_BASE_PTR
 ((
AIPS_MemM­PŒ
)0x40000000u)

	)

1598 
	#AIPS1_BASE_PTR
 ((
AIPS_MemM­PŒ
)0x40080000u)

	)

1600 
	#AIPS_BASE_PTRS
 { 
AIPS0_BASE_PTR
, 
AIPS1_BASE_PTR
 }

	)

1614 
	#AIPS0_MPRA
 
	`AIPS_MPRA_REG
(
AIPS0_BASE_PTR
)

	)

1615 
	#AIPS0_PACRA
 
	`AIPS_PACRA_REG
(
AIPS0_BASE_PTR
)

	)

1616 
	#AIPS0_PACRB
 
	`AIPS_PACRB_REG
(
AIPS0_BASE_PTR
)

	)

1617 
	#AIPS0_PACRC
 
	`AIPS_PACRC_REG
(
AIPS0_BASE_PTR
)

	)

1618 
	#AIPS0_PACRD
 
	`AIPS_PACRD_REG
(
AIPS0_BASE_PTR
)

	)

1619 
	#AIPS0_PACRE
 
	`AIPS_PACRE_REG
(
AIPS0_BASE_PTR
)

	)

1620 
	#AIPS0_PACRF
 
	`AIPS_PACRF_REG
(
AIPS0_BASE_PTR
)

	)

1621 
	#AIPS0_PACRG
 
	`AIPS_PACRG_REG
(
AIPS0_BASE_PTR
)

	)

1622 
	#AIPS0_PACRH
 
	`AIPS_PACRH_REG
(
AIPS0_BASE_PTR
)

	)

1623 
	#AIPS0_PACRI
 
	`AIPS_PACRI_REG
(
AIPS0_BASE_PTR
)

	)

1624 
	#AIPS0_PACRJ
 
	`AIPS_PACRJ_REG
(
AIPS0_BASE_PTR
)

	)

1625 
	#AIPS0_PACRK
 
	`AIPS_PACRK_REG
(
AIPS0_BASE_PTR
)

	)

1626 
	#AIPS0_PACRL
 
	`AIPS_PACRL_REG
(
AIPS0_BASE_PTR
)

	)

1627 
	#AIPS0_PACRM
 
	`AIPS_PACRM_REG
(
AIPS0_BASE_PTR
)

	)

1628 
	#AIPS0_PACRN
 
	`AIPS_PACRN_REG
(
AIPS0_BASE_PTR
)

	)

1629 
	#AIPS0_PACRO
 
	`AIPS_PACRO_REG
(
AIPS0_BASE_PTR
)

	)

1630 
	#AIPS0_PACRP
 
	`AIPS_PACRP_REG
(
AIPS0_BASE_PTR
)

	)

1632 
	#AIPS1_MPRA
 
	`AIPS_MPRA_REG
(
AIPS1_BASE_PTR
)

	)

1633 
	#AIPS1_PACRA
 
	`AIPS_PACRA_REG
(
AIPS1_BASE_PTR
)

	)

1634 
	#AIPS1_PACRB
 
	`AIPS_PACRB_REG
(
AIPS1_BASE_PTR
)

	)

1635 
	#AIPS1_PACRC
 
	`AIPS_PACRC_REG
(
AIPS1_BASE_PTR
)

	)

1636 
	#AIPS1_PACRD
 
	`AIPS_PACRD_REG
(
AIPS1_BASE_PTR
)

	)

1637 
	#AIPS1_PACRE
 
	`AIPS_PACRE_REG
(
AIPS1_BASE_PTR
)

	)

1638 
	#AIPS1_PACRF
 
	`AIPS_PACRF_REG
(
AIPS1_BASE_PTR
)

	)

1639 
	#AIPS1_PACRG
 
	`AIPS_PACRG_REG
(
AIPS1_BASE_PTR
)

	)

1640 
	#AIPS1_PACRH
 
	`AIPS_PACRH_REG
(
AIPS1_BASE_PTR
)

	)

1641 
	#AIPS1_PACRI
 
	`AIPS_PACRI_REG
(
AIPS1_BASE_PTR
)

	)

1642 
	#AIPS1_PACRJ
 
	`AIPS_PACRJ_REG
(
AIPS1_BASE_PTR
)

	)

1643 
	#AIPS1_PACRK
 
	`AIPS_PACRK_REG
(
AIPS1_BASE_PTR
)

	)

1644 
	#AIPS1_PACRL
 
	`AIPS_PACRL_REG
(
AIPS1_BASE_PTR
)

	)

1645 
	#AIPS1_PACRM
 
	`AIPS_PACRM_REG
(
AIPS1_BASE_PTR
)

	)

1646 
	#AIPS1_PACRN
 
	`AIPS_PACRN_REG
(
AIPS1_BASE_PTR
)

	)

1647 
	#AIPS1_PACRO
 
	`AIPS_PACRO_REG
(
AIPS1_BASE_PTR
)

	)

1648 
	#AIPS1_PACRP
 
	`AIPS_PACRP_REG
(
AIPS1_BASE_PTR
)

	)

1670 
	sAXBS_MemM­
 {

1672 
ušt32_t
 
	mPRS
;

1673 
ušt8_t
 
	mRESERVED_0
[12];

1674 
ušt32_t
 
	mCRS
;

1675 
ušt8_t
 
	mRESERVED_1
[236];

1676 } 
	mSLAVE
[8];

1677 
ušt32_t
 
	mMGPCR0
;

1678 
ušt8_t
 
	mRESERVED_0
[252];

1679 
ušt32_t
 
	mMGPCR1
;

1680 
ušt8_t
 
	mRESERVED_1
[252];

1681 
ušt32_t
 
	mMGPCR2
;

1682 
ušt8_t
 
	mRESERVED_2
[252];

1683 
ušt32_t
 
	mMGPCR3
;

1684 
ušt8_t
 
	mRESERVED_3
[252];

1685 
ušt32_t
 
	mMGPCR4
;

1686 
ušt8_t
 
	mRESERVED_4
[252];

1687 
ušt32_t
 
	mMGPCR5
;

1688 
ušt8_t
 
	mRESERVED_5
[252];

1689 
ušt32_t
 
	mMGPCR6
;

1690 
ušt8_t
 
	mRESERVED_6
[252];

1691 
ušt32_t
 
	mMGPCR7
;

1692 } vÞ©ž*
	tAXBS_MemM­PŒ
;

1705 
	#AXBS_PRS_REG
(
ba£
,
šdex
è((ba£)->
SLAVE
[šdex].
PRS
)

	)

1706 
	#AXBS_CRS_REG
(
ba£
,
šdex
è((ba£)->
SLAVE
[šdex].
CRS
)

	)

1707 
	#AXBS_MGPCR0_REG
(
ba£
è((ba£)->
MGPCR0
)

	)

1708 
	#AXBS_MGPCR1_REG
(
ba£
è((ba£)->
MGPCR1
)

	)

1709 
	#AXBS_MGPCR2_REG
(
ba£
è((ba£)->
MGPCR2
)

	)

1710 
	#AXBS_MGPCR3_REG
(
ba£
è((ba£)->
MGPCR3
)

	)

1711 
	#AXBS_MGPCR4_REG
(
ba£
è((ba£)->
MGPCR4
)

	)

1712 
	#AXBS_MGPCR5_REG
(
ba£
è((ba£)->
MGPCR5
)

	)

1713 
	#AXBS_MGPCR6_REG
(
ba£
è((ba£)->
MGPCR6
)

	)

1714 
	#AXBS_MGPCR7_REG
(
ba£
è((ba£)->
MGPCR7
)

	)

1731 
	#AXBS_PRS_M0_MASK
 0x7u

	)

1732 
	#AXBS_PRS_M0_SHIFT
 0

	)

1733 
	#AXBS_PRS_M0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M0_SHIFT
))&
AXBS_PRS_M0_MASK
)

	)

1734 
	#AXBS_PRS_M1_MASK
 0x70u

	)

1735 
	#AXBS_PRS_M1_SHIFT
 4

	)

1736 
	#AXBS_PRS_M1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M1_SHIFT
))&
AXBS_PRS_M1_MASK
)

	)

1737 
	#AXBS_PRS_M2_MASK
 0x700u

	)

1738 
	#AXBS_PRS_M2_SHIFT
 8

	)

1739 
	#AXBS_PRS_M2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M2_SHIFT
))&
AXBS_PRS_M2_MASK
)

	)

1740 
	#AXBS_PRS_M3_MASK
 0x7000u

	)

1741 
	#AXBS_PRS_M3_SHIFT
 12

	)

1742 
	#AXBS_PRS_M3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M3_SHIFT
))&
AXBS_PRS_M3_MASK
)

	)

1743 
	#AXBS_PRS_M4_MASK
 0x70000u

	)

1744 
	#AXBS_PRS_M4_SHIFT
 16

	)

1745 
	#AXBS_PRS_M4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M4_SHIFT
))&
AXBS_PRS_M4_MASK
)

	)

1746 
	#AXBS_PRS_M5_MASK
 0x700000u

	)

1747 
	#AXBS_PRS_M5_SHIFT
 20

	)

1748 
	#AXBS_PRS_M5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M5_SHIFT
))&
AXBS_PRS_M5_MASK
)

	)

1749 
	#AXBS_PRS_M6_MASK
 0x7000000u

	)

1750 
	#AXBS_PRS_M6_SHIFT
 24

	)

1751 
	#AXBS_PRS_M6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M6_SHIFT
))&
AXBS_PRS_M6_MASK
)

	)

1752 
	#AXBS_PRS_M7_MASK
 0x70000000u

	)

1753 
	#AXBS_PRS_M7_SHIFT
 28

	)

1754 
	#AXBS_PRS_M7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M7_SHIFT
))&
AXBS_PRS_M7_MASK
)

	)

1756 
	#AXBS_CRS_PARK_MASK
 0x7u

	)

1757 
	#AXBS_CRS_PARK_SHIFT
 0

	)

1758 
	#AXBS_CRS_PARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_PARK_SHIFT
))&
AXBS_CRS_PARK_MASK
)

	)

1759 
	#AXBS_CRS_PCTL_MASK
 0x30u

	)

1760 
	#AXBS_CRS_PCTL_SHIFT
 4

	)

1761 
	#AXBS_CRS_PCTL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_PCTL_SHIFT
))&
AXBS_CRS_PCTL_MASK
)

	)

1762 
	#AXBS_CRS_ARB_MASK
 0x300u

	)

1763 
	#AXBS_CRS_ARB_SHIFT
 8

	)

1764 
	#AXBS_CRS_ARB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_ARB_SHIFT
))&
AXBS_CRS_ARB_MASK
)

	)

1765 
	#AXBS_CRS_HLP_MASK
 0x40000000u

	)

1766 
	#AXBS_CRS_HLP_SHIFT
 30

	)

1767 
	#AXBS_CRS_RO_MASK
 0x80000000u

	)

1768 
	#AXBS_CRS_RO_SHIFT
 31

	)

1770 
	#AXBS_MGPCR0_AULB_MASK
 0x7u

	)

1771 
	#AXBS_MGPCR0_AULB_SHIFT
 0

	)

1772 
	#AXBS_MGPCR0_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR0_AULB_SHIFT
))&
AXBS_MGPCR0_AULB_MASK
)

	)

1774 
	#AXBS_MGPCR1_AULB_MASK
 0x7u

	)

1775 
	#AXBS_MGPCR1_AULB_SHIFT
 0

	)

1776 
	#AXBS_MGPCR1_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR1_AULB_SHIFT
))&
AXBS_MGPCR1_AULB_MASK
)

	)

1778 
	#AXBS_MGPCR2_AULB_MASK
 0x7u

	)

1779 
	#AXBS_MGPCR2_AULB_SHIFT
 0

	)

1780 
	#AXBS_MGPCR2_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR2_AULB_SHIFT
))&
AXBS_MGPCR2_AULB_MASK
)

	)

1782 
	#AXBS_MGPCR3_AULB_MASK
 0x7u

	)

1783 
	#AXBS_MGPCR3_AULB_SHIFT
 0

	)

1784 
	#AXBS_MGPCR3_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR3_AULB_SHIFT
))&
AXBS_MGPCR3_AULB_MASK
)

	)

1786 
	#AXBS_MGPCR4_AULB_MASK
 0x7u

	)

1787 
	#AXBS_MGPCR4_AULB_SHIFT
 0

	)

1788 
	#AXBS_MGPCR4_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR4_AULB_SHIFT
))&
AXBS_MGPCR4_AULB_MASK
)

	)

1790 
	#AXBS_MGPCR5_AULB_MASK
 0x7u

	)

1791 
	#AXBS_MGPCR5_AULB_SHIFT
 0

	)

1792 
	#AXBS_MGPCR5_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR5_AULB_SHIFT
))&
AXBS_MGPCR5_AULB_MASK
)

	)

1794 
	#AXBS_MGPCR6_AULB_MASK
 0x7u

	)

1795 
	#AXBS_MGPCR6_AULB_SHIFT
 0

	)

1796 
	#AXBS_MGPCR6_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR6_AULB_SHIFT
))&
AXBS_MGPCR6_AULB_MASK
)

	)

1798 
	#AXBS_MGPCR7_AULB_MASK
 0x7u

	)

1799 
	#AXBS_MGPCR7_AULB_SHIFT
 0

	)

1800 
	#AXBS_MGPCR7_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR7_AULB_SHIFT
))&
AXBS_MGPCR7_AULB_MASK
)

	)

1809 
	#AXBS_BASE_PTR
 ((
AXBS_MemM­PŒ
)0x40004000u)

	)

1811 
	#AXBS_BASE_PTRS
 { 
AXBS_BASE_PTR
 }

	)

1825 
	#AXBS_PRS0
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,0)

	)

1826 
	#AXBS_CRS0
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,0)

	)

1827 
	#AXBS_PRS1
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,1)

	)

1828 
	#AXBS_CRS1
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,1)

	)

1829 
	#AXBS_PRS2
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,2)

	)

1830 
	#AXBS_CRS2
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,2)

	)

1831 
	#AXBS_PRS3
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,3)

	)

1832 
	#AXBS_CRS3
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,3)

	)

1833 
	#AXBS_PRS4
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,4)

	)

1834 
	#AXBS_CRS4
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,4)

	)

1835 
	#AXBS_PRS5
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,5)

	)

1836 
	#AXBS_CRS5
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,5)

	)

1837 
	#AXBS_PRS6
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,6)

	)

1838 
	#AXBS_CRS6
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,6)

	)

1839 
	#AXBS_PRS7
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,7)

	)

1840 
	#AXBS_CRS7
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,7)

	)

1841 
	#AXBS_MGPCR0
 
	`AXBS_MGPCR0_REG
(
AXBS_BASE_PTR
)

	)

1842 
	#AXBS_MGPCR1
 
	`AXBS_MGPCR1_REG
(
AXBS_BASE_PTR
)

	)

1843 
	#AXBS_MGPCR2
 
	`AXBS_MGPCR2_REG
(
AXBS_BASE_PTR
)

	)

1844 
	#AXBS_MGPCR3
 
	`AXBS_MGPCR3_REG
(
AXBS_BASE_PTR
)

	)

1845 
	#AXBS_MGPCR4
 
	`AXBS_MGPCR4_REG
(
AXBS_BASE_PTR
)

	)

1846 
	#AXBS_MGPCR5
 
	`AXBS_MGPCR5_REG
(
AXBS_BASE_PTR
)

	)

1847 
	#AXBS_MGPCR6
 
	`AXBS_MGPCR6_REG
(
AXBS_BASE_PTR
)

	)

1848 
	#AXBS_MGPCR7
 
	`AXBS_MGPCR7_REG
(
AXBS_BASE_PTR
)

	)

1851 
	#AXBS_PRS
(
šdex
è
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,šdex)

	)

1852 
	#AXBS_CRS
(
šdex
è
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,šdex)

	)

1874 
	sCAN_MemM­
 {

1875 
ušt32_t
 
	mMCR
;

1876 
ušt32_t
 
	mCTRL1
;

1877 
ušt32_t
 
	mTIMER
;

1878 
ušt8_t
 
	mRESERVED_0
[4];

1879 
ušt32_t
 
	mRXMGMASK
;

1880 
ušt32_t
 
	mRX14MASK
;

1881 
ušt32_t
 
	mRX15MASK
;

1882 
ušt32_t
 
	mECR
;

1883 
ušt32_t
 
	mESR1
;

1884 
ušt32_t
 
	mIMASK2
;

1885 
ušt32_t
 
	mIMASK1
;

1886 
ušt32_t
 
	mIFLAG2
;

1887 
ušt32_t
 
	mIFLAG1
;

1888 
ušt32_t
 
	mCTRL2
;

1889 
ušt32_t
 
	mESR2
;

1890 
ušt8_t
 
	mRESERVED_1
[8];

1891 
ušt32_t
 
	mCRCR
;

1892 
ušt32_t
 
	mRXFGMASK
;

1893 
ušt32_t
 
	mRXFIR
;

1894 
ušt8_t
 
	mRESERVED_2
[48];

1896 
ušt32_t
 
	mCS
;

1897 
ušt32_t
 
	mID
;

1898 
ušt32_t
 
	mWORD0
;

1899 
ušt32_t
 
	mWORD1
;

1900 } 
	mMB
[16];

1901 
ušt8_t
 
	mRESERVED_3
[1792];

1902 
ušt32_t
 
	mRXIMR
[16];

1903 } vÞ©ž*
	tCAN_MemM­PŒ
;

1916 
	#CAN_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

1917 
	#CAN_CTRL1_REG
(
ba£
è((ba£)->
CTRL1
)

	)

1918 
	#CAN_TIMER_REG
(
ba£
è((ba£)->
TIMER
)

	)

1919 
	#CAN_RXMGMASK_REG
(
ba£
è((ba£)->
RXMGMASK
)

	)

1920 
	#CAN_RX14MASK_REG
(
ba£
è((ba£)->
RX14MASK
)

	)

1921 
	#CAN_RX15MASK_REG
(
ba£
è((ba£)->
RX15MASK
)

	)

1922 
	#CAN_ECR_REG
(
ba£
è((ba£)->
ECR
)

	)

1923 
	#CAN_ESR1_REG
(
ba£
è((ba£)->
ESR1
)

	)

1924 
	#CAN_IMASK2_REG
(
ba£
è((ba£)->
IMASK2
)

	)

1925 
	#CAN_IMASK1_REG
(
ba£
è((ba£)->
IMASK1
)

	)

1926 
	#CAN_IFLAG2_REG
(
ba£
è((ba£)->
IFLAG2
)

	)

1927 
	#CAN_IFLAG1_REG
(
ba£
è((ba£)->
IFLAG1
)

	)

1928 
	#CAN_CTRL2_REG
(
ba£
è((ba£)->
CTRL2
)

	)

1929 
	#CAN_ESR2_REG
(
ba£
è((ba£)->
ESR2
)

	)

1930 
	#CAN_CRCR_REG
(
ba£
è((ba£)->
CRCR
)

	)

1931 
	#CAN_RXFGMASK_REG
(
ba£
è((ba£)->
RXFGMASK
)

	)

1932 
	#CAN_RXFIR_REG
(
ba£
è((ba£)->
RXFIR
)

	)

1933 
	#CAN_CS_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
CS
)

	)

1934 
	#CAN_ID_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
ID
)

	)

1935 
	#CAN_WORD0_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
WORD0
)

	)

1936 
	#CAN_WORD1_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
WORD1
)

	)

1937 
	#CAN_RXIMR_REG
(
ba£
,
šdex
è((ba£)->
RXIMR
[šdex])

	)

1954 
	#CAN_MCR_MAXMB_MASK
 0x7Fu

	)

1955 
	#CAN_MCR_MAXMB_SHIFT
 0

	)

1956 
	#CAN_MCR_MAXMB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_MCR_MAXMB_SHIFT
))&
CAN_MCR_MAXMB_MASK
)

	)

1957 
	#CAN_MCR_IDAM_MASK
 0x300u

	)

1958 
	#CAN_MCR_IDAM_SHIFT
 8

	)

1959 
	#CAN_MCR_IDAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_MCR_IDAM_SHIFT
))&
CAN_MCR_IDAM_MASK
)

	)

1960 
	#CAN_MCR_AEN_MASK
 0x1000u

	)

1961 
	#CAN_MCR_AEN_SHIFT
 12

	)

1962 
	#CAN_MCR_LPRIOEN_MASK
 0x2000u

	)

1963 
	#CAN_MCR_LPRIOEN_SHIFT
 13

	)

1964 
	#CAN_MCR_IRMQ_MASK
 0x10000u

	)

1965 
	#CAN_MCR_IRMQ_SHIFT
 16

	)

1966 
	#CAN_MCR_SRXDIS_MASK
 0x20000u

	)

1967 
	#CAN_MCR_SRXDIS_SHIFT
 17

	)

1968 
	#CAN_MCR_LPMACK_MASK
 0x100000u

	)

1969 
	#CAN_MCR_LPMACK_SHIFT
 20

	)

1970 
	#CAN_MCR_WRNEN_MASK
 0x200000u

	)

1971 
	#CAN_MCR_WRNEN_SHIFT
 21

	)

1972 
	#CAN_MCR_SLFWAK_MASK
 0x400000u

	)

1973 
	#CAN_MCR_SLFWAK_SHIFT
 22

	)

1974 
	#CAN_MCR_SUPV_MASK
 0x800000u

	)

1975 
	#CAN_MCR_SUPV_SHIFT
 23

	)

1976 
	#CAN_MCR_FRZACK_MASK
 0x1000000u

	)

1977 
	#CAN_MCR_FRZACK_SHIFT
 24

	)

1978 
	#CAN_MCR_SOFTRST_MASK
 0x2000000u

	)

1979 
	#CAN_MCR_SOFTRST_SHIFT
 25

	)

1980 
	#CAN_MCR_WAKMSK_MASK
 0x4000000u

	)

1981 
	#CAN_MCR_WAKMSK_SHIFT
 26

	)

1982 
	#CAN_MCR_NOTRDY_MASK
 0x8000000u

	)

1983 
	#CAN_MCR_NOTRDY_SHIFT
 27

	)

1984 
	#CAN_MCR_HALT_MASK
 0x10000000u

	)

1985 
	#CAN_MCR_HALT_SHIFT
 28

	)

1986 
	#CAN_MCR_RFEN_MASK
 0x20000000u

	)

1987 
	#CAN_MCR_RFEN_SHIFT
 29

	)

1988 
	#CAN_MCR_FRZ_MASK
 0x40000000u

	)

1989 
	#CAN_MCR_FRZ_SHIFT
 30

	)

1990 
	#CAN_MCR_MDIS_MASK
 0x80000000u

	)

1991 
	#CAN_MCR_MDIS_SHIFT
 31

	)

1993 
	#CAN_CTRL1_PROPSEG_MASK
 0x7u

	)

1994 
	#CAN_CTRL1_PROPSEG_SHIFT
 0

	)

1995 
	#CAN_CTRL1_PROPSEG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PROPSEG_SHIFT
))&
CAN_CTRL1_PROPSEG_MASK
)

	)

1996 
	#CAN_CTRL1_LOM_MASK
 0x8u

	)

1997 
	#CAN_CTRL1_LOM_SHIFT
 3

	)

1998 
	#CAN_CTRL1_LBUF_MASK
 0x10u

	)

1999 
	#CAN_CTRL1_LBUF_SHIFT
 4

	)

2000 
	#CAN_CTRL1_TSYN_MASK
 0x20u

	)

2001 
	#CAN_CTRL1_TSYN_SHIFT
 5

	)

2002 
	#CAN_CTRL1_BOFFREC_MASK
 0x40u

	)

2003 
	#CAN_CTRL1_BOFFREC_SHIFT
 6

	)

2004 
	#CAN_CTRL1_SMP_MASK
 0x80u

	)

2005 
	#CAN_CTRL1_SMP_SHIFT
 7

	)

2006 
	#CAN_CTRL1_RWRNMSK_MASK
 0x400u

	)

2007 
	#CAN_CTRL1_RWRNMSK_SHIFT
 10

	)

2008 
	#CAN_CTRL1_TWRNMSK_MASK
 0x800u

	)

2009 
	#CAN_CTRL1_TWRNMSK_SHIFT
 11

	)

2010 
	#CAN_CTRL1_LPB_MASK
 0x1000u

	)

2011 
	#CAN_CTRL1_LPB_SHIFT
 12

	)

2012 
	#CAN_CTRL1_CLKSRC_MASK
 0x2000u

	)

2013 
	#CAN_CTRL1_CLKSRC_SHIFT
 13

	)

2014 
	#CAN_CTRL1_ERRMSK_MASK
 0x4000u

	)

2015 
	#CAN_CTRL1_ERRMSK_SHIFT
 14

	)

2016 
	#CAN_CTRL1_BOFFMSK_MASK
 0x8000u

	)

2017 
	#CAN_CTRL1_BOFFMSK_SHIFT
 15

	)

2018 
	#CAN_CTRL1_PSEG2_MASK
 0x70000u

	)

2019 
	#CAN_CTRL1_PSEG2_SHIFT
 16

	)

2020 
	#CAN_CTRL1_PSEG2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PSEG2_SHIFT
))&
CAN_CTRL1_PSEG2_MASK
)

	)

2021 
	#CAN_CTRL1_PSEG1_MASK
 0x380000u

	)

2022 
	#CAN_CTRL1_PSEG1_SHIFT
 19

	)

2023 
	#CAN_CTRL1_PSEG1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PSEG1_SHIFT
))&
CAN_CTRL1_PSEG1_MASK
)

	)

2024 
	#CAN_CTRL1_RJW_MASK
 0xC00000u

	)

2025 
	#CAN_CTRL1_RJW_SHIFT
 22

	)

2026 
	#CAN_CTRL1_RJW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_RJW_SHIFT
))&
CAN_CTRL1_RJW_MASK
)

	)

2027 
	#CAN_CTRL1_PRESDIV_MASK
 0xFF000000u

	)

2028 
	#CAN_CTRL1_PRESDIV_SHIFT
 24

	)

2029 
	#CAN_CTRL1_PRESDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PRESDIV_SHIFT
))&
CAN_CTRL1_PRESDIV_MASK
)

	)

2031 
	#CAN_TIMER_TIMER_MASK
 0xFFFFu

	)

2032 
	#CAN_TIMER_TIMER_SHIFT
 0

	)

2033 
	#CAN_TIMER_TIMER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_TIMER_TIMER_SHIFT
))&
CAN_TIMER_TIMER_MASK
)

	)

2035 
	#CAN_RXMGMASK_MG_MASK
 0xFFFFFFFFu

	)

2036 
	#CAN_RXMGMASK_MG_SHIFT
 0

	)

2037 
	#CAN_RXMGMASK_MG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXMGMASK_MG_SHIFT
))&
CAN_RXMGMASK_MG_MASK
)

	)

2039 
	#CAN_RX14MASK_RX14M_MASK
 0xFFFFFFFFu

	)

2040 
	#CAN_RX14MASK_RX14M_SHIFT
 0

	)

2041 
	#CAN_RX14MASK_RX14M
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RX14MASK_RX14M_SHIFT
))&
CAN_RX14MASK_RX14M_MASK
)

	)

2043 
	#CAN_RX15MASK_RX15M_MASK
 0xFFFFFFFFu

	)

2044 
	#CAN_RX15MASK_RX15M_SHIFT
 0

	)

2045 
	#CAN_RX15MASK_RX15M
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RX15MASK_RX15M_SHIFT
))&
CAN_RX15MASK_RX15M_MASK
)

	)

2047 
	#CAN_ECR_TXERRCNT_MASK
 0xFFu

	)

2048 
	#CAN_ECR_TXERRCNT_SHIFT
 0

	)

2049 
	#CAN_ECR_TXERRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ECR_TXERRCNT_SHIFT
))&
CAN_ECR_TXERRCNT_MASK
)

	)

2050 
	#CAN_ECR_RXERRCNT_MASK
 0xFF00u

	)

2051 
	#CAN_ECR_RXERRCNT_SHIFT
 8

	)

2052 
	#CAN_ECR_RXERRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ECR_RXERRCNT_SHIFT
))&
CAN_ECR_RXERRCNT_MASK
)

	)

2054 
	#CAN_ESR1_WAKINT_MASK
 0x1u

	)

2055 
	#CAN_ESR1_WAKINT_SHIFT
 0

	)

2056 
	#CAN_ESR1_ERRINT_MASK
 0x2u

	)

2057 
	#CAN_ESR1_ERRINT_SHIFT
 1

	)

2058 
	#CAN_ESR1_BOFFINT_MASK
 0x4u

	)

2059 
	#CAN_ESR1_BOFFINT_SHIFT
 2

	)

2060 
	#CAN_ESR1_RX_MASK
 0x8u

	)

2061 
	#CAN_ESR1_RX_SHIFT
 3

	)

2062 
	#CAN_ESR1_FLTCONF_MASK
 0x30u

	)

2063 
	#CAN_ESR1_FLTCONF_SHIFT
 4

	)

2064 
	#CAN_ESR1_FLTCONF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ESR1_FLTCONF_SHIFT
))&
CAN_ESR1_FLTCONF_MASK
)

	)

2065 
	#CAN_ESR1_TX_MASK
 0x40u

	)

2066 
	#CAN_ESR1_TX_SHIFT
 6

	)

2067 
	#CAN_ESR1_IDLE_MASK
 0x80u

	)

2068 
	#CAN_ESR1_IDLE_SHIFT
 7

	)

2069 
	#CAN_ESR1_RXWRN_MASK
 0x100u

	)

2070 
	#CAN_ESR1_RXWRN_SHIFT
 8

	)

2071 
	#CAN_ESR1_TXWRN_MASK
 0x200u

	)

2072 
	#CAN_ESR1_TXWRN_SHIFT
 9

	)

2073 
	#CAN_ESR1_STFERR_MASK
 0x400u

	)

2074 
	#CAN_ESR1_STFERR_SHIFT
 10

	)

2075 
	#CAN_ESR1_FRMERR_MASK
 0x800u

	)

2076 
	#CAN_ESR1_FRMERR_SHIFT
 11

	)

2077 
	#CAN_ESR1_CRCERR_MASK
 0x1000u

	)

2078 
	#CAN_ESR1_CRCERR_SHIFT
 12

	)

2079 
	#CAN_ESR1_ACKERR_MASK
 0x2000u

	)

2080 
	#CAN_ESR1_ACKERR_SHIFT
 13

	)

2081 
	#CAN_ESR1_BIT0ERR_MASK
 0x4000u

	)

2082 
	#CAN_ESR1_BIT0ERR_SHIFT
 14

	)

2083 
	#CAN_ESR1_BIT1ERR_MASK
 0x8000u

	)

2084 
	#CAN_ESR1_BIT1ERR_SHIFT
 15

	)

2085 
	#CAN_ESR1_RWRNINT_MASK
 0x10000u

	)

2086 
	#CAN_ESR1_RWRNINT_SHIFT
 16

	)

2087 
	#CAN_ESR1_TWRNINT_MASK
 0x20000u

	)

2088 
	#CAN_ESR1_TWRNINT_SHIFT
 17

	)

2089 
	#CAN_ESR1_SYNCH_MASK
 0x40000u

	)

2090 
	#CAN_ESR1_SYNCH_SHIFT
 18

	)

2092 
	#CAN_IMASK2_BUFHM_MASK
 0xFFFFFFFFu

	)

2093 
	#CAN_IMASK2_BUFHM_SHIFT
 0

	)

2094 
	#CAN_IMASK2_BUFHM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IMASK2_BUFHM_SHIFT
))&
CAN_IMASK2_BUFHM_MASK
)

	)

2096 
	#CAN_IMASK1_BUFLM_MASK
 0xFFFFFFFFu

	)

2097 
	#CAN_IMASK1_BUFLM_SHIFT
 0

	)

2098 
	#CAN_IMASK1_BUFLM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IMASK1_BUFLM_SHIFT
))&
CAN_IMASK1_BUFLM_MASK
)

	)

2100 
	#CAN_IFLAG2_BUFHI_MASK
 0xFFFFFFFFu

	)

2101 
	#CAN_IFLAG2_BUFHI_SHIFT
 0

	)

2102 
	#CAN_IFLAG2_BUFHI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG2_BUFHI_SHIFT
))&
CAN_IFLAG2_BUFHI_MASK
)

	)

2104 
	#CAN_IFLAG1_BUF4TO0I_MASK
 0x1Fu

	)

2105 
	#CAN_IFLAG1_BUF4TO0I_SHIFT
 0

	)

2106 
	#CAN_IFLAG1_BUF4TO0I
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG1_BUF4TO0I_SHIFT
))&
CAN_IFLAG1_BUF4TO0I_MASK
)

	)

2107 
	#CAN_IFLAG1_BUF5I_MASK
 0x20u

	)

2108 
	#CAN_IFLAG1_BUF5I_SHIFT
 5

	)

2109 
	#CAN_IFLAG1_BUF6I_MASK
 0x40u

	)

2110 
	#CAN_IFLAG1_BUF6I_SHIFT
 6

	)

2111 
	#CAN_IFLAG1_BUF7I_MASK
 0x80u

	)

2112 
	#CAN_IFLAG1_BUF7I_SHIFT
 7

	)

2113 
	#CAN_IFLAG1_BUF31TO8I_MASK
 0xFFFFFF00u

	)

2114 
	#CAN_IFLAG1_BUF31TO8I_SHIFT
 8

	)

2115 
	#CAN_IFLAG1_BUF31TO8I
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG1_BUF31TO8I_SHIFT
))&
CAN_IFLAG1_BUF31TO8I_MASK
)

	)

2117 
	#CAN_CTRL2_EACEN_MASK
 0x10000u

	)

2118 
	#CAN_CTRL2_EACEN_SHIFT
 16

	)

2119 
	#CAN_CTRL2_RRS_MASK
 0x20000u

	)

2120 
	#CAN_CTRL2_RRS_SHIFT
 17

	)

2121 
	#CAN_CTRL2_MRP_MASK
 0x40000u

	)

2122 
	#CAN_CTRL2_MRP_SHIFT
 18

	)

2123 
	#CAN_CTRL2_TASD_MASK
 0xF80000u

	)

2124 
	#CAN_CTRL2_TASD_SHIFT
 19

	)

2125 
	#CAN_CTRL2_TASD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL2_TASD_SHIFT
))&
CAN_CTRL2_TASD_MASK
)

	)

2126 
	#CAN_CTRL2_RFFN_MASK
 0xF000000u

	)

2127 
	#CAN_CTRL2_RFFN_SHIFT
 24

	)

2128 
	#CAN_CTRL2_RFFN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL2_RFFN_SHIFT
))&
CAN_CTRL2_RFFN_MASK
)

	)

2129 
	#CAN_CTRL2_WRMFRZ_MASK
 0x10000000u

	)

2130 
	#CAN_CTRL2_WRMFRZ_SHIFT
 28

	)

2132 
	#CAN_ESR2_IMB_MASK
 0x2000u

	)

2133 
	#CAN_ESR2_IMB_SHIFT
 13

	)

2134 
	#CAN_ESR2_VPS_MASK
 0x4000u

	)

2135 
	#CAN_ESR2_VPS_SHIFT
 14

	)

2136 
	#CAN_ESR2_LPTM_MASK
 0x7F0000u

	)

2137 
	#CAN_ESR2_LPTM_SHIFT
 16

	)

2138 
	#CAN_ESR2_LPTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ESR2_LPTM_SHIFT
))&
CAN_ESR2_LPTM_MASK
)

	)

2140 
	#CAN_CRCR_TXCRC_MASK
 0x7FFFu

	)

2141 
	#CAN_CRCR_TXCRC_SHIFT
 0

	)

2142 
	#CAN_CRCR_TXCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CRCR_TXCRC_SHIFT
))&
CAN_CRCR_TXCRC_MASK
)

	)

2143 
	#CAN_CRCR_MBCRC_MASK
 0x7F0000u

	)

2144 
	#CAN_CRCR_MBCRC_SHIFT
 16

	)

2145 
	#CAN_CRCR_MBCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CRCR_MBCRC_SHIFT
))&
CAN_CRCR_MBCRC_MASK
)

	)

2147 
	#CAN_RXFGMASK_FGM_MASK
 0xFFFFFFFFu

	)

2148 
	#CAN_RXFGMASK_FGM_SHIFT
 0

	)

2149 
	#CAN_RXFGMASK_FGM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXFGMASK_FGM_SHIFT
))&
CAN_RXFGMASK_FGM_MASK
)

	)

2151 
	#CAN_RXFIR_IDHIT_MASK
 0x1FFu

	)

2152 
	#CAN_RXFIR_IDHIT_SHIFT
 0

	)

2153 
	#CAN_RXFIR_IDHIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXFIR_IDHIT_SHIFT
))&
CAN_RXFIR_IDHIT_MASK
)

	)

2155 
	#CAN_CS_TIME_STAMP_MASK
 0xFFFFu

	)

2156 
	#CAN_CS_TIME_STAMP_SHIFT
 0

	)

2157 
	#CAN_CS_TIME_STAMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_TIME_STAMP_SHIFT
))&
CAN_CS_TIME_STAMP_MASK
)

	)

2158 
	#CAN_CS_DLC_MASK
 0xF0000u

	)

2159 
	#CAN_CS_DLC_SHIFT
 16

	)

2160 
	#CAN_CS_DLC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_DLC_SHIFT
))&
CAN_CS_DLC_MASK
)

	)

2161 
	#CAN_CS_RTR_MASK
 0x100000u

	)

2162 
	#CAN_CS_RTR_SHIFT
 20

	)

2163 
	#CAN_CS_IDE_MASK
 0x200000u

	)

2164 
	#CAN_CS_IDE_SHIFT
 21

	)

2165 
	#CAN_CS_SRR_MASK
 0x400000u

	)

2166 
	#CAN_CS_SRR_SHIFT
 22

	)

2167 
	#CAN_CS_CODE_MASK
 0xF000000u

	)

2168 
	#CAN_CS_CODE_SHIFT
 24

	)

2169 
	#CAN_CS_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_CODE_SHIFT
))&
CAN_CS_CODE_MASK
)

	)

2171 
	#CAN_ID_EXT_MASK
 0x3FFFFu

	)

2172 
	#CAN_ID_EXT_SHIFT
 0

	)

2173 
	#CAN_ID_EXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_EXT_SHIFT
))&
CAN_ID_EXT_MASK
)

	)

2174 
	#CAN_ID_STD_MASK
 0x1FFC0000u

	)

2175 
	#CAN_ID_STD_SHIFT
 18

	)

2176 
	#CAN_ID_STD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_STD_SHIFT
))&
CAN_ID_STD_MASK
)

	)

2177 
	#CAN_ID_PRIO_MASK
 0xE0000000u

	)

2178 
	#CAN_ID_PRIO_SHIFT
 29

	)

2179 
	#CAN_ID_PRIO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_PRIO_SHIFT
))&
CAN_ID_PRIO_MASK
)

	)

2181 
	#CAN_WORD0_DATA_BYTE_3_MASK
 0xFFu

	)

2182 
	#CAN_WORD0_DATA_BYTE_3_SHIFT
 0

	)

2183 
	#CAN_WORD0_DATA_BYTE_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_3_SHIFT
))&
CAN_WORD0_DATA_BYTE_3_MASK
)

	)

2184 
	#CAN_WORD0_DATA_BYTE_2_MASK
 0xFF00u

	)

2185 
	#CAN_WORD0_DATA_BYTE_2_SHIFT
 8

	)

2186 
	#CAN_WORD0_DATA_BYTE_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_2_SHIFT
))&
CAN_WORD0_DATA_BYTE_2_MASK
)

	)

2187 
	#CAN_WORD0_DATA_BYTE_1_MASK
 0xFF0000u

	)

2188 
	#CAN_WORD0_DATA_BYTE_1_SHIFT
 16

	)

2189 
	#CAN_WORD0_DATA_BYTE_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_1_SHIFT
))&
CAN_WORD0_DATA_BYTE_1_MASK
)

	)

2190 
	#CAN_WORD0_DATA_BYTE_0_MASK
 0xFF000000u

	)

2191 
	#CAN_WORD0_DATA_BYTE_0_SHIFT
 24

	)

2192 
	#CAN_WORD0_DATA_BYTE_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_0_SHIFT
))&
CAN_WORD0_DATA_BYTE_0_MASK
)

	)

2194 
	#CAN_WORD1_DATA_BYTE_7_MASK
 0xFFu

	)

2195 
	#CAN_WORD1_DATA_BYTE_7_SHIFT
 0

	)

2196 
	#CAN_WORD1_DATA_BYTE_7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_7_SHIFT
))&
CAN_WORD1_DATA_BYTE_7_MASK
)

	)

2197 
	#CAN_WORD1_DATA_BYTE_6_MASK
 0xFF00u

	)

2198 
	#CAN_WORD1_DATA_BYTE_6_SHIFT
 8

	)

2199 
	#CAN_WORD1_DATA_BYTE_6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_6_SHIFT
))&
CAN_WORD1_DATA_BYTE_6_MASK
)

	)

2200 
	#CAN_WORD1_DATA_BYTE_5_MASK
 0xFF0000u

	)

2201 
	#CAN_WORD1_DATA_BYTE_5_SHIFT
 16

	)

2202 
	#CAN_WORD1_DATA_BYTE_5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_5_SHIFT
))&
CAN_WORD1_DATA_BYTE_5_MASK
)

	)

2203 
	#CAN_WORD1_DATA_BYTE_4_MASK
 0xFF000000u

	)

2204 
	#CAN_WORD1_DATA_BYTE_4_SHIFT
 24

	)

2205 
	#CAN_WORD1_DATA_BYTE_4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_4_SHIFT
))&
CAN_WORD1_DATA_BYTE_4_MASK
)

	)

2207 
	#CAN_RXIMR_MI_MASK
 0xFFFFFFFFu

	)

2208 
	#CAN_RXIMR_MI_SHIFT
 0

	)

2209 
	#CAN_RXIMR_MI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXIMR_MI_SHIFT
))&
CAN_RXIMR_MI_MASK
)

	)

2218 
	#CAN0_BASE_PTR
 ((
CAN_MemM­PŒ
)0x40024000u)

	)

2220 
	#CAN1_BASE_PTR
 ((
CAN_MemM­PŒ
)0x400A4000u)

	)

2222 
	#CAN_BASE_PTRS
 { 
CAN0_BASE_PTR
, 
CAN1_BASE_PTR
 }

	)

2236 
	#CAN0_MCR
 
	`CAN_MCR_REG
(
CAN0_BASE_PTR
)

	)

2237 
	#CAN0_CTRL1
 
	`CAN_CTRL1_REG
(
CAN0_BASE_PTR
)

	)

2238 
	#CAN0_TIMER
 
	`CAN_TIMER_REG
(
CAN0_BASE_PTR
)

	)

2239 
	#CAN0_RXMGMASK
 
	`CAN_RXMGMASK_REG
(
CAN0_BASE_PTR
)

	)

2240 
	#CAN0_RX14MASK
 
	`CAN_RX14MASK_REG
(
CAN0_BASE_PTR
)

	)

2241 
	#CAN0_RX15MASK
 
	`CAN_RX15MASK_REG
(
CAN0_BASE_PTR
)

	)

2242 
	#CAN0_ECR
 
	`CAN_ECR_REG
(
CAN0_BASE_PTR
)

	)

2243 
	#CAN0_ESR1
 
	`CAN_ESR1_REG
(
CAN0_BASE_PTR
)

	)

2244 
	#CAN0_IMASK2
 
	`CAN_IMASK2_REG
(
CAN0_BASE_PTR
)

	)

2245 
	#CAN0_IMASK1
 
	`CAN_IMASK1_REG
(
CAN0_BASE_PTR
)

	)

2246 
	#CAN0_IFLAG2
 
	`CAN_IFLAG2_REG
(
CAN0_BASE_PTR
)

	)

2247 
	#CAN0_IFLAG1
 
	`CAN_IFLAG1_REG
(
CAN0_BASE_PTR
)

	)

2248 
	#CAN0_CTRL2
 
	`CAN_CTRL2_REG
(
CAN0_BASE_PTR
)

	)

2249 
	#CAN0_ESR2
 
	`CAN_ESR2_REG
(
CAN0_BASE_PTR
)

	)

2250 
	#CAN0_CRCR
 
	`CAN_CRCR_REG
(
CAN0_BASE_PTR
)

	)

2251 
	#CAN0_RXFGMASK
 
	`CAN_RXFGMASK_REG
(
CAN0_BASE_PTR
)

	)

2252 
	#CAN0_RXFIR
 
	`CAN_RXFIR_REG
(
CAN0_BASE_PTR
)

	)

2253 
	#CAN0_CS0
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,0)

	)

2254 
	#CAN0_ID0
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,0)

	)

2255 
	#CAN0_WORD00
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,0)

	)

2256 
	#CAN0_WORD10
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,0)

	)

2257 
	#CAN0_CS1
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,1)

	)

2258 
	#CAN0_ID1
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,1)

	)

2259 
	#CAN0_WORD01
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,1)

	)

2260 
	#CAN0_WORD11
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,1)

	)

2261 
	#CAN0_CS2
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,2)

	)

2262 
	#CAN0_ID2
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,2)

	)

2263 
	#CAN0_WORD02
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,2)

	)

2264 
	#CAN0_WORD12
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,2)

	)

2265 
	#CAN0_CS3
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,3)

	)

2266 
	#CAN0_ID3
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,3)

	)

2267 
	#CAN0_WORD03
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,3)

	)

2268 
	#CAN0_WORD13
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,3)

	)

2269 
	#CAN0_CS4
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,4)

	)

2270 
	#CAN0_ID4
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,4)

	)

2271 
	#CAN0_WORD04
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,4)

	)

2272 
	#CAN0_WORD14
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,4)

	)

2273 
	#CAN0_CS5
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,5)

	)

2274 
	#CAN0_ID5
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,5)

	)

2275 
	#CAN0_WORD05
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,5)

	)

2276 
	#CAN0_WORD15
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,5)

	)

2277 
	#CAN0_CS6
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,6)

	)

2278 
	#CAN0_ID6
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,6)

	)

2279 
	#CAN0_WORD06
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,6)

	)

2280 
	#CAN0_WORD16
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,6)

	)

2281 
	#CAN0_CS7
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,7)

	)

2282 
	#CAN0_ID7
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,7)

	)

2283 
	#CAN0_WORD07
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,7)

	)

2284 
	#CAN0_WORD17
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,7)

	)

2285 
	#CAN0_CS8
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,8)

	)

2286 
	#CAN0_ID8
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,8)

	)

2287 
	#CAN0_WORD08
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,8)

	)

2288 
	#CAN0_WORD18
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,8)

	)

2289 
	#CAN0_CS9
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,9)

	)

2290 
	#CAN0_ID9
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,9)

	)

2291 
	#CAN0_WORD09
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,9)

	)

2292 
	#CAN0_WORD19
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,9)

	)

2293 
	#CAN0_CS10
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,10)

	)

2294 
	#CAN0_ID10
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,10)

	)

2295 
	#CAN0_WORD010
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,10)

	)

2296 
	#CAN0_WORD110
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,10)

	)

2297 
	#CAN0_CS11
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,11)

	)

2298 
	#CAN0_ID11
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,11)

	)

2299 
	#CAN0_WORD011
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,11)

	)

2300 
	#CAN0_WORD111
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,11)

	)

2301 
	#CAN0_CS12
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,12)

	)

2302 
	#CAN0_ID12
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,12)

	)

2303 
	#CAN0_WORD012
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,12)

	)

2304 
	#CAN0_WORD112
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,12)

	)

2305 
	#CAN0_CS13
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,13)

	)

2306 
	#CAN0_ID13
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,13)

	)

2307 
	#CAN0_WORD013
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,13)

	)

2308 
	#CAN0_WORD113
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,13)

	)

2309 
	#CAN0_CS14
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,14)

	)

2310 
	#CAN0_ID14
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,14)

	)

2311 
	#CAN0_WORD014
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,14)

	)

2312 
	#CAN0_WORD114
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,14)

	)

2313 
	#CAN0_CS15
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,15)

	)

2314 
	#CAN0_ID15
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,15)

	)

2315 
	#CAN0_WORD015
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,15)

	)

2316 
	#CAN0_WORD115
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,15)

	)

2317 
	#CAN0_RXIMR0
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,0)

	)

2318 
	#CAN0_RXIMR1
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,1)

	)

2319 
	#CAN0_RXIMR2
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,2)

	)

2320 
	#CAN0_RXIMR3
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,3)

	)

2321 
	#CAN0_RXIMR4
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,4)

	)

2322 
	#CAN0_RXIMR5
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,5)

	)

2323 
	#CAN0_RXIMR6
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,6)

	)

2324 
	#CAN0_RXIMR7
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,7)

	)

2325 
	#CAN0_RXIMR8
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,8)

	)

2326 
	#CAN0_RXIMR9
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,9)

	)

2327 
	#CAN0_RXIMR10
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,10)

	)

2328 
	#CAN0_RXIMR11
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,11)

	)

2329 
	#CAN0_RXIMR12
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,12)

	)

2330 
	#CAN0_RXIMR13
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,13)

	)

2331 
	#CAN0_RXIMR14
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,14)

	)

2332 
	#CAN0_RXIMR15
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,15)

	)

2334 
	#CAN1_MCR
 
	`CAN_MCR_REG
(
CAN1_BASE_PTR
)

	)

2335 
	#CAN1_CTRL1
 
	`CAN_CTRL1_REG
(
CAN1_BASE_PTR
)

	)

2336 
	#CAN1_TIMER
 
	`CAN_TIMER_REG
(
CAN1_BASE_PTR
)

	)

2337 
	#CAN1_RXMGMASK
 
	`CAN_RXMGMASK_REG
(
CAN1_BASE_PTR
)

	)

2338 
	#CAN1_RX14MASK
 
	`CAN_RX14MASK_REG
(
CAN1_BASE_PTR
)

	)

2339 
	#CAN1_RX15MASK
 
	`CAN_RX15MASK_REG
(
CAN1_BASE_PTR
)

	)

2340 
	#CAN1_ECR
 
	`CAN_ECR_REG
(
CAN1_BASE_PTR
)

	)

2341 
	#CAN1_ESR1
 
	`CAN_ESR1_REG
(
CAN1_BASE_PTR
)

	)

2342 
	#CAN1_IMASK2
 
	`CAN_IMASK2_REG
(
CAN1_BASE_PTR
)

	)

2343 
	#CAN1_IMASK1
 
	`CAN_IMASK1_REG
(
CAN1_BASE_PTR
)

	)

2344 
	#CAN1_IFLAG2
 
	`CAN_IFLAG2_REG
(
CAN1_BASE_PTR
)

	)

2345 
	#CAN1_IFLAG1
 
	`CAN_IFLAG1_REG
(
CAN1_BASE_PTR
)

	)

2346 
	#CAN1_CTRL2
 
	`CAN_CTRL2_REG
(
CAN1_BASE_PTR
)

	)

2347 
	#CAN1_ESR2
 
	`CAN_ESR2_REG
(
CAN1_BASE_PTR
)

	)

2348 
	#CAN1_CRCR
 
	`CAN_CRCR_REG
(
CAN1_BASE_PTR
)

	)

2349 
	#CAN1_RXFGMASK
 
	`CAN_RXFGMASK_REG
(
CAN1_BASE_PTR
)

	)

2350 
	#CAN1_RXFIR
 
	`CAN_RXFIR_REG
(
CAN1_BASE_PTR
)

	)

2351 
	#CAN1_CS0
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,0)

	)

2352 
	#CAN1_ID0
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,0)

	)

2353 
	#CAN1_WORD00
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,0)

	)

2354 
	#CAN1_WORD10
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,0)

	)

2355 
	#CAN1_CS1
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,1)

	)

2356 
	#CAN1_ID1
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,1)

	)

2357 
	#CAN1_WORD01
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,1)

	)

2358 
	#CAN1_WORD11
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,1)

	)

2359 
	#CAN1_CS2
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,2)

	)

2360 
	#CAN1_ID2
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,2)

	)

2361 
	#CAN1_WORD02
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,2)

	)

2362 
	#CAN1_WORD12
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,2)

	)

2363 
	#CAN1_CS3
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,3)

	)

2364 
	#CAN1_ID3
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,3)

	)

2365 
	#CAN1_WORD03
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,3)

	)

2366 
	#CAN1_WORD13
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,3)

	)

2367 
	#CAN1_CS4
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,4)

	)

2368 
	#CAN1_ID4
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,4)

	)

2369 
	#CAN1_WORD04
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,4)

	)

2370 
	#CAN1_WORD14
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,4)

	)

2371 
	#CAN1_CS5
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,5)

	)

2372 
	#CAN1_ID5
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,5)

	)

2373 
	#CAN1_WORD05
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,5)

	)

2374 
	#CAN1_WORD15
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,5)

	)

2375 
	#CAN1_CS6
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,6)

	)

2376 
	#CAN1_ID6
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,6)

	)

2377 
	#CAN1_WORD06
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,6)

	)

2378 
	#CAN1_WORD16
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,6)

	)

2379 
	#CAN1_CS7
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,7)

	)

2380 
	#CAN1_ID7
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,7)

	)

2381 
	#CAN1_WORD07
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,7)

	)

2382 
	#CAN1_WORD17
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,7)

	)

2383 
	#CAN1_CS8
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,8)

	)

2384 
	#CAN1_ID8
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,8)

	)

2385 
	#CAN1_WORD08
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,8)

	)

2386 
	#CAN1_WORD18
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,8)

	)

2387 
	#CAN1_CS9
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,9)

	)

2388 
	#CAN1_ID9
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,9)

	)

2389 
	#CAN1_WORD09
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,9)

	)

2390 
	#CAN1_WORD19
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,9)

	)

2391 
	#CAN1_CS10
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,10)

	)

2392 
	#CAN1_ID10
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,10)

	)

2393 
	#CAN1_WORD010
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,10)

	)

2394 
	#CAN1_WORD110
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,10)

	)

2395 
	#CAN1_CS11
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,11)

	)

2396 
	#CAN1_ID11
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,11)

	)

2397 
	#CAN1_WORD011
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,11)

	)

2398 
	#CAN1_WORD111
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,11)

	)

2399 
	#CAN1_CS12
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,12)

	)

2400 
	#CAN1_ID12
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,12)

	)

2401 
	#CAN1_WORD012
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,12)

	)

2402 
	#CAN1_WORD112
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,12)

	)

2403 
	#CAN1_CS13
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,13)

	)

2404 
	#CAN1_ID13
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,13)

	)

2405 
	#CAN1_WORD013
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,13)

	)

2406 
	#CAN1_WORD113
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,13)

	)

2407 
	#CAN1_CS14
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,14)

	)

2408 
	#CAN1_ID14
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,14)

	)

2409 
	#CAN1_WORD014
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,14)

	)

2410 
	#CAN1_WORD114
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,14)

	)

2411 
	#CAN1_CS15
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,15)

	)

2412 
	#CAN1_ID15
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,15)

	)

2413 
	#CAN1_WORD015
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,15)

	)

2414 
	#CAN1_WORD115
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,15)

	)

2415 
	#CAN1_RXIMR0
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,0)

	)

2416 
	#CAN1_RXIMR1
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,1)

	)

2417 
	#CAN1_RXIMR2
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,2)

	)

2418 
	#CAN1_RXIMR3
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,3)

	)

2419 
	#CAN1_RXIMR4
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,4)

	)

2420 
	#CAN1_RXIMR5
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,5)

	)

2421 
	#CAN1_RXIMR6
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,6)

	)

2422 
	#CAN1_RXIMR7
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,7)

	)

2423 
	#CAN1_RXIMR8
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,8)

	)

2424 
	#CAN1_RXIMR9
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,9)

	)

2425 
	#CAN1_RXIMR10
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,10)

	)

2426 
	#CAN1_RXIMR11
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,11)

	)

2427 
	#CAN1_RXIMR12
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,12)

	)

2428 
	#CAN1_RXIMR13
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,13)

	)

2429 
	#CAN1_RXIMR14
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,14)

	)

2430 
	#CAN1_RXIMR15
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,15)

	)

2433 
	#CAN0_CS
(
šdex
è
	`CAN_CS_REG
(
CAN0_BASE_PTR
,šdex)

	)

2434 
	#CAN1_CS
(
šdex
è
	`CAN_CS_REG
(
CAN1_BASE_PTR
,šdex)

	)

2435 
	#CAN0_ID
(
šdex
è
	`CAN_ID_REG
(
CAN0_BASE_PTR
,šdex)

	)

2436 
	#CAN1_ID
(
šdex
è
	`CAN_ID_REG
(
CAN1_BASE_PTR
,šdex)

	)

2437 
	#CAN0_WORD0
(
šdex
è
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,šdex)

	)

2438 
	#CAN1_WORD0
(
šdex
è
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,šdex)

	)

2439 
	#CAN0_WORD1
(
šdex
è
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,šdex)

	)

2440 
	#CAN1_WORD1
(
šdex
è
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,šdex)

	)

2441 
	#CAN0_RXIMR
(
šdex
è
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,šdex)

	)

2442 
	#CAN1_RXIMR
(
šdex
è
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,šdex)

	)

2464 
	sCAU_MemM­
 {

2465 
ušt32_t
 
	mDIRECT
[16];

2466 
ušt8_t
 
	mRESERVED_0
[2048];

2467 
ušt32_t
 
	mLDR_CASR
;

2468 
ušt32_t
 
	mLDR_CAA
;

2469 
ušt32_t
 
	mLDR_CA
[9];

2470 
ušt8_t
 
	mRESERVED_1
[20];

2471 
ušt32_t
 
	mSTR_CASR
;

2472 
ušt32_t
 
	mSTR_CAA
;

2473 
ušt32_t
 
	mSTR_CA
[9];

2474 
ušt8_t
 
	mRESERVED_2
[20];

2475 
ušt32_t
 
	mADR_CASR
;

2476 
ušt32_t
 
	mADR_CAA
;

2477 
ušt32_t
 
	mADR_CA
[9];

2478 
ušt8_t
 
	mRESERVED_3
[20];

2479 
ušt32_t
 
	mRADR_CASR
;

2480 
ušt32_t
 
	mRADR_CAA
;

2481 
ušt32_t
 
	mRADR_CA
[9];

2482 
ušt8_t
 
	mRESERVED_4
[84];

2483 
ušt32_t
 
	mXOR_CASR
;

2484 
ušt32_t
 
	mXOR_CAA
;

2485 
ušt32_t
 
	mXOR_CA
[9];

2486 
ušt8_t
 
	mRESERVED_5
[20];

2487 
ušt32_t
 
	mROTL_CASR
;

2488 
ušt32_t
 
	mROTL_CAA
;

2489 
ušt32_t
 
	mROTL_CA
[9];

2490 
ušt8_t
 
	mRESERVED_6
[276];

2491 
ušt32_t
 
	mAESC_CASR
;

2492 
ušt32_t
 
	mAESC_CAA
;

2493 
ušt32_t
 
	mAESC_CA
[9];

2494 
ušt8_t
 
	mRESERVED_7
[20];

2495 
ušt32_t
 
	mAESIC_CASR
;

2496 
ušt32_t
 
	mAESIC_CAA
;

2497 
ušt32_t
 
	mAESIC_CA
[9];

2498 } vÞ©ž*
	tCAU_MemM­PŒ
;

2511 
	#CAU_DIRECT_REG
(
ba£
,
šdex
è((ba£)->
DIRECT
[šdex])

	)

2512 
	#CAU_LDR_CASR_REG
(
ba£
è((ba£)->
LDR_CASR
)

	)

2513 
	#CAU_LDR_CAA_REG
(
ba£
è((ba£)->
LDR_CAA
)

	)

2514 
	#CAU_LDR_CA_REG
(
ba£
,
šdex
è((ba£)->
LDR_CA
[šdex])

	)

2515 
	#CAU_STR_CASR_REG
(
ba£
è((ba£)->
STR_CASR
)

	)

2516 
	#CAU_STR_CAA_REG
(
ba£
è((ba£)->
STR_CAA
)

	)

2517 
	#CAU_STR_CA_REG
(
ba£
,
šdex
è((ba£)->
STR_CA
[šdex])

	)

2518 
	#CAU_ADR_CASR_REG
(
ba£
è((ba£)->
ADR_CASR
)

	)

2519 
	#CAU_ADR_CAA_REG
(
ba£
è((ba£)->
ADR_CAA
)

	)

2520 
	#CAU_ADR_CA_REG
(
ba£
,
šdex
è((ba£)->
ADR_CA
[šdex])

	)

2521 
	#CAU_RADR_CASR_REG
(
ba£
è((ba£)->
RADR_CASR
)

	)

2522 
	#CAU_RADR_CAA_REG
(
ba£
è((ba£)->
RADR_CAA
)

	)

2523 
	#CAU_RADR_CA_REG
(
ba£
,
šdex
è((ba£)->
RADR_CA
[šdex])

	)

2524 
	#CAU_XOR_CASR_REG
(
ba£
è((ba£)->
XOR_CASR
)

	)

2525 
	#CAU_XOR_CAA_REG
(
ba£
è((ba£)->
XOR_CAA
)

	)

2526 
	#CAU_XOR_CA_REG
(
ba£
,
šdex
è((ba£)->
XOR_CA
[šdex])

	)

2527 
	#CAU_ROTL_CASR_REG
(
ba£
è((ba£)->
ROTL_CASR
)

	)

2528 
	#CAU_ROTL_CAA_REG
(
ba£
è((ba£)->
ROTL_CAA
)

	)

2529 
	#CAU_ROTL_CA_REG
(
ba£
,
šdex
è((ba£)->
ROTL_CA
[šdex])

	)

2530 
	#CAU_AESC_CASR_REG
(
ba£
è((ba£)->
AESC_CASR
)

	)

2531 
	#CAU_AESC_CAA_REG
(
ba£
è((ba£)->
AESC_CAA
)

	)

2532 
	#CAU_AESC_CA_REG
(
ba£
,
šdex
è((ba£)->
AESC_CA
[šdex])

	)

2533 
	#CAU_AESIC_CASR_REG
(
ba£
è((ba£)->
AESIC_CASR
)

	)

2534 
	#CAU_AESIC_CAA_REG
(
ba£
è((ba£)->
AESIC_CAA
)

	)

2535 
	#CAU_AESIC_CA_REG
(
ba£
,
šdex
è((ba£)->
AESIC_CA
[šdex])

	)

2552 
	#CAU_LDR_CASR_IC_MASK
 0x1u

	)

2553 
	#CAU_LDR_CASR_IC_SHIFT
 0

	)

2554 
	#CAU_LDR_CASR_DPE_MASK
 0x2u

	)

2555 
	#CAU_LDR_CASR_DPE_SHIFT
 1

	)

2556 
	#CAU_LDR_CASR_VER_MASK
 0xF0000000u

	)

2557 
	#CAU_LDR_CASR_VER_SHIFT
 28

	)

2558 
	#CAU_LDR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_LDR_CASR_VER_SHIFT
))&
CAU_LDR_CASR_VER_MASK
)

	)

2560 
	#CAU_STR_CASR_IC_MASK
 0x1u

	)

2561 
	#CAU_STR_CASR_IC_SHIFT
 0

	)

2562 
	#CAU_STR_CASR_DPE_MASK
 0x2u

	)

2563 
	#CAU_STR_CASR_DPE_SHIFT
 1

	)

2564 
	#CAU_STR_CASR_VER_MASK
 0xF0000000u

	)

2565 
	#CAU_STR_CASR_VER_SHIFT
 28

	)

2566 
	#CAU_STR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_STR_CASR_VER_SHIFT
))&
CAU_STR_CASR_VER_MASK
)

	)

2568 
	#CAU_ADR_CASR_IC_MASK
 0x1u

	)

2569 
	#CAU_ADR_CASR_IC_SHIFT
 0

	)

2570 
	#CAU_ADR_CASR_DPE_MASK
 0x2u

	)

2571 
	#CAU_ADR_CASR_DPE_SHIFT
 1

	)

2572 
	#CAU_ADR_CASR_VER_MASK
 0xF0000000u

	)

2573 
	#CAU_ADR_CASR_VER_SHIFT
 28

	)

2574 
	#CAU_ADR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_ADR_CASR_VER_SHIFT
))&
CAU_ADR_CASR_VER_MASK
)

	)

2576 
	#CAU_RADR_CASR_IC_MASK
 0x1u

	)

2577 
	#CAU_RADR_CASR_IC_SHIFT
 0

	)

2578 
	#CAU_RADR_CASR_DPE_MASK
 0x2u

	)

2579 
	#CAU_RADR_CASR_DPE_SHIFT
 1

	)

2580 
	#CAU_RADR_CASR_VER_MASK
 0xF0000000u

	)

2581 
	#CAU_RADR_CASR_VER_SHIFT
 28

	)

2582 
	#CAU_RADR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_RADR_CASR_VER_SHIFT
))&
CAU_RADR_CASR_VER_MASK
)

	)

2584 
	#CAU_XOR_CASR_IC_MASK
 0x1u

	)

2585 
	#CAU_XOR_CASR_IC_SHIFT
 0

	)

2586 
	#CAU_XOR_CASR_DPE_MASK
 0x2u

	)

2587 
	#CAU_XOR_CASR_DPE_SHIFT
 1

	)

2588 
	#CAU_XOR_CASR_VER_MASK
 0xF0000000u

	)

2589 
	#CAU_XOR_CASR_VER_SHIFT
 28

	)

2590 
	#CAU_XOR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_XOR_CASR_VER_SHIFT
))&
CAU_XOR_CASR_VER_MASK
)

	)

2592 
	#CAU_ROTL_CASR_IC_MASK
 0x1u

	)

2593 
	#CAU_ROTL_CASR_IC_SHIFT
 0

	)

2594 
	#CAU_ROTL_CASR_DPE_MASK
 0x2u

	)

2595 
	#CAU_ROTL_CASR_DPE_SHIFT
 1

	)

2596 
	#CAU_ROTL_CASR_VER_MASK
 0xF0000000u

	)

2597 
	#CAU_ROTL_CASR_VER_SHIFT
 28

	)

2598 
	#CAU_ROTL_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_ROTL_CASR_VER_SHIFT
))&
CAU_ROTL_CASR_VER_MASK
)

	)

2600 
	#CAU_AESC_CASR_IC_MASK
 0x1u

	)

2601 
	#CAU_AESC_CASR_IC_SHIFT
 0

	)

2602 
	#CAU_AESC_CASR_DPE_MASK
 0x2u

	)

2603 
	#CAU_AESC_CASR_DPE_SHIFT
 1

	)

2604 
	#CAU_AESC_CASR_VER_MASK
 0xF0000000u

	)

2605 
	#CAU_AESC_CASR_VER_SHIFT
 28

	)

2606 
	#CAU_AESC_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_AESC_CASR_VER_SHIFT
))&
CAU_AESC_CASR_VER_MASK
)

	)

2608 
	#CAU_AESIC_CASR_IC_MASK
 0x1u

	)

2609 
	#CAU_AESIC_CASR_IC_SHIFT
 0

	)

2610 
	#CAU_AESIC_CASR_DPE_MASK
 0x2u

	)

2611 
	#CAU_AESIC_CASR_DPE_SHIFT
 1

	)

2612 
	#CAU_AESIC_CASR_VER_MASK
 0xF0000000u

	)

2613 
	#CAU_AESIC_CASR_VER_SHIFT
 28

	)

2614 
	#CAU_AESIC_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_AESIC_CASR_VER_SHIFT
))&
CAU_AESIC_CASR_VER_MASK
)

	)

2623 
	#CAU_BASE_PTR
 ((
CAU_MemM­PŒ
)0xE0081000u)

	)

2625 
	#CAU_BASE_PTRS
 { 
CAU_BASE_PTR
 }

	)

2639 
	#CAU_DIRECT0
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,0)

	)

2640 
	#CAU_DIRECT1
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,1)

	)

2641 
	#CAU_DIRECT2
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,2)

	)

2642 
	#CAU_DIRECT3
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,3)

	)

2643 
	#CAU_DIRECT4
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,4)

	)

2644 
	#CAU_DIRECT5
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,5)

	)

2645 
	#CAU_DIRECT6
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,6)

	)

2646 
	#CAU_DIRECT7
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,7)

	)

2647 
	#CAU_DIRECT8
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,8)

	)

2648 
	#CAU_DIRECT9
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,9)

	)

2649 
	#CAU_DIRECT10
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,10)

	)

2650 
	#CAU_DIRECT11
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,11)

	)

2651 
	#CAU_DIRECT12
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,12)

	)

2652 
	#CAU_DIRECT13
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,13)

	)

2653 
	#CAU_DIRECT14
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,14)

	)

2654 
	#CAU_DIRECT15
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,15)

	)

2655 
	#CAU_LDR_CASR
 
	`CAU_LDR_CASR_REG
(
CAU_BASE_PTR
)

	)

2656 
	#CAU_LDR_CAA
 
	`CAU_LDR_CAA_REG
(
CAU_BASE_PTR
)

	)

2657 
	#CAU_LDR_CA0
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2658 
	#CAU_LDR_CA1
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2659 
	#CAU_LDR_CA2
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2660 
	#CAU_LDR_CA3
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2661 
	#CAU_LDR_CA4
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2662 
	#CAU_LDR_CA5
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2663 
	#CAU_LDR_CA6
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2664 
	#CAU_LDR_CA7
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2665 
	#CAU_LDR_CA8
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2666 
	#CAU_STR_CASR
 
	`CAU_STR_CASR_REG
(
CAU_BASE_PTR
)

	)

2667 
	#CAU_STR_CAA
 
	`CAU_STR_CAA_REG
(
CAU_BASE_PTR
)

	)

2668 
	#CAU_STR_CA0
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2669 
	#CAU_STR_CA1
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2670 
	#CAU_STR_CA2
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2671 
	#CAU_STR_CA3
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2672 
	#CAU_STR_CA4
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2673 
	#CAU_STR_CA5
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2674 
	#CAU_STR_CA6
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2675 
	#CAU_STR_CA7
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2676 
	#CAU_STR_CA8
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2677 
	#CAU_ADR_CASR
 
	`CAU_ADR_CASR_REG
(
CAU_BASE_PTR
)

	)

2678 
	#CAU_ADR_CAA
 
	`CAU_ADR_CAA_REG
(
CAU_BASE_PTR
)

	)

2679 
	#CAU_ADR_CA0
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2680 
	#CAU_ADR_CA1
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2681 
	#CAU_ADR_CA2
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2682 
	#CAU_ADR_CA3
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2683 
	#CAU_ADR_CA4
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2684 
	#CAU_ADR_CA5
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2685 
	#CAU_ADR_CA6
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2686 
	#CAU_ADR_CA7
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2687 
	#CAU_ADR_CA8
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2688 
	#CAU_RADR_CASR
 
	`CAU_RADR_CASR_REG
(
CAU_BASE_PTR
)

	)

2689 
	#CAU_RADR_CAA
 
	`CAU_RADR_CAA_REG
(
CAU_BASE_PTR
)

	)

2690 
	#CAU_RADR_CA0
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2691 
	#CAU_RADR_CA1
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2692 
	#CAU_RADR_CA2
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2693 
	#CAU_RADR_CA3
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2694 
	#CAU_RADR_CA4
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2695 
	#CAU_RADR_CA5
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2696 
	#CAU_RADR_CA6
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2697 
	#CAU_RADR_CA7
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2698 
	#CAU_RADR_CA8
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2699 
	#CAU_XOR_CASR
 
	`CAU_XOR_CASR_REG
(
CAU_BASE_PTR
)

	)

2700 
	#CAU_XOR_CAA
 
	`CAU_XOR_CAA_REG
(
CAU_BASE_PTR
)

	)

2701 
	#CAU_XOR_CA0
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2702 
	#CAU_XOR_CA1
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2703 
	#CAU_XOR_CA2
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2704 
	#CAU_XOR_CA3
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2705 
	#CAU_XOR_CA4
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2706 
	#CAU_XOR_CA5
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2707 
	#CAU_XOR_CA6
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2708 
	#CAU_XOR_CA7
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2709 
	#CAU_XOR_CA8
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2710 
	#CAU_ROTL_CASR
 
	`CAU_ROTL_CASR_REG
(
CAU_BASE_PTR
)

	)

2711 
	#CAU_ROTL_CAA
 
	`CAU_ROTL_CAA_REG
(
CAU_BASE_PTR
)

	)

2712 
	#CAU_ROTL_CA0
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,0)

	)

2713 
	#CAU_ROTL_CA1
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,1)

	)

2714 
	#CAU_ROTL_CA2
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,2)

	)

2715 
	#CAU_ROTL_CA3
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,3)

	)

2716 
	#CAU_ROTL_CA4
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,4)

	)

2717 
	#CAU_ROTL_CA5
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,5)

	)

2718 
	#CAU_ROTL_CA6
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,6)

	)

2719 
	#CAU_ROTL_CA7
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,7)

	)

2720 
	#CAU_ROTL_CA8
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,8)

	)

2721 
	#CAU_AESC_CASR
 
	`CAU_AESC_CASR_REG
(
CAU_BASE_PTR
)

	)

2722 
	#CAU_AESC_CAA
 
	`CAU_AESC_CAA_REG
(
CAU_BASE_PTR
)

	)

2723 
	#CAU_AESC_CA0
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,0)

	)

2724 
	#CAU_AESC_CA1
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,1)

	)

2725 
	#CAU_AESC_CA2
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,2)

	)

2726 
	#CAU_AESC_CA3
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,3)

	)

2727 
	#CAU_AESC_CA4
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,4)

	)

2728 
	#CAU_AESC_CA5
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,5)

	)

2729 
	#CAU_AESC_CA6
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,6)

	)

2730 
	#CAU_AESC_CA7
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,7)

	)

2731 
	#CAU_AESC_CA8
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,8)

	)

2732 
	#CAU_AESIC_CASR
 
	`CAU_AESIC_CASR_REG
(
CAU_BASE_PTR
)

	)

2733 
	#CAU_AESIC_CAA
 
	`CAU_AESIC_CAA_REG
(
CAU_BASE_PTR
)

	)

2734 
	#CAU_AESIC_CA0
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,0)

	)

2735 
	#CAU_AESIC_CA1
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,1)

	)

2736 
	#CAU_AESIC_CA2
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,2)

	)

2737 
	#CAU_AESIC_CA3
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,3)

	)

2738 
	#CAU_AESIC_CA4
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,4)

	)

2739 
	#CAU_AESIC_CA5
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,5)

	)

2740 
	#CAU_AESIC_CA6
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,6)

	)

2741 
	#CAU_AESIC_CA7
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,7)

	)

2742 
	#CAU_AESIC_CA8
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,8)

	)

2745 
	#CAU_DIRECT
(
šdex
è
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,šdex)

	)

2746 
	#CAU_LDR_CA
(
šdex
è
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2747 
	#CAU_STR_CA
(
šdex
è
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2748 
	#CAU_ADR_CA
(
šdex
è
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2749 
	#CAU_RADR_CA
(
šdex
è
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2750 
	#CAU_XOR_CA
(
šdex
è
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2751 
	#CAU_ROTL_CA
(
šdex
è
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2752 
	#CAU_AESC_CA
(
šdex
è
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2753 
	#CAU_AESIC_CA
(
šdex
è
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2775 
	sCMP_MemM­
 {

2776 
ušt8_t
 
	mCR0
;

2777 
ušt8_t
 
	mCR1
;

2778 
ušt8_t
 
	mFPR
;

2779 
ušt8_t
 
	mSCR
;

2780 
ušt8_t
 
	mDACCR
;

2781 
ušt8_t
 
	mMUXCR
;

2782 } vÞ©ž*
	tCMP_MemM­PŒ
;

2795 
	#CMP_CR0_REG
(
ba£
è((ba£)->
CR0
)

	)

2796 
	#CMP_CR1_REG
(
ba£
è((ba£)->
CR1
)

	)

2797 
	#CMP_FPR_REG
(
ba£
è((ba£)->
FPR
)

	)

2798 
	#CMP_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

2799 
	#CMP_DACCR_REG
(
ba£
è((ba£)->
DACCR
)

	)

2800 
	#CMP_MUXCR_REG
(
ba£
è((ba£)->
MUXCR
)

	)

2817 
	#CMP_CR0_HYSTCTR_MASK
 0x3u

	)

2818 
	#CMP_CR0_HYSTCTR_SHIFT
 0

	)

2819 
	#CMP_CR0_HYSTCTR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_CR0_HYSTCTR_SHIFT
))&
CMP_CR0_HYSTCTR_MASK
)

	)

2820 
	#CMP_CR0_FILTER_CNT_MASK
 0x70u

	)

2821 
	#CMP_CR0_FILTER_CNT_SHIFT
 4

	)

2822 
	#CMP_CR0_FILTER_CNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_CR0_FILTER_CNT_SHIFT
))&
CMP_CR0_FILTER_CNT_MASK
)

	)

2824 
	#CMP_CR1_EN_MASK
 0x1u

	)

2825 
	#CMP_CR1_EN_SHIFT
 0

	)

2826 
	#CMP_CR1_OPE_MASK
 0x2u

	)

2827 
	#CMP_CR1_OPE_SHIFT
 1

	)

2828 
	#CMP_CR1_COS_MASK
 0x4u

	)

2829 
	#CMP_CR1_COS_SHIFT
 2

	)

2830 
	#CMP_CR1_INV_MASK
 0x8u

	)

2831 
	#CMP_CR1_INV_SHIFT
 3

	)

2832 
	#CMP_CR1_PMODE_MASK
 0x10u

	)

2833 
	#CMP_CR1_PMODE_SHIFT
 4

	)

2834 
	#CMP_CR1_WE_MASK
 0x40u

	)

2835 
	#CMP_CR1_WE_SHIFT
 6

	)

2836 
	#CMP_CR1_SE_MASK
 0x80u

	)

2837 
	#CMP_CR1_SE_SHIFT
 7

	)

2839 
	#CMP_FPR_FILT_PER_MASK
 0xFFu

	)

2840 
	#CMP_FPR_FILT_PER_SHIFT
 0

	)

2841 
	#CMP_FPR_FILT_PER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_FPR_FILT_PER_SHIFT
))&
CMP_FPR_FILT_PER_MASK
)

	)

2843 
	#CMP_SCR_COUT_MASK
 0x1u

	)

2844 
	#CMP_SCR_COUT_SHIFT
 0

	)

2845 
	#CMP_SCR_CFF_MASK
 0x2u

	)

2846 
	#CMP_SCR_CFF_SHIFT
 1

	)

2847 
	#CMP_SCR_CFR_MASK
 0x4u

	)

2848 
	#CMP_SCR_CFR_SHIFT
 2

	)

2849 
	#CMP_SCR_IEF_MASK
 0x8u

	)

2850 
	#CMP_SCR_IEF_SHIFT
 3

	)

2851 
	#CMP_SCR_IER_MASK
 0x10u

	)

2852 
	#CMP_SCR_IER_SHIFT
 4

	)

2853 
	#CMP_SCR_DMAEN_MASK
 0x40u

	)

2854 
	#CMP_SCR_DMAEN_SHIFT
 6

	)

2856 
	#CMP_DACCR_VOSEL_MASK
 0x3Fu

	)

2857 
	#CMP_DACCR_VOSEL_SHIFT
 0

	)

2858 
	#CMP_DACCR_VOSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_DACCR_VOSEL_SHIFT
))&
CMP_DACCR_VOSEL_MASK
)

	)

2859 
	#CMP_DACCR_VRSEL_MASK
 0x40u

	)

2860 
	#CMP_DACCR_VRSEL_SHIFT
 6

	)

2861 
	#CMP_DACCR_DACEN_MASK
 0x80u

	)

2862 
	#CMP_DACCR_DACEN_SHIFT
 7

	)

2864 
	#CMP_MUXCR_MSEL_MASK
 0x7u

	)

2865 
	#CMP_MUXCR_MSEL_SHIFT
 0

	)

2866 
	#CMP_MUXCR_MSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_MUXCR_MSEL_SHIFT
))&
CMP_MUXCR_MSEL_MASK
)

	)

2867 
	#CMP_MUXCR_PSEL_MASK
 0x38u

	)

2868 
	#CMP_MUXCR_PSEL_SHIFT
 3

	)

2869 
	#CMP_MUXCR_PSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_MUXCR_PSEL_SHIFT
))&
CMP_MUXCR_PSEL_MASK
)

	)

2878 
	#CMP0_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073000u)

	)

2880 
	#CMP1_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073008u)

	)

2882 
	#CMP2_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073010u)

	)

2884 
	#CMP3_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073018u)

	)

2886 
	#CMP_BASE_PTRS
 { 
CMP0_BASE_PTR
, 
CMP1_BASE_PTR
, 
CMP2_BASE_PTR
, 
CMP3_BASE_PTR
 }

	)

2900 
	#CMP0_CR0
 
	`CMP_CR0_REG
(
CMP0_BASE_PTR
)

	)

2901 
	#CMP0_CR1
 
	`CMP_CR1_REG
(
CMP0_BASE_PTR
)

	)

2902 
	#CMP0_FPR
 
	`CMP_FPR_REG
(
CMP0_BASE_PTR
)

	)

2903 
	#CMP0_SCR
 
	`CMP_SCR_REG
(
CMP0_BASE_PTR
)

	)

2904 
	#CMP0_DACCR
 
	`CMP_DACCR_REG
(
CMP0_BASE_PTR
)

	)

2905 
	#CMP0_MUXCR
 
	`CMP_MUXCR_REG
(
CMP0_BASE_PTR
)

	)

2907 
	#CMP1_CR0
 
	`CMP_CR0_REG
(
CMP1_BASE_PTR
)

	)

2908 
	#CMP1_CR1
 
	`CMP_CR1_REG
(
CMP1_BASE_PTR
)

	)

2909 
	#CMP1_FPR
 
	`CMP_FPR_REG
(
CMP1_BASE_PTR
)

	)

2910 
	#CMP1_SCR
 
	`CMP_SCR_REG
(
CMP1_BASE_PTR
)

	)

2911 
	#CMP1_DACCR
 
	`CMP_DACCR_REG
(
CMP1_BASE_PTR
)

	)

2912 
	#CMP1_MUXCR
 
	`CMP_MUXCR_REG
(
CMP1_BASE_PTR
)

	)

2914 
	#CMP2_CR0
 
	`CMP_CR0_REG
(
CMP2_BASE_PTR
)

	)

2915 
	#CMP2_CR1
 
	`CMP_CR1_REG
(
CMP2_BASE_PTR
)

	)

2916 
	#CMP2_FPR
 
	`CMP_FPR_REG
(
CMP2_BASE_PTR
)

	)

2917 
	#CMP2_SCR
 
	`CMP_SCR_REG
(
CMP2_BASE_PTR
)

	)

2918 
	#CMP2_DACCR
 
	`CMP_DACCR_REG
(
CMP2_BASE_PTR
)

	)

2919 
	#CMP2_MUXCR
 
	`CMP_MUXCR_REG
(
CMP2_BASE_PTR
)

	)

2921 
	#CMP3_CR0
 
	`CMP_CR0_REG
(
CMP3_BASE_PTR
)

	)

2922 
	#CMP3_CR1
 
	`CMP_CR1_REG
(
CMP3_BASE_PTR
)

	)

2923 
	#CMP3_FPR
 
	`CMP_FPR_REG
(
CMP3_BASE_PTR
)

	)

2924 
	#CMP3_SCR
 
	`CMP_SCR_REG
(
CMP3_BASE_PTR
)

	)

2925 
	#CMP3_DACCR
 
	`CMP_DACCR_REG
(
CMP3_BASE_PTR
)

	)

2926 
	#CMP3_MUXCR
 
	`CMP_MUXCR_REG
(
CMP3_BASE_PTR
)

	)

2948 
	sCMT_MemM­
 {

2949 
ušt8_t
 
	mCGH1
;

2950 
ušt8_t
 
	mCGL1
;

2951 
ušt8_t
 
	mCGH2
;

2952 
ušt8_t
 
	mCGL2
;

2953 
ušt8_t
 
	mOC
;

2954 
ušt8_t
 
	mMSC
;

2955 
ušt8_t
 
	mCMD1
;

2956 
ušt8_t
 
	mCMD2
;

2957 
ušt8_t
 
	mCMD3
;

2958 
ušt8_t
 
	mCMD4
;

2959 
ušt8_t
 
	mPPS
;

2960 
ušt8_t
 
	mDMA
;

2961 } vÞ©ž*
	tCMT_MemM­PŒ
;

2974 
	#CMT_CGH1_REG
(
ba£
è((ba£)->
CGH1
)

	)

2975 
	#CMT_CGL1_REG
(
ba£
è((ba£)->
CGL1
)

	)

2976 
	#CMT_CGH2_REG
(
ba£
è((ba£)->
CGH2
)

	)

2977 
	#CMT_CGL2_REG
(
ba£
è((ba£)->
CGL2
)

	)

2978 
	#CMT_OC_REG
(
ba£
è((ba£)->
OC
)

	)

2979 
	#CMT_MSC_REG
(
ba£
è((ba£)->
MSC
)

	)

2980 
	#CMT_CMD1_REG
(
ba£
è((ba£)->
CMD1
)

	)

2981 
	#CMT_CMD2_REG
(
ba£
è((ba£)->
CMD2
)

	)

2982 
	#CMT_CMD3_REG
(
ba£
è((ba£)->
CMD3
)

	)

2983 
	#CMT_CMD4_REG
(
ba£
è((ba£)->
CMD4
)

	)

2984 
	#CMT_PPS_REG
(
ba£
è((ba£)->
PPS
)

	)

2985 
	#CMT_DMA_REG
(
ba£
è((ba£)->
DMA
)

	)

3002 
	#CMT_CGH1_PH_MASK
 0xFFu

	)

3003 
	#CMT_CGH1_PH_SHIFT
 0

	)

3004 
	#CMT_CGH1_PH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGH1_PH_SHIFT
))&
CMT_CGH1_PH_MASK
)

	)

3006 
	#CMT_CGL1_PL_MASK
 0xFFu

	)

3007 
	#CMT_CGL1_PL_SHIFT
 0

	)

3008 
	#CMT_CGL1_PL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGL1_PL_SHIFT
))&
CMT_CGL1_PL_MASK
)

	)

3010 
	#CMT_CGH2_SH_MASK
 0xFFu

	)

3011 
	#CMT_CGH2_SH_SHIFT
 0

	)

3012 
	#CMT_CGH2_SH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGH2_SH_SHIFT
))&
CMT_CGH2_SH_MASK
)

	)

3014 
	#CMT_CGL2_SL_MASK
 0xFFu

	)

3015 
	#CMT_CGL2_SL_SHIFT
 0

	)

3016 
	#CMT_CGL2_SL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGL2_SL_SHIFT
))&
CMT_CGL2_SL_MASK
)

	)

3018 
	#CMT_OC_IROPEN_MASK
 0x20u

	)

3019 
	#CMT_OC_IROPEN_SHIFT
 5

	)

3020 
	#CMT_OC_CMTPOL_MASK
 0x40u

	)

3021 
	#CMT_OC_CMTPOL_SHIFT
 6

	)

3022 
	#CMT_OC_IROL_MASK
 0x80u

	)

3023 
	#CMT_OC_IROL_SHIFT
 7

	)

3025 
	#CMT_MSC_MCGEN_MASK
 0x1u

	)

3026 
	#CMT_MSC_MCGEN_SHIFT
 0

	)

3027 
	#CMT_MSC_EOCIE_MASK
 0x2u

	)

3028 
	#CMT_MSC_EOCIE_SHIFT
 1

	)

3029 
	#CMT_MSC_FSK_MASK
 0x4u

	)

3030 
	#CMT_MSC_FSK_SHIFT
 2

	)

3031 
	#CMT_MSC_BASE_MASK
 0x8u

	)

3032 
	#CMT_MSC_BASE_SHIFT
 3

	)

3033 
	#CMT_MSC_EXSPC_MASK
 0x10u

	)

3034 
	#CMT_MSC_EXSPC_SHIFT
 4

	)

3035 
	#CMT_MSC_CMTDIV_MASK
 0x60u

	)

3036 
	#CMT_MSC_CMTDIV_SHIFT
 5

	)

3037 
	#CMT_MSC_CMTDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_MSC_CMTDIV_SHIFT
))&
CMT_MSC_CMTDIV_MASK
)

	)

3038 
	#CMT_MSC_EOCF_MASK
 0x80u

	)

3039 
	#CMT_MSC_EOCF_SHIFT
 7

	)

3041 
	#CMT_CMD1_MB_MASK
 0xFFu

	)

3042 
	#CMT_CMD1_MB_SHIFT
 0

	)

3043 
	#CMT_CMD1_MB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD1_MB_SHIFT
))&
CMT_CMD1_MB_MASK
)

	)

3045 
	#CMT_CMD2_MB_MASK
 0xFFu

	)

3046 
	#CMT_CMD2_MB_SHIFT
 0

	)

3047 
	#CMT_CMD2_MB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD2_MB_SHIFT
))&
CMT_CMD2_MB_MASK
)

	)

3049 
	#CMT_CMD3_SB_MASK
 0xFFu

	)

3050 
	#CMT_CMD3_SB_SHIFT
 0

	)

3051 
	#CMT_CMD3_SB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD3_SB_SHIFT
))&
CMT_CMD3_SB_MASK
)

	)

3053 
	#CMT_CMD4_SB_MASK
 0xFFu

	)

3054 
	#CMT_CMD4_SB_SHIFT
 0

	)

3055 
	#CMT_CMD4_SB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD4_SB_SHIFT
))&
CMT_CMD4_SB_MASK
)

	)

3057 
	#CMT_PPS_PPSDIV_MASK
 0xFu

	)

3058 
	#CMT_PPS_PPSDIV_SHIFT
 0

	)

3059 
	#CMT_PPS_PPSDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_PPS_PPSDIV_SHIFT
))&
CMT_PPS_PPSDIV_MASK
)

	)

3061 
	#CMT_DMA_DMA_MASK
 0x1u

	)

3062 
	#CMT_DMA_DMA_SHIFT
 0

	)

3071 
	#CMT_BASE_PTR
 ((
CMT_MemM­PŒ
)0x40062000u)

	)

3073 
	#CMT_BASE_PTRS
 { 
CMT_BASE_PTR
 }

	)

3087 
	#CMT_CGH1
 
	`CMT_CGH1_REG
(
CMT_BASE_PTR
)

	)

3088 
	#CMT_CGL1
 
	`CMT_CGL1_REG
(
CMT_BASE_PTR
)

	)

3089 
	#CMT_CGH2
 
	`CMT_CGH2_REG
(
CMT_BASE_PTR
)

	)

3090 
	#CMT_CGL2
 
	`CMT_CGL2_REG
(
CMT_BASE_PTR
)

	)

3091 
	#CMT_OC
 
	`CMT_OC_REG
(
CMT_BASE_PTR
)

	)

3092 
	#CMT_MSC
 
	`CMT_MSC_REG
(
CMT_BASE_PTR
)

	)

3093 
	#CMT_CMD1
 
	`CMT_CMD1_REG
(
CMT_BASE_PTR
)

	)

3094 
	#CMT_CMD2
 
	`CMT_CMD2_REG
(
CMT_BASE_PTR
)

	)

3095 
	#CMT_CMD3
 
	`CMT_CMD3_REG
(
CMT_BASE_PTR
)

	)

3096 
	#CMT_CMD4
 
	`CMT_CMD4_REG
(
CMT_BASE_PTR
)

	)

3097 
	#CMT_PPS
 
	`CMT_PPS_REG
(
CMT_BASE_PTR
)

	)

3098 
	#CMT_DMA
 
	`CMT_DMA_REG
(
CMT_BASE_PTR
)

	)

3120 
	sCRC_MemM­
 {

3123 
ušt16_t
 
	mCRCL
;

3124 
ušt16_t
 
	mCRCH
;

3125 } 
	mACCESS16BIT
;

3126 
ušt32_t
 
	mCRC
;

3128 
ušt8_t
 
	mCRCLL
;

3129 
ušt8_t
 
	mCRCLU
;

3130 
ušt8_t
 
	mCRCHL
;

3131 
ušt8_t
 
	mCRCHU
;

3132 } 
	mACCESS8BIT
;

3136 
ušt16_t
 
	mGPOLYL
;

3137 
ušt16_t
 
	mGPOLYH
;

3138 } 
	mGPOLY_ACCESS16BIT
;

3139 
ušt32_t
 
	mGPOLY
;

3141 
ušt8_t
 
	mGPOLYLL
;

3142 
ušt8_t
 
	mGPOLYLU
;

3143 
ušt8_t
 
	mGPOLYHL
;

3144 
ušt8_t
 
	mGPOLYHU
;

3145 } 
	mGPOLY_ACCESS8BIT
;

3148 
ušt32_t
 
	mCTRL
;

3150 
ušt8_t
 
	mRESERVED_0
[3];

3151 
ušt8_t
 
	mCTRLHU
;

3152 } 
	mCTRL_ACCESS8BIT
;

3154 } vÞ©ž*
	tCRC_MemM­PŒ
;

3167 
	#CRC_CRCL_REG
(
ba£
è((ba£)->
ACCESS16BIT
.
CRCL
)

	)

3168 
	#CRC_CRCH_REG
(
ba£
è((ba£)->
ACCESS16BIT
.
CRCH
)

	)

3169 
	#CRC_CRC_REG
(
ba£
è((ba£)->
CRC
)

	)

3170 
	#CRC_CRCLL_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCLL
)

	)

3171 
	#CRC_CRCLU_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCLU
)

	)

3172 
	#CRC_CRCHL_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCHL
)

	)

3173 
	#CRC_CRCHU_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCHU
)

	)

3174 
	#CRC_GPOLYL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS16BIT
.
GPOLYL
)

	)

3175 
	#CRC_GPOLYH_REG
(
ba£
è((ba£)->
GPOLY_ACCESS16BIT
.
GPOLYH
)

	)

3176 
	#CRC_GPOLY_REG
(
ba£
è((ba£)->
GPOLY
)

	)

3177 
	#CRC_GPOLYLL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYLL
)

	)

3178 
	#CRC_GPOLYLU_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYLU
)

	)

3179 
	#CRC_GPOLYHL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYHL
)

	)

3180 
	#CRC_GPOLYHU_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYHU
)

	)

3181 
	#CRC_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

3182 
	#CRC_CTRLHU_REG
(
ba£
è((ba£)->
CTRL_ACCESS8BIT
.
CTRLHU
)

	)

3199 
	#CRC_CRCL_CRCL_MASK
 0xFFFFu

	)

3200 
	#CRC_CRCL_CRCL_SHIFT
 0

	)

3201 
	#CRC_CRCL_CRCL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_CRCL_CRCL_SHIFT
))&
CRC_CRCL_CRCL_MASK
)

	)

3203 
	#CRC_CRCH_CRCH_MASK
 0xFFFFu

	)

3204 
	#CRC_CRCH_CRCH_SHIFT
 0

	)

3205 
	#CRC_CRCH_CRCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_CRCH_CRCH_SHIFT
))&
CRC_CRCH_CRCH_MASK
)

	)

3207 
	#CRC_CRC_LL_MASK
 0xFFu

	)

3208 
	#CRC_CRC_LL_SHIFT
 0

	)

3209 
	#CRC_CRC_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_LL_SHIFT
))&
CRC_CRC_LL_MASK
)

	)

3210 
	#CRC_CRC_LU_MASK
 0xFF00u

	)

3211 
	#CRC_CRC_LU_SHIFT
 8

	)

3212 
	#CRC_CRC_LU
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_LU_SHIFT
))&
CRC_CRC_LU_MASK
)

	)

3213 
	#CRC_CRC_HL_MASK
 0xFF0000u

	)

3214 
	#CRC_CRC_HL_SHIFT
 16

	)

3215 
	#CRC_CRC_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_HL_SHIFT
))&
CRC_CRC_HL_MASK
)

	)

3216 
	#CRC_CRC_HU_MASK
 0xFF000000u

	)

3217 
	#CRC_CRC_HU_SHIFT
 24

	)

3218 
	#CRC_CRC_HU
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_HU_SHIFT
))&
CRC_CRC_HU_MASK
)

	)

3220 
	#CRC_CRCLL_CRCLL_MASK
 0xFFu

	)

3221 
	#CRC_CRCLL_CRCLL_SHIFT
 0

	)

3222 
	#CRC_CRCLL_CRCLL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCLL_CRCLL_SHIFT
))&
CRC_CRCLL_CRCLL_MASK
)

	)

3224 
	#CRC_CRCLU_CRCLU_MASK
 0xFFu

	)

3225 
	#CRC_CRCLU_CRCLU_SHIFT
 0

	)

3226 
	#CRC_CRCLU_CRCLU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCLU_CRCLU_SHIFT
))&
CRC_CRCLU_CRCLU_MASK
)

	)

3228 
	#CRC_CRCHL_CRCHL_MASK
 0xFFu

	)

3229 
	#CRC_CRCHL_CRCHL_SHIFT
 0

	)

3230 
	#CRC_CRCHL_CRCHL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCHL_CRCHL_SHIFT
))&
CRC_CRCHL_CRCHL_MASK
)

	)

3232 
	#CRC_CRCHU_CRCHU_MASK
 0xFFu

	)

3233 
	#CRC_CRCHU_CRCHU_SHIFT
 0

	)

3234 
	#CRC_CRCHU_CRCHU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCHU_CRCHU_SHIFT
))&
CRC_CRCHU_CRCHU_MASK
)

	)

3236 
	#CRC_GPOLYL_GPOLYL_MASK
 0xFFFFu

	)

3237 
	#CRC_GPOLYL_GPOLYL_SHIFT
 0

	)

3238 
	#CRC_GPOLYL_GPOLYL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_GPOLYL_GPOLYL_SHIFT
))&
CRC_GPOLYL_GPOLYL_MASK
)

	)

3240 
	#CRC_GPOLYH_GPOLYH_MASK
 0xFFFFu

	)

3241 
	#CRC_GPOLYH_GPOLYH_SHIFT
 0

	)

3242 
	#CRC_GPOLYH_GPOLYH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_GPOLYH_GPOLYH_SHIFT
))&
CRC_GPOLYH_GPOLYH_MASK
)

	)

3244 
	#CRC_GPOLY_LOW_MASK
 0xFFFFu

	)

3245 
	#CRC_GPOLY_LOW_SHIFT
 0

	)

3246 
	#CRC_GPOLY_LOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_GPOLY_LOW_SHIFT
))&
CRC_GPOLY_LOW_MASK
)

	)

3247 
	#CRC_GPOLY_HIGH_MASK
 0xFFFF0000u

	)

3248 
	#CRC_GPOLY_HIGH_SHIFT
 16

	)

3249 
	#CRC_GPOLY_HIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_GPOLY_HIGH_SHIFT
))&
CRC_GPOLY_HIGH_MASK
)

	)

3251 
	#CRC_GPOLYLL_GPOLYLL_MASK
 0xFFu

	)

3252 
	#CRC_GPOLYLL_GPOLYLL_SHIFT
 0

	)

3253 
	#CRC_GPOLYLL_GPOLYLL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYLL_GPOLYLL_SHIFT
))&
CRC_GPOLYLL_GPOLYLL_MASK
)

	)

3255 
	#CRC_GPOLYLU_GPOLYLU_MASK
 0xFFu

	)

3256 
	#CRC_GPOLYLU_GPOLYLU_SHIFT
 0

	)

3257 
	#CRC_GPOLYLU_GPOLYLU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYLU_GPOLYLU_SHIFT
))&
CRC_GPOLYLU_GPOLYLU_MASK
)

	)

3259 
	#CRC_GPOLYHL_GPOLYHL_MASK
 0xFFu

	)

3260 
	#CRC_GPOLYHL_GPOLYHL_SHIFT
 0

	)

3261 
	#CRC_GPOLYHL_GPOLYHL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYHL_GPOLYHL_SHIFT
))&
CRC_GPOLYHL_GPOLYHL_MASK
)

	)

3263 
	#CRC_GPOLYHU_GPOLYHU_MASK
 0xFFu

	)

3264 
	#CRC_GPOLYHU_GPOLYHU_SHIFT
 0

	)

3265 
	#CRC_GPOLYHU_GPOLYHU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYHU_GPOLYHU_SHIFT
))&
CRC_GPOLYHU_GPOLYHU_MASK
)

	)

3267 
	#CRC_CTRL_TCRC_MASK
 0x1000000u

	)

3268 
	#CRC_CTRL_TCRC_SHIFT
 24

	)

3269 
	#CRC_CTRL_WAS_MASK
 0x2000000u

	)

3270 
	#CRC_CTRL_WAS_SHIFT
 25

	)

3271 
	#CRC_CTRL_FXOR_MASK
 0x4000000u

	)

3272 
	#CRC_CTRL_FXOR_SHIFT
 26

	)

3273 
	#CRC_CTRL_TOTR_MASK
 0x30000000u

	)

3274 
	#CRC_CTRL_TOTR_SHIFT
 28

	)

3275 
	#CRC_CTRL_TOTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CTRL_TOTR_SHIFT
))&
CRC_CTRL_TOTR_MASK
)

	)

3276 
	#CRC_CTRL_TOT_MASK
 0xC0000000u

	)

3277 
	#CRC_CTRL_TOT_SHIFT
 30

	)

3278 
	#CRC_CTRL_TOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CTRL_TOT_SHIFT
))&
CRC_CTRL_TOT_MASK
)

	)

3280 
	#CRC_CTRLHU_TCRC_MASK
 0x1u

	)

3281 
	#CRC_CTRLHU_TCRC_SHIFT
 0

	)

3282 
	#CRC_CTRLHU_WAS_MASK
 0x2u

	)

3283 
	#CRC_CTRLHU_WAS_SHIFT
 1

	)

3284 
	#CRC_CTRLHU_FXOR_MASK
 0x4u

	)

3285 
	#CRC_CTRLHU_FXOR_SHIFT
 2

	)

3286 
	#CRC_CTRLHU_TOTR_MASK
 0x30u

	)

3287 
	#CRC_CTRLHU_TOTR_SHIFT
 4

	)

3288 
	#CRC_CTRLHU_TOTR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CTRLHU_TOTR_SHIFT
))&
CRC_CTRLHU_TOTR_MASK
)

	)

3289 
	#CRC_CTRLHU_TOT_MASK
 0xC0u

	)

3290 
	#CRC_CTRLHU_TOT_SHIFT
 6

	)

3291 
	#CRC_CTRLHU_TOT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CTRLHU_TOT_SHIFT
))&
CRC_CTRLHU_TOT_MASK
)

	)

3300 
	#CRC_BASE_PTR
 ((
CRC_MemM­PŒ
)0x40032000u)

	)

3302 
	#CRC_BASE_PTRS
 { 
CRC_BASE_PTR
 }

	)

3316 
	#CRC_CRC
 
	`CRC_CRC_REG
(
CRC_BASE_PTR
)

	)

3317 
	#CRC_CRCL
 
	`CRC_CRCL_REG
(
CRC_BASE_PTR
)

	)

3318 
	#CRC_CRCLL
 
	`CRC_CRCLL_REG
(
CRC_BASE_PTR
)

	)

3319 
	#CRC_CRCLU
 
	`CRC_CRCLU_REG
(
CRC_BASE_PTR
)

	)

3320 
	#CRC_CRCH
 
	`CRC_CRCH_REG
(
CRC_BASE_PTR
)

	)

3321 
	#CRC_CRCHL
 
	`CRC_CRCHL_REG
(
CRC_BASE_PTR
)

	)

3322 
	#CRC_CRCHU
 
	`CRC_CRCHU_REG
(
CRC_BASE_PTR
)

	)

3323 
	#CRC_GPOLY
 
	`CRC_GPOLY_REG
(
CRC_BASE_PTR
)

	)

3324 
	#CRC_GPOLYL
 
	`CRC_GPOLYL_REG
(
CRC_BASE_PTR
)

	)

3325 
	#CRC_GPOLYLL
 
	`CRC_GPOLYLL_REG
(
CRC_BASE_PTR
)

	)

3326 
	#CRC_GPOLYLU
 
	`CRC_GPOLYLU_REG
(
CRC_BASE_PTR
)

	)

3327 
	#CRC_GPOLYH
 
	`CRC_GPOLYH_REG
(
CRC_BASE_PTR
)

	)

3328 
	#CRC_GPOLYHL
 
	`CRC_GPOLYHL_REG
(
CRC_BASE_PTR
)

	)

3329 
	#CRC_GPOLYHU
 
	`CRC_GPOLYHU_REG
(
CRC_BASE_PTR
)

	)

3330 
	#CRC_CTRL
 
	`CRC_CTRL_REG
(
CRC_BASE_PTR
)

	)

3331 
	#CRC_CTRLHU
 
	`CRC_CTRLHU_REG
(
CRC_BASE_PTR
)

	)

3353 
	sCÜeDebug_MemM­
 {

3355 
ušt32_t
 
	mba£_DHCSR_R—d
;

3356 
ušt32_t
 
	mba£_DHCSR_Wr™e
;

3358 
ušt32_t
 
	mba£_DCRSR
;

3359 
ušt32_t
 
	mba£_DCRDR
;

3360 
ušt32_t
 
	mba£_DEMCR
;

3361 } vÞ©ž*
	tCÜeDebug_MemM­PŒ
;

3374 
	#CÜeDebug_ba£_DHCSR_R—d_REG
(
ba£
è((ba£)->
ba£_DHCSR_R—d
)

	)

3375 
	#CÜeDebug_ba£_DHCSR_Wr™e_REG
(
ba£
è((ba£)->
ba£_DHCSR_Wr™e
)

	)

3376 
	#CÜeDebug_ba£_DCRSR_REG
(
ba£
è((ba£)->
ba£_DCRSR
)

	)

3377 
	#CÜeDebug_ba£_DCRDR_REG
(
ba£
è((ba£)->
ba£_DCRDR
)

	)

3378 
	#CÜeDebug_ba£_DEMCR_REG
(
ba£
è((ba£)->
ba£_DEMCR
)

	)

3402 
	#CÜeDebug_BASE_PTR
 ((
CÜeDebug_MemM­PŒ
)0xE000EDF0u)

	)

3404 
	#CÜeDebug_BASE_PTRS
 { 
CÜeDebug_BASE_PTR
 }

	)

3418 
	#DHCSR_R—d
 
	`CÜeDebug_ba£_DHCSR_R—d_REG
(
CÜeDebug_BASE_PTR
)

	)

3419 
	#DHCSR_Wr™e
 
	`CÜeDebug_ba£_DHCSR_Wr™e_REG
(
CÜeDebug_BASE_PTR
)

	)

3420 
	#DCRSR
 
	`CÜeDebug_ba£_DCRSR_REG
(
CÜeDebug_BASE_PTR
)

	)

3421 
	#DCRDR
 
	`CÜeDebug_ba£_DCRDR_REG
(
CÜeDebug_BASE_PTR
)

	)

3422 
	#DEMCR
 
	`CÜeDebug_ba£_DEMCR_REG
(
CÜeDebug_BASE_PTR
)

	)

3444 
	sDAC_MemM­
 {

3446 
ušt8_t
 
	mDATL
;

3447 
ušt8_t
 
	mDATH
;

3448 } 
	mDAT
[16];

3449 
ušt8_t
 
	mSR
;

3450 
ušt8_t
 
	mC0
;

3451 
ušt8_t
 
	mC1
;

3452 
ušt8_t
 
	mC2
;

3453 } vÞ©ž*
	tDAC_MemM­PŒ
;

3466 
	#DAC_DATL_REG
(
ba£
,
šdex
è((ba£)->
DAT
[šdex].
DATL
)

	)

3467 
	#DAC_DATH_REG
(
ba£
,
šdex
è((ba£)->
DAT
[šdex].
DATH
)

	)

3468 
	#DAC_SR_REG
(
ba£
è((ba£)->
SR
)

	)

3469 
	#DAC_C0_REG
(
ba£
è((ba£)->
C0
)

	)

3470 
	#DAC_C1_REG
(
ba£
è((ba£)->
C1
)

	)

3471 
	#DAC_C2_REG
(
ba£
è((ba£)->
C2
)

	)

3488 
	#DAC_DATL_DATA_MASK
 0xFFu

	)

3489 
	#DAC_DATL_DATA_SHIFT
 0

	)

3490 
	#DAC_DATL_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_DATL_DATA_SHIFT
))&
DAC_DATL_DATA_MASK
)

	)

3492 
	#DAC_DATH_DATA_MASK
 0xFu

	)

3493 
	#DAC_DATH_DATA_SHIFT
 0

	)

3494 
	#DAC_DATH_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_DATH_DATA_SHIFT
))&
DAC_DATH_DATA_MASK
)

	)

3496 
	#DAC_SR_DACBFRPBF_MASK
 0x1u

	)

3497 
	#DAC_SR_DACBFRPBF_SHIFT
 0

	)

3498 
	#DAC_SR_DACBFRPTF_MASK
 0x2u

	)

3499 
	#DAC_SR_DACBFRPTF_SHIFT
 1

	)

3500 
	#DAC_SR_DACBFWMF_MASK
 0x4u

	)

3501 
	#DAC_SR_DACBFWMF_SHIFT
 2

	)

3503 
	#DAC_C0_DACBBIEN_MASK
 0x1u

	)

3504 
	#DAC_C0_DACBBIEN_SHIFT
 0

	)

3505 
	#DAC_C0_DACBTIEN_MASK
 0x2u

	)

3506 
	#DAC_C0_DACBTIEN_SHIFT
 1

	)

3507 
	#DAC_C0_DACBWIEN_MASK
 0x4u

	)

3508 
	#DAC_C0_DACBWIEN_SHIFT
 2

	)

3509 
	#DAC_C0_LPEN_MASK
 0x8u

	)

3510 
	#DAC_C0_LPEN_SHIFT
 3

	)

3511 
	#DAC_C0_DACSWTRG_MASK
 0x10u

	)

3512 
	#DAC_C0_DACSWTRG_SHIFT
 4

	)

3513 
	#DAC_C0_DACTRGSEL_MASK
 0x20u

	)

3514 
	#DAC_C0_DACTRGSEL_SHIFT
 5

	)

3515 
	#DAC_C0_DACRFS_MASK
 0x40u

	)

3516 
	#DAC_C0_DACRFS_SHIFT
 6

	)

3517 
	#DAC_C0_DACEN_MASK
 0x80u

	)

3518 
	#DAC_C0_DACEN_SHIFT
 7

	)

3520 
	#DAC_C1_DACBFEN_MASK
 0x1u

	)

3521 
	#DAC_C1_DACBFEN_SHIFT
 0

	)

3522 
	#DAC_C1_DACBFMD_MASK
 0x6u

	)

3523 
	#DAC_C1_DACBFMD_SHIFT
 1

	)

3524 
	#DAC_C1_DACBFMD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C1_DACBFMD_SHIFT
))&
DAC_C1_DACBFMD_MASK
)

	)

3525 
	#DAC_C1_DACBFWM_MASK
 0x18u

	)

3526 
	#DAC_C1_DACBFWM_SHIFT
 3

	)

3527 
	#DAC_C1_DACBFWM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C1_DACBFWM_SHIFT
))&
DAC_C1_DACBFWM_MASK
)

	)

3528 
	#DAC_C1_DMAEN_MASK
 0x80u

	)

3529 
	#DAC_C1_DMAEN_SHIFT
 7

	)

3531 
	#DAC_C2_DACBFUP_MASK
 0xFu

	)

3532 
	#DAC_C2_DACBFUP_SHIFT
 0

	)

3533 
	#DAC_C2_DACBFUP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C2_DACBFUP_SHIFT
))&
DAC_C2_DACBFUP_MASK
)

	)

3534 
	#DAC_C2_DACBFRP_MASK
 0xF0u

	)

3535 
	#DAC_C2_DACBFRP_SHIFT
 4

	)

3536 
	#DAC_C2_DACBFRP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C2_DACBFRP_SHIFT
))&
DAC_C2_DACBFRP_MASK
)

	)

3545 
	#DAC0_BASE_PTR
 ((
DAC_MemM­PŒ
)0x400CC000u)

	)

3547 
	#DAC1_BASE_PTR
 ((
DAC_MemM­PŒ
)0x400CD000u)

	)

3549 
	#DAC_BASE_PTRS
 { 
DAC0_BASE_PTR
, 
DAC1_BASE_PTR
 }

	)

3563 
	#DAC0_DAT0L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,0)

	)

3564 
	#DAC0_DAT0H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,0)

	)

3565 
	#DAC0_DAT1L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,1)

	)

3566 
	#DAC0_DAT1H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,1)

	)

3567 
	#DAC0_DAT2L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,2)

	)

3568 
	#DAC0_DAT2H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,2)

	)

3569 
	#DAC0_DAT3L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,3)

	)

3570 
	#DAC0_DAT3H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,3)

	)

3571 
	#DAC0_DAT4L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,4)

	)

3572 
	#DAC0_DAT4H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,4)

	)

3573 
	#DAC0_DAT5L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,5)

	)

3574 
	#DAC0_DAT5H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,5)

	)

3575 
	#DAC0_DAT6L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,6)

	)

3576 
	#DAC0_DAT6H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,6)

	)

3577 
	#DAC0_DAT7L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,7)

	)

3578 
	#DAC0_DAT7H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,7)

	)

3579 
	#DAC0_DAT8L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,8)

	)

3580 
	#DAC0_DAT8H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,8)

	)

3581 
	#DAC0_DAT9L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,9)

	)

3582 
	#DAC0_DAT9H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,9)

	)

3583 
	#DAC0_DAT10L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,10)

	)

3584 
	#DAC0_DAT10H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,10)

	)

3585 
	#DAC0_DAT11L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,11)

	)

3586 
	#DAC0_DAT11H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,11)

	)

3587 
	#DAC0_DAT12L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,12)

	)

3588 
	#DAC0_DAT12H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,12)

	)

3589 
	#DAC0_DAT13L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,13)

	)

3590 
	#DAC0_DAT13H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,13)

	)

3591 
	#DAC0_DAT14L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,14)

	)

3592 
	#DAC0_DAT14H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,14)

	)

3593 
	#DAC0_DAT15L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,15)

	)

3594 
	#DAC0_DAT15H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,15)

	)

3595 
	#DAC0_SR
 
	`DAC_SR_REG
(
DAC0_BASE_PTR
)

	)

3596 
	#DAC0_C0
 
	`DAC_C0_REG
(
DAC0_BASE_PTR
)

	)

3597 
	#DAC0_C1
 
	`DAC_C1_REG
(
DAC0_BASE_PTR
)

	)

3598 
	#DAC0_C2
 
	`DAC_C2_REG
(
DAC0_BASE_PTR
)

	)

3600 
	#DAC1_DAT0L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,0)

	)

3601 
	#DAC1_DAT0H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,0)

	)

3602 
	#DAC1_DAT1L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,1)

	)

3603 
	#DAC1_DAT1H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,1)

	)

3604 
	#DAC1_DAT2L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,2)

	)

3605 
	#DAC1_DAT2H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,2)

	)

3606 
	#DAC1_DAT3L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,3)

	)

3607 
	#DAC1_DAT3H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,3)

	)

3608 
	#DAC1_DAT4L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,4)

	)

3609 
	#DAC1_DAT4H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,4)

	)

3610 
	#DAC1_DAT5L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,5)

	)

3611 
	#DAC1_DAT5H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,5)

	)

3612 
	#DAC1_DAT6L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,6)

	)

3613 
	#DAC1_DAT6H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,6)

	)

3614 
	#DAC1_DAT7L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,7)

	)

3615 
	#DAC1_DAT7H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,7)

	)

3616 
	#DAC1_DAT8L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,8)

	)

3617 
	#DAC1_DAT8H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,8)

	)

3618 
	#DAC1_DAT9L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,9)

	)

3619 
	#DAC1_DAT9H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,9)

	)

3620 
	#DAC1_DAT10L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,10)

	)

3621 
	#DAC1_DAT10H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,10)

	)

3622 
	#DAC1_DAT11L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,11)

	)

3623 
	#DAC1_DAT11H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,11)

	)

3624 
	#DAC1_DAT12L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,12)

	)

3625 
	#DAC1_DAT12H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,12)

	)

3626 
	#DAC1_DAT13L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,13)

	)

3627 
	#DAC1_DAT13H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,13)

	)

3628 
	#DAC1_DAT14L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,14)

	)

3629 
	#DAC1_DAT14H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,14)

	)

3630 
	#DAC1_DAT15L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,15)

	)

3631 
	#DAC1_DAT15H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,15)

	)

3632 
	#DAC1_SR
 
	`DAC_SR_REG
(
DAC1_BASE_PTR
)

	)

3633 
	#DAC1_C0
 
	`DAC_C0_REG
(
DAC1_BASE_PTR
)

	)

3634 
	#DAC1_C1
 
	`DAC_C1_REG
(
DAC1_BASE_PTR
)

	)

3635 
	#DAC1_C2
 
	`DAC_C2_REG
(
DAC1_BASE_PTR
)

	)

3638 
	#DAC0_DATL
(
šdex
è
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,šdex)

	)

3639 
	#DAC1_DATL
(
šdex
è
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,šdex)

	)

3640 
	#DAC0_DATH
(
šdex
è
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,šdex)

	)

3641 
	#DAC1_DATH
(
šdex
è
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,šdex)

	)

3663 
	sDDR_MemM­
 {

3664 
ušt32_t
 
	mCR00
;

3665 
ušt32_t
 
	mCR01
;

3666 
ušt32_t
 
	mCR02
;

3667 
ušt32_t
 
	mCR03
;

3668 
ušt32_t
 
	mCR04
;

3669 
ušt32_t
 
	mCR05
;

3670 
ušt32_t
 
	mCR06
;

3671 
ušt32_t
 
	mCR07
;

3672 
ušt32_t
 
	mCR08
;

3673 
ušt32_t
 
	mCR09
;

3674 
ušt32_t
 
	mCR10
;

3675 
ušt32_t
 
	mCR11
;

3676 
ušt32_t
 
	mCR12
;

3677 
ušt32_t
 
	mCR13
;

3678 
ušt32_t
 
	mCR14
;

3679 
ušt32_t
 
	mCR15
;

3680 
ušt32_t
 
	mCR16
;

3681 
ušt32_t
 
	mCR17
;

3682 
ušt32_t
 
	mCR18
;

3683 
ušt32_t
 
	mCR19
;

3684 
ušt32_t
 
	mCR20
;

3685 
ušt32_t
 
	mCR21
;

3686 
ušt32_t
 
	mCR22
;

3687 
ušt32_t
 
	mCR23
;

3688 
ušt32_t
 
	mCR24
;

3689 
ušt32_t
 
	mCR25
;

3690 
ušt32_t
 
	mCR26
;

3691 
ušt32_t
 
	mCR27
;

3692 
ušt32_t
 
	mCR28
;

3693 
ušt32_t
 
	mCR29
;

3694 
ušt32_t
 
	mCR30
;

3695 
ušt32_t
 
	mCR31
;

3696 
ušt32_t
 
	mCR32
;

3697 
ušt32_t
 
	mCR33
;

3698 
ušt32_t
 
	mCR34
;

3699 
ušt32_t
 
	mCR35
;

3700 
ušt32_t
 
	mCR36
;

3701 
ušt32_t
 
	mCR37
;

3702 
ušt32_t
 
	mCR38
;

3703 
ušt32_t
 
	mCR39
;

3704 
ušt32_t
 
	mCR40
;

3705 
ušt32_t
 
	mCR41
;

3706 
ušt32_t
 
	mCR42
;

3707 
ušt32_t
 
	mCR43
;

3708 
ušt32_t
 
	mCR44
;

3709 
ušt32_t
 
	mCR45
;

3710 
ušt32_t
 
	mCR46
;

3711 
ušt32_t
 
	mCR47
;

3712 
ušt32_t
 
	mCR48
;

3713 
ušt32_t
 
	mCR49
;

3714 
ušt32_t
 
	mCR50
;

3715 
ušt32_t
 
	mCR51
;

3716 
ušt32_t
 
	mCR52
;

3717 
ušt32_t
 
	mCR53
;

3718 
ušt32_t
 
	mCR54
;

3719 
ušt32_t
 
	mCR55
;

3720 
ušt32_t
 
	mCR56
;

3721 
ušt32_t
 
	mCR57
;

3722 
ušt32_t
 
	mCR58
;

3723 
ušt32_t
 
	mCR59
;

3724 
ušt32_t
 
	mCR60
;

3725 
ušt32_t
 
	mCR61
;

3726 
ušt32_t
 
	mCR62
;

3727 
ušt32_t
 
	mCR63
;

3728 
ušt8_t
 
	mRESERVED_0
[128];

3729 
ušt32_t
 
	mRCR
;

3730 
ušt8_t
 
	mRESERVED_1
[40];

3731 
ušt32_t
 
	mPAD_CTRL
;

3732 } vÞ©ž*
	tDDR_MemM­PŒ
;

3745 
	#DDR_CR00_REG
(
ba£
è((ba£)->
CR00
)

	)

3746 
	#DDR_CR01_REG
(
ba£
è((ba£)->
CR01
)

	)

3747 
	#DDR_CR02_REG
(
ba£
è((ba£)->
CR02
)

	)

3748 
	#DDR_CR03_REG
(
ba£
è((ba£)->
CR03
)

	)

3749 
	#DDR_CR04_REG
(
ba£
è((ba£)->
CR04
)

	)

3750 
	#DDR_CR05_REG
(
ba£
è((ba£)->
CR05
)

	)

3751 
	#DDR_CR06_REG
(
ba£
è((ba£)->
CR06
)

	)

3752 
	#DDR_CR07_REG
(
ba£
è((ba£)->
CR07
)

	)

3753 
	#DDR_CR08_REG
(
ba£
è((ba£)->
CR08
)

	)

3754 
	#DDR_CR09_REG
(
ba£
è((ba£)->
CR09
)

	)

3755 
	#DDR_CR10_REG
(
ba£
è((ba£)->
CR10
)

	)

3756 
	#DDR_CR11_REG
(
ba£
è((ba£)->
CR11
)

	)

3757 
	#DDR_CR12_REG
(
ba£
è((ba£)->
CR12
)

	)

3758 
	#DDR_CR13_REG
(
ba£
è((ba£)->
CR13
)

	)

3759 
	#DDR_CR14_REG
(
ba£
è((ba£)->
CR14
)

	)

3760 
	#DDR_CR15_REG
(
ba£
è((ba£)->
CR15
)

	)

3761 
	#DDR_CR16_REG
(
ba£
è((ba£)->
CR16
)

	)

3762 
	#DDR_CR17_REG
(
ba£
è((ba£)->
CR17
)

	)

3763 
	#DDR_CR18_REG
(
ba£
è((ba£)->
CR18
)

	)

3764 
	#DDR_CR19_REG
(
ba£
è((ba£)->
CR19
)

	)

3765 
	#DDR_CR20_REG
(
ba£
è((ba£)->
CR20
)

	)

3766 
	#DDR_CR21_REG
(
ba£
è((ba£)->
CR21
)

	)

3767 
	#DDR_CR22_REG
(
ba£
è((ba£)->
CR22
)

	)

3768 
	#DDR_CR23_REG
(
ba£
è((ba£)->
CR23
)

	)

3769 
	#DDR_CR24_REG
(
ba£
è((ba£)->
CR24
)

	)

3770 
	#DDR_CR25_REG
(
ba£
è((ba£)->
CR25
)

	)

3771 
	#DDR_CR26_REG
(
ba£
è((ba£)->
CR26
)

	)

3772 
	#DDR_CR27_REG
(
ba£
è((ba£)->
CR27
)

	)

3773 
	#DDR_CR28_REG
(
ba£
è((ba£)->
CR28
)

	)

3774 
	#DDR_CR29_REG
(
ba£
è((ba£)->
CR29
)

	)

3775 
	#DDR_CR30_REG
(
ba£
è((ba£)->
CR30
)

	)

3776 
	#DDR_CR31_REG
(
ba£
è((ba£)->
CR31
)

	)

3777 
	#DDR_CR32_REG
(
ba£
è((ba£)->
CR32
)

	)

3778 
	#DDR_CR33_REG
(
ba£
è((ba£)->
CR33
)

	)

3779 
	#DDR_CR34_REG
(
ba£
è((ba£)->
CR34
)

	)

3780 
	#DDR_CR35_REG
(
ba£
è((ba£)->
CR35
)

	)

3781 
	#DDR_CR36_REG
(
ba£
è((ba£)->
CR36
)

	)

3782 
	#DDR_CR37_REG
(
ba£
è((ba£)->
CR37
)

	)

3783 
	#DDR_CR38_REG
(
ba£
è((ba£)->
CR38
)

	)

3784 
	#DDR_CR39_REG
(
ba£
è((ba£)->
CR39
)

	)

3785 
	#DDR_CR40_REG
(
ba£
è((ba£)->
CR40
)

	)

3786 
	#DDR_CR41_REG
(
ba£
è((ba£)->
CR41
)

	)

3787 
	#DDR_CR42_REG
(
ba£
è((ba£)->
CR42
)

	)

3788 
	#DDR_CR43_REG
(
ba£
è((ba£)->
CR43
)

	)

3789 
	#DDR_CR44_REG
(
ba£
è((ba£)->
CR44
)

	)

3790 
	#DDR_CR45_REG
(
ba£
è((ba£)->
CR45
)

	)

3791 
	#DDR_CR46_REG
(
ba£
è((ba£)->
CR46
)

	)

3792 
	#DDR_CR47_REG
(
ba£
è((ba£)->
CR47
)

	)

3793 
	#DDR_CR48_REG
(
ba£
è((ba£)->
CR48
)

	)

3794 
	#DDR_CR49_REG
(
ba£
è((ba£)->
CR49
)

	)

3795 
	#DDR_CR50_REG
(
ba£
è((ba£)->
CR50
)

	)

3796 
	#DDR_CR51_REG
(
ba£
è((ba£)->
CR51
)

	)

3797 
	#DDR_CR52_REG
(
ba£
è((ba£)->
CR52
)

	)

3798 
	#DDR_CR53_REG
(
ba£
è((ba£)->
CR53
)

	)

3799 
	#DDR_CR54_REG
(
ba£
è((ba£)->
CR54
)

	)

3800 
	#DDR_CR55_REG
(
ba£
è((ba£)->
CR55
)

	)

3801 
	#DDR_CR56_REG
(
ba£
è((ba£)->
CR56
)

	)

3802 
	#DDR_CR57_REG
(
ba£
è((ba£)->
CR57
)

	)

3803 
	#DDR_CR58_REG
(
ba£
è((ba£)->
CR58
)

	)

3804 
	#DDR_CR59_REG
(
ba£
è((ba£)->
CR59
)

	)

3805 
	#DDR_CR60_REG
(
ba£
è((ba£)->
CR60
)

	)

3806 
	#DDR_CR61_REG
(
ba£
è((ba£)->
CR61
)

	)

3807 
	#DDR_CR62_REG
(
ba£
è((ba£)->
CR62
)

	)

3808 
	#DDR_CR63_REG
(
ba£
è((ba£)->
CR63
)

	)

3809 
	#DDR_RCR_REG
(
ba£
è((ba£)->
RCR
)

	)

3810 
	#DDR_PAD_CTRL_REG
(
ba£
è((ba£)->
PAD_CTRL
)

	)

3827 
	#DDR_CR00_START_MASK
 0x1u

	)

3828 
	#DDR_CR00_START_SHIFT
 0

	)

3829 
	#DDR_CR00_DDRCLS_MASK
 0xF00u

	)

3830 
	#DDR_CR00_DDRCLS_SHIFT
 8

	)

3831 
	#DDR_CR00_DDRCLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR00_DDRCLS_SHIFT
))&
DDR_CR00_DDRCLS_MASK
)

	)

3832 
	#DDR_CR00_VERSION_MASK
 0xFFFF0000u

	)

3833 
	#DDR_CR00_VERSION_SHIFT
 16

	)

3834 
	#DDR_CR00_VERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR00_VERSION_SHIFT
))&
DDR_CR00_VERSION_MASK
)

	)

3836 
	#DDR_CR01_MAXROW_MASK
 0x1Fu

	)

3837 
	#DDR_CR01_MAXROW_SHIFT
 0

	)

3838 
	#DDR_CR01_MAXROW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_MAXROW_SHIFT
))&
DDR_CR01_MAXROW_MASK
)

	)

3839 
	#DDR_CR01_MAXCOL_MASK
 0xF00u

	)

3840 
	#DDR_CR01_MAXCOL_SHIFT
 8

	)

3841 
	#DDR_CR01_MAXCOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_MAXCOL_SHIFT
))&
DDR_CR01_MAXCOL_MASK
)

	)

3842 
	#DDR_CR01_CSMAX_MASK
 0x30000u

	)

3843 
	#DDR_CR01_CSMAX_SHIFT
 16

	)

3844 
	#DDR_CR01_CSMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_CSMAX_SHIFT
))&
DDR_CR01_CSMAX_MASK
)

	)

3846 
	#DDR_CR02_TINIT_MASK
 0xFFFFFFu

	)

3847 
	#DDR_CR02_TINIT_SHIFT
 0

	)

3848 
	#DDR_CR02_TINIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR02_TINIT_SHIFT
))&
DDR_CR02_TINIT_MASK
)

	)

3849 
	#DDR_CR02_INITAREF_MASK
 0xF000000u

	)

3850 
	#DDR_CR02_INITAREF_SHIFT
 24

	)

3851 
	#DDR_CR02_INITAREF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR02_INITAREF_SHIFT
))&
DDR_CR02_INITAREF_MASK
)

	)

3853 
	#DDR_CR03_LATLIN_MASK
 0xFu

	)

3854 
	#DDR_CR03_LATLIN_SHIFT
 0

	)

3855 
	#DDR_CR03_LATLIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_LATLIN_SHIFT
))&
DDR_CR03_LATLIN_MASK
)

	)

3856 
	#DDR_CR03_LATGATE_MASK
 0xF00u

	)

3857 
	#DDR_CR03_LATGATE_SHIFT
 8

	)

3858 
	#DDR_CR03_LATGATE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_LATGATE_SHIFT
))&
DDR_CR03_LATGATE_MASK
)

	)

3859 
	#DDR_CR03_WRLAT_MASK
 0xF0000u

	)

3860 
	#DDR_CR03_WRLAT_SHIFT
 16

	)

3861 
	#DDR_CR03_WRLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_WRLAT_SHIFT
))&
DDR_CR03_WRLAT_MASK
)

	)

3862 
	#DDR_CR03_TCCD_MASK
 0x1F000000u

	)

3863 
	#DDR_CR03_TCCD_SHIFT
 24

	)

3864 
	#DDR_CR03_TCCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_TCCD_SHIFT
))&
DDR_CR03_TCCD_MASK
)

	)

3866 
	#DDR_CR04_TBINT_MASK
 0x7u

	)

3867 
	#DDR_CR04_TBINT_SHIFT
 0

	)

3868 
	#DDR_CR04_TBINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TBINT_SHIFT
))&
DDR_CR04_TBINT_MASK
)

	)

3869 
	#DDR_CR04_TRRD_MASK
 0x700u

	)

3870 
	#DDR_CR04_TRRD_SHIFT
 8

	)

3871 
	#DDR_CR04_TRRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRRD_SHIFT
))&
DDR_CR04_TRRD_MASK
)

	)

3872 
	#DDR_CR04_TRC_MASK
 0x3F0000u

	)

3873 
	#DDR_CR04_TRC_SHIFT
 16

	)

3874 
	#DDR_CR04_TRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRC_SHIFT
))&
DDR_CR04_TRC_MASK
)

	)

3875 
	#DDR_CR04_TRASMIN_MASK
 0xFF000000u

	)

3876 
	#DDR_CR04_TRASMIN_SHIFT
 24

	)

3877 
	#DDR_CR04_TRASMIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRASMIN_SHIFT
))&
DDR_CR04_TRASMIN_MASK
)

	)

3879 
	#DDR_CR05_TWTR_MASK
 0xFu

	)

3880 
	#DDR_CR05_TWTR_SHIFT
 0

	)

3881 
	#DDR_CR05_TWTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TWTR_SHIFT
))&
DDR_CR05_TWTR_MASK
)

	)

3882 
	#DDR_CR05_TRP_MASK
 0xF00u

	)

3883 
	#DDR_CR05_TRP_SHIFT
 8

	)

3884 
	#DDR_CR05_TRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TRP_SHIFT
))&
DDR_CR05_TRP_MASK
)

	)

3885 
	#DDR_CR05_TRTP_MASK
 0x70000u

	)

3886 
	#DDR_CR05_TRTP_SHIFT
 16

	)

3887 
	#DDR_CR05_TRTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TRTP_SHIFT
))&
DDR_CR05_TRTP_MASK
)

	)

3888 
	#DDR_CR05_TMRD_MASK
 0x1F000000u

	)

3889 
	#DDR_CR05_TMRD_SHIFT
 24

	)

3890 
	#DDR_CR05_TMRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TMRD_SHIFT
))&
DDR_CR05_TMRD_MASK
)

	)

3892 
	#DDR_CR06_TMOD_MASK
 0xFFu

	)

3893 
	#DDR_CR06_TMOD_SHIFT
 0

	)

3894 
	#DDR_CR06_TMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR06_TMOD_SHIFT
))&
DDR_CR06_TMOD_MASK
)

	)

3895 
	#DDR_CR06_TRASMAX_MASK
 0xFFFF00u

	)

3896 
	#DDR_CR06_TRASMAX_SHIFT
 8

	)

3897 
	#DDR_CR06_TRASMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR06_TRASMAX_SHIFT
))&
DDR_CR06_TRASMAX_MASK
)

	)

3898 
	#DDR_CR06_INTWBR_MASK
 0x1000000u

	)

3899 
	#DDR_CR06_INTWBR_SHIFT
 24

	)

3901 
	#DDR_CR07_CLKPW_MASK
 0x7u

	)

3902 
	#DDR_CR07_CLKPW_SHIFT
 0

	)

3903 
	#DDR_CR07_CLKPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR07_CLKPW_SHIFT
))&
DDR_CR07_CLKPW_MASK
)

	)

3904 
	#DDR_CR07_TCKESR_MASK
 0x1F00u

	)

3905 
	#DDR_CR07_TCKESR_SHIFT
 8

	)

3906 
	#DDR_CR07_TCKESR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR07_TCKESR_SHIFT
))&
DDR_CR07_TCKESR_MASK
)

	)

3907 
	#DDR_CR07_AP_MASK
 0x10000u

	)

3908 
	#DDR_CR07_AP_SHIFT
 16

	)

3909 
	#DDR_CR07_CCAPEN_MASK
 0x1000000u

	)

3910 
	#DDR_CR07_CCAPEN_SHIFT
 24

	)

3912 
	#DDR_CR08_TRAS_MASK
 0x1u

	)

3913 
	#DDR_CR08_TRAS_SHIFT
 0

	)

3914 
	#DDR_CR08_TRASDI_MASK
 0xFF00u

	)

3915 
	#DDR_CR08_TRASDI_SHIFT
 8

	)

3916 
	#DDR_CR08_TRASDI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TRASDI_SHIFT
))&
DDR_CR08_TRASDI_MASK
)

	)

3917 
	#DDR_CR08_TWR_MASK
 0x1F0000u

	)

3918 
	#DDR_CR08_TWR_SHIFT
 16

	)

3919 
	#DDR_CR08_TWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TWR_SHIFT
))&
DDR_CR08_TWR_MASK
)

	)

3920 
	#DDR_CR08_TDAL_MASK
 0x1F000000u

	)

3921 
	#DDR_CR08_TDAL_SHIFT
 24

	)

3922 
	#DDR_CR08_TDAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TDAL_SHIFT
))&
DDR_CR08_TDAL_MASK
)

	)

3924 
	#DDR_CR09_TDLL_MASK
 0xFFFFu

	)

3925 
	#DDR_CR09_TDLL_SHIFT
 0

	)

3926 
	#DDR_CR09_TDLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR09_TDLL_SHIFT
))&
DDR_CR09_TDLL_MASK
)

	)

3927 
	#DDR_CR09_NOCMD_MASK
 0x10000u

	)

3928 
	#DDR_CR09_NOCMD_SHIFT
 16

	)

3929 
	#DDR_CR09_BSTLEN_MASK
 0x7000000u

	)

3930 
	#DDR_CR09_BSTLEN_SHIFT
 24

	)

3931 
	#DDR_CR09_BSTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR09_BSTLEN_SHIFT
))&
DDR_CR09_BSTLEN_MASK
)

	)

3933 
	#DDR_CR10_TFAW_MASK
 0x3Fu

	)

3934 
	#DDR_CR10_TFAW_SHIFT
 0

	)

3935 
	#DDR_CR10_TFAW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TFAW_SHIFT
))&
DDR_CR10_TFAW_MASK
)

	)

3936 
	#DDR_CR10_TCPD_MASK
 0xFFFF00u

	)

3937 
	#DDR_CR10_TCPD_SHIFT
 8

	)

3938 
	#DDR_CR10_TCPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TCPD_SHIFT
))&
DDR_CR10_TCPD_MASK
)

	)

3939 
	#DDR_CR10_TRPAB_MASK
 0xF000000u

	)

3940 
	#DDR_CR10_TRPAB_SHIFT
 24

	)

3941 
	#DDR_CR10_TRPAB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TRPAB_SHIFT
))&
DDR_CR10_TRPAB_MASK
)

	)

3943 
	#DDR_CR11_REGDIMM_MASK
 0x1u

	)

3944 
	#DDR_CR11_REGDIMM_SHIFT
 0

	)

3945 
	#DDR_CR11_AREF_MASK
 0x100u

	)

3946 
	#DDR_CR11_AREF_SHIFT
 8

	)

3947 
	#DDR_CR11_AREFMODE_MASK
 0x10000u

	)

3948 
	#DDR_CR11_AREFMODE_SHIFT
 16

	)

3949 
	#DDR_CR11_TREFEN_MASK
 0x1000000u

	)

3950 
	#DDR_CR11_TREFEN_SHIFT
 24

	)

3952 
	#DDR_CR12_TRFC_MASK
 0x3FFu

	)

3953 
	#DDR_CR12_TRFC_SHIFT
 0

	)

3954 
	#DDR_CR12_TRFC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR12_TRFC_SHIFT
))&
DDR_CR12_TRFC_MASK
)

	)

3955 
	#DDR_CR12_TREF_MASK
 0x3FFF0000u

	)

3956 
	#DDR_CR12_TREF_SHIFT
 16

	)

3957 
	#DDR_CR12_TREF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR12_TREF_SHIFT
))&
DDR_CR12_TREF_MASK
)

	)

3959 
	#DDR_CR13_TREFINT_MASK
 0x3FFFu

	)

3960 
	#DDR_CR13_TREFINT_SHIFT
 0

	)

3961 
	#DDR_CR13_TREFINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR13_TREFINT_SHIFT
))&
DDR_CR13_TREFINT_MASK
)

	)

3962 
	#DDR_CR13_PD_MASK
 0x10000u

	)

3963 
	#DDR_CR13_PD_SHIFT
 16

	)

3965 
	#DDR_CR14_TPDEX_MASK
 0xFFFFu

	)

3966 
	#DDR_CR14_TPDEX_SHIFT
 0

	)

3967 
	#DDR_CR14_TPDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR14_TPDEX_SHIFT
))&
DDR_CR14_TPDEX_MASK
)

	)

3968 
	#DDR_CR14_TXSR_MASK
 0xFFFF0000u

	)

3969 
	#DDR_CR14_TXSR_SHIFT
 16

	)

3970 
	#DDR_CR14_TXSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR14_TXSR_SHIFT
))&
DDR_CR14_TXSR_MASK
)

	)

3972 
	#DDR_CR15_TXSNR_MASK
 0xFFFFu

	)

3973 
	#DDR_CR15_TXSNR_SHIFT
 0

	)

3974 
	#DDR_CR15_TXSNR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR15_TXSNR_SHIFT
))&
DDR_CR15_TXSNR_MASK
)

	)

3975 
	#DDR_CR15_SREF_MASK
 0x10000u

	)

3976 
	#DDR_CR15_SREF_SHIFT
 16

	)

3977 
	#DDR_CR15_PUREF_MASK
 0x1000000u

	)

3978 
	#DDR_CR15_PUREF_SHIFT
 24

	)

3980 
	#DDR_CR16_QKREF_MASK
 0x1u

	)

3981 
	#DDR_CR16_QKREF_SHIFT
 0

	)

3982 
	#DDR_CR16_CLKDLY_MASK
 0x700u

	)

3983 
	#DDR_CR16_CLKDLY_SHIFT
 8

	)

3984 
	#DDR_CR16_CLKDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR16_CLKDLY_SHIFT
))&
DDR_CR16_CLKDLY_MASK
)

	)

3985 
	#DDR_CR16_LPCTRL_MASK
 0x1F0000u

	)

3986 
	#DDR_CR16_LPCTRL_SHIFT
 16

	)

3987 
	#DDR_CR16_LPCTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR16_LPCTRL_SHIFT
))&
DDR_CR16_LPCTRL_MASK
)

	)

3989 
	#DDR_CR17_LPPDCNT_MASK
 0xFFFFu

	)

3990 
	#DDR_CR17_LPPDCNT_SHIFT
 0

	)

3991 
	#DDR_CR17_LPPDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR17_LPPDCNT_SHIFT
))&
DDR_CR17_LPPDCNT_MASK
)

	)

3992 
	#DDR_CR17_LPRFCNT_MASK
 0xFFFF0000u

	)

3993 
	#DDR_CR17_LPRFCNT_SHIFT
 16

	)

3994 
	#DDR_CR17_LPRFCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR17_LPRFCNT_SHIFT
))&
DDR_CR17_LPRFCNT_MASK
)

	)

3996 
	#DDR_CR18_LPEXTCNT_MASK
 0xFFFFu

	)

3997 
	#DDR_CR18_LPEXTCNT_SHIFT
 0

	)

3998 
	#DDR_CR18_LPEXTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR18_LPEXTCNT_SHIFT
))&
DDR_CR18_LPEXTCNT_MASK
)

	)

3999 
	#DDR_CR18_LPAUTO_MASK
 0x1F0000u

	)

4000 
	#DDR_CR18_LPAUTO_SHIFT
 16

	)

4001 
	#DDR_CR18_LPAUTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR18_LPAUTO_SHIFT
))&
DDR_CR18_LPAUTO_MASK
)

	)

4003 
	#DDR_CR19_LPINTCNT_MASK
 0xFFFFu

	)

4004 
	#DDR_CR19_LPINTCNT_SHIFT
 0

	)

4005 
	#DDR_CR19_LPINTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR19_LPINTCNT_SHIFT
))&
DDR_CR19_LPINTCNT_MASK
)

	)

4006 
	#DDR_CR19_LPRFHOLD_MASK
 0xFFFF0000u

	)

4007 
	#DDR_CR19_LPRFHOLD_SHIFT
 16

	)

4008 
	#DDR_CR19_LPRFHOLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR19_LPRFHOLD_SHIFT
))&
DDR_CR19_LPRFHOLD_MASK
)

	)

4010 
	#DDR_CR20_LPRE_MASK
 0x3u

	)

4011 
	#DDR_CR20_LPRE_SHIFT
 0

	)

4012 
	#DDR_CR20_LPRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_LPRE_SHIFT
))&
DDR_CR20_LPRE_MASK
)

	)

4013 
	#DDR_CR20_CKSRE_MASK
 0xF00u

	)

4014 
	#DDR_CR20_CKSRE_SHIFT
 8

	)

4015 
	#DDR_CR20_CKSRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_CKSRE_SHIFT
))&
DDR_CR20_CKSRE_MASK
)

	)

4016 
	#DDR_CR20_CKSRX_MASK
 0xF0000u

	)

4017 
	#DDR_CR20_CKSRX_SHIFT
 16

	)

4018 
	#DDR_CR20_CKSRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_CKSRX_SHIFT
))&
DDR_CR20_CKSRX_MASK
)

	)

4019 
	#DDR_CR20_WRMD_MASK
 0x1000000u

	)

4020 
	#DDR_CR20_WRMD_SHIFT
 24

	)

4022 
	#DDR_CR21_MR0DAT0_MASK
 0xFFFFu

	)

4023 
	#DDR_CR21_MR0DAT0_SHIFT
 0

	)

4024 
	#DDR_CR21_MR0DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR21_MR0DAT0_SHIFT
))&
DDR_CR21_MR0DAT0_MASK
)

	)

4025 
	#DDR_CR21_MR1DAT0_MASK
 0xFFFF0000u

	)

4026 
	#DDR_CR21_MR1DAT0_SHIFT
 16

	)

4027 
	#DDR_CR21_MR1DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR21_MR1DAT0_SHIFT
))&
DDR_CR21_MR1DAT0_MASK
)

	)

4029 
	#DDR_CR22_MR2DATA0_MASK
 0xFFFFu

	)

4030 
	#DDR_CR22_MR2DATA0_SHIFT
 0

	)

4031 
	#DDR_CR22_MR2DATA0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR22_MR2DATA0_SHIFT
))&
DDR_CR22_MR2DATA0_MASK
)

	)

4032 
	#DDR_CR22_MR3DAT0_MASK
 0xFFFF0000u

	)

4033 
	#DDR_CR22_MR3DAT0_SHIFT
 16

	)

4034 
	#DDR_CR22_MR3DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR22_MR3DAT0_SHIFT
))&
DDR_CR22_MR3DAT0_MASK
)

	)

4036 
	#DDR_CR23_NÙ_U£d_MASK
 0xFFFFu

	)

4037 
	#DDR_CR23_NÙ_U£d_SHIFT
 0

	)

4038 
	#DDR_CR23_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR23_NÙ_U£d_SHIFT
))&
DDR_CR23_NÙ_U£d_MASK
)

	)

4039 
	#DDR_CR23_NOT_USED_MASK
 0xFFFF0000u

	)

4040 
	#DDR_CR23_NOT_USED_SHIFT
 16

	)

4041 
	#DDR_CR23_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR23_NOT_USED_SHIFT
))&
DDR_CR23_NOT_USED_MASK
)

	)

4043 
	#DDR_CR25_BNK8_MASK
 0x1u

	)

4044 
	#DDR_CR25_BNK8_SHIFT
 0

	)

4045 
	#DDR_CR25_ADDPINS_MASK
 0x700u

	)

4046 
	#DDR_CR25_ADDPINS_SHIFT
 8

	)

4047 
	#DDR_CR25_ADDPINS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_ADDPINS_SHIFT
))&
DDR_CR25_ADDPINS_MASK
)

	)

4048 
	#DDR_CR25_COLSIZ_MASK
 0x70000u

	)

4049 
	#DDR_CR25_COLSIZ_SHIFT
 16

	)

4050 
	#DDR_CR25_COLSIZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_COLSIZ_SHIFT
))&
DDR_CR25_COLSIZ_MASK
)

	)

4051 
	#DDR_CR25_APREBIT_MASK
 0xF000000u

	)

4052 
	#DDR_CR25_APREBIT_SHIFT
 24

	)

4053 
	#DDR_CR25_APREBIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_APREBIT_SHIFT
))&
DDR_CR25_APREBIT_MASK
)

	)

4055 
	#DDR_CR26_AGECNT_MASK
 0xFFu

	)

4056 
	#DDR_CR26_AGECNT_SHIFT
 0

	)

4057 
	#DDR_CR26_AGECNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR26_AGECNT_SHIFT
))&
DDR_CR26_AGECNT_MASK
)

	)

4058 
	#DDR_CR26_CMDAGE_MASK
 0xFF00u

	)

4059 
	#DDR_CR26_CMDAGE_SHIFT
 8

	)

4060 
	#DDR_CR26_CMDAGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR26_CMDAGE_SHIFT
))&
DDR_CR26_CMDAGE_MASK
)

	)

4061 
	#DDR_CR26_ADDCOL_MASK
 0x10000u

	)

4062 
	#DDR_CR26_ADDCOL_SHIFT
 16

	)

4063 
	#DDR_CR26_BNKSPT_MASK
 0x1000000u

	)

4064 
	#DDR_CR26_BNKSPT_SHIFT
 24

	)

4066 
	#DDR_CR27_PLEN_MASK
 0x1u

	)

4067 
	#DDR_CR27_PLEN_SHIFT
 0

	)

4068 
	#DDR_CR27_PRIEN_MASK
 0x100u

	)

4069 
	#DDR_CR27_PRIEN_SHIFT
 8

	)

4070 
	#DDR_CR27_RWEN_MASK
 0x10000u

	)

4071 
	#DDR_CR27_RWEN_SHIFT
 16

	)

4072 
	#DDR_CR27_SWPEN_MASK
 0x1000000u

	)

4073 
	#DDR_CR27_SWPEN_SHIFT
 24

	)

4075 
	#DDR_CR28_CSMAP_MASK
 0x1u

	)

4076 
	#DDR_CR28_CSMAP_SHIFT
 0

	)

4077 
	#DDR_CR28_REDUC_MASK
 0x100u

	)

4078 
	#DDR_CR28_REDUC_SHIFT
 8

	)

4079 
	#DDR_CR28_BIGEND_MASK
 0x10000u

	)

4080 
	#DDR_CR28_BIGEND_SHIFT
 16

	)

4081 
	#DDR_CR28_CMDLATR_MASK
 0x1000000u

	)

4082 
	#DDR_CR28_CMDLATR_SHIFT
 24

	)

4084 
	#DDR_CR29_WRLATR_MASK
 0x1u

	)

4085 
	#DDR_CR29_WRLATR_SHIFT
 0

	)

4086 
	#DDR_CR29_FSTWR_MASK
 0x100u

	)

4087 
	#DDR_CR29_FSTWR_SHIFT
 8

	)

4088 
	#DDR_CR29_QFULL_MASK
 0x30000u

	)

4089 
	#DDR_CR29_QFULL_SHIFT
 16

	)

4090 
	#DDR_CR29_QFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR29_QFULL_SHIFT
))&
DDR_CR29_QFULL_MASK
)

	)

4091 
	#DDR_CR29_RESYNC_MASK
 0x1000000u

	)

4092 
	#DDR_CR29_RESYNC_SHIFT
 24

	)

4094 
	#DDR_CR30_RSYNCRF_MASK
 0x1u

	)

4095 
	#DDR_CR30_RSYNCRF_SHIFT
 0

	)

4096 
	#DDR_CR30_INTSTAT_MASK
 0x1FF00u

	)

4097 
	#DDR_CR30_INTSTAT_SHIFT
 8

	)

4098 
	#DDR_CR30_INTSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR30_INTSTAT_SHIFT
))&
DDR_CR30_INTSTAT_MASK
)

	)

4099 
	#DDR_CR30_INTACK_MASK
 0xFF000000u

	)

4100 
	#DDR_CR30_INTACK_SHIFT
 24

	)

4101 
	#DDR_CR30_INTACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR30_INTACK_SHIFT
))&
DDR_CR30_INTACK_MASK
)

	)

4103 
	#DDR_CR31_INTMASK_MASK
 0x1FFu

	)

4104 
	#DDR_CR31_INTMASK_SHIFT
 0

	)

4105 
	#DDR_CR31_INTMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR31_INTMASK_SHIFT
))&
DDR_CR31_INTMASK_MASK
)

	)

4107 
	#DDR_CR32_OORAD_MASK
 0xFFFFFFFFu

	)

4108 
	#DDR_CR32_OORAD_SHIFT
 0

	)

4109 
	#DDR_CR32_OORAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR32_OORAD_SHIFT
))&
DDR_CR32_OORAD_MASK
)

	)

4111 
	#DDR_CR33_OORLEN_MASK
 0x3FFu

	)

4112 
	#DDR_CR33_OORLEN_SHIFT
 0

	)

4113 
	#DDR_CR33_OORLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORLEN_SHIFT
))&
DDR_CR33_OORLEN_MASK
)

	)

4114 
	#DDR_CR33_OORTYP_MASK
 0x3F0000u

	)

4115 
	#DDR_CR33_OORTYP_SHIFT
 16

	)

4116 
	#DDR_CR33_OORTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORTYP_SHIFT
))&
DDR_CR33_OORTYP_MASK
)

	)

4117 
	#DDR_CR33_OORID_MASK
 0x3000000u

	)

4118 
	#DDR_CR33_OORID_SHIFT
 24

	)

4119 
	#DDR_CR33_OORID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORID_SHIFT
))&
DDR_CR33_OORID_MASK
)

	)

4121 
	#DDR_CR34_ODTRDC_MASK
 0x1u

	)

4122 
	#DDR_CR34_ODTRDC_SHIFT
 0

	)

4123 
	#DDR_CR34_ODTWRCS_MASK
 0x100u

	)

4124 
	#DDR_CR34_ODTWRCS_SHIFT
 8

	)

4126 
	#DDR_CR35_R2WSMCS_MASK
 0xFu

	)

4127 
	#DDR_CR35_R2WSMCS_SHIFT
 0

	)

4128 
	#DDR_CR35_R2WSMCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR35_R2WSMCS_SHIFT
))&
DDR_CR35_R2WSMCS_MASK
)

	)

4129 
	#DDR_CR35_W2RSMCS_MASK
 0xF00u

	)

4130 
	#DDR_CR35_W2RSMCS_SHIFT
 8

	)

4131 
	#DDR_CR35_W2RSMCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR35_W2RSMCS_SHIFT
))&
DDR_CR35_W2RSMCS_MASK
)

	)

4133 
	#DDR_CR36_NÙ_U£d_MASK
 0xFFFFu

	)

4134 
	#DDR_CR36_NÙ_U£d_SHIFT
 0

	)

4135 
	#DDR_CR36_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR36_NÙ_U£d_SHIFT
))&
DDR_CR36_NÙ_U£d_MASK
)

	)

4136 
	#DDR_CR36_NOT_USED_MASK
 0xFFFF0000u

	)

4137 
	#DDR_CR36_NOT_USED_SHIFT
 16

	)

4138 
	#DDR_CR36_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR36_NOT_USED_SHIFT
))&
DDR_CR36_NOT_USED_MASK
)

	)

4140 
	#DDR_CR37_R2RSAME_MASK
 0x7u

	)

4141 
	#DDR_CR37_R2RSAME_SHIFT
 0

	)

4142 
	#DDR_CR37_R2RSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_R2RSAME_SHIFT
))&
DDR_CR37_R2RSAME_MASK
)

	)

4143 
	#DDR_CR37_R2WSAME_MASK
 0x700u

	)

4144 
	#DDR_CR37_R2WSAME_SHIFT
 8

	)

4145 
	#DDR_CR37_R2WSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_R2WSAME_SHIFT
))&
DDR_CR37_R2WSAME_MASK
)

	)

4146 
	#DDR_CR37_W2RSAME_MASK
 0x70000u

	)

4147 
	#DDR_CR37_W2RSAME_SHIFT
 16

	)

4148 
	#DDR_CR37_W2RSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_W2RSAME_SHIFT
))&
DDR_CR37_W2RSAME_MASK
)

	)

4149 
	#DDR_CR37_W2WSAME_MASK
 0x7000000u

	)

4150 
	#DDR_CR37_W2WSAME_SHIFT
 24

	)

4151 
	#DDR_CR37_W2WSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_W2WSAME_SHIFT
))&
DDR_CR37_W2WSAME_MASK
)

	)

4153 
	#DDR_CR38_PDNCS_MASK
 0x1Fu

	)

4154 
	#DDR_CR38_PDNCS_SHIFT
 0

	)

4155 
	#DDR_CR38_PDNCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PDNCS_SHIFT
))&
DDR_CR38_PDNCS_MASK
)

	)

4156 
	#DDR_CR38_PUPCS_MASK
 0x1F00u

	)

4157 
	#DDR_CR38_PUPCS_SHIFT
 8

	)

4158 
	#DDR_CR38_PUPCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PUPCS_SHIFT
))&
DDR_CR38_PUPCS_MASK
)

	)

4159 
	#DDR_CR38_PWRCNT_MASK
 0x7FF0000u

	)

4160 
	#DDR_CR38_PWRCNT_SHIFT
 16

	)

4161 
	#DDR_CR38_PWRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PWRCNT_SHIFT
))&
DDR_CR38_PWRCNT_MASK
)

	)

4163 
	#DDR_CR39_P0RDCNT_MASK
 0x7FFu

	)

4164 
	#DDR_CR39_P0RDCNT_SHIFT
 0

	)

4165 
	#DDR_CR39_P0RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_P0RDCNT_SHIFT
))&
DDR_CR39_P0RDCNT_MASK
)

	)

4166 
	#DDR_CR39_RP0_MASK
 0x30000u

	)

4167 
	#DDR_CR39_RP0_SHIFT
 16

	)

4168 
	#DDR_CR39_RP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_RP0_SHIFT
))&
DDR_CR39_RP0_MASK
)

	)

4169 
	#DDR_CR39_WP0_MASK
 0x3000000u

	)

4170 
	#DDR_CR39_WP0_SHIFT
 24

	)

4171 
	#DDR_CR39_WP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_WP0_SHIFT
))&
DDR_CR39_WP0_MASK
)

	)

4173 
	#DDR_CR40_P0TYP_MASK
 0x3u

	)

4174 
	#DDR_CR40_P0TYP_SHIFT
 0

	)

4175 
	#DDR_CR40_P0TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR40_P0TYP_SHIFT
))&
DDR_CR40_P0TYP_MASK
)

	)

4176 
	#DDR_CR40_P1WRCNT_MASK
 0x7FF00u

	)

4177 
	#DDR_CR40_P1WRCNT_SHIFT
 8

	)

4178 
	#DDR_CR40_P1WRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR40_P1WRCNT_SHIFT
))&
DDR_CR40_P1WRCNT_MASK
)

	)

4180 
	#DDR_CR41_P1RDCNT_MASK
 0x7FFu

	)

4181 
	#DDR_CR41_P1RDCNT_SHIFT
 0

	)

4182 
	#DDR_CR41_P1RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_P1RDCNT_SHIFT
))&
DDR_CR41_P1RDCNT_MASK
)

	)

4183 
	#DDR_CR41_RP1_MASK
 0x30000u

	)

4184 
	#DDR_CR41_RP1_SHIFT
 16

	)

4185 
	#DDR_CR41_RP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_RP1_SHIFT
))&
DDR_CR41_RP1_MASK
)

	)

4186 
	#DDR_CR41_WP1_MASK
 0x3000000u

	)

4187 
	#DDR_CR41_WP1_SHIFT
 24

	)

4188 
	#DDR_CR41_WP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_WP1_SHIFT
))&
DDR_CR41_WP1_MASK
)

	)

4190 
	#DDR_CR42_P1TYP_MASK
 0x3u

	)

4191 
	#DDR_CR42_P1TYP_SHIFT
 0

	)

4192 
	#DDR_CR42_P1TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR42_P1TYP_SHIFT
))&
DDR_CR42_P1TYP_MASK
)

	)

4193 
	#DDR_CR42_P2WRCNT_MASK
 0x7FF00u

	)

4194 
	#DDR_CR42_P2WRCNT_SHIFT
 8

	)

4195 
	#DDR_CR42_P2WRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR42_P2WRCNT_SHIFT
))&
DDR_CR42_P2WRCNT_MASK
)

	)

4197 
	#DDR_CR43_P2RDCNT_MASK
 0x7FFu

	)

4198 
	#DDR_CR43_P2RDCNT_SHIFT
 0

	)

4199 
	#DDR_CR43_P2RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_P2RDCNT_SHIFT
))&
DDR_CR43_P2RDCNT_MASK
)

	)

4200 
	#DDR_CR43_RP2_MASK
 0x30000u

	)

4201 
	#DDR_CR43_RP2_SHIFT
 16

	)

4202 
	#DDR_CR43_RP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_RP2_SHIFT
))&
DDR_CR43_RP2_MASK
)

	)

4203 
	#DDR_CR43_WP2_MASK
 0x3000000u

	)

4204 
	#DDR_CR43_WP2_SHIFT
 24

	)

4205 
	#DDR_CR43_WP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_WP2_SHIFT
))&
DDR_CR43_WP2_MASK
)

	)

4207 
	#DDR_CR44_P2TYP_MASK
 0x3u

	)

4208 
	#DDR_CR44_P2TYP_SHIFT
 0

	)

4209 
	#DDR_CR44_P2TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR44_P2TYP_SHIFT
))&
DDR_CR44_P2TYP_MASK
)

	)

4210 
	#DDR_CR44_WRRLAT_MASK
 0x100u

	)

4211 
	#DDR_CR44_WRRLAT_SHIFT
 8

	)

4212 
	#DDR_CR44_WRRSHARE_MASK
 0x10000u

	)

4213 
	#DDR_CR44_WRRSHARE_SHIFT
 16

	)

4214 
	#DDR_CR44_WRRERR_MASK
 0xF000000u

	)

4215 
	#DDR_CR44_WRRERR_SHIFT
 24

	)

4216 
	#DDR_CR44_WRRERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR44_WRRERR_SHIFT
))&
DDR_CR44_WRRERR_MASK
)

	)

4218 
	#DDR_CR45_P0PRI0_MASK
 0xFu

	)

4219 
	#DDR_CR45_P0PRI0_SHIFT
 0

	)

4220 
	#DDR_CR45_P0PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI0_SHIFT
))&
DDR_CR45_P0PRI0_MASK
)

	)

4221 
	#DDR_CR45_P0PRI1_MASK
 0xF00u

	)

4222 
	#DDR_CR45_P0PRI1_SHIFT
 8

	)

4223 
	#DDR_CR45_P0PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI1_SHIFT
))&
DDR_CR45_P0PRI1_MASK
)

	)

4224 
	#DDR_CR45_P0PRI2_MASK
 0xF0000u

	)

4225 
	#DDR_CR45_P0PRI2_SHIFT
 16

	)

4226 
	#DDR_CR45_P0PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI2_SHIFT
))&
DDR_CR45_P0PRI2_MASK
)

	)

4227 
	#DDR_CR45_P0PRI3_MASK
 0xF000000u

	)

4228 
	#DDR_CR45_P0PRI3_SHIFT
 24

	)

4229 
	#DDR_CR45_P0PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI3_SHIFT
))&
DDR_CR45_P0PRI3_MASK
)

	)

4231 
	#DDR_CR46_P0ORD_MASK
 0x3u

	)

4232 
	#DDR_CR46_P0ORD_SHIFT
 0

	)

4233 
	#DDR_CR46_P0ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P0ORD_SHIFT
))&
DDR_CR46_P0ORD_MASK
)

	)

4234 
	#DDR_CR46_P0PRIRLX_MASK
 0x3FF00u

	)

4235 
	#DDR_CR46_P0PRIRLX_SHIFT
 8

	)

4236 
	#DDR_CR46_P0PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P0PRIRLX_SHIFT
))&
DDR_CR46_P0PRIRLX_MASK
)

	)

4237 
	#DDR_CR46_P1PRI0_MASK
 0xF000000u

	)

4238 
	#DDR_CR46_P1PRI0_SHIFT
 24

	)

4239 
	#DDR_CR46_P1PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P1PRI0_SHIFT
))&
DDR_CR46_P1PRI0_MASK
)

	)

4241 
	#DDR_CR47_P1PRI1_MASK
 0xFu

	)

4242 
	#DDR_CR47_P1PRI1_SHIFT
 0

	)

4243 
	#DDR_CR47_P1PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI1_SHIFT
))&
DDR_CR47_P1PRI1_MASK
)

	)

4244 
	#DDR_CR47_P1PRI2_MASK
 0xF00u

	)

4245 
	#DDR_CR47_P1PRI2_SHIFT
 8

	)

4246 
	#DDR_CR47_P1PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI2_SHIFT
))&
DDR_CR47_P1PRI2_MASK
)

	)

4247 
	#DDR_CR47_P1PRI3_MASK
 0xF0000u

	)

4248 
	#DDR_CR47_P1PRI3_SHIFT
 16

	)

4249 
	#DDR_CR47_P1PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI3_SHIFT
))&
DDR_CR47_P1PRI3_MASK
)

	)

4250 
	#DDR_CR47_P1ORD_MASK
 0x3000000u

	)

4251 
	#DDR_CR47_P1ORD_SHIFT
 24

	)

4252 
	#DDR_CR47_P1ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1ORD_SHIFT
))&
DDR_CR47_P1ORD_MASK
)

	)

4254 
	#DDR_CR48_P1PRIRLX_MASK
 0x3FFu

	)

4255 
	#DDR_CR48_P1PRIRLX_SHIFT
 0

	)

4256 
	#DDR_CR48_P1PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P1PRIRLX_SHIFT
))&
DDR_CR48_P1PRIRLX_MASK
)

	)

4257 
	#DDR_CR48_P2PRI0_MASK
 0xF0000u

	)

4258 
	#DDR_CR48_P2PRI0_SHIFT
 16

	)

4259 
	#DDR_CR48_P2PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P2PRI0_SHIFT
))&
DDR_CR48_P2PRI0_MASK
)

	)

4260 
	#DDR_CR48_P2PRI1_MASK
 0xF000000u

	)

4261 
	#DDR_CR48_P2PRI1_SHIFT
 24

	)

4262 
	#DDR_CR48_P2PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P2PRI1_SHIFT
))&
DDR_CR48_P2PRI1_MASK
)

	)

4264 
	#DDR_CR49_P2PRI2_MASK
 0xFu

	)

4265 
	#DDR_CR49_P2PRI2_SHIFT
 0

	)

4266 
	#DDR_CR49_P2PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2PRI2_SHIFT
))&
DDR_CR49_P2PRI2_MASK
)

	)

4267 
	#DDR_CR49_P2PRI3_MASK
 0xF00u

	)

4268 
	#DDR_CR49_P2PRI3_SHIFT
 8

	)

4269 
	#DDR_CR49_P2PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2PRI3_SHIFT
))&
DDR_CR49_P2PRI3_MASK
)

	)

4270 
	#DDR_CR49_P2ORD_MASK
 0x30000u

	)

4271 
	#DDR_CR49_P2ORD_SHIFT
 16

	)

4272 
	#DDR_CR49_P2ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2ORD_SHIFT
))&
DDR_CR49_P2ORD_MASK
)

	)

4274 
	#DDR_CR50_P2PRIRLX_MASK
 0x3FFu

	)

4275 
	#DDR_CR50_P2PRIRLX_SHIFT
 0

	)

4276 
	#DDR_CR50_P2PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR50_P2PRIRLX_SHIFT
))&
DDR_CR50_P2PRIRLX_MASK
)

	)

4277 
	#DDR_CR50_CLKSTATUS_MASK
 0x10000u

	)

4278 
	#DDR_CR50_CLKSTATUS_SHIFT
 16

	)

4280 
	#DDR_CR51_DLLRSTDLY_MASK
 0xFFFFu

	)

4281 
	#DDR_CR51_DLLRSTDLY_SHIFT
 0

	)

4282 
	#DDR_CR51_DLLRSTDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_DLLRSTDLY_SHIFT
))&
DDR_CR51_DLLRSTDLY_MASK
)

	)

4283 
	#DDR_CR51_DLLRADLY_MASK
 0xFF0000u

	)

4284 
	#DDR_CR51_DLLRADLY_SHIFT
 16

	)

4285 
	#DDR_CR51_DLLRADLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_DLLRADLY_SHIFT
))&
DDR_CR51_DLLRADLY_MASK
)

	)

4286 
	#DDR_CR51_PHYWRLAT_MASK
 0xF000000u

	)

4287 
	#DDR_CR51_PHYWRLAT_SHIFT
 24

	)

4288 
	#DDR_CR51_PHYWRLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_PHYWRLAT_SHIFT
))&
DDR_CR51_PHYWRLAT_MASK
)

	)

4290 
	#DDR_CR52_PYWRLTBS_MASK
 0xFu

	)

4291 
	#DDR_CR52_PYWRLTBS_SHIFT
 0

	)

4292 
	#DDR_CR52_PYWRLTBS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_PYWRLTBS_SHIFT
))&
DDR_CR52_PYWRLTBS_MASK
)

	)

4293 
	#DDR_CR52_PHYRDLAT_MASK
 0xF00u

	)

4294 
	#DDR_CR52_PHYRDLAT_SHIFT
 8

	)

4295 
	#DDR_CR52_PHYRDLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_PHYRDLAT_SHIFT
))&
DDR_CR52_PHYRDLAT_MASK
)

	)

4296 
	#DDR_CR52_RDDATAEN_MASK
 0xF0000u

	)

4297 
	#DDR_CR52_RDDATAEN_SHIFT
 16

	)

4298 
	#DDR_CR52_RDDATAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_RDDATAEN_SHIFT
))&
DDR_CR52_RDDATAEN_MASK
)

	)

4299 
	#DDR_CR52_RDDTENBAS_MASK
 0xF000000u

	)

4300 
	#DDR_CR52_RDDTENBAS_SHIFT
 24

	)

4301 
	#DDR_CR52_RDDTENBAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_RDDTENBAS_SHIFT
))&
DDR_CR52_RDDTENBAS_MASK
)

	)

4303 
	#DDR_CR53_CLKDISCS_MASK
 0x1u

	)

4304 
	#DDR_CR53_CLKDISCS_SHIFT
 0

	)

4305 
	#DDR_CR53_CRTLUPDMN_MASK
 0xF00u

	)

4306 
	#DDR_CR53_CRTLUPDMN_SHIFT
 8

	)

4307 
	#DDR_CR53_CRTLUPDMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR53_CRTLUPDMN_SHIFT
))&
DDR_CR53_CRTLUPDMN_MASK
)

	)

4308 
	#DDR_CR53_CTRLUPDMX_MASK
 0x3FFF0000u

	)

4309 
	#DDR_CR53_CTRLUPDMX_SHIFT
 16

	)

4310 
	#DDR_CR53_CTRLUPDMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR53_CTRLUPDMX_SHIFT
))&
DDR_CR53_CTRLUPDMX_MASK
)

	)

4312 
	#DDR_CR54_PHYUPDTY0_MASK
 0x3FFFu

	)

4313 
	#DDR_CR54_PHYUPDTY0_SHIFT
 0

	)

4314 
	#DDR_CR54_PHYUPDTY0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR54_PHYUPDTY0_SHIFT
))&
DDR_CR54_PHYUPDTY0_MASK
)

	)

4315 
	#DDR_CR54_PHYUPDTY1_MASK
 0x3FFF0000u

	)

4316 
	#DDR_CR54_PHYUPDTY1_SHIFT
 16

	)

4317 
	#DDR_CR54_PHYUPDTY1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR54_PHYUPDTY1_SHIFT
))&
DDR_CR54_PHYUPDTY1_MASK
)

	)

4319 
	#DDR_CR55_PHYUPDTY2_MASK
 0x3FFFu

	)

4320 
	#DDR_CR55_PHYUPDTY2_SHIFT
 0

	)

4321 
	#DDR_CR55_PHYUPDTY2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR55_PHYUPDTY2_SHIFT
))&
DDR_CR55_PHYUPDTY2_MASK
)

	)

4322 
	#DDR_CR55_PHYUPDTY3_MASK
 0x3FFF0000u

	)

4323 
	#DDR_CR55_PHYUPDTY3_SHIFT
 16

	)

4324 
	#DDR_CR55_PHYUPDTY3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR55_PHYUPDTY3_SHIFT
))&
DDR_CR55_PHYUPDTY3_MASK
)

	)

4326 
	#DDR_CR56_PHYUPDRESP_MASK
 0x3FFFu

	)

4327 
	#DDR_CR56_PHYUPDRESP_SHIFT
 0

	)

4328 
	#DDR_CR56_PHYUPDRESP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_PHYUPDRESP_SHIFT
))&
DDR_CR56_PHYUPDRESP_MASK
)

	)

4329 
	#DDR_CR56_RDLATADJ_MASK
 0xF0000u

	)

4330 
	#DDR_CR56_RDLATADJ_SHIFT
 16

	)

4331 
	#DDR_CR56_RDLATADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_RDLATADJ_SHIFT
))&
DDR_CR56_RDLATADJ_MASK
)

	)

4332 
	#DDR_CR56_WRLATADJ_MASK
 0xF000000u

	)

4333 
	#DDR_CR56_WRLATADJ_SHIFT
 24

	)

4334 
	#DDR_CR56_WRLATADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_WRLATADJ_SHIFT
))&
DDR_CR56_WRLATADJ_MASK
)

	)

4336 
	#DDR_CR57_CMDDLY_MASK
 0xFu

	)

4337 
	#DDR_CR57_CMDDLY_SHIFT
 0

	)

4338 
	#DDR_CR57_CMDDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CMDDLY_SHIFT
))&
DDR_CR57_CMDDLY_MASK
)

	)

4339 
	#DDR_CR57_CLKDISDLY_MASK
 0x700u

	)

4340 
	#DDR_CR57_CLKDISDLY_SHIFT
 8

	)

4341 
	#DDR_CR57_CLKDISDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CLKDISDLY_SHIFT
))&
DDR_CR57_CLKDISDLY_MASK
)

	)

4342 
	#DDR_CR57_CLKENDLY_MASK
 0xF0000u

	)

4343 
	#DDR_CR57_CLKENDLY_SHIFT
 16

	)

4344 
	#DDR_CR57_CLKENDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CLKENDLY_SHIFT
))&
DDR_CR57_CLKENDLY_MASK
)

	)

4345 
	#DDR_CR57_ODTALTEN_MASK
 0x1000000u

	)

4346 
	#DDR_CR57_ODTALTEN_SHIFT
 24

	)

4348 
	#DDR_CR58_NÙ_U£d_MASK
 0xFFFFu

	)

4349 
	#DDR_CR58_NÙ_U£d_SHIFT
 0

	)

4350 
	#DDR_CR58_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR58_NÙ_U£d_SHIFT
))&
DDR_CR58_NÙ_U£d_MASK
)

	)

4351 
	#DDR_CR58_NOT_USED_MASK
 0xFFFF0000u

	)

4352 
	#DDR_CR58_NOT_USED_SHIFT
 16

	)

4353 
	#DDR_CR58_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR58_NOT_USED_SHIFT
))&
DDR_CR58_NOT_USED_MASK
)

	)

4355 
	#DDR_CR59_NÙ_U£d_MASK
 0xFFFFu

	)

4356 
	#DDR_CR59_NÙ_U£d_SHIFT
 0

	)

4357 
	#DDR_CR59_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR59_NÙ_U£d_SHIFT
))&
DDR_CR59_NÙ_U£d_MASK
)

	)

4358 
	#DDR_CR59_NOT_USED_MASK
 0xFFFF0000u

	)

4359 
	#DDR_CR59_NOT_USED_SHIFT
 16

	)

4360 
	#DDR_CR59_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR59_NOT_USED_SHIFT
))&
DDR_CR59_NOT_USED_MASK
)

	)

4362 
	#DDR_CR60_NÙ_U£d_MASK
 0xFFFFu

	)

4363 
	#DDR_CR60_NÙ_U£d_SHIFT
 0

	)

4364 
	#DDR_CR60_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR60_NÙ_U£d_SHIFT
))&
DDR_CR60_NÙ_U£d_MASK
)

	)

4365 
	#DDR_CR60_NOT_USED_MASK
 0xFFFF0000u

	)

4366 
	#DDR_CR60_NOT_USED_SHIFT
 16

	)

4367 
	#DDR_CR60_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR60_NOT_USED_SHIFT
))&
DDR_CR60_NOT_USED_MASK
)

	)

4369 
	#DDR_CR61_NÙ_U£d_MASK
 0xFFFFu

	)

4370 
	#DDR_CR61_NÙ_U£d_SHIFT
 0

	)

4371 
	#DDR_CR61_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR61_NÙ_U£d_SHIFT
))&
DDR_CR61_NÙ_U£d_MASK
)

	)

4372 
	#DDR_CR61_NOT_USED_MASK
 0xFFFF0000u

	)

4373 
	#DDR_CR61_NOT_USED_SHIFT
 16

	)

4374 
	#DDR_CR61_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR61_NOT_USED_SHIFT
))&
DDR_CR61_NOT_USED_MASK
)

	)

4376 
	#DDR_CR62_NÙ_U£d_MASK
 0xFFFFu

	)

4377 
	#DDR_CR62_NÙ_U£d_SHIFT
 0

	)

4378 
	#DDR_CR62_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR62_NÙ_U£d_SHIFT
))&
DDR_CR62_NÙ_U£d_MASK
)

	)

4379 
	#DDR_CR62_NOT_USED_MASK
 0xFFFF0000u

	)

4380 
	#DDR_CR62_NOT_USED_SHIFT
 16

	)

4381 
	#DDR_CR62_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR62_NOT_USED_SHIFT
))&
DDR_CR62_NOT_USED_MASK
)

	)

4383 
	#DDR_CR63_NÙ_U£d_MASK
 0xFFFFu

	)

4384 
	#DDR_CR63_NÙ_U£d_SHIFT
 0

	)

4385 
	#DDR_CR63_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR63_NÙ_U£d_SHIFT
))&
DDR_CR63_NÙ_U£d_MASK
)

	)

4386 
	#DDR_CR63_NOT_USED_MASK
 0xFFFF0000u

	)

4387 
	#DDR_CR63_NOT_USED_SHIFT
 16

	)

4388 
	#DDR_CR63_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR63_NOT_USED_SHIFT
))&
DDR_CR63_NOT_USED_MASK
)

	)

4390 
	#DDR_RCR_RST_MASK
 0x40000000u

	)

4391 
	#DDR_RCR_RST_SHIFT
 30

	)

4393 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK
 0xFu

	)

4394 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT
 0

	)

4395 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT
))&
DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK
)

	)

4396 
	#DDR_PAD_CTRL_PAD_ODT_CS0_MASK
 0x3000000u

	)

4397 
	#DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT
 24

	)

4398 
	#DDR_PAD_CTRL_PAD_ODT_CS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT
))&
DDR_PAD_CTRL_PAD_ODT_CS0_MASK
)

	)

4407 
	#DDR_BASE_PTR
 ((
DDR_MemM­PŒ
)0x400AE000u)

	)

4409 
	#DDR_BASE_PTRS
 { 
DDR_BASE_PTR
 }

	)

4423 
	#DDR_CR00
 
	`DDR_CR00_REG
(
DDR_BASE_PTR
)

	)

4424 
	#DDR_CR01
 
	`DDR_CR01_REG
(
DDR_BASE_PTR
)

	)

4425 
	#DDR_CR02
 
	`DDR_CR02_REG
(
DDR_BASE_PTR
)

	)

4426 
	#DDR_CR03
 
	`DDR_CR03_REG
(
DDR_BASE_PTR
)

	)

4427 
	#DDR_CR04
 
	`DDR_CR04_REG
(
DDR_BASE_PTR
)

	)

4428 
	#DDR_CR05
 
	`DDR_CR05_REG
(
DDR_BASE_PTR
)

	)

4429 
	#DDR_CR06
 
	`DDR_CR06_REG
(
DDR_BASE_PTR
)

	)

4430 
	#DDR_CR07
 
	`DDR_CR07_REG
(
DDR_BASE_PTR
)

	)

4431 
	#DDR_CR08
 
	`DDR_CR08_REG
(
DDR_BASE_PTR
)

	)

4432 
	#DDR_CR09
 
	`DDR_CR09_REG
(
DDR_BASE_PTR
)

	)

4433 
	#DDR_CR10
 
	`DDR_CR10_REG
(
DDR_BASE_PTR
)

	)

4434 
	#DDR_CR11
 
	`DDR_CR11_REG
(
DDR_BASE_PTR
)

	)

4435 
	#DDR_CR12
 
	`DDR_CR12_REG
(
DDR_BASE_PTR
)

	)

4436 
	#DDR_CR13
 
	`DDR_CR13_REG
(
DDR_BASE_PTR
)

	)

4437 
	#DDR_CR14
 
	`DDR_CR14_REG
(
DDR_BASE_PTR
)

	)

4438 
	#DDR_CR15
 
	`DDR_CR15_REG
(
DDR_BASE_PTR
)

	)

4439 
	#DDR_CR16
 
	`DDR_CR16_REG
(
DDR_BASE_PTR
)

	)

4440 
	#DDR_CR17
 
	`DDR_CR17_REG
(
DDR_BASE_PTR
)

	)

4441 
	#DDR_CR18
 
	`DDR_CR18_REG
(
DDR_BASE_PTR
)

	)

4442 
	#DDR_CR19
 
	`DDR_CR19_REG
(
DDR_BASE_PTR
)

	)

4443 
	#DDR_CR20
 
	`DDR_CR20_REG
(
DDR_BASE_PTR
)

	)

4444 
	#DDR_CR21
 
	`DDR_CR21_REG
(
DDR_BASE_PTR
)

	)

4445 
	#DDR_CR22
 
	`DDR_CR22_REG
(
DDR_BASE_PTR
)

	)

4446 
	#DDR_CR23
 
	`DDR_CR23_REG
(
DDR_BASE_PTR
)

	)

4447 
	#DDR_CR24
 
	`DDR_CR24_REG
(
DDR_BASE_PTR
)

	)

4448 
	#DDR_CR25
 
	`DDR_CR25_REG
(
DDR_BASE_PTR
)

	)

4449 
	#DDR_CR26
 
	`DDR_CR26_REG
(
DDR_BASE_PTR
)

	)

4450 
	#DDR_CR27
 
	`DDR_CR27_REG
(
DDR_BASE_PTR
)

	)

4451 
	#DDR_CR28
 
	`DDR_CR28_REG
(
DDR_BASE_PTR
)

	)

4452 
	#DDR_CR29
 
	`DDR_CR29_REG
(
DDR_BASE_PTR
)

	)

4453 
	#DDR_CR30
 
	`DDR_CR30_REG
(
DDR_BASE_PTR
)

	)

4454 
	#DDR_CR31
 
	`DDR_CR31_REG
(
DDR_BASE_PTR
)

	)

4455 
	#DDR_CR32
 
	`DDR_CR32_REG
(
DDR_BASE_PTR
)

	)

4456 
	#DDR_CR33
 
	`DDR_CR33_REG
(
DDR_BASE_PTR
)

	)

4457 
	#DDR_CR34
 
	`DDR_CR34_REG
(
DDR_BASE_PTR
)

	)

4458 
	#DDR_CR35
 
	`DDR_CR35_REG
(
DDR_BASE_PTR
)

	)

4459 
	#DDR_CR36
 
	`DDR_CR36_REG
(
DDR_BASE_PTR
)

	)

4460 
	#DDR_CR37
 
	`DDR_CR37_REG
(
DDR_BASE_PTR
)

	)

4461 
	#DDR_CR38
 
	`DDR_CR38_REG
(
DDR_BASE_PTR
)

	)

4462 
	#DDR_CR39
 
	`DDR_CR39_REG
(
DDR_BASE_PTR
)

	)

4463 
	#DDR_CR40
 
	`DDR_CR40_REG
(
DDR_BASE_PTR
)

	)

4464 
	#DDR_CR41
 
	`DDR_CR41_REG
(
DDR_BASE_PTR
)

	)

4465 
	#DDR_CR42
 
	`DDR_CR42_REG
(
DDR_BASE_PTR
)

	)

4466 
	#DDR_CR43
 
	`DDR_CR43_REG
(
DDR_BASE_PTR
)

	)

4467 
	#DDR_CR44
 
	`DDR_CR44_REG
(
DDR_BASE_PTR
)

	)

4468 
	#DDR_CR45
 
	`DDR_CR45_REG
(
DDR_BASE_PTR
)

	)

4469 
	#DDR_CR46
 
	`DDR_CR46_REG
(
DDR_BASE_PTR
)

	)

4470 
	#DDR_CR47
 
	`DDR_CR47_REG
(
DDR_BASE_PTR
)

	)

4471 
	#DDR_CR48
 
	`DDR_CR48_REG
(
DDR_BASE_PTR
)

	)

4472 
	#DDR_CR49
 
	`DDR_CR49_REG
(
DDR_BASE_PTR
)

	)

4473 
	#DDR_CR50
 
	`DDR_CR50_REG
(
DDR_BASE_PTR
)

	)

4474 
	#DDR_CR51
 
	`DDR_CR51_REG
(
DDR_BASE_PTR
)

	)

4475 
	#DDR_CR52
 
	`DDR_CR52_REG
(
DDR_BASE_PTR
)

	)

4476 
	#DDR_CR53
 
	`DDR_CR53_REG
(
DDR_BASE_PTR
)

	)

4477 
	#DDR_CR54
 
	`DDR_CR54_REG
(
DDR_BASE_PTR
)

	)

4478 
	#DDR_CR55
 
	`DDR_CR55_REG
(
DDR_BASE_PTR
)

	)

4479 
	#DDR_CR56
 
	`DDR_CR56_REG
(
DDR_BASE_PTR
)

	)

4480 
	#DDR_CR57
 
	`DDR_CR57_REG
(
DDR_BASE_PTR
)

	)

4481 
	#DDR_CR58
 
	`DDR_CR58_REG
(
DDR_BASE_PTR
)

	)

4482 
	#DDR_CR59
 
	`DDR_CR59_REG
(
DDR_BASE_PTR
)

	)

4483 
	#DDR_CR60
 
	`DDR_CR60_REG
(
DDR_BASE_PTR
)

	)

4484 
	#DDR_CR61
 
	`DDR_CR61_REG
(
DDR_BASE_PTR
)

	)

4485 
	#DDR_CR62
 
	`DDR_CR62_REG
(
DDR_BASE_PTR
)

	)

4486 
	#DDR_CR63
 
	`DDR_CR63_REG
(
DDR_BASE_PTR
)

	)

4487 
	#DDR_RCR
 
	`DDR_RCR_REG
(
DDR_BASE_PTR
)

	)

4488 
	#DDR_PAD_CTRL
 
	`DDR_PAD_CTRL_REG
(
DDR_BASE_PTR
)

	)

4510 
	sDMA_MemM­
 {

4511 
ušt32_t
 
	mCR
;

4512 
ušt32_t
 
	mES
;

4513 
ušt8_t
 
	mRESERVED_0
[4];

4514 
ušt32_t
 
	mERQ
;

4515 
ušt8_t
 
	mRESERVED_1
[4];

4516 
ušt32_t
 
	mEEI
;

4517 
ušt8_t
 
	mCEEI
;

4518 
ušt8_t
 
	mSEEI
;

4519 
ušt8_t
 
	mCERQ
;

4520 
ušt8_t
 
	mSERQ
;

4521 
ušt8_t
 
	mCDNE
;

4522 
ušt8_t
 
	mSSRT
;

4523 
ušt8_t
 
	mCERR
;

4524 
ušt8_t
 
	mCINT
;

4525 
ušt8_t
 
	mRESERVED_2
[4];

4526 
ušt32_t
 
	mINT
;

4527 
ušt8_t
 
	mRESERVED_3
[4];

4528 
ušt32_t
 
	mERR
;

4529 
ušt8_t
 
	mRESERVED_4
[4];

4530 
ušt32_t
 
	mHRS
;

4531 
ušt8_t
 
	mRESERVED_5
[200];

4532 
ušt8_t
 
	mDCHPRI3
;

4533 
ušt8_t
 
	mDCHPRI2
;

4534 
ušt8_t
 
	mDCHPRI1
;

4535 
ušt8_t
 
	mDCHPRI0
;

4536 
ušt8_t
 
	mDCHPRI7
;

4537 
ušt8_t
 
	mDCHPRI6
;

4538 
ušt8_t
 
	mDCHPRI5
;

4539 
ušt8_t
 
	mDCHPRI4
;

4540 
ušt8_t
 
	mDCHPRI11
;

4541 
ušt8_t
 
	mDCHPRI10
;

4542 
ušt8_t
 
	mDCHPRI9
;

4543 
ušt8_t
 
	mDCHPRI8
;

4544 
ušt8_t
 
	mDCHPRI15
;

4545 
ušt8_t
 
	mDCHPRI14
;

4546 
ušt8_t
 
	mDCHPRI13
;

4547 
ušt8_t
 
	mDCHPRI12
;

4548 
ušt8_t
 
	mDCHPRI19
;

4549 
ušt8_t
 
	mDCHPRI18
;

4550 
ušt8_t
 
	mDCHPRI17
;

4551 
ušt8_t
 
	mDCHPRI16
;

4552 
ušt8_t
 
	mDCHPRI23
;

4553 
ušt8_t
 
	mDCHPRI22
;

4554 
ušt8_t
 
	mDCHPRI21
;

4555 
ušt8_t
 
	mDCHPRI20
;

4556 
ušt8_t
 
	mDCHPRI27
;

4557 
ušt8_t
 
	mDCHPRI26
;

4558 
ušt8_t
 
	mDCHPRI25
;

4559 
ušt8_t
 
	mDCHPRI24
;

4560 
ušt8_t
 
	mDCHPRI31
;

4561 
ušt8_t
 
	mDCHPRI30
;

4562 
ušt8_t
 
	mDCHPRI29
;

4563 
ušt8_t
 
	mDCHPRI28
;

4564 
ušt8_t
 
	mRESERVED_6
[3808];

4566 
ušt32_t
 
	mSADDR
;

4567 
ušt16_t
 
	mSOFF
;

4568 
ušt16_t
 
	mATTR
;

4570 
ušt32_t
 
	mNBYTES_MLNO
;

4571 
ušt32_t
 
	mNBYTES_MLOFFNO
;

4572 
ušt32_t
 
	mNBYTES_MLOFFYES
;

4574 
ušt32_t
 
	mSLAST
;

4575 
ušt32_t
 
	mDADDR
;

4576 
ušt16_t
 
	mDOFF
;

4578 
ušt16_t
 
	mCITER_ELINKNO
;

4579 
ušt16_t
 
	mCITER_ELINKYES
;

4581 
ušt32_t
 
	mDLAST_SGA
;

4582 
ušt16_t
 
	mCSR
;

4584 
ušt16_t
 
	mBITER_ELINKNO
;

4585 
ušt16_t
 
	mBITER_ELINKYES
;

4587 } 
	mTCD
[32];

4588 } vÞ©ž*
	tDMA_MemM­PŒ
;

4601 
	#DMA_CR_REG
(
ba£
è((ba£)->
CR
)

	)

4602 
	#DMA_ES_REG
(
ba£
è((ba£)->
ES
)

	)

4603 
	#DMA_ERQ_REG
(
ba£
è((ba£)->
ERQ
)

	)

4604 
	#DMA_EEI_REG
(
ba£
è((ba£)->
EEI
)

	)

4605 
	#DMA_CEEI_REG
(
ba£
è((ba£)->
CEEI
)

	)

4606 
	#DMA_SEEI_REG
(
ba£
è((ba£)->
SEEI
)

	)

4607 
	#DMA_CERQ_REG
(
ba£
è((ba£)->
CERQ
)

	)

4608 
	#DMA_SERQ_REG
(
ba£
è((ba£)->
SERQ
)

	)

4609 
	#DMA_CDNE_REG
(
ba£
è((ba£)->
CDNE
)

	)

4610 
	#DMA_SSRT_REG
(
ba£
è((ba£)->
SSRT
)

	)

4611 
	#DMA_CERR_REG
(
ba£
è((ba£)->
CERR
)

	)

4612 
	#DMA_CINT_REG
(
ba£
è((ba£)->
CINT
)

	)

4613 
	#DMA_INT_REG
(
ba£
è((ba£)->
INT
)

	)

4614 
	#DMA_ERR_REG
(
ba£
è((ba£)->
ERR
)

	)

4615 
	#DMA_HRS_REG
(
ba£
è((ba£)->
HRS
)

	)

4616 
	#DMA_DCHPRI3_REG
(
ba£
è((ba£)->
DCHPRI3
)

	)

4617 
	#DMA_DCHPRI2_REG
(
ba£
è((ba£)->
DCHPRI2
)

	)

4618 
	#DMA_DCHPRI1_REG
(
ba£
è((ba£)->
DCHPRI1
)

	)

4619 
	#DMA_DCHPRI0_REG
(
ba£
è((ba£)->
DCHPRI0
)

	)

4620 
	#DMA_DCHPRI7_REG
(
ba£
è((ba£)->
DCHPRI7
)

	)

4621 
	#DMA_DCHPRI6_REG
(
ba£
è((ba£)->
DCHPRI6
)

	)

4622 
	#DMA_DCHPRI5_REG
(
ba£
è((ba£)->
DCHPRI5
)

	)

4623 
	#DMA_DCHPRI4_REG
(
ba£
è((ba£)->
DCHPRI4
)

	)

4624 
	#DMA_DCHPRI11_REG
(
ba£
è((ba£)->
DCHPRI11
)

	)

4625 
	#DMA_DCHPRI10_REG
(
ba£
è((ba£)->
DCHPRI10
)

	)

4626 
	#DMA_DCHPRI9_REG
(
ba£
è((ba£)->
DCHPRI9
)

	)

4627 
	#DMA_DCHPRI8_REG
(
ba£
è((ba£)->
DCHPRI8
)

	)

4628 
	#DMA_DCHPRI15_REG
(
ba£
è((ba£)->
DCHPRI15
)

	)

4629 
	#DMA_DCHPRI14_REG
(
ba£
è((ba£)->
DCHPRI14
)

	)

4630 
	#DMA_DCHPRI13_REG
(
ba£
è((ba£)->
DCHPRI13
)

	)

4631 
	#DMA_DCHPRI12_REG
(
ba£
è((ba£)->
DCHPRI12
)

	)

4632 
	#DMA_DCHPRI19_REG
(
ba£
è((ba£)->
DCHPRI19
)

	)

4633 
	#DMA_DCHPRI18_REG
(
ba£
è((ba£)->
DCHPRI18
)

	)

4634 
	#DMA_DCHPRI17_REG
(
ba£
è((ba£)->
DCHPRI17
)

	)

4635 
	#DMA_DCHPRI16_REG
(
ba£
è((ba£)->
DCHPRI16
)

	)

4636 
	#DMA_DCHPRI23_REG
(
ba£
è((ba£)->
DCHPRI23
)

	)

4637 
	#DMA_DCHPRI22_REG
(
ba£
è((ba£)->
DCHPRI22
)

	)

4638 
	#DMA_DCHPRI21_REG
(
ba£
è((ba£)->
DCHPRI21
)

	)

4639 
	#DMA_DCHPRI20_REG
(
ba£
è((ba£)->
DCHPRI20
)

	)

4640 
	#DMA_DCHPRI27_REG
(
ba£
è((ba£)->
DCHPRI27
)

	)

4641 
	#DMA_DCHPRI26_REG
(
ba£
è((ba£)->
DCHPRI26
)

	)

4642 
	#DMA_DCHPRI25_REG
(
ba£
è((ba£)->
DCHPRI25
)

	)

4643 
	#DMA_DCHPRI24_REG
(
ba£
è((ba£)->
DCHPRI24
)

	)

4644 
	#DMA_DCHPRI31_REG
(
ba£
è((ba£)->
DCHPRI31
)

	)

4645 
	#DMA_DCHPRI30_REG
(
ba£
è((ba£)->
DCHPRI30
)

	)

4646 
	#DMA_DCHPRI29_REG
(
ba£
è((ba£)->
DCHPRI29
)

	)

4647 
	#DMA_DCHPRI28_REG
(
ba£
è((ba£)->
DCHPRI28
)

	)

4648 
	#DMA_SADDR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SADDR
)

	)

4649 
	#DMA_SOFF_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SOFF
)

	)

4650 
	#DMA_ATTR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
ATTR
)

	)

4651 
	#DMA_NBYTES_MLNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLNO
)

	)

4652 
	#DMA_NBYTES_MLOFFNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLOFFNO
)

	)

4653 
	#DMA_NBYTES_MLOFFYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLOFFYES
)

	)

4654 
	#DMA_SLAST_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SLAST
)

	)

4655 
	#DMA_DADDR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DADDR
)

	)

4656 
	#DMA_DOFF_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DOFF
)

	)

4657 
	#DMA_CITER_ELINKNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CITER_ELINKNO
)

	)

4658 
	#DMA_CITER_ELINKYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CITER_ELINKYES
)

	)

4659 
	#DMA_DLAST_SGA_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DLAST_SGA
)

	)

4660 
	#DMA_CSR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CSR
)

	)

4661 
	#DMA_BITER_ELINKNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
BITER_ELINKNO
)

	)

4662 
	#DMA_BITER_ELINKYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
BITER_ELINKYES
)

	)

4679 
	#DMA_CR_EDBG_MASK
 0x2u

	)

4680 
	#DMA_CR_EDBG_SHIFT
 1

	)

4681 
	#DMA_CR_ERCA_MASK
 0x4u

	)

4682 
	#DMA_CR_ERCA_SHIFT
 2

	)

4683 
	#DMA_CR_ERGA_MASK
 0x8u

	)

4684 
	#DMA_CR_ERGA_SHIFT
 3

	)

4685 
	#DMA_CR_HOE_MASK
 0x10u

	)

4686 
	#DMA_CR_HOE_SHIFT
 4

	)

4687 
	#DMA_CR_HALT_MASK
 0x20u

	)

4688 
	#DMA_CR_HALT_SHIFT
 5

	)

4689 
	#DMA_CR_CLM_MASK
 0x40u

	)

4690 
	#DMA_CR_CLM_SHIFT
 6

	)

4691 
	#DMA_CR_EMLM_MASK
 0x80u

	)

4692 
	#DMA_CR_EMLM_SHIFT
 7

	)

4693 
	#DMA_CR_GRP0PRI_MASK
 0x300u

	)

4694 
	#DMA_CR_GRP0PRI_SHIFT
 8

	)

4695 
	#DMA_CR_GRP0PRI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_CR_GRP0PRI_SHIFT
))&
DMA_CR_GRP0PRI_MASK
)

	)

4696 
	#DMA_CR_GRP1PRI_MASK
 0xC00u

	)

4697 
	#DMA_CR_GRP1PRI_SHIFT
 10

	)

4698 
	#DMA_CR_GRP1PRI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_CR_GRP1PRI_SHIFT
))&
DMA_CR_GRP1PRI_MASK
)

	)

4699 
	#DMA_CR_ECX_MASK
 0x10000u

	)

4700 
	#DMA_CR_ECX_SHIFT
 16

	)

4701 
	#DMA_CR_CX_MASK
 0x20000u

	)

4702 
	#DMA_CR_CX_SHIFT
 17

	)

4704 
	#DMA_ES_DBE_MASK
 0x1u

	)

4705 
	#DMA_ES_DBE_SHIFT
 0

	)

4706 
	#DMA_ES_SBE_MASK
 0x2u

	)

4707 
	#DMA_ES_SBE_SHIFT
 1

	)

4708 
	#DMA_ES_SGE_MASK
 0x4u

	)

4709 
	#DMA_ES_SGE_SHIFT
 2

	)

4710 
	#DMA_ES_NCE_MASK
 0x8u

	)

4711 
	#DMA_ES_NCE_SHIFT
 3

	)

4712 
	#DMA_ES_DOE_MASK
 0x10u

	)

4713 
	#DMA_ES_DOE_SHIFT
 4

	)

4714 
	#DMA_ES_DAE_MASK
 0x20u

	)

4715 
	#DMA_ES_DAE_SHIFT
 5

	)

4716 
	#DMA_ES_SOE_MASK
 0x40u

	)

4717 
	#DMA_ES_SOE_SHIFT
 6

	)

4718 
	#DMA_ES_SAE_MASK
 0x80u

	)

4719 
	#DMA_ES_SAE_SHIFT
 7

	)

4720 
	#DMA_ES_ERRCHN_MASK
 0x1F00u

	)

4721 
	#DMA_ES_ERRCHN_SHIFT
 8

	)

4722 
	#DMA_ES_ERRCHN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_ES_ERRCHN_SHIFT
))&
DMA_ES_ERRCHN_MASK
)

	)

4723 
	#DMA_ES_CPE_MASK
 0x4000u

	)

4724 
	#DMA_ES_CPE_SHIFT
 14

	)

4725 
	#DMA_ES_GPE_MASK
 0x8000u

	)

4726 
	#DMA_ES_GPE_SHIFT
 15

	)

4727 
	#DMA_ES_ECX_MASK
 0x10000u

	)

4728 
	#DMA_ES_ECX_SHIFT
 16

	)

4729 
	#DMA_ES_VLD_MASK
 0x80000000u

	)

4730 
	#DMA_ES_VLD_SHIFT
 31

	)

4732 
	#DMA_ERQ_ERQ0_MASK
 0x1u

	)

4733 
	#DMA_ERQ_ERQ0_SHIFT
 0

	)

4734 
	#DMA_ERQ_ERQ1_MASK
 0x2u

	)

4735 
	#DMA_ERQ_ERQ1_SHIFT
 1

	)

4736 
	#DMA_ERQ_ERQ2_MASK
 0x4u

	)

4737 
	#DMA_ERQ_ERQ2_SHIFT
 2

	)

4738 
	#DMA_ERQ_ERQ3_MASK
 0x8u

	)

4739 
	#DMA_ERQ_ERQ3_SHIFT
 3

	)

4740 
	#DMA_ERQ_ERQ4_MASK
 0x10u

	)

4741 
	#DMA_ERQ_ERQ4_SHIFT
 4

	)

4742 
	#DMA_ERQ_ERQ5_MASK
 0x20u

	)

4743 
	#DMA_ERQ_ERQ5_SHIFT
 5

	)

4744 
	#DMA_ERQ_ERQ6_MASK
 0x40u

	)

4745 
	#DMA_ERQ_ERQ6_SHIFT
 6

	)

4746 
	#DMA_ERQ_ERQ7_MASK
 0x80u

	)

4747 
	#DMA_ERQ_ERQ7_SHIFT
 7

	)

4748 
	#DMA_ERQ_ERQ8_MASK
 0x100u

	)

4749 
	#DMA_ERQ_ERQ8_SHIFT
 8

	)

4750 
	#DMA_ERQ_ERQ9_MASK
 0x200u

	)

4751 
	#DMA_ERQ_ERQ9_SHIFT
 9

	)

4752 
	#DMA_ERQ_ERQ10_MASK
 0x400u

	)

4753 
	#DMA_ERQ_ERQ10_SHIFT
 10

	)

4754 
	#DMA_ERQ_ERQ11_MASK
 0x800u

	)

4755 
	#DMA_ERQ_ERQ11_SHIFT
 11

	)

4756 
	#DMA_ERQ_ERQ12_MASK
 0x1000u

	)

4757 
	#DMA_ERQ_ERQ12_SHIFT
 12

	)

4758 
	#DMA_ERQ_ERQ13_MASK
 0x2000u

	)

4759 
	#DMA_ERQ_ERQ13_SHIFT
 13

	)

4760 
	#DMA_ERQ_ERQ14_MASK
 0x4000u

	)

4761 
	#DMA_ERQ_ERQ14_SHIFT
 14

	)

4762 
	#DMA_ERQ_ERQ15_MASK
 0x8000u

	)

4763 
	#DMA_ERQ_ERQ15_SHIFT
 15

	)

4764 
	#DMA_ERQ_ERQ16_MASK
 0x10000u

	)

4765 
	#DMA_ERQ_ERQ16_SHIFT
 16

	)

4766 
	#DMA_ERQ_ERQ17_MASK
 0x20000u

	)

4767 
	#DMA_ERQ_ERQ17_SHIFT
 17

	)

4768 
	#DMA_ERQ_ERQ18_MASK
 0x40000u

	)

4769 
	#DMA_ERQ_ERQ18_SHIFT
 18

	)

4770 
	#DMA_ERQ_ERQ19_MASK
 0x80000u

	)

4771 
	#DMA_ERQ_ERQ19_SHIFT
 19

	)

4772 
	#DMA_ERQ_ERQ20_MASK
 0x100000u

	)

4773 
	#DMA_ERQ_ERQ20_SHIFT
 20

	)

4774 
	#DMA_ERQ_ERQ21_MASK
 0x200000u

	)

4775 
	#DMA_ERQ_ERQ21_SHIFT
 21

	)

4776 
	#DMA_ERQ_ERQ22_MASK
 0x400000u

	)

4777 
	#DMA_ERQ_ERQ22_SHIFT
 22

	)

4778 
	#DMA_ERQ_ERQ23_MASK
 0x800000u

	)

4779 
	#DMA_ERQ_ERQ23_SHIFT
 23

	)

4780 
	#DMA_ERQ_ERQ24_MASK
 0x1000000u

	)

4781 
	#DMA_ERQ_ERQ24_SHIFT
 24

	)

4782 
	#DMA_ERQ_ERQ25_MASK
 0x2000000u

	)

4783 
	#DMA_ERQ_ERQ25_SHIFT
 25

	)

4784 
	#DMA_ERQ_ERQ26_MASK
 0x4000000u

	)

4785 
	#DMA_ERQ_ERQ26_SHIFT
 26

	)

4786 
	#DMA_ERQ_ERQ27_MASK
 0x8000000u

	)

4787 
	#DMA_ERQ_ERQ27_SHIFT
 27

	)

4788 
	#DMA_ERQ_ERQ28_MASK
 0x10000000u

	)

4789 
	#DMA_ERQ_ERQ28_SHIFT
 28

	)

4790 
	#DMA_ERQ_ERQ29_MASK
 0x20000000u

	)

4791 
	#DMA_ERQ_ERQ29_SHIFT
 29

	)

4792 
	#DMA_ERQ_ERQ30_MASK
 0x40000000u

	)

4793 
	#DMA_ERQ_ERQ30_SHIFT
 30

	)

4794 
	#DMA_ERQ_ERQ31_MASK
 0x80000000u

	)

4795 
	#DMA_ERQ_ERQ31_SHIFT
 31

	)

4797 
	#DMA_EEI_EEI0_MASK
 0x1u

	)

4798 
	#DMA_EEI_EEI0_SHIFT
 0

	)

4799 
	#DMA_EEI_EEI1_MASK
 0x2u

	)

4800 
	#DMA_EEI_EEI1_SHIFT
 1

	)

4801 
	#DMA_EEI_EEI2_MASK
 0x4u

	)

4802 
	#DMA_EEI_EEI2_SHIFT
 2

	)

4803 
	#DMA_EEI_EEI3_MASK
 0x8u

	)

4804 
	#DMA_EEI_EEI3_SHIFT
 3

	)

4805 
	#DMA_EEI_EEI4_MASK
 0x10u

	)

4806 
	#DMA_EEI_EEI4_SHIFT
 4

	)

4807 
	#DMA_EEI_EEI5_MASK
 0x20u

	)

4808 
	#DMA_EEI_EEI5_SHIFT
 5

	)

4809 
	#DMA_EEI_EEI6_MASK
 0x40u

	)

4810 
	#DMA_EEI_EEI6_SHIFT
 6

	)

4811 
	#DMA_EEI_EEI7_MASK
 0x80u

	)

4812 
	#DMA_EEI_EEI7_SHIFT
 7

	)

4813 
	#DMA_EEI_EEI8_MASK
 0x100u

	)

4814 
	#DMA_EEI_EEI8_SHIFT
 8

	)

4815 
	#DMA_EEI_EEI9_MASK
 0x200u

	)

4816 
	#DMA_EEI_EEI9_SHIFT
 9

	)

4817 
	#DMA_EEI_EEI10_MASK
 0x400u

	)

4818 
	#DMA_EEI_EEI10_SHIFT
 10

	)

4819 
	#DMA_EEI_EEI11_MASK
 0x800u

	)

4820 
	#DMA_EEI_EEI11_SHIFT
 11

	)

4821 
	#DMA_EEI_EEI12_MASK
 0x1000u

	)

4822 
	#DMA_EEI_EEI12_SHIFT
 12

	)

4823 
	#DMA_EEI_EEI13_MASK
 0x2000u

	)

4824 
	#DMA_EEI_EEI13_SHIFT
 13

	)

4825 
	#DMA_EEI_EEI14_MASK
 0x4000u

	)

4826 
	#DMA_EEI_EEI14_SHIFT
 14

	)

4827 
	#DMA_EEI_EEI15_MASK
 0x8000u

	)

4828 
	#DMA_EEI_EEI15_SHIFT
 15

	)

4829 
	#DMA_EEI_EEI16_MASK
 0x10000u

	)

4830 
	#DMA_EEI_EEI16_SHIFT
 16

	)

4831 
	#DMA_EEI_EEI17_MASK
 0x20000u

	)

4832 
	#DMA_EEI_EEI17_SHIFT
 17

	)

4833 
	#DMA_EEI_EEI18_MASK
 0x40000u

	)

4834 
	#DMA_EEI_EEI18_SHIFT
 18

	)

4835 
	#DMA_EEI_EEI19_MASK
 0x80000u

	)

4836 
	#DMA_EEI_EEI19_SHIFT
 19

	)

4837 
	#DMA_EEI_EEI20_MASK
 0x100000u

	)

4838 
	#DMA_EEI_EEI20_SHIFT
 20

	)

4839 
	#DMA_EEI_EEI21_MASK
 0x200000u

	)

4840 
	#DMA_EEI_EEI21_SHIFT
 21

	)

4841 
	#DMA_EEI_EEI22_MASK
 0x400000u

	)

4842 
	#DMA_EEI_EEI22_SHIFT
 22

	)

4843 
	#DMA_EEI_EEI23_MASK
 0x800000u

	)

4844 
	#DMA_EEI_EEI23_SHIFT
 23

	)

4845 
	#DMA_EEI_EEI24_MASK
 0x1000000u

	)

4846 
	#DMA_EEI_EEI24_SHIFT
 24

	)

4847 
	#DMA_EEI_EEI25_MASK
 0x2000000u

	)

4848 
	#DMA_EEI_EEI25_SHIFT
 25

	)

4849 
	#DMA_EEI_EEI26_MASK
 0x4000000u

	)

4850 
	#DMA_EEI_EEI26_SHIFT
 26

	)

4851 
	#DMA_EEI_EEI27_MASK
 0x8000000u

	)

4852 
	#DMA_EEI_EEI27_SHIFT
 27

	)

4853 
	#DMA_EEI_EEI28_MASK
 0x10000000u

	)

4854 
	#DMA_EEI_EEI28_SHIFT
 28

	)

4855 
	#DMA_EEI_EEI29_MASK
 0x20000000u

	)

4856 
	#DMA_EEI_EEI29_SHIFT
 29

	)

4857 
	#DMA_EEI_EEI30_MASK
 0x40000000u

	)

4858 
	#DMA_EEI_EEI30_SHIFT
 30

	)

4859 
	#DMA_EEI_EEI31_MASK
 0x80000000u

	)

4860 
	#DMA_EEI_EEI31_SHIFT
 31

	)

4862 
	#DMA_CEEI_CEEI_MASK
 0x1Fu

	)

4863 
	#DMA_CEEI_CEEI_SHIFT
 0

	)

4864 
	#DMA_CEEI_CEEI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CEEI_CEEI_SHIFT
))&
DMA_CEEI_CEEI_MASK
)

	)

4865 
	#DMA_CEEI_CAEE_MASK
 0x40u

	)

4866 
	#DMA_CEEI_CAEE_SHIFT
 6

	)

4867 
	#DMA_CEEI_NOP_MASK
 0x80u

	)

4868 
	#DMA_CEEI_NOP_SHIFT
 7

	)

4870 
	#DMA_SEEI_SEEI_MASK
 0x1Fu

	)

4871 
	#DMA_SEEI_SEEI_SHIFT
 0

	)

4872 
	#DMA_SEEI_SEEI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SEEI_SEEI_SHIFT
))&
DMA_SEEI_SEEI_MASK
)

	)

4873 
	#DMA_SEEI_SAEE_MASK
 0x40u

	)

4874 
	#DMA_SEEI_SAEE_SHIFT
 6

	)

4875 
	#DMA_SEEI_NOP_MASK
 0x80u

	)

4876 
	#DMA_SEEI_NOP_SHIFT
 7

	)

4878 
	#DMA_CERQ_CERQ_MASK
 0x1Fu

	)

4879 
	#DMA_CERQ_CERQ_SHIFT
 0

	)

4880 
	#DMA_CERQ_CERQ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CERQ_CERQ_SHIFT
))&
DMA_CERQ_CERQ_MASK
)

	)

4881 
	#DMA_CERQ_CAER_MASK
 0x40u

	)

4882 
	#DMA_CERQ_CAER_SHIFT
 6

	)

4883 
	#DMA_CERQ_NOP_MASK
 0x80u

	)

4884 
	#DMA_CERQ_NOP_SHIFT
 7

	)

4886 
	#DMA_SERQ_SERQ_MASK
 0x1Fu

	)

4887 
	#DMA_SERQ_SERQ_SHIFT
 0

	)

4888 
	#DMA_SERQ_SERQ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SERQ_SERQ_SHIFT
))&
DMA_SERQ_SERQ_MASK
)

	)

4889 
	#DMA_SERQ_SAER_MASK
 0x40u

	)

4890 
	#DMA_SERQ_SAER_SHIFT
 6

	)

4891 
	#DMA_SERQ_NOP_MASK
 0x80u

	)

4892 
	#DMA_SERQ_NOP_SHIFT
 7

	)

4894 
	#DMA_CDNE_CDNE_MASK
 0x1Fu

	)

4895 
	#DMA_CDNE_CDNE_SHIFT
 0

	)

4896 
	#DMA_CDNE_CDNE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CDNE_CDNE_SHIFT
))&
DMA_CDNE_CDNE_MASK
)

	)

4897 
	#DMA_CDNE_CADN_MASK
 0x40u

	)

4898 
	#DMA_CDNE_CADN_SHIFT
 6

	)

4899 
	#DMA_CDNE_NOP_MASK
 0x80u

	)

4900 
	#DMA_CDNE_NOP_SHIFT
 7

	)

4902 
	#DMA_SSRT_SSRT_MASK
 0x1Fu

	)

4903 
	#DMA_SSRT_SSRT_SHIFT
 0

	)

4904 
	#DMA_SSRT_SSRT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SSRT_SSRT_SHIFT
))&
DMA_SSRT_SSRT_MASK
)

	)

4905 
	#DMA_SSRT_SAST_MASK
 0x40u

	)

4906 
	#DMA_SSRT_SAST_SHIFT
 6

	)

4907 
	#DMA_SSRT_NOP_MASK
 0x80u

	)

4908 
	#DMA_SSRT_NOP_SHIFT
 7

	)

4910 
	#DMA_CERR_CERR_MASK
 0x1Fu

	)

4911 
	#DMA_CERR_CERR_SHIFT
 0

	)

4912 
	#DMA_CERR_CERR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CERR_CERR_SHIFT
))&
DMA_CERR_CERR_MASK
)

	)

4913 
	#DMA_CERR_CAEI_MASK
 0x40u

	)

4914 
	#DMA_CERR_CAEI_SHIFT
 6

	)

4915 
	#DMA_CERR_NOP_MASK
 0x80u

	)

4916 
	#DMA_CERR_NOP_SHIFT
 7

	)

4918 
	#DMA_CINT_CINT_MASK
 0x1Fu

	)

4919 
	#DMA_CINT_CINT_SHIFT
 0

	)

4920 
	#DMA_CINT_CINT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CINT_CINT_SHIFT
))&
DMA_CINT_CINT_MASK
)

	)

4921 
	#DMA_CINT_CAIR_MASK
 0x40u

	)

4922 
	#DMA_CINT_CAIR_SHIFT
 6

	)

4923 
	#DMA_CINT_NOP_MASK
 0x80u

	)

4924 
	#DMA_CINT_NOP_SHIFT
 7

	)

4926 
	#DMA_INT_INT0_MASK
 0x1u

	)

4927 
	#DMA_INT_INT0_SHIFT
 0

	)

4928 
	#DMA_INT_INT1_MASK
 0x2u

	)

4929 
	#DMA_INT_INT1_SHIFT
 1

	)

4930 
	#DMA_INT_INT2_MASK
 0x4u

	)

4931 
	#DMA_INT_INT2_SHIFT
 2

	)

4932 
	#DMA_INT_INT3_MASK
 0x8u

	)

4933 
	#DMA_INT_INT3_SHIFT
 3

	)

4934 
	#DMA_INT_INT4_MASK
 0x10u

	)

4935 
	#DMA_INT_INT4_SHIFT
 4

	)

4936 
	#DMA_INT_INT5_MASK
 0x20u

	)

4937 
	#DMA_INT_INT5_SHIFT
 5

	)

4938 
	#DMA_INT_INT6_MASK
 0x40u

	)

4939 
	#DMA_INT_INT6_SHIFT
 6

	)

4940 
	#DMA_INT_INT7_MASK
 0x80u

	)

4941 
	#DMA_INT_INT7_SHIFT
 7

	)

4942 
	#DMA_INT_INT8_MASK
 0x100u

	)

4943 
	#DMA_INT_INT8_SHIFT
 8

	)

4944 
	#DMA_INT_INT9_MASK
 0x200u

	)

4945 
	#DMA_INT_INT9_SHIFT
 9

	)

4946 
	#DMA_INT_INT10_MASK
 0x400u

	)

4947 
	#DMA_INT_INT10_SHIFT
 10

	)

4948 
	#DMA_INT_INT11_MASK
 0x800u

	)

4949 
	#DMA_INT_INT11_SHIFT
 11

	)

4950 
	#DMA_INT_INT12_MASK
 0x1000u

	)

4951 
	#DMA_INT_INT12_SHIFT
 12

	)

4952 
	#DMA_INT_INT13_MASK
 0x2000u

	)

4953 
	#DMA_INT_INT13_SHIFT
 13

	)

4954 
	#DMA_INT_INT14_MASK
 0x4000u

	)

4955 
	#DMA_INT_INT14_SHIFT
 14

	)

4956 
	#DMA_INT_INT15_MASK
 0x8000u

	)

4957 
	#DMA_INT_INT15_SHIFT
 15

	)

4958 
	#DMA_INT_INT16_MASK
 0x10000u

	)

4959 
	#DMA_INT_INT16_SHIFT
 16

	)

4960 
	#DMA_INT_INT17_MASK
 0x20000u

	)

4961 
	#DMA_INT_INT17_SHIFT
 17

	)

4962 
	#DMA_INT_INT18_MASK
 0x40000u

	)

4963 
	#DMA_INT_INT18_SHIFT
 18

	)

4964 
	#DMA_INT_INT19_MASK
 0x80000u

	)

4965 
	#DMA_INT_INT19_SHIFT
 19

	)

4966 
	#DMA_INT_INT20_MASK
 0x100000u

	)

4967 
	#DMA_INT_INT20_SHIFT
 20

	)

4968 
	#DMA_INT_INT21_MASK
 0x200000u

	)

4969 
	#DMA_INT_INT21_SHIFT
 21

	)

4970 
	#DMA_INT_INT22_MASK
 0x400000u

	)

4971 
	#DMA_INT_INT22_SHIFT
 22

	)

4972 
	#DMA_INT_INT23_MASK
 0x800000u

	)

4973 
	#DMA_INT_INT23_SHIFT
 23

	)

4974 
	#DMA_INT_INT24_MASK
 0x1000000u

	)

4975 
	#DMA_INT_INT24_SHIFT
 24

	)

4976 
	#DMA_INT_INT25_MASK
 0x2000000u

	)

4977 
	#DMA_INT_INT25_SHIFT
 25

	)

4978 
	#DMA_INT_INT26_MASK
 0x4000000u

	)

4979 
	#DMA_INT_INT26_SHIFT
 26

	)

4980 
	#DMA_INT_INT27_MASK
 0x8000000u

	)

4981 
	#DMA_INT_INT27_SHIFT
 27

	)

4982 
	#DMA_INT_INT28_MASK
 0x10000000u

	)

4983 
	#DMA_INT_INT28_SHIFT
 28

	)

4984 
	#DMA_INT_INT29_MASK
 0x20000000u

	)

4985 
	#DMA_INT_INT29_SHIFT
 29

	)

4986 
	#DMA_INT_INT30_MASK
 0x40000000u

	)

4987 
	#DMA_INT_INT30_SHIFT
 30

	)

4988 
	#DMA_INT_INT31_MASK
 0x80000000u

	)

4989 
	#DMA_INT_INT31_SHIFT
 31

	)

4991 
	#DMA_ERR_ERR0_MASK
 0x1u

	)

4992 
	#DMA_ERR_ERR0_SHIFT
 0

	)

4993 
	#DMA_ERR_ERR1_MASK
 0x2u

	)

4994 
	#DMA_ERR_ERR1_SHIFT
 1

	)

4995 
	#DMA_ERR_ERR2_MASK
 0x4u

	)

4996 
	#DMA_ERR_ERR2_SHIFT
 2

	)

4997 
	#DMA_ERR_ERR3_MASK
 0x8u

	)

4998 
	#DMA_ERR_ERR3_SHIFT
 3

	)

4999 
	#DMA_ERR_ERR4_MASK
 0x10u

	)

5000 
	#DMA_ERR_ERR4_SHIFT
 4

	)

5001 
	#DMA_ERR_ERR5_MASK
 0x20u

	)

5002 
	#DMA_ERR_ERR5_SHIFT
 5

	)

5003 
	#DMA_ERR_ERR6_MASK
 0x40u

	)

5004 
	#DMA_ERR_ERR6_SHIFT
 6

	)

5005 
	#DMA_ERR_ERR7_MASK
 0x80u

	)

5006 
	#DMA_ERR_ERR7_SHIFT
 7

	)

5007 
	#DMA_ERR_ERR8_MASK
 0x100u

	)

5008 
	#DMA_ERR_ERR8_SHIFT
 8

	)

5009 
	#DMA_ERR_ERR9_MASK
 0x200u

	)

5010 
	#DMA_ERR_ERR9_SHIFT
 9

	)

5011 
	#DMA_ERR_ERR10_MASK
 0x400u

	)

5012 
	#DMA_ERR_ERR10_SHIFT
 10

	)

5013 
	#DMA_ERR_ERR11_MASK
 0x800u

	)

5014 
	#DMA_ERR_ERR11_SHIFT
 11

	)

5015 
	#DMA_ERR_ERR12_MASK
 0x1000u

	)

5016 
	#DMA_ERR_ERR12_SHIFT
 12

	)

5017 
	#DMA_ERR_ERR13_MASK
 0x2000u

	)

5018 
	#DMA_ERR_ERR13_SHIFT
 13

	)

5019 
	#DMA_ERR_ERR14_MASK
 0x4000u

	)

5020 
	#DMA_ERR_ERR14_SHIFT
 14

	)

5021 
	#DMA_ERR_ERR15_MASK
 0x8000u

	)

5022 
	#DMA_ERR_ERR15_SHIFT
 15

	)

5023 
	#DMA_ERR_ERR16_MASK
 0x10000u

	)

5024 
	#DMA_ERR_ERR16_SHIFT
 16

	)

5025 
	#DMA_ERR_ERR17_MASK
 0x20000u

	)

5026 
	#DMA_ERR_ERR17_SHIFT
 17

	)

5027 
	#DMA_ERR_ERR18_MASK
 0x40000u

	)

5028 
	#DMA_ERR_ERR18_SHIFT
 18

	)

5029 
	#DMA_ERR_ERR19_MASK
 0x80000u

	)

5030 
	#DMA_ERR_ERR19_SHIFT
 19

	)

5031 
	#DMA_ERR_ERR20_MASK
 0x100000u

	)

5032 
	#DMA_ERR_ERR20_SHIFT
 20

	)

5033 
	#DMA_ERR_ERR21_MASK
 0x200000u

	)

5034 
	#DMA_ERR_ERR21_SHIFT
 21

	)

5035 
	#DMA_ERR_ERR22_MASK
 0x400000u

	)

5036 
	#DMA_ERR_ERR22_SHIFT
 22

	)

5037 
	#DMA_ERR_ERR23_MASK
 0x800000u

	)

5038 
	#DMA_ERR_ERR23_SHIFT
 23

	)

5039 
	#DMA_ERR_ERR24_MASK
 0x1000000u

	)

5040 
	#DMA_ERR_ERR24_SHIFT
 24

	)

5041 
	#DMA_ERR_ERR25_MASK
 0x2000000u

	)

5042 
	#DMA_ERR_ERR25_SHIFT
 25

	)

5043 
	#DMA_ERR_ERR26_MASK
 0x4000000u

	)

5044 
	#DMA_ERR_ERR26_SHIFT
 26

	)

5045 
	#DMA_ERR_ERR27_MASK
 0x8000000u

	)

5046 
	#DMA_ERR_ERR27_SHIFT
 27

	)

5047 
	#DMA_ERR_ERR28_MASK
 0x10000000u

	)

5048 
	#DMA_ERR_ERR28_SHIFT
 28

	)

5049 
	#DMA_ERR_ERR29_MASK
 0x20000000u

	)

5050 
	#DMA_ERR_ERR29_SHIFT
 29

	)

5051 
	#DMA_ERR_ERR30_MASK
 0x40000000u

	)

5052 
	#DMA_ERR_ERR30_SHIFT
 30

	)

5053 
	#DMA_ERR_ERR31_MASK
 0x80000000u

	)

5054 
	#DMA_ERR_ERR31_SHIFT
 31

	)

5056 
	#DMA_HRS_HRS0_MASK
 0x1u

	)

5057 
	#DMA_HRS_HRS0_SHIFT
 0

	)

5058 
	#DMA_HRS_HRS1_MASK
 0x2u

	)

5059 
	#DMA_HRS_HRS1_SHIFT
 1

	)

5060 
	#DMA_HRS_HRS2_MASK
 0x4u

	)

5061 
	#DMA_HRS_HRS2_SHIFT
 2

	)

5062 
	#DMA_HRS_HRS3_MASK
 0x8u

	)

5063 
	#DMA_HRS_HRS3_SHIFT
 3

	)

5064 
	#DMA_HRS_HRS4_MASK
 0x10u

	)

5065 
	#DMA_HRS_HRS4_SHIFT
 4

	)

5066 
	#DMA_HRS_HRS5_MASK
 0x20u

	)

5067 
	#DMA_HRS_HRS5_SHIFT
 5

	)

5068 
	#DMA_HRS_HRS6_MASK
 0x40u

	)

5069 
	#DMA_HRS_HRS6_SHIFT
 6

	)

5070 
	#DMA_HRS_HRS7_MASK
 0x80u

	)

5071 
	#DMA_HRS_HRS7_SHIFT
 7

	)

5072 
	#DMA_HRS_HRS8_MASK
 0x100u

	)

5073 
	#DMA_HRS_HRS8_SHIFT
 8

	)

5074 
	#DMA_HRS_HRS9_MASK
 0x200u

	)

5075 
	#DMA_HRS_HRS9_SHIFT
 9

	)

5076 
	#DMA_HRS_HRS10_MASK
 0x400u

	)

5077 
	#DMA_HRS_HRS10_SHIFT
 10

	)

5078 
	#DMA_HRS_HRS11_MASK
 0x800u

	)

5079 
	#DMA_HRS_HRS11_SHIFT
 11

	)

5080 
	#DMA_HRS_HRS12_MASK
 0x1000u

	)

5081 
	#DMA_HRS_HRS12_SHIFT
 12

	)

5082 
	#DMA_HRS_HRS13_MASK
 0x2000u

	)

5083 
	#DMA_HRS_HRS13_SHIFT
 13

	)

5084 
	#DMA_HRS_HRS14_MASK
 0x4000u

	)

5085 
	#DMA_HRS_HRS14_SHIFT
 14

	)

5086 
	#DMA_HRS_HRS15_MASK
 0x8000u

	)

5087 
	#DMA_HRS_HRS15_SHIFT
 15

	)

5088 
	#DMA_HRS_HRS16_MASK
 0x10000u

	)

5089 
	#DMA_HRS_HRS16_SHIFT
 16

	)

5090 
	#DMA_HRS_HRS17_MASK
 0x20000u

	)

5091 
	#DMA_HRS_HRS17_SHIFT
 17

	)

5092 
	#DMA_HRS_HRS18_MASK
 0x40000u

	)

5093 
	#DMA_HRS_HRS18_SHIFT
 18

	)

5094 
	#DMA_HRS_HRS19_MASK
 0x80000u

	)

5095 
	#DMA_HRS_HRS19_SHIFT
 19

	)

5096 
	#DMA_HRS_HRS20_MASK
 0x100000u

	)

5097 
	#DMA_HRS_HRS20_SHIFT
 20

	)

5098 
	#DMA_HRS_HRS21_MASK
 0x200000u

	)

5099 
	#DMA_HRS_HRS21_SHIFT
 21

	)

5100 
	#DMA_HRS_HRS22_MASK
 0x400000u

	)

5101 
	#DMA_HRS_HRS22_SHIFT
 22

	)

5102 
	#DMA_HRS_HRS23_MASK
 0x800000u

	)

5103 
	#DMA_HRS_HRS23_SHIFT
 23

	)

5104 
	#DMA_HRS_HRS24_MASK
 0x1000000u

	)

5105 
	#DMA_HRS_HRS24_SHIFT
 24

	)

5106 
	#DMA_HRS_HRS25_MASK
 0x2000000u

	)

5107 
	#DMA_HRS_HRS25_SHIFT
 25

	)

5108 
	#DMA_HRS_HRS26_MASK
 0x4000000u

	)

5109 
	#DMA_HRS_HRS26_SHIFT
 26

	)

5110 
	#DMA_HRS_HRS27_MASK
 0x8000000u

	)

5111 
	#DMA_HRS_HRS27_SHIFT
 27

	)

5112 
	#DMA_HRS_HRS28_MASK
 0x10000000u

	)

5113 
	#DMA_HRS_HRS28_SHIFT
 28

	)

5114 
	#DMA_HRS_HRS29_MASK
 0x20000000u

	)

5115 
	#DMA_HRS_HRS29_SHIFT
 29

	)

5116 
	#DMA_HRS_HRS30_MASK
 0x40000000u

	)

5117 
	#DMA_HRS_HRS30_SHIFT
 30

	)

5118 
	#DMA_HRS_HRS31_MASK
 0x80000000u

	)

5119 
	#DMA_HRS_HRS31_SHIFT
 31

	)

5121 
	#DMA_DCHPRI3_CHPRI_MASK
 0xFu

	)

5122 
	#DMA_DCHPRI3_CHPRI_SHIFT
 0

	)

5123 
	#DMA_DCHPRI3_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI3_CHPRI_SHIFT
))&
DMA_DCHPRI3_CHPRI_MASK
)

	)

5124 
	#DMA_DCHPRI3_GRPPRI_MASK
 0x30u

	)

5125 
	#DMA_DCHPRI3_GRPPRI_SHIFT
 4

	)

5126 
	#DMA_DCHPRI3_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI3_GRPPRI_SHIFT
))&
DMA_DCHPRI3_GRPPRI_MASK
)

	)

5127 
	#DMA_DCHPRI3_DPA_MASK
 0x40u

	)

5128 
	#DMA_DCHPRI3_DPA_SHIFT
 6

	)

5129 
	#DMA_DCHPRI3_ECP_MASK
 0x80u

	)

5130 
	#DMA_DCHPRI3_ECP_SHIFT
 7

	)

5132 
	#DMA_DCHPRI2_CHPRI_MASK
 0xFu

	)

5133 
	#DMA_DCHPRI2_CHPRI_SHIFT
 0

	)

5134 
	#DMA_DCHPRI2_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI2_CHPRI_SHIFT
))&
DMA_DCHPRI2_CHPRI_MASK
)

	)

5135 
	#DMA_DCHPRI2_GRPPRI_MASK
 0x30u

	)

5136 
	#DMA_DCHPRI2_GRPPRI_SHIFT
 4

	)

5137 
	#DMA_DCHPRI2_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI2_GRPPRI_SHIFT
))&
DMA_DCHPRI2_GRPPRI_MASK
)

	)

5138 
	#DMA_DCHPRI2_DPA_MASK
 0x40u

	)

5139 
	#DMA_DCHPRI2_DPA_SHIFT
 6

	)

5140 
	#DMA_DCHPRI2_ECP_MASK
 0x80u

	)

5141 
	#DMA_DCHPRI2_ECP_SHIFT
 7

	)

5143 
	#DMA_DCHPRI1_CHPRI_MASK
 0xFu

	)

5144 
	#DMA_DCHPRI1_CHPRI_SHIFT
 0

	)

5145 
	#DMA_DCHPRI1_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI1_CHPRI_SHIFT
))&
DMA_DCHPRI1_CHPRI_MASK
)

	)

5146 
	#DMA_DCHPRI1_GRPPRI_MASK
 0x30u

	)

5147 
	#DMA_DCHPRI1_GRPPRI_SHIFT
 4

	)

5148 
	#DMA_DCHPRI1_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI1_GRPPRI_SHIFT
))&
DMA_DCHPRI1_GRPPRI_MASK
)

	)

5149 
	#DMA_DCHPRI1_DPA_MASK
 0x40u

	)

5150 
	#DMA_DCHPRI1_DPA_SHIFT
 6

	)

5151 
	#DMA_DCHPRI1_ECP_MASK
 0x80u

	)

5152 
	#DMA_DCHPRI1_ECP_SHIFT
 7

	)

5154 
	#DMA_DCHPRI0_CHPRI_MASK
 0xFu

	)

5155 
	#DMA_DCHPRI0_CHPRI_SHIFT
 0

	)

5156 
	#DMA_DCHPRI0_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI0_CHPRI_SHIFT
))&
DMA_DCHPRI0_CHPRI_MASK
)

	)

5157 
	#DMA_DCHPRI0_GRPPRI_MASK
 0x30u

	)

5158 
	#DMA_DCHPRI0_GRPPRI_SHIFT
 4

	)

5159 
	#DMA_DCHPRI0_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI0_GRPPRI_SHIFT
))&
DMA_DCHPRI0_GRPPRI_MASK
)

	)

5160 
	#DMA_DCHPRI0_DPA_MASK
 0x40u

	)

5161 
	#DMA_DCHPRI0_DPA_SHIFT
 6

	)

5162 
	#DMA_DCHPRI0_ECP_MASK
 0x80u

	)

5163 
	#DMA_DCHPRI0_ECP_SHIFT
 7

	)

5165 
	#DMA_DCHPRI7_CHPRI_MASK
 0xFu

	)

5166 
	#DMA_DCHPRI7_CHPRI_SHIFT
 0

	)

5167 
	#DMA_DCHPRI7_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI7_CHPRI_SHIFT
))&
DMA_DCHPRI7_CHPRI_MASK
)

	)

5168 
	#DMA_DCHPRI7_GRPPRI_MASK
 0x30u

	)

5169 
	#DMA_DCHPRI7_GRPPRI_SHIFT
 4

	)

5170 
	#DMA_DCHPRI7_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI7_GRPPRI_SHIFT
))&
DMA_DCHPRI7_GRPPRI_MASK
)

	)

5171 
	#DMA_DCHPRI7_DPA_MASK
 0x40u

	)

5172 
	#DMA_DCHPRI7_DPA_SHIFT
 6

	)

5173 
	#DMA_DCHPRI7_ECP_MASK
 0x80u

	)

5174 
	#DMA_DCHPRI7_ECP_SHIFT
 7

	)

5176 
	#DMA_DCHPRI6_CHPRI_MASK
 0xFu

	)

5177 
	#DMA_DCHPRI6_CHPRI_SHIFT
 0

	)

5178 
	#DMA_DCHPRI6_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI6_CHPRI_SHIFT
))&
DMA_DCHPRI6_CHPRI_MASK
)

	)

5179 
	#DMA_DCHPRI6_GRPPRI_MASK
 0x30u

	)

5180 
	#DMA_DCHPRI6_GRPPRI_SHIFT
 4

	)

5181 
	#DMA_DCHPRI6_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI6_GRPPRI_SHIFT
))&
DMA_DCHPRI6_GRPPRI_MASK
)

	)

5182 
	#DMA_DCHPRI6_DPA_MASK
 0x40u

	)

5183 
	#DMA_DCHPRI6_DPA_SHIFT
 6

	)

5184 
	#DMA_DCHPRI6_ECP_MASK
 0x80u

	)

5185 
	#DMA_DCHPRI6_ECP_SHIFT
 7

	)

5187 
	#DMA_DCHPRI5_CHPRI_MASK
 0xFu

	)

5188 
	#DMA_DCHPRI5_CHPRI_SHIFT
 0

	)

5189 
	#DMA_DCHPRI5_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI5_CHPRI_SHIFT
))&
DMA_DCHPRI5_CHPRI_MASK
)

	)

5190 
	#DMA_DCHPRI5_GRPPRI_MASK
 0x30u

	)

5191 
	#DMA_DCHPRI5_GRPPRI_SHIFT
 4

	)

5192 
	#DMA_DCHPRI5_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI5_GRPPRI_SHIFT
))&
DMA_DCHPRI5_GRPPRI_MASK
)

	)

5193 
	#DMA_DCHPRI5_DPA_MASK
 0x40u

	)

5194 
	#DMA_DCHPRI5_DPA_SHIFT
 6

	)

5195 
	#DMA_DCHPRI5_ECP_MASK
 0x80u

	)

5196 
	#DMA_DCHPRI5_ECP_SHIFT
 7

	)

5198 
	#DMA_DCHPRI4_CHPRI_MASK
 0xFu

	)

5199 
	#DMA_DCHPRI4_CHPRI_SHIFT
 0

	)

5200 
	#DMA_DCHPRI4_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI4_CHPRI_SHIFT
))&
DMA_DCHPRI4_CHPRI_MASK
)

	)

5201 
	#DMA_DCHPRI4_GRPPRI_MASK
 0x30u

	)

5202 
	#DMA_DCHPRI4_GRPPRI_SHIFT
 4

	)

5203 
	#DMA_DCHPRI4_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI4_GRPPRI_SHIFT
))&
DMA_DCHPRI4_GRPPRI_MASK
)

	)

5204 
	#DMA_DCHPRI4_DPA_MASK
 0x40u

	)

5205 
	#DMA_DCHPRI4_DPA_SHIFT
 6

	)

5206 
	#DMA_DCHPRI4_ECP_MASK
 0x80u

	)

5207 
	#DMA_DCHPRI4_ECP_SHIFT
 7

	)

5209 
	#DMA_DCHPRI11_CHPRI_MASK
 0xFu

	)

5210 
	#DMA_DCHPRI11_CHPRI_SHIFT
 0

	)

5211 
	#DMA_DCHPRI11_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI11_CHPRI_SHIFT
))&
DMA_DCHPRI11_CHPRI_MASK
)

	)

5212 
	#DMA_DCHPRI11_GRPPRI_MASK
 0x30u

	)

5213 
	#DMA_DCHPRI11_GRPPRI_SHIFT
 4

	)

5214 
	#DMA_DCHPRI11_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI11_GRPPRI_SHIFT
))&
DMA_DCHPRI11_GRPPRI_MASK
)

	)

5215 
	#DMA_DCHPRI11_DPA_MASK
 0x40u

	)

5216 
	#DMA_DCHPRI11_DPA_SHIFT
 6

	)

5217 
	#DMA_DCHPRI11_ECP_MASK
 0x80u

	)

5218 
	#DMA_DCHPRI11_ECP_SHIFT
 7

	)

5220 
	#DMA_DCHPRI10_CHPRI_MASK
 0xFu

	)

5221 
	#DMA_DCHPRI10_CHPRI_SHIFT
 0

	)

5222 
	#DMA_DCHPRI10_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI10_CHPRI_SHIFT
))&
DMA_DCHPRI10_CHPRI_MASK
)

	)

5223 
	#DMA_DCHPRI10_GRPPRI_MASK
 0x30u

	)

5224 
	#DMA_DCHPRI10_GRPPRI_SHIFT
 4

	)

5225 
	#DMA_DCHPRI10_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI10_GRPPRI_SHIFT
))&
DMA_DCHPRI10_GRPPRI_MASK
)

	)

5226 
	#DMA_DCHPRI10_DPA_MASK
 0x40u

	)

5227 
	#DMA_DCHPRI10_DPA_SHIFT
 6

	)

5228 
	#DMA_DCHPRI10_ECP_MASK
 0x80u

	)

5229 
	#DMA_DCHPRI10_ECP_SHIFT
 7

	)

5231 
	#DMA_DCHPRI9_CHPRI_MASK
 0xFu

	)

5232 
	#DMA_DCHPRI9_CHPRI_SHIFT
 0

	)

5233 
	#DMA_DCHPRI9_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI9_CHPRI_SHIFT
))&
DMA_DCHPRI9_CHPRI_MASK
)

	)

5234 
	#DMA_DCHPRI9_GRPPRI_MASK
 0x30u

	)

5235 
	#DMA_DCHPRI9_GRPPRI_SHIFT
 4

	)

5236 
	#DMA_DCHPRI9_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI9_GRPPRI_SHIFT
))&
DMA_DCHPRI9_GRPPRI_MASK
)

	)

5237 
	#DMA_DCHPRI9_DPA_MASK
 0x40u

	)

5238 
	#DMA_DCHPRI9_DPA_SHIFT
 6

	)

5239 
	#DMA_DCHPRI9_ECP_MASK
 0x80u

	)

5240 
	#DMA_DCHPRI9_ECP_SHIFT
 7

	)

5242 
	#DMA_DCHPRI8_CHPRI_MASK
 0xFu

	)

5243 
	#DMA_DCHPRI8_CHPRI_SHIFT
 0

	)

5244 
	#DMA_DCHPRI8_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI8_CHPRI_SHIFT
))&
DMA_DCHPRI8_CHPRI_MASK
)

	)

5245 
	#DMA_DCHPRI8_GRPPRI_MASK
 0x30u

	)

5246 
	#DMA_DCHPRI8_GRPPRI_SHIFT
 4

	)

5247 
	#DMA_DCHPRI8_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI8_GRPPRI_SHIFT
))&
DMA_DCHPRI8_GRPPRI_MASK
)

	)

5248 
	#DMA_DCHPRI8_DPA_MASK
 0x40u

	)

5249 
	#DMA_DCHPRI8_DPA_SHIFT
 6

	)

5250 
	#DMA_DCHPRI8_ECP_MASK
 0x80u

	)

5251 
	#DMA_DCHPRI8_ECP_SHIFT
 7

	)

5253 
	#DMA_DCHPRI15_CHPRI_MASK
 0xFu

	)

5254 
	#DMA_DCHPRI15_CHPRI_SHIFT
 0

	)

5255 
	#DMA_DCHPRI15_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI15_CHPRI_SHIFT
))&
DMA_DCHPRI15_CHPRI_MASK
)

	)

5256 
	#DMA_DCHPRI15_GRPPRI_MASK
 0x30u

	)

5257 
	#DMA_DCHPRI15_GRPPRI_SHIFT
 4

	)

5258 
	#DMA_DCHPRI15_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI15_GRPPRI_SHIFT
))&
DMA_DCHPRI15_GRPPRI_MASK
)

	)

5259 
	#DMA_DCHPRI15_DPA_MASK
 0x40u

	)

5260 
	#DMA_DCHPRI15_DPA_SHIFT
 6

	)

5261 
	#DMA_DCHPRI15_ECP_MASK
 0x80u

	)

5262 
	#DMA_DCHPRI15_ECP_SHIFT
 7

	)

5264 
	#DMA_DCHPRI14_CHPRI_MASK
 0xFu

	)

5265 
	#DMA_DCHPRI14_CHPRI_SHIFT
 0

	)

5266 
	#DMA_DCHPRI14_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI14_CHPRI_SHIFT
))&
DMA_DCHPRI14_CHPRI_MASK
)

	)

5267 
	#DMA_DCHPRI14_GRPPRI_MASK
 0x30u

	)

5268 
	#DMA_DCHPRI14_GRPPRI_SHIFT
 4

	)

5269 
	#DMA_DCHPRI14_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI14_GRPPRI_SHIFT
))&
DMA_DCHPRI14_GRPPRI_MASK
)

	)

5270 
	#DMA_DCHPRI14_DPA_MASK
 0x40u

	)

5271 
	#DMA_DCHPRI14_DPA_SHIFT
 6

	)

5272 
	#DMA_DCHPRI14_ECP_MASK
 0x80u

	)

5273 
	#DMA_DCHPRI14_ECP_SHIFT
 7

	)

5275 
	#DMA_DCHPRI13_CHPRI_MASK
 0xFu

	)

5276 
	#DMA_DCHPRI13_CHPRI_SHIFT
 0

	)

5277 
	#DMA_DCHPRI13_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI13_CHPRI_SHIFT
))&
DMA_DCHPRI13_CHPRI_MASK
)

	)

5278 
	#DMA_DCHPRI13_GRPPRI_MASK
 0x30u

	)

5279 
	#DMA_DCHPRI13_GRPPRI_SHIFT
 4

	)

5280 
	#DMA_DCHPRI13_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI13_GRPPRI_SHIFT
))&
DMA_DCHPRI13_GRPPRI_MASK
)

	)

5281 
	#DMA_DCHPRI13_DPA_MASK
 0x40u

	)

5282 
	#DMA_DCHPRI13_DPA_SHIFT
 6

	)

5283 
	#DMA_DCHPRI13_ECP_MASK
 0x80u

	)

5284 
	#DMA_DCHPRI13_ECP_SHIFT
 7

	)

5286 
	#DMA_DCHPRI12_CHPRI_MASK
 0xFu

	)

5287 
	#DMA_DCHPRI12_CHPRI_SHIFT
 0

	)

5288 
	#DMA_DCHPRI12_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI12_CHPRI_SHIFT
))&
DMA_DCHPRI12_CHPRI_MASK
)

	)

5289 
	#DMA_DCHPRI12_GRPPRI_MASK
 0x30u

	)

5290 
	#DMA_DCHPRI12_GRPPRI_SHIFT
 4

	)

5291 
	#DMA_DCHPRI12_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI12_GRPPRI_SHIFT
))&
DMA_DCHPRI12_GRPPRI_MASK
)

	)

5292 
	#DMA_DCHPRI12_DPA_MASK
 0x40u

	)

5293 
	#DMA_DCHPRI12_DPA_SHIFT
 6

	)

5294 
	#DMA_DCHPRI12_ECP_MASK
 0x80u

	)

5295 
	#DMA_DCHPRI12_ECP_SHIFT
 7

	)

5297 
	#DMA_DCHPRI19_CHPRI_MASK
 0xFu

	)

5298 
	#DMA_DCHPRI19_CHPRI_SHIFT
 0

	)

5299 
	#DMA_DCHPRI19_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI19_CHPRI_SHIFT
))&
DMA_DCHPRI19_CHPRI_MASK
)

	)

5300 
	#DMA_DCHPRI19_GRPPRI_MASK
 0x30u

	)

5301 
	#DMA_DCHPRI19_GRPPRI_SHIFT
 4

	)

5302 
	#DMA_DCHPRI19_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI19_GRPPRI_SHIFT
))&
DMA_DCHPRI19_GRPPRI_MASK
)

	)

5303 
	#DMA_DCHPRI19_DPA_MASK
 0x40u

	)

5304 
	#DMA_DCHPRI19_DPA_SHIFT
 6

	)

5305 
	#DMA_DCHPRI19_ECP_MASK
 0x80u

	)

5306 
	#DMA_DCHPRI19_ECP_SHIFT
 7

	)

5308 
	#DMA_DCHPRI18_CHPRI_MASK
 0xFu

	)

5309 
	#DMA_DCHPRI18_CHPRI_SHIFT
 0

	)

5310 
	#DMA_DCHPRI18_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI18_CHPRI_SHIFT
))&
DMA_DCHPRI18_CHPRI_MASK
)

	)

5311 
	#DMA_DCHPRI18_GRPPRI_MASK
 0x30u

	)

5312 
	#DMA_DCHPRI18_GRPPRI_SHIFT
 4

	)

5313 
	#DMA_DCHPRI18_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI18_GRPPRI_SHIFT
))&
DMA_DCHPRI18_GRPPRI_MASK
)

	)

5314 
	#DMA_DCHPRI18_DPA_MASK
 0x40u

	)

5315 
	#DMA_DCHPRI18_DPA_SHIFT
 6

	)

5316 
	#DMA_DCHPRI18_ECP_MASK
 0x80u

	)

5317 
	#DMA_DCHPRI18_ECP_SHIFT
 7

	)

5319 
	#DMA_DCHPRI17_CHPRI_MASK
 0xFu

	)

5320 
	#DMA_DCHPRI17_CHPRI_SHIFT
 0

	)

5321 
	#DMA_DCHPRI17_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI17_CHPRI_SHIFT
))&
DMA_DCHPRI17_CHPRI_MASK
)

	)

5322 
	#DMA_DCHPRI17_GRPPRI_MASK
 0x30u

	)

5323 
	#DMA_DCHPRI17_GRPPRI_SHIFT
 4

	)

5324 
	#DMA_DCHPRI17_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI17_GRPPRI_SHIFT
))&
DMA_DCHPRI17_GRPPRI_MASK
)

	)

5325 
	#DMA_DCHPRI17_DPA_MASK
 0x40u

	)

5326 
	#DMA_DCHPRI17_DPA_SHIFT
 6

	)

5327 
	#DMA_DCHPRI17_ECP_MASK
 0x80u

	)

5328 
	#DMA_DCHPRI17_ECP_SHIFT
 7

	)

5330 
	#DMA_DCHPRI16_CHPRI_MASK
 0xFu

	)

5331 
	#DMA_DCHPRI16_CHPRI_SHIFT
 0

	)

5332 
	#DMA_DCHPRI16_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI16_CHPRI_SHIFT
))&
DMA_DCHPRI16_CHPRI_MASK
)

	)

5333 
	#DMA_DCHPRI16_GRPPRI_MASK
 0x30u

	)

5334 
	#DMA_DCHPRI16_GRPPRI_SHIFT
 4

	)

5335 
	#DMA_DCHPRI16_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI16_GRPPRI_SHIFT
))&
DMA_DCHPRI16_GRPPRI_MASK
)

	)

5336 
	#DMA_DCHPRI16_DPA_MASK
 0x40u

	)

5337 
	#DMA_DCHPRI16_DPA_SHIFT
 6

	)

5338 
	#DMA_DCHPRI16_ECP_MASK
 0x80u

	)

5339 
	#DMA_DCHPRI16_ECP_SHIFT
 7

	)

5341 
	#DMA_DCHPRI23_CHPRI_MASK
 0xFu

	)

5342 
	#DMA_DCHPRI23_CHPRI_SHIFT
 0

	)

5343 
	#DMA_DCHPRI23_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI23_CHPRI_SHIFT
))&
DMA_DCHPRI23_CHPRI_MASK
)

	)

5344 
	#DMA_DCHPRI23_GRPPRI_MASK
 0x30u

	)

5345 
	#DMA_DCHPRI23_GRPPRI_SHIFT
 4

	)

5346 
	#DMA_DCHPRI23_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI23_GRPPRI_SHIFT
))&
DMA_DCHPRI23_GRPPRI_MASK
)

	)

5347 
	#DMA_DCHPRI23_DPA_MASK
 0x40u

	)

5348 
	#DMA_DCHPRI23_DPA_SHIFT
 6

	)

5349 
	#DMA_DCHPRI23_ECP_MASK
 0x80u

	)

5350 
	#DMA_DCHPRI23_ECP_SHIFT
 7

	)

5352 
	#DMA_DCHPRI22_CHPRI_MASK
 0xFu

	)

5353 
	#DMA_DCHPRI22_CHPRI_SHIFT
 0

	)

5354 
	#DMA_DCHPRI22_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI22_CHPRI_SHIFT
))&
DMA_DCHPRI22_CHPRI_MASK
)

	)

5355 
	#DMA_DCHPRI22_GRPPRI_MASK
 0x30u

	)

5356 
	#DMA_DCHPRI22_GRPPRI_SHIFT
 4

	)

5357 
	#DMA_DCHPRI22_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI22_GRPPRI_SHIFT
))&
DMA_DCHPRI22_GRPPRI_MASK
)

	)

5358 
	#DMA_DCHPRI22_DPA_MASK
 0x40u

	)

5359 
	#DMA_DCHPRI22_DPA_SHIFT
 6

	)

5360 
	#DMA_DCHPRI22_ECP_MASK
 0x80u

	)

5361 
	#DMA_DCHPRI22_ECP_SHIFT
 7

	)

5363 
	#DMA_DCHPRI21_CHPRI_MASK
 0xFu

	)

5364 
	#DMA_DCHPRI21_CHPRI_SHIFT
 0

	)

5365 
	#DMA_DCHPRI21_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI21_CHPRI_SHIFT
))&
DMA_DCHPRI21_CHPRI_MASK
)

	)

5366 
	#DMA_DCHPRI21_GRPPRI_MASK
 0x30u

	)

5367 
	#DMA_DCHPRI21_GRPPRI_SHIFT
 4

	)

5368 
	#DMA_DCHPRI21_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI21_GRPPRI_SHIFT
))&
DMA_DCHPRI21_GRPPRI_MASK
)

	)

5369 
	#DMA_DCHPRI21_DPA_MASK
 0x40u

	)

5370 
	#DMA_DCHPRI21_DPA_SHIFT
 6

	)

5371 
	#DMA_DCHPRI21_ECP_MASK
 0x80u

	)

5372 
	#DMA_DCHPRI21_ECP_SHIFT
 7

	)

5374 
	#DMA_DCHPRI20_CHPRI_MASK
 0xFu

	)

5375 
	#DMA_DCHPRI20_CHPRI_SHIFT
 0

	)

5376 
	#DMA_DCHPRI20_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI20_CHPRI_SHIFT
))&
DMA_DCHPRI20_CHPRI_MASK
)

	)

5377 
	#DMA_DCHPRI20_GRPPRI_MASK
 0x30u

	)

5378 
	#DMA_DCHPRI20_GRPPRI_SHIFT
 4

	)

5379 
	#DMA_DCHPRI20_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI20_GRPPRI_SHIFT
))&
DMA_DCHPRI20_GRPPRI_MASK
)

	)

5380 
	#DMA_DCHPRI20_DPA_MASK
 0x40u

	)

5381 
	#DMA_DCHPRI20_DPA_SHIFT
 6

	)

5382 
	#DMA_DCHPRI20_ECP_MASK
 0x80u

	)

5383 
	#DMA_DCHPRI20_ECP_SHIFT
 7

	)

5385 
	#DMA_DCHPRI27_CHPRI_MASK
 0xFu

	)

5386 
	#DMA_DCHPRI27_CHPRI_SHIFT
 0

	)

5387 
	#DMA_DCHPRI27_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI27_CHPRI_SHIFT
))&
DMA_DCHPRI27_CHPRI_MASK
)

	)

5388 
	#DMA_DCHPRI27_GRPPRI_MASK
 0x30u

	)

5389 
	#DMA_DCHPRI27_GRPPRI_SHIFT
 4

	)

5390 
	#DMA_DCHPRI27_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI27_GRPPRI_SHIFT
))&
DMA_DCHPRI27_GRPPRI_MASK
)

	)

5391 
	#DMA_DCHPRI27_DPA_MASK
 0x40u

	)

5392 
	#DMA_DCHPRI27_DPA_SHIFT
 6

	)

5393 
	#DMA_DCHPRI27_ECP_MASK
 0x80u

	)

5394 
	#DMA_DCHPRI27_ECP_SHIFT
 7

	)

5396 
	#DMA_DCHPRI26_CHPRI_MASK
 0xFu

	)

5397 
	#DMA_DCHPRI26_CHPRI_SHIFT
 0

	)

5398 
	#DMA_DCHPRI26_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI26_CHPRI_SHIFT
))&
DMA_DCHPRI26_CHPRI_MASK
)

	)

5399 
	#DMA_DCHPRI26_GRPPRI_MASK
 0x30u

	)

5400 
	#DMA_DCHPRI26_GRPPRI_SHIFT
 4

	)

5401 
	#DMA_DCHPRI26_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI26_GRPPRI_SHIFT
))&
DMA_DCHPRI26_GRPPRI_MASK
)

	)

5402 
	#DMA_DCHPRI26_DPA_MASK
 0x40u

	)

5403 
	#DMA_DCHPRI26_DPA_SHIFT
 6

	)

5404 
	#DMA_DCHPRI26_ECP_MASK
 0x80u

	)

5405 
	#DMA_DCHPRI26_ECP_SHIFT
 7

	)

5407 
	#DMA_DCHPRI25_CHPRI_MASK
 0xFu

	)

5408 
	#DMA_DCHPRI25_CHPRI_SHIFT
 0

	)

5409 
	#DMA_DCHPRI25_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI25_CHPRI_SHIFT
))&
DMA_DCHPRI25_CHPRI_MASK
)

	)

5410 
	#DMA_DCHPRI25_GRPPRI_MASK
 0x30u

	)

5411 
	#DMA_DCHPRI25_GRPPRI_SHIFT
 4

	)

5412 
	#DMA_DCHPRI25_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI25_GRPPRI_SHIFT
))&
DMA_DCHPRI25_GRPPRI_MASK
)

	)

5413 
	#DMA_DCHPRI25_DPA_MASK
 0x40u

	)

5414 
	#DMA_DCHPRI25_DPA_SHIFT
 6

	)

5415 
	#DMA_DCHPRI25_ECP_MASK
 0x80u

	)

5416 
	#DMA_DCHPRI25_ECP_SHIFT
 7

	)

5418 
	#DMA_DCHPRI24_CHPRI_MASK
 0xFu

	)

5419 
	#DMA_DCHPRI24_CHPRI_SHIFT
 0

	)

5420 
	#DMA_DCHPRI24_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI24_CHPRI_SHIFT
))&
DMA_DCHPRI24_CHPRI_MASK
)

	)

5421 
	#DMA_DCHPRI24_GRPPRI_MASK
 0x30u

	)

5422 
	#DMA_DCHPRI24_GRPPRI_SHIFT
 4

	)

5423 
	#DMA_DCHPRI24_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI24_GRPPRI_SHIFT
))&
DMA_DCHPRI24_GRPPRI_MASK
)

	)

5424 
	#DMA_DCHPRI24_DPA_MASK
 0x40u

	)

5425 
	#DMA_DCHPRI24_DPA_SHIFT
 6

	)

5426 
	#DMA_DCHPRI24_ECP_MASK
 0x80u

	)

5427 
	#DMA_DCHPRI24_ECP_SHIFT
 7

	)

5429 
	#DMA_DCHPRI31_CHPRI_MASK
 0xFu

	)

5430 
	#DMA_DCHPRI31_CHPRI_SHIFT
 0

	)

5431 
	#DMA_DCHPRI31_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI31_CHPRI_SHIFT
))&
DMA_DCHPRI31_CHPRI_MASK
)

	)

5432 
	#DMA_DCHPRI31_GRPPRI_MASK
 0x30u

	)

5433 
	#DMA_DCHPRI31_GRPPRI_SHIFT
 4

	)

5434 
	#DMA_DCHPRI31_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI31_GRPPRI_SHIFT
))&
DMA_DCHPRI31_GRPPRI_MASK
)

	)

5435 
	#DMA_DCHPRI31_DPA_MASK
 0x40u

	)

5436 
	#DMA_DCHPRI31_DPA_SHIFT
 6

	)

5437 
	#DMA_DCHPRI31_ECP_MASK
 0x80u

	)

5438 
	#DMA_DCHPRI31_ECP_SHIFT
 7

	)

5440 
	#DMA_DCHPRI30_CHPRI_MASK
 0xFu

	)

5441 
	#DMA_DCHPRI30_CHPRI_SHIFT
 0

	)

5442 
	#DMA_DCHPRI30_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI30_CHPRI_SHIFT
))&
DMA_DCHPRI30_CHPRI_MASK
)

	)

5443 
	#DMA_DCHPRI30_GRPPRI_MASK
 0x30u

	)

5444 
	#DMA_DCHPRI30_GRPPRI_SHIFT
 4

	)

5445 
	#DMA_DCHPRI30_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI30_GRPPRI_SHIFT
))&
DMA_DCHPRI30_GRPPRI_MASK
)

	)

5446 
	#DMA_DCHPRI30_DPA_MASK
 0x40u

	)

5447 
	#DMA_DCHPRI30_DPA_SHIFT
 6

	)

5448 
	#DMA_DCHPRI30_ECP_MASK
 0x80u

	)

5449 
	#DMA_DCHPRI30_ECP_SHIFT
 7

	)

5451 
	#DMA_DCHPRI29_CHPRI_MASK
 0xFu

	)

5452 
	#DMA_DCHPRI29_CHPRI_SHIFT
 0

	)

5453 
	#DMA_DCHPRI29_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI29_CHPRI_SHIFT
))&
DMA_DCHPRI29_CHPRI_MASK
)

	)

5454 
	#DMA_DCHPRI29_GRPPRI_MASK
 0x30u

	)

5455 
	#DMA_DCHPRI29_GRPPRI_SHIFT
 4

	)

5456 
	#DMA_DCHPRI29_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI29_GRPPRI_SHIFT
))&
DMA_DCHPRI29_GRPPRI_MASK
)

	)

5457 
	#DMA_DCHPRI29_DPA_MASK
 0x40u

	)

5458 
	#DMA_DCHPRI29_DPA_SHIFT
 6

	)

5459 
	#DMA_DCHPRI29_ECP_MASK
 0x80u

	)

5460 
	#DMA_DCHPRI29_ECP_SHIFT
 7

	)

5462 
	#DMA_DCHPRI28_CHPRI_MASK
 0xFu

	)

5463 
	#DMA_DCHPRI28_CHPRI_SHIFT
 0

	)

5464 
	#DMA_DCHPRI28_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI28_CHPRI_SHIFT
))&
DMA_DCHPRI28_CHPRI_MASK
)

	)

5465 
	#DMA_DCHPRI28_GRPPRI_MASK
 0x30u

	)

5466 
	#DMA_DCHPRI28_GRPPRI_SHIFT
 4

	)

5467 
	#DMA_DCHPRI28_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI28_GRPPRI_SHIFT
))&
DMA_DCHPRI28_GRPPRI_MASK
)

	)

5468 
	#DMA_DCHPRI28_DPA_MASK
 0x40u

	)

5469 
	#DMA_DCHPRI28_DPA_SHIFT
 6

	)

5470 
	#DMA_DCHPRI28_ECP_MASK
 0x80u

	)

5471 
	#DMA_DCHPRI28_ECP_SHIFT
 7

	)

5473 
	#DMA_SADDR_SADDR_MASK
 0xFFFFFFFFu

	)

5474 
	#DMA_SADDR_SADDR_SHIFT
 0

	)

5475 
	#DMA_SADDR_SADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_SADDR_SADDR_SHIFT
))&
DMA_SADDR_SADDR_MASK
)

	)

5477 
	#DMA_SOFF_SOFF_MASK
 0xFFFFu

	)

5478 
	#DMA_SOFF_SOFF_SHIFT
 0

	)

5479 
	#DMA_SOFF_SOFF
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_SOFF_SOFF_SHIFT
))&
DMA_SOFF_SOFF_MASK
)

	)

5481 
	#DMA_ATTR_DSIZE_MASK
 0x7u

	)

5482 
	#DMA_ATTR_DSIZE_SHIFT
 0

	)

5483 
	#DMA_ATTR_DSIZE
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_DSIZE_SHIFT
))&
DMA_ATTR_DSIZE_MASK
)

	)

5484 
	#DMA_ATTR_DMOD_MASK
 0xF8u

	)

5485 
	#DMA_ATTR_DMOD_SHIFT
 3

	)

5486 
	#DMA_ATTR_DMOD
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_DMOD_SHIFT
))&
DMA_ATTR_DMOD_MASK
)

	)

5487 
	#DMA_ATTR_SSIZE_MASK
 0x700u

	)

5488 
	#DMA_ATTR_SSIZE_SHIFT
 8

	)

5489 
	#DMA_ATTR_SSIZE
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_SSIZE_SHIFT
))&
DMA_ATTR_SSIZE_MASK
)

	)

5490 
	#DMA_ATTR_SMOD_MASK
 0xF800u

	)

5491 
	#DMA_ATTR_SMOD_SHIFT
 11

	)

5492 
	#DMA_ATTR_SMOD
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_SMOD_SHIFT
))&
DMA_ATTR_SMOD_MASK
)

	)

5494 
	#DMA_NBYTES_MLNO_NBYTES_MASK
 0xFFFFFFFFu

	)

5495 
	#DMA_NBYTES_MLNO_NBYTES_SHIFT
 0

	)

5496 
	#DMA_NBYTES_MLNO_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLNO_NBYTES_SHIFT
))&
DMA_NBYTES_MLNO_NBYTES_MASK
)

	)

5498 
	#DMA_NBYTES_MLOFFNO_NBYTES_MASK
 0x3FFFFFFFu

	)

5499 
	#DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
 0

	)

5500 
	#DMA_NBYTES_MLOFFNO_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
))&
DMA_NBYTES_MLOFFNO_NBYTES_MASK
)

	)

5501 
	#DMA_NBYTES_MLOFFNO_DMLOE_MASK
 0x40000000u

	)

5502 
	#DMA_NBYTES_MLOFFNO_DMLOE_SHIFT
 30

	)

5503 
	#DMA_NBYTES_MLOFFNO_SMLOE_MASK
 0x80000000u

	)

5504 
	#DMA_NBYTES_MLOFFNO_SMLOE_SHIFT
 31

	)

5506 
	#DMA_NBYTES_MLOFFYES_NBYTES_MASK
 0x3FFu

	)

5507 
	#DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
 0

	)

5508 
	#DMA_NBYTES_MLOFFYES_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
))&
DMA_NBYTES_MLOFFYES_NBYTES_MASK
)

	)

5509 
	#DMA_NBYTES_MLOFFYES_MLOFF_MASK
 0x3FFFFC00u

	)

5510 
	#DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
 10

	)

5511 
	#DMA_NBYTES_MLOFFYES_MLOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
))&
DMA_NBYTES_MLOFFYES_MLOFF_MASK
)

	)

5512 
	#DMA_NBYTES_MLOFFYES_DMLOE_MASK
 0x40000000u

	)

5513 
	#DMA_NBYTES_MLOFFYES_DMLOE_SHIFT
 30

	)

5514 
	#DMA_NBYTES_MLOFFYES_SMLOE_MASK
 0x80000000u

	)

5515 
	#DMA_NBYTES_MLOFFYES_SMLOE_SHIFT
 31

	)

5517 
	#DMA_SLAST_SLAST_MASK
 0xFFFFFFFFu

	)

5518 
	#DMA_SLAST_SLAST_SHIFT
 0

	)

5519 
	#DMA_SLAST_SLAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_SLAST_SLAST_SHIFT
))&
DMA_SLAST_SLAST_MASK
)

	)

5521 
	#DMA_DADDR_DADDR_MASK
 0xFFFFFFFFu

	)

5522 
	#DMA_DADDR_DADDR_SHIFT
 0

	)

5523 
	#DMA_DADDR_DADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_DADDR_DADDR_SHIFT
))&
DMA_DADDR_DADDR_MASK
)

	)

5525 
	#DMA_DOFF_DOFF_MASK
 0xFFFFu

	)

5526 
	#DMA_DOFF_DOFF_SHIFT
 0

	)

5527 
	#DMA_DOFF_DOFF
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_DOFF_DOFF_SHIFT
))&
DMA_DOFF_DOFF_MASK
)

	)

5529 
	#DMA_CITER_ELINKNO_CITER_MASK
 0x7FFFu

	)

5530 
	#DMA_CITER_ELINKNO_CITER_SHIFT
 0

	)

5531 
	#DMA_CITER_ELINKNO_CITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKNO_CITER_SHIFT
))&
DMA_CITER_ELINKNO_CITER_MASK
)

	)

5532 
	#DMA_CITER_ELINKNO_ELINK_MASK
 0x8000u

	)

5533 
	#DMA_CITER_ELINKNO_ELINK_SHIFT
 15

	)

5535 
	#DMA_CITER_ELINKYES_CITER_MASK
 0x1FFu

	)

5536 
	#DMA_CITER_ELINKYES_CITER_SHIFT
 0

	)

5537 
	#DMA_CITER_ELINKYES_CITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKYES_CITER_SHIFT
))&
DMA_CITER_ELINKYES_CITER_MASK
)

	)

5538 
	#DMA_CITER_ELINKYES_LINKCH_MASK
 0x3E00u

	)

5539 
	#DMA_CITER_ELINKYES_LINKCH_SHIFT
 9

	)

5540 
	#DMA_CITER_ELINKYES_LINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKYES_LINKCH_SHIFT
))&
DMA_CITER_ELINKYES_LINKCH_MASK
)

	)

5541 
	#DMA_CITER_ELINKYES_ELINK_MASK
 0x8000u

	)

5542 
	#DMA_CITER_ELINKYES_ELINK_SHIFT
 15

	)

5544 
	#DMA_DLAST_SGA_DLASTSGA_MASK
 0xFFFFFFFFu

	)

5545 
	#DMA_DLAST_SGA_DLASTSGA_SHIFT
 0

	)

5546 
	#DMA_DLAST_SGA_DLASTSGA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_DLAST_SGA_DLASTSGA_SHIFT
))&
DMA_DLAST_SGA_DLASTSGA_MASK
)

	)

5548 
	#DMA_CSR_START_MASK
 0x1u

	)

5549 
	#DMA_CSR_START_SHIFT
 0

	)

5550 
	#DMA_CSR_INTMAJOR_MASK
 0x2u

	)

5551 
	#DMA_CSR_INTMAJOR_SHIFT
 1

	)

5552 
	#DMA_CSR_INTHALF_MASK
 0x4u

	)

5553 
	#DMA_CSR_INTHALF_SHIFT
 2

	)

5554 
	#DMA_CSR_DREQ_MASK
 0x8u

	)

5555 
	#DMA_CSR_DREQ_SHIFT
 3

	)

5556 
	#DMA_CSR_ESG_MASK
 0x10u

	)

5557 
	#DMA_CSR_ESG_SHIFT
 4

	)

5558 
	#DMA_CSR_MAJORELINK_MASK
 0x20u

	)

5559 
	#DMA_CSR_MAJORELINK_SHIFT
 5

	)

5560 
	#DMA_CSR_ACTIVE_MASK
 0x40u

	)

5561 
	#DMA_CSR_ACTIVE_SHIFT
 6

	)

5562 
	#DMA_CSR_DONE_MASK
 0x80u

	)

5563 
	#DMA_CSR_DONE_SHIFT
 7

	)

5564 
	#DMA_CSR_MAJORLINKCH_MASK
 0x1F00u

	)

5565 
	#DMA_CSR_MAJORLINKCH_SHIFT
 8

	)

5566 
	#DMA_CSR_MAJORLINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CSR_MAJORLINKCH_SHIFT
))&
DMA_CSR_MAJORLINKCH_MASK
)

	)

5567 
	#DMA_CSR_BWC_MASK
 0xC000u

	)

5568 
	#DMA_CSR_BWC_SHIFT
 14

	)

5569 
	#DMA_CSR_BWC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CSR_BWC_SHIFT
))&
DMA_CSR_BWC_MASK
)

	)

5571 
	#DMA_BITER_ELINKNO_BITER_MASK
 0x7FFFu

	)

5572 
	#DMA_BITER_ELINKNO_BITER_SHIFT
 0

	)

5573 
	#DMA_BITER_ELINKNO_BITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKNO_BITER_SHIFT
))&
DMA_BITER_ELINKNO_BITER_MASK
)

	)

5574 
	#DMA_BITER_ELINKNO_ELINK_MASK
 0x8000u

	)

5575 
	#DMA_BITER_ELINKNO_ELINK_SHIFT
 15

	)

5577 
	#DMA_BITER_ELINKYES_BITER_MASK
 0x1FFu

	)

5578 
	#DMA_BITER_ELINKYES_BITER_SHIFT
 0

	)

5579 
	#DMA_BITER_ELINKYES_BITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKYES_BITER_SHIFT
))&
DMA_BITER_ELINKYES_BITER_MASK
)

	)

5580 
	#DMA_BITER_ELINKYES_LINKCH_MASK
 0x3E00u

	)

5581 
	#DMA_BITER_ELINKYES_LINKCH_SHIFT
 9

	)

5582 
	#DMA_BITER_ELINKYES_LINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKYES_LINKCH_SHIFT
))&
DMA_BITER_ELINKYES_LINKCH_MASK
)

	)

5583 
	#DMA_BITER_ELINKYES_ELINK_MASK
 0x8000u

	)

5584 
	#DMA_BITER_ELINKYES_ELINK_SHIFT
 15

	)

5593 
	#DMA_BASE_PTR
 ((
DMA_MemM­PŒ
)0x40008000u)

	)

5595 
	#DMA_BASE_PTRS
 { 
DMA_BASE_PTR
 }

	)

5609 
	#DMA_CR
 
	`DMA_CR_REG
(
DMA_BASE_PTR
)

	)

5610 
	#DMA_ES
 
	`DMA_ES_REG
(
DMA_BASE_PTR
)

	)

5611 
	#DMA_ERQ
 
	`DMA_ERQ_REG
(
DMA_BASE_PTR
)

	)

5612 
	#DMA_EEI
 
	`DMA_EEI_REG
(
DMA_BASE_PTR
)

	)

5613 
	#DMA_CEEI
 
	`DMA_CEEI_REG
(
DMA_BASE_PTR
)

	)

5614 
	#DMA_SEEI
 
	`DMA_SEEI_REG
(
DMA_BASE_PTR
)

	)

5615 
	#DMA_CERQ
 
	`DMA_CERQ_REG
(
DMA_BASE_PTR
)

	)

5616 
	#DMA_SERQ
 
	`DMA_SERQ_REG
(
DMA_BASE_PTR
)

	)

5617 
	#DMA_CDNE
 
	`DMA_CDNE_REG
(
DMA_BASE_PTR
)

	)

5618 
	#DMA_SSRT
 
	`DMA_SSRT_REG
(
DMA_BASE_PTR
)

	)

5619 
	#DMA_CERR
 
	`DMA_CERR_REG
(
DMA_BASE_PTR
)

	)

5620 
	#DMA_CINT
 
	`DMA_CINT_REG
(
DMA_BASE_PTR
)

	)

5621 
	#DMA_INT
 
	`DMA_INT_REG
(
DMA_BASE_PTR
)

	)

5622 
	#DMA_ERR
 
	`DMA_ERR_REG
(
DMA_BASE_PTR
)

	)

5623 
	#DMA_HRS
 
	`DMA_HRS_REG
(
DMA_BASE_PTR
)

	)

5624 
	#DMA_DCHPRI3
 
	`DMA_DCHPRI3_REG
(
DMA_BASE_PTR
)

	)

5625 
	#DMA_DCHPRI2
 
	`DMA_DCHPRI2_REG
(
DMA_BASE_PTR
)

	)

5626 
	#DMA_DCHPRI1
 
	`DMA_DCHPRI1_REG
(
DMA_BASE_PTR
)

	)

5627 
	#DMA_DCHPRI0
 
	`DMA_DCHPRI0_REG
(
DMA_BASE_PTR
)

	)

5628 
	#DMA_DCHPRI7
 
	`DMA_DCHPRI7_REG
(
DMA_BASE_PTR
)

	)

5629 
	#DMA_DCHPRI6
 
	`DMA_DCHPRI6_REG
(
DMA_BASE_PTR
)

	)

5630 
	#DMA_DCHPRI5
 
	`DMA_DCHPRI5_REG
(
DMA_BASE_PTR
)

	)

5631 
	#DMA_DCHPRI4
 
	`DMA_DCHPRI4_REG
(
DMA_BASE_PTR
)

	)

5632 
	#DMA_DCHPRI11
 
	`DMA_DCHPRI11_REG
(
DMA_BASE_PTR
)

	)

5633 
	#DMA_DCHPRI10
 
	`DMA_DCHPRI10_REG
(
DMA_BASE_PTR
)

	)

5634 
	#DMA_DCHPRI9
 
	`DMA_DCHPRI9_REG
(
DMA_BASE_PTR
)

	)

5635 
	#DMA_DCHPRI8
 
	`DMA_DCHPRI8_REG
(
DMA_BASE_PTR
)

	)

5636 
	#DMA_DCHPRI15
 
	`DMA_DCHPRI15_REG
(
DMA_BASE_PTR
)

	)

5637 
	#DMA_DCHPRI14
 
	`DMA_DCHPRI14_REG
(
DMA_BASE_PTR
)

	)

5638 
	#DMA_DCHPRI13
 
	`DMA_DCHPRI13_REG
(
DMA_BASE_PTR
)

	)

5639 
	#DMA_DCHPRI12
 
	`DMA_DCHPRI12_REG
(
DMA_BASE_PTR
)

	)

5640 
	#DMA_DCHPRI19
 
	`DMA_DCHPRI19_REG
(
DMA_BASE_PTR
)

	)

5641 
	#DMA_DCHPRI18
 
	`DMA_DCHPRI18_REG
(
DMA_BASE_PTR
)

	)

5642 
	#DMA_DCHPRI17
 
	`DMA_DCHPRI17_REG
(
DMA_BASE_PTR
)

	)

5643 
	#DMA_DCHPRI16
 
	`DMA_DCHPRI16_REG
(
DMA_BASE_PTR
)

	)

5644 
	#DMA_DCHPRI23
 
	`DMA_DCHPRI23_REG
(
DMA_BASE_PTR
)

	)

5645 
	#DMA_DCHPRI22
 
	`DMA_DCHPRI22_REG
(
DMA_BASE_PTR
)

	)

5646 
	#DMA_DCHPRI21
 
	`DMA_DCHPRI21_REG
(
DMA_BASE_PTR
)

	)

5647 
	#DMA_DCHPRI20
 
	`DMA_DCHPRI20_REG
(
DMA_BASE_PTR
)

	)

5648 
	#DMA_DCHPRI27
 
	`DMA_DCHPRI27_REG
(
DMA_BASE_PTR
)

	)

5649 
	#DMA_DCHPRI26
 
	`DMA_DCHPRI26_REG
(
DMA_BASE_PTR
)

	)

5650 
	#DMA_DCHPRI25
 
	`DMA_DCHPRI25_REG
(
DMA_BASE_PTR
)

	)

5651 
	#DMA_DCHPRI24
 
	`DMA_DCHPRI24_REG
(
DMA_BASE_PTR
)

	)

5652 
	#DMA_DCHPRI31
 
	`DMA_DCHPRI31_REG
(
DMA_BASE_PTR
)

	)

5653 
	#DMA_DCHPRI30
 
	`DMA_DCHPRI30_REG
(
DMA_BASE_PTR
)

	)

5654 
	#DMA_DCHPRI29
 
	`DMA_DCHPRI29_REG
(
DMA_BASE_PTR
)

	)

5655 
	#DMA_DCHPRI28
 
	`DMA_DCHPRI28_REG
(
DMA_BASE_PTR
)

	)

5656 
	#DMA_TCD0_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,0)

	)

5657 
	#DMA_TCD0_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,0)

	)

5658 
	#DMA_TCD0_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,0)

	)

5659 
	#DMA_TCD0_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,0)

	)

5660 
	#DMA_TCD0_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,0)

	)

5661 
	#DMA_TCD0_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,0)

	)

5662 
	#DMA_TCD0_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,0)

	)

5663 
	#DMA_TCD0_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,0)

	)

5664 
	#DMA_TCD0_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,0)

	)

5665 
	#DMA_TCD0_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,0)

	)

5666 
	#DMA_TCD0_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,0)

	)

5667 
	#DMA_TCD0_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,0)

	)

5668 
	#DMA_TCD0_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,0)

	)

5669 
	#DMA_TCD0_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,0)

	)

5670 
	#DMA_TCD0_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,0)

	)

5671 
	#DMA_TCD1_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,1)

	)

5672 
	#DMA_TCD1_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,1)

	)

5673 
	#DMA_TCD1_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,1)

	)

5674 
	#DMA_TCD1_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,1)

	)

5675 
	#DMA_TCD1_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,1)

	)

5676 
	#DMA_TCD1_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,1)

	)

5677 
	#DMA_TCD1_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,1)

	)

5678 
	#DMA_TCD1_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,1)

	)

5679 
	#DMA_TCD1_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,1)

	)

5680 
	#DMA_TCD1_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,1)

	)

5681 
	#DMA_TCD1_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,1)

	)

5682 
	#DMA_TCD1_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,1)

	)

5683 
	#DMA_TCD1_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,1)

	)

5684 
	#DMA_TCD1_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,1)

	)

5685 
	#DMA_TCD1_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,1)

	)

5686 
	#DMA_TCD2_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,2)

	)

5687 
	#DMA_TCD2_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,2)

	)

5688 
	#DMA_TCD2_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,2)

	)

5689 
	#DMA_TCD2_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,2)

	)

5690 
	#DMA_TCD2_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,2)

	)

5691 
	#DMA_TCD2_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,2)

	)

5692 
	#DMA_TCD2_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,2)

	)

5693 
	#DMA_TCD2_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,2)

	)

5694 
	#DMA_TCD2_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,2)

	)

5695 
	#DMA_TCD2_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,2)

	)

5696 
	#DMA_TCD2_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,2)

	)

5697 
	#DMA_TCD2_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,2)

	)

5698 
	#DMA_TCD2_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,2)

	)

5699 
	#DMA_TCD2_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,2)

	)

5700 
	#DMA_TCD2_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,2)

	)

5701 
	#DMA_TCD3_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,3)

	)

5702 
	#DMA_TCD3_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,3)

	)

5703 
	#DMA_TCD3_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,3)

	)

5704 
	#DMA_TCD3_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,3)

	)

5705 
	#DMA_TCD3_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,3)

	)

5706 
	#DMA_TCD3_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,3)

	)

5707 
	#DMA_TCD3_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,3)

	)

5708 
	#DMA_TCD3_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,3)

	)

5709 
	#DMA_TCD3_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,3)

	)

5710 
	#DMA_TCD3_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,3)

	)

5711 
	#DMA_TCD3_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,3)

	)

5712 
	#DMA_TCD3_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,3)

	)

5713 
	#DMA_TCD3_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,3)

	)

5714 
	#DMA_TCD3_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,3)

	)

5715 
	#DMA_TCD3_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,3)

	)

5716 
	#DMA_TCD4_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,4)

	)

5717 
	#DMA_TCD4_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,4)

	)

5718 
	#DMA_TCD4_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,4)

	)

5719 
	#DMA_TCD4_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,4)

	)

5720 
	#DMA_TCD4_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,4)

	)

5721 
	#DMA_TCD4_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,4)

	)

5722 
	#DMA_TCD4_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,4)

	)

5723 
	#DMA_TCD4_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,4)

	)

5724 
	#DMA_TCD4_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,4)

	)

5725 
	#DMA_TCD4_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,4)

	)

5726 
	#DMA_TCD4_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,4)

	)

5727 
	#DMA_TCD4_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,4)

	)

5728 
	#DMA_TCD4_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,4)

	)

5729 
	#DMA_TCD4_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,4)

	)

5730 
	#DMA_TCD4_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,4)

	)

5731 
	#DMA_TCD5_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,5)

	)

5732 
	#DMA_TCD5_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,5)

	)

5733 
	#DMA_TCD5_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,5)

	)

5734 
	#DMA_TCD5_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,5)

	)

5735 
	#DMA_TCD5_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,5)

	)

5736 
	#DMA_TCD5_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,5)

	)

5737 
	#DMA_TCD5_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,5)

	)

5738 
	#DMA_TCD5_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,5)

	)

5739 
	#DMA_TCD5_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,5)

	)

5740 
	#DMA_TCD5_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,5)

	)

5741 
	#DMA_TCD5_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,5)

	)

5742 
	#DMA_TCD5_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,5)

	)

5743 
	#DMA_TCD5_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,5)

	)

5744 
	#DMA_TCD5_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,5)

	)

5745 
	#DMA_TCD5_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,5)

	)

5746 
	#DMA_TCD6_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,6)

	)

5747 
	#DMA_TCD6_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,6)

	)

5748 
	#DMA_TCD6_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,6)

	)

5749 
	#DMA_TCD6_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,6)

	)

5750 
	#DMA_TCD6_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,6)

	)

5751 
	#DMA_TCD6_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,6)

	)

5752 
	#DMA_TCD6_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,6)

	)

5753 
	#DMA_TCD6_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,6)

	)

5754 
	#DMA_TCD6_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,6)

	)

5755 
	#DMA_TCD6_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,6)

	)

5756 
	#DMA_TCD6_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,6)

	)

5757 
	#DMA_TCD6_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,6)

	)

5758 
	#DMA_TCD6_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,6)

	)

5759 
	#DMA_TCD6_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,6)

	)

5760 
	#DMA_TCD6_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,6)

	)

5761 
	#DMA_TCD7_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,7)

	)

5762 
	#DMA_TCD7_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,7)

	)

5763 
	#DMA_TCD7_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,7)

	)

5764 
	#DMA_TCD7_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,7)

	)

5765 
	#DMA_TCD7_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,7)

	)

5766 
	#DMA_TCD7_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,7)

	)

5767 
	#DMA_TCD7_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,7)

	)

5768 
	#DMA_TCD7_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,7)

	)

5769 
	#DMA_TCD7_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,7)

	)

5770 
	#DMA_TCD7_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,7)

	)

5771 
	#DMA_TCD7_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,7)

	)

5772 
	#DMA_TCD7_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,7)

	)

5773 
	#DMA_TCD7_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,7)

	)

5774 
	#DMA_TCD7_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,7)

	)

5775 
	#DMA_TCD7_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,7)

	)

5776 
	#DMA_TCD8_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,8)

	)

5777 
	#DMA_TCD8_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,8)

	)

5778 
	#DMA_TCD8_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,8)

	)

5779 
	#DMA_TCD8_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,8)

	)

5780 
	#DMA_TCD8_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,8)

	)

5781 
	#DMA_TCD8_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,8)

	)

5782 
	#DMA_TCD8_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,8)

	)

5783 
	#DMA_TCD8_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,8)

	)

5784 
	#DMA_TCD8_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,8)

	)

5785 
	#DMA_TCD8_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,8)

	)

5786 
	#DMA_TCD8_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,8)

	)

5787 
	#DMA_TCD8_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,8)

	)

5788 
	#DMA_TCD8_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,8)

	)

5789 
	#DMA_TCD8_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,8)

	)

5790 
	#DMA_TCD8_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,8)

	)

5791 
	#DMA_TCD9_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,9)

	)

5792 
	#DMA_TCD9_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,9)

	)

5793 
	#DMA_TCD9_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,9)

	)

5794 
	#DMA_TCD9_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,9)

	)

5795 
	#DMA_TCD9_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,9)

	)

5796 
	#DMA_TCD9_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,9)

	)

5797 
	#DMA_TCD9_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,9)

	)

5798 
	#DMA_TCD9_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,9)

	)

5799 
	#DMA_TCD9_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,9)

	)

5800 
	#DMA_TCD9_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,9)

	)

5801 
	#DMA_TCD9_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,9)

	)

5802 
	#DMA_TCD9_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,9)

	)

5803 
	#DMA_TCD9_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,9)

	)

5804 
	#DMA_TCD9_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,9)

	)

5805 
	#DMA_TCD9_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,9)

	)

5806 
	#DMA_TCD10_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,10)

	)

5807 
	#DMA_TCD10_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,10)

	)

5808 
	#DMA_TCD10_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,10)

	)

5809 
	#DMA_TCD10_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,10)

	)

5810 
	#DMA_TCD10_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,10)

	)

5811 
	#DMA_TCD10_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,10)

	)

5812 
	#DMA_TCD10_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,10)

	)

5813 
	#DMA_TCD10_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,10)

	)

5814 
	#DMA_TCD10_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,10)

	)

5815 
	#DMA_TCD10_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,10)

	)

5816 
	#DMA_TCD10_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,10)

	)

5817 
	#DMA_TCD10_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,10)

	)

5818 
	#DMA_TCD10_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,10)

	)

5819 
	#DMA_TCD10_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,10)

	)

5820 
	#DMA_TCD10_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,10)

	)

5821 
	#DMA_TCD11_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,11)

	)

5822 
	#DMA_TCD11_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,11)

	)

5823 
	#DMA_TCD11_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,11)

	)

5824 
	#DMA_TCD11_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,11)

	)

5825 
	#DMA_TCD11_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,11)

	)

5826 
	#DMA_TCD11_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,11)

	)

5827 
	#DMA_TCD11_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,11)

	)

5828 
	#DMA_TCD11_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,11)

	)

5829 
	#DMA_TCD11_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,11)

	)

5830 
	#DMA_TCD11_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,11)

	)

5831 
	#DMA_TCD11_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,11)

	)

5832 
	#DMA_TCD11_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,11)

	)

5833 
	#DMA_TCD11_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,11)

	)

5834 
	#DMA_TCD11_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,11)

	)

5835 
	#DMA_TCD11_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,11)

	)

5836 
	#DMA_TCD12_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,12)

	)

5837 
	#DMA_TCD12_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,12)

	)

5838 
	#DMA_TCD12_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,12)

	)

5839 
	#DMA_TCD12_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,12)

	)

5840 
	#DMA_TCD12_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,12)

	)

5841 
	#DMA_TCD12_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,12)

	)

5842 
	#DMA_TCD12_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,12)

	)

5843 
	#DMA_TCD12_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,12)

	)

5844 
	#DMA_TCD12_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,12)

	)

5845 
	#DMA_TCD12_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,12)

	)

5846 
	#DMA_TCD12_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,12)

	)

5847 
	#DMA_TCD12_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,12)

	)

5848 
	#DMA_TCD12_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,12)

	)

5849 
	#DMA_TCD12_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,12)

	)

5850 
	#DMA_TCD12_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,12)

	)

5851 
	#DMA_TCD13_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,13)

	)

5852 
	#DMA_TCD13_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,13)

	)

5853 
	#DMA_TCD13_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,13)

	)

5854 
	#DMA_TCD13_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,13)

	)

5855 
	#DMA_TCD13_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,13)

	)

5856 
	#DMA_TCD13_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,13)

	)

5857 
	#DMA_TCD13_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,13)

	)

5858 
	#DMA_TCD13_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,13)

	)

5859 
	#DMA_TCD13_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,13)

	)

5860 
	#DMA_TCD13_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,13)

	)

5861 
	#DMA_TCD13_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,13)

	)

5862 
	#DMA_TCD13_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,13)

	)

5863 
	#DMA_TCD13_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,13)

	)

5864 
	#DMA_TCD13_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,13)

	)

5865 
	#DMA_TCD13_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,13)

	)

5866 
	#DMA_TCD14_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,14)

	)

5867 
	#DMA_TCD14_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,14)

	)

5868 
	#DMA_TCD14_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,14)

	)

5869 
	#DMA_TCD14_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,14)

	)

5870 
	#DMA_TCD14_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,14)

	)

5871 
	#DMA_TCD14_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,14)

	)

5872 
	#DMA_TCD14_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,14)

	)

5873 
	#DMA_TCD14_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,14)

	)

5874 
	#DMA_TCD14_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,14)

	)

5875 
	#DMA_TCD14_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,14)

	)

5876 
	#DMA_TCD14_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,14)

	)

5877 
	#DMA_TCD14_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,14)

	)

5878 
	#DMA_TCD14_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,14)

	)

5879 
	#DMA_TCD14_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,14)

	)

5880 
	#DMA_TCD14_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,14)

	)

5881 
	#DMA_TCD15_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,15)

	)

5882 
	#DMA_TCD15_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,15)

	)

5883 
	#DMA_TCD15_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,15)

	)

5884 
	#DMA_TCD15_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,15)

	)

5885 
	#DMA_TCD15_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,15)

	)

5886 
	#DMA_TCD15_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,15)

	)

5887 
	#DMA_TCD15_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,15)

	)

5888 
	#DMA_TCD15_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,15)

	)

5889 
	#DMA_TCD15_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,15)

	)

5890 
	#DMA_TCD15_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,15)

	)

5891 
	#DMA_TCD15_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,15)

	)

5892 
	#DMA_TCD15_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,15)

	)

5893 
	#DMA_TCD15_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,15)

	)

5894 
	#DMA_TCD15_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,15)

	)

5895 
	#DMA_TCD15_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,15)

	)

5896 
	#DMA_TCD16_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,16)

	)

5897 
	#DMA_TCD16_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,16)

	)

5898 
	#DMA_TCD16_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,16)

	)

5899 
	#DMA_TCD16_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,16)

	)

5900 
	#DMA_TCD16_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,16)

	)

5901 
	#DMA_TCD16_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,16)

	)

5902 
	#DMA_TCD16_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,16)

	)

5903 
	#DMA_TCD16_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,16)

	)

5904 
	#DMA_TCD16_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,16)

	)

5905 
	#DMA_TCD16_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,16)

	)

5906 
	#DMA_TCD16_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,16)

	)

5907 
	#DMA_TCD16_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,16)

	)

5908 
	#DMA_TCD16_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,16)

	)

5909 
	#DMA_TCD16_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,16)

	)

5910 
	#DMA_TCD16_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,16)

	)

5911 
	#DMA_TCD17_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,17)

	)

5912 
	#DMA_TCD17_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,17)

	)

5913 
	#DMA_TCD17_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,17)

	)

5914 
	#DMA_TCD17_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,17)

	)

5915 
	#DMA_TCD17_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,17)

	)

5916 
	#DMA_TCD17_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,17)

	)

5917 
	#DMA_TCD17_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,17)

	)

5918 
	#DMA_TCD17_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,17)

	)

5919 
	#DMA_TCD17_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,17)

	)

5920 
	#DMA_TCD17_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,17)

	)

5921 
	#DMA_TCD17_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,17)

	)

5922 
	#DMA_TCD17_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,17)

	)

5923 
	#DMA_TCD17_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,17)

	)

5924 
	#DMA_TCD17_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,17)

	)

5925 
	#DMA_TCD17_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,17)

	)

5926 
	#DMA_TCD18_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,18)

	)

5927 
	#DMA_TCD18_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,18)

	)

5928 
	#DMA_TCD18_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,18)

	)

5929 
	#DMA_TCD18_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,18)

	)

5930 
	#DMA_TCD18_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,18)

	)

5931 
	#DMA_TCD18_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,18)

	)

5932 
	#DMA_TCD18_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,18)

	)

5933 
	#DMA_TCD18_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,18)

	)

5934 
	#DMA_TCD18_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,18)

	)

5935 
	#DMA_TCD18_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,18)

	)

5936 
	#DMA_TCD18_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,18)

	)

5937 
	#DMA_TCD18_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,18)

	)

5938 
	#DMA_TCD18_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,18)

	)

5939 
	#DMA_TCD18_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,18)

	)

5940 
	#DMA_TCD18_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,18)

	)

5941 
	#DMA_TCD19_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,19)

	)

5942 
	#DMA_TCD19_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,19)

	)

5943 
	#DMA_TCD19_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,19)

	)

5944 
	#DMA_TCD19_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,19)

	)

5945 
	#DMA_TCD19_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,19)

	)

5946 
	#DMA_TCD19_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,19)

	)

5947 
	#DMA_TCD19_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,19)

	)

5948 
	#DMA_TCD19_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,19)

	)

5949 
	#DMA_TCD19_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,19)

	)

5950 
	#DMA_TCD19_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,19)

	)

5951 
	#DMA_TCD19_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,19)

	)

5952 
	#DMA_TCD19_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,19)

	)

5953 
	#DMA_TCD19_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,19)

	)

5954 
	#DMA_TCD19_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,19)

	)

5955 
	#DMA_TCD19_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,19)

	)

5956 
	#DMA_TCD20_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,20)

	)

5957 
	#DMA_TCD20_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,20)

	)

5958 
	#DMA_TCD20_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,20)

	)

5959 
	#DMA_TCD20_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,20)

	)

5960 
	#DMA_TCD20_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,20)

	)

5961 
	#DMA_TCD20_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,20)

	)

5962 
	#DMA_TCD20_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,20)

	)

5963 
	#DMA_TCD20_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,20)

	)

5964 
	#DMA_TCD20_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,20)

	)

5965 
	#DMA_TCD20_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,20)

	)

5966 
	#DMA_TCD20_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,20)

	)

5967 
	#DMA_TCD20_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,20)

	)

5968 
	#DMA_TCD20_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,20)

	)

5969 
	#DMA_TCD20_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,20)

	)

5970 
	#DMA_TCD20_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,20)

	)

5971 
	#DMA_TCD21_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,21)

	)

5972 
	#DMA_TCD21_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,21)

	)

5973 
	#DMA_TCD21_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,21)

	)

5974 
	#DMA_TCD21_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,21)

	)

5975 
	#DMA_TCD21_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,21)

	)

5976 
	#DMA_TCD21_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,21)

	)

5977 
	#DMA_TCD21_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,21)

	)

5978 
	#DMA_TCD21_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,21)

	)

5979 
	#DMA_TCD21_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,21)

	)

5980 
	#DMA_TCD21_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,21)

	)

5981 
	#DMA_TCD21_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,21)

	)

5982 
	#DMA_TCD21_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,21)

	)

5983 
	#DMA_TCD21_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,21)

	)

5984 
	#DMA_TCD21_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,21)

	)

5985 
	#DMA_TCD21_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,21)

	)

5986 
	#DMA_TCD22_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,22)

	)

5987 
	#DMA_TCD22_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,22)

	)

5988 
	#DMA_TCD22_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,22)

	)

5989 
	#DMA_TCD22_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,22)

	)

5990 
	#DMA_TCD22_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,22)

	)

5991 
	#DMA_TCD22_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,22)

	)

5992 
	#DMA_TCD22_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,22)

	)

5993 
	#DMA_TCD22_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,22)

	)

5994 
	#DMA_TCD22_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,22)

	)

5995 
	#DMA_TCD22_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,22)

	)

5996 
	#DMA_TCD22_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,22)

	)

5997 
	#DMA_TCD22_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,22)

	)

5998 
	#DMA_TCD22_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,22)

	)

5999 
	#DMA_TCD22_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,22)

	)

6000 
	#DMA_TCD22_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,22)

	)

6001 
	#DMA_TCD23_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,23)

	)

6002 
	#DMA_TCD23_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,23)

	)

6003 
	#DMA_TCD23_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,23)

	)

6004 
	#DMA_TCD23_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,23)

	)

6005 
	#DMA_TCD23_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,23)

	)

6006 
	#DMA_TCD23_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,23)

	)

6007 
	#DMA_TCD23_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,23)

	)

6008 
	#DMA_TCD23_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,23)

	)

6009 
	#DMA_TCD23_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,23)

	)

6010 
	#DMA_TCD23_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,23)

	)

6011 
	#DMA_TCD23_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,23)

	)

6012 
	#DMA_TCD23_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,23)

	)

6013 
	#DMA_TCD23_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,23)

	)

6014 
	#DMA_TCD23_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,23)

	)

6015 
	#DMA_TCD23_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,23)

	)

6016 
	#DMA_TCD24_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,24)

	)

6017 
	#DMA_TCD24_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,24)

	)

6018 
	#DMA_TCD24_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,24)

	)

6019 
	#DMA_TCD24_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,24)

	)

6020 
	#DMA_TCD24_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,24)

	)

6021 
	#DMA_TCD24_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,24)

	)

6022 
	#DMA_TCD24_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,24)

	)

6023 
	#DMA_TCD24_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,24)

	)

6024 
	#DMA_TCD24_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,24)

	)

6025 
	#DMA_TCD24_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,24)

	)

6026 
	#DMA_TCD24_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,24)

	)

6027 
	#DMA_TCD24_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,24)

	)

6028 
	#DMA_TCD24_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,24)

	)

6029 
	#DMA_TCD24_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,24)

	)

6030 
	#DMA_TCD24_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,24)

	)

6031 
	#DMA_TCD25_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,25)

	)

6032 
	#DMA_TCD25_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,25)

	)

6033 
	#DMA_TCD25_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,25)

	)

6034 
	#DMA_TCD25_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,25)

	)

6035 
	#DMA_TCD25_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,25)

	)

6036 
	#DMA_TCD25_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,25)

	)

6037 
	#DMA_TCD25_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,25)

	)

6038 
	#DMA_TCD25_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,25)

	)

6039 
	#DMA_TCD25_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,25)

	)

6040 
	#DMA_TCD25_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,25)

	)

6041 
	#DMA_TCD25_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,25)

	)

6042 
	#DMA_TCD25_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,25)

	)

6043 
	#DMA_TCD25_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,25)

	)

6044 
	#DMA_TCD25_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,25)

	)

6045 
	#DMA_TCD25_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,25)

	)

6046 
	#DMA_TCD26_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,26)

	)

6047 
	#DMA_TCD26_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,26)

	)

6048 
	#DMA_TCD26_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,26)

	)

6049 
	#DMA_TCD26_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,26)

	)

6050 
	#DMA_TCD26_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,26)

	)

6051 
	#DMA_TCD26_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,26)

	)

6052 
	#DMA_TCD26_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,26)

	)

6053 
	#DMA_TCD26_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,26)

	)

6054 
	#DMA_TCD26_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,26)

	)

6055 
	#DMA_TCD26_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,26)

	)

6056 
	#DMA_TCD26_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,26)

	)

6057 
	#DMA_TCD26_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,26)

	)

6058 
	#DMA_TCD26_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,26)

	)

6059 
	#DMA_TCD26_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,26)

	)

6060 
	#DMA_TCD26_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,26)

	)

6061 
	#DMA_TCD27_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,27)

	)

6062 
	#DMA_TCD27_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,27)

	)

6063 
	#DMA_TCD27_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,27)

	)

6064 
	#DMA_TCD27_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,27)

	)

6065 
	#DMA_TCD27_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,27)

	)

6066 
	#DMA_TCD27_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,27)

	)

6067 
	#DMA_TCD27_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,27)

	)

6068 
	#DMA_TCD27_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,27)

	)

6069 
	#DMA_TCD27_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,27)

	)

6070 
	#DMA_TCD27_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,27)

	)

6071 
	#DMA_TCD27_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,27)

	)

6072 
	#DMA_TCD27_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,27)

	)

6073 
	#DMA_TCD27_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,27)

	)

6074 
	#DMA_TCD27_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,27)

	)

6075 
	#DMA_TCD27_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,27)

	)

6076 
	#DMA_TCD28_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,28)

	)

6077 
	#DMA_TCD28_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,28)

	)

6078 
	#DMA_TCD28_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,28)

	)

6079 
	#DMA_TCD28_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,28)

	)

6080 
	#DMA_TCD28_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,28)

	)

6081 
	#DMA_TCD28_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,28)

	)

6082 
	#DMA_TCD28_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,28)

	)

6083 
	#DMA_TCD28_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,28)

	)

6084 
	#DMA_TCD28_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,28)

	)

6085 
	#DMA_TCD28_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,28)

	)

6086 
	#DMA_TCD28_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,28)

	)

6087 
	#DMA_TCD28_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,28)

	)

6088 
	#DMA_TCD28_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,28)

	)

6089 
	#DMA_TCD28_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,28)

	)

6090 
	#DMA_TCD28_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,28)

	)

6091 
	#DMA_TCD29_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,29)

	)

6092 
	#DMA_TCD29_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,29)

	)

6093 
	#DMA_TCD29_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,29)

	)

6094 
	#DMA_TCD29_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,29)

	)

6095 
	#DMA_TCD29_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,29)

	)

6096 
	#DMA_TCD29_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,29)

	)

6097 
	#DMA_TCD29_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,29)

	)

6098 
	#DMA_TCD29_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,29)

	)

6099 
	#DMA_TCD29_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,29)

	)

6100 
	#DMA_TCD29_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,29)

	)

6101 
	#DMA_TCD29_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,29)

	)

6102 
	#DMA_TCD29_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,29)

	)

6103 
	#DMA_TCD29_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,29)

	)

6104 
	#DMA_TCD29_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,29)

	)

6105 
	#DMA_TCD29_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,29)

	)

6106 
	#DMA_TCD30_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,30)

	)

6107 
	#DMA_TCD30_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,30)

	)

6108 
	#DMA_TCD30_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,30)

	)

6109 
	#DMA_TCD30_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,30)

	)

6110 
	#DMA_TCD30_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,30)

	)

6111 
	#DMA_TCD30_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,30)

	)

6112 
	#DMA_TCD30_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,30)

	)

6113 
	#DMA_TCD30_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,30)

	)

6114 
	#DMA_TCD30_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,30)

	)

6115 
	#DMA_TCD30_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,30)

	)

6116 
	#DMA_TCD30_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,30)

	)

6117 
	#DMA_TCD30_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,30)

	)

6118 
	#DMA_TCD30_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,30)

	)

6119 
	#DMA_TCD30_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,30)

	)

6120 
	#DMA_TCD30_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,30)

	)

6121 
	#DMA_TCD31_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,31)

	)

6122 
	#DMA_TCD31_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,31)

	)

6123 
	#DMA_TCD31_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,31)

	)

6124 
	#DMA_TCD31_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,31)

	)

6125 
	#DMA_TCD31_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,31)

	)

6126 
	#DMA_TCD31_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,31)

	)

6127 
	#DMA_TCD31_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,31)

	)

6128 
	#DMA_TCD31_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,31)

	)

6129 
	#DMA_TCD31_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,31)

	)

6130 
	#DMA_TCD31_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,31)

	)

6131 
	#DMA_TCD31_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,31)

	)

6132 
	#DMA_TCD31_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,31)

	)

6133 
	#DMA_TCD31_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,31)

	)

6134 
	#DMA_TCD31_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,31)

	)

6135 
	#DMA_TCD31_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,31)

	)

6138 
	#DMA_SADDR
(
šdex
è
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,šdex)

	)

6139 
	#DMA_SOFF
(
šdex
è
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,šdex)

	)

6140 
	#DMA_ATTR
(
šdex
è
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,šdex)

	)

6141 
	#DMA_NBYTES_MLNO
(
šdex
è
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6142 
	#DMA_NBYTES_MLOFFNO
(
šdex
è
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6143 
	#DMA_NBYTES_MLOFFYES
(
šdex
è
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6144 
	#DMA_SLAST
(
šdex
è
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,šdex)

	)

6145 
	#DMA_DADDR
(
šdex
è
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,šdex)

	)

6146 
	#DMA_DOFF
(
šdex
è
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,šdex)

	)

6147 
	#DMA_CITER_ELINKNO
(
šdex
è
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6148 
	#DMA_CITER_ELINKYES
(
šdex
è
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6149 
	#DMA_DLAST_SGA
(
šdex
è
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,šdex)

	)

6150 
	#DMA_CSR
(
šdex
è
	`DMA_CSR_REG
(
DMA_BASE_PTR
,šdex)

	)

6151 
	#DMA_BITER_ELINKNO
(
šdex
è
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6152 
	#DMA_BITER_ELINKYES
(
šdex
è
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6174 
	sDMAMUX_MemM­
 {

6175 
ušt8_t
 
	mCHCFG
[16];

6176 } vÞ©ž*
	tDMAMUX_MemM­PŒ
;

6189 
	#DMAMUX_CHCFG_REG
(
ba£
,
šdex
è((ba£)->
CHCFG
[šdex])

	)

6206 
	#DMAMUX_CHCFG_SOURCE_MASK
 0x3Fu

	)

6207 
	#DMAMUX_CHCFG_SOURCE_SHIFT
 0

	)

6208 
	#DMAMUX_CHCFG_SOURCE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMAMUX_CHCFG_SOURCE_SHIFT
))&
DMAMUX_CHCFG_SOURCE_MASK
)

	)

6209 
	#DMAMUX_CHCFG_TRIG_MASK
 0x40u

	)

6210 
	#DMAMUX_CHCFG_TRIG_SHIFT
 6

	)

6211 
	#DMAMUX_CHCFG_ENBL_MASK
 0x80u

	)

6212 
	#DMAMUX_CHCFG_ENBL_SHIFT
 7

	)

6221 
	#DMAMUX0_BASE_PTR
 ((
DMAMUX_MemM­PŒ
)0x40021000u)

	)

6223 
	#DMAMUX1_BASE_PTR
 ((
DMAMUX_MemM­PŒ
)0x40022000u)

	)

6225 
	#DMAMUX_BASE_PTRS
 { 
DMAMUX0_BASE_PTR
, 
DMAMUX1_BASE_PTR
 }

	)

6239 
	#DMAMUX0_CHCFG0
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,0)

	)

6240 
	#DMAMUX0_CHCFG1
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,1)

	)

6241 
	#DMAMUX0_CHCFG2
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,2)

	)

6242 
	#DMAMUX0_CHCFG3
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,3)

	)

6243 
	#DMAMUX0_CHCFG4
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,4)

	)

6244 
	#DMAMUX0_CHCFG5
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,5)

	)

6245 
	#DMAMUX0_CHCFG6
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,6)

	)

6246 
	#DMAMUX0_CHCFG7
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,7)

	)

6247 
	#DMAMUX0_CHCFG8
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,8)

	)

6248 
	#DMAMUX0_CHCFG9
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,9)

	)

6249 
	#DMAMUX0_CHCFG10
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,10)

	)

6250 
	#DMAMUX0_CHCFG11
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,11)

	)

6251 
	#DMAMUX0_CHCFG12
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,12)

	)

6252 
	#DMAMUX0_CHCFG13
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,13)

	)

6253 
	#DMAMUX0_CHCFG14
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,14)

	)

6254 
	#DMAMUX0_CHCFG15
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,15)

	)

6256 
	#DMAMUX1_CHCFG0
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,0)

	)

6257 
	#DMAMUX1_CHCFG1
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,1)

	)

6258 
	#DMAMUX1_CHCFG2
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,2)

	)

6259 
	#DMAMUX1_CHCFG3
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,3)

	)

6260 
	#DMAMUX1_CHCFG4
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,4)

	)

6261 
	#DMAMUX1_CHCFG5
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,5)

	)

6262 
	#DMAMUX1_CHCFG6
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,6)

	)

6263 
	#DMAMUX1_CHCFG7
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,7)

	)

6264 
	#DMAMUX1_CHCFG8
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,8)

	)

6265 
	#DMAMUX1_CHCFG9
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,9)

	)

6266 
	#DMAMUX1_CHCFG10
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,10)

	)

6267 
	#DMAMUX1_CHCFG11
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,11)

	)

6268 
	#DMAMUX1_CHCFG12
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,12)

	)

6269 
	#DMAMUX1_CHCFG13
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,13)

	)

6270 
	#DMAMUX1_CHCFG14
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,14)

	)

6271 
	#DMAMUX1_CHCFG15
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,15)

	)

6274 
	#DMAMUX0_CHCFG
(
šdex
è
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,šdex)

	)

6275 
	#DMAMUX1_CHCFG
(
šdex
è
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,šdex)

	)

6297 
	sDWT_MemM­
 {

6298 
ušt32_t
 
	mCTRL
;

6299 
ušt32_t
 
	mCYCCNT
;

6300 
ušt32_t
 
	mCPICNT
;

6301 
ušt32_t
 
	mEXCCNT
;

6302 
ušt32_t
 
	mSLEEPCNT
;

6303 
ušt32_t
 
	mLSUCNT
;

6304 
ušt32_t
 
	mFOLDCNT
;

6305 
ušt32_t
 
	mPCSR
;

6307 
ušt32_t
 
	mCOMP
;

6308 
ušt32_t
 
	mMASK
;

6309 
ušt32_t
 
	mFUNCTION
;

6310 
ušt8_t
 
	mRESERVED_0
[4];

6311 } 
	mCOMPARATOR
[4];

6312 
ušt8_t
 
	mRESERVED_0
[3952];

6313 
ušt32_t
 
	mPID4
;

6314 
ušt32_t
 
	mPID5
;

6315 
ušt32_t
 
	mPID6
;

6316 
ušt32_t
 
	mPID7
;

6317 
ušt32_t
 
	mPID0
;

6318 
ušt32_t
 
	mPID1
;

6319 
ušt32_t
 
	mPID2
;

6320 
ušt32_t
 
	mPID3
;

6321 
ušt32_t
 
	mCID0
;

6322 
ušt32_t
 
	mCID1
;

6323 
ušt32_t
 
	mCID2
;

6324 
ušt32_t
 
	mCID3
;

6325 } vÞ©ž*
	tDWT_MemM­PŒ
;

6338 
	#DWT_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

6339 
	#DWT_CYCCNT_REG
(
ba£
è((ba£)->
CYCCNT
)

	)

6340 
	#DWT_CPICNT_REG
(
ba£
è((ba£)->
CPICNT
)

	)

6341 
	#DWT_EXCCNT_REG
(
ba£
è((ba£)->
EXCCNT
)

	)

6342 
	#DWT_SLEEPCNT_REG
(
ba£
è((ba£)->
SLEEPCNT
)

	)

6343 
	#DWT_LSUCNT_REG
(
ba£
è((ba£)->
LSUCNT
)

	)

6344 
	#DWT_FOLDCNT_REG
(
ba£
è((ba£)->
FOLDCNT
)

	)

6345 
	#DWT_PCSR_REG
(
ba£
è((ba£)->
PCSR
)

	)

6346 
	#DWT_COMP_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
COMP
)

	)

6347 
	#DWT_MASK_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
MASK
)

	)

6348 
	#DWT_FUNCTION_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
FUNCTION
)

	)

6349 
	#DWT_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

6350 
	#DWT_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

6351 
	#DWT_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

6352 
	#DWT_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

6353 
	#DWT_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

6354 
	#DWT_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

6355 
	#DWT_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

6356 
	#DWT_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

6357 
	#DWT_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

6358 
	#DWT_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

6359 
	#DWT_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

6360 
	#DWT_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

6384 
	#DWT_BASE_PTR
 ((
DWT_MemM­PŒ
)0xE0001000u)

	)

6386 
	#DWT_BASE_PTRS
 { 
DWT_BASE_PTR
 }

	)

6400 
	#DWT_CTRL
 
	`DWT_CTRL_REG
(
DWT_BASE_PTR
)

	)

6401 
	#DWT_CYCCNT
 
	`DWT_CYCCNT_REG
(
DWT_BASE_PTR
)

	)

6402 
	#DWT_CPICNT
 
	`DWT_CPICNT_REG
(
DWT_BASE_PTR
)

	)

6403 
	#DWT_EXCCNT
 
	`DWT_EXCCNT_REG
(
DWT_BASE_PTR
)

	)

6404 
	#DWT_SLEEPCNT
 
	`DWT_SLEEPCNT_REG
(
DWT_BASE_PTR
)

	)

6405 
	#DWT_LSUCNT
 
	`DWT_LSUCNT_REG
(
DWT_BASE_PTR
)

	)

6406 
	#DWT_FOLDCNT
 
	`DWT_FOLDCNT_REG
(
DWT_BASE_PTR
)

	)

6407 
	#DWT_PCSR
 
	`DWT_PCSR_REG
(
DWT_BASE_PTR
)

	)

6408 
	#DWT_COMP0
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,0)

	)

6409 
	#DWT_MASK0
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,0)

	)

6410 
	#DWT_FUNCTION0
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,0)

	)

6411 
	#DWT_COMP1
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,1)

	)

6412 
	#DWT_MASK1
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,1)

	)

6413 
	#DWT_FUNCTION1
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,1)

	)

6414 
	#DWT_COMP2
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,2)

	)

6415 
	#DWT_MASK2
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,2)

	)

6416 
	#DWT_FUNCTION2
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,2)

	)

6417 
	#DWT_COMP3
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,3)

	)

6418 
	#DWT_MASK3
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,3)

	)

6419 
	#DWT_FUNCTION3
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,3)

	)

6420 
	#DWT_PID4
 
	`DWT_PID4_REG
(
DWT_BASE_PTR
)

	)

6421 
	#DWT_PID5
 
	`DWT_PID5_REG
(
DWT_BASE_PTR
)

	)

6422 
	#DWT_PID6
 
	`DWT_PID6_REG
(
DWT_BASE_PTR
)

	)

6423 
	#DWT_PID7
 
	`DWT_PID7_REG
(
DWT_BASE_PTR
)

	)

6424 
	#DWT_PID0
 
	`DWT_PID0_REG
(
DWT_BASE_PTR
)

	)

6425 
	#DWT_PID1
 
	`DWT_PID1_REG
(
DWT_BASE_PTR
)

	)

6426 
	#DWT_PID2
 
	`DWT_PID2_REG
(
DWT_BASE_PTR
)

	)

6427 
	#DWT_PID3
 
	`DWT_PID3_REG
(
DWT_BASE_PTR
)

	)

6428 
	#DWT_CID0
 
	`DWT_CID0_REG
(
DWT_BASE_PTR
)

	)

6429 
	#DWT_CID1
 
	`DWT_CID1_REG
(
DWT_BASE_PTR
)

	)

6430 
	#DWT_CID2
 
	`DWT_CID2_REG
(
DWT_BASE_PTR
)

	)

6431 
	#DWT_CID3
 
	`DWT_CID3_REG
(
DWT_BASE_PTR
)

	)

6434 
	#DWT_COMP
(
šdex
è
	`DWT_COMP_REG
(
DWT_BASE_PTR
,šdex)

	)

6435 
	#DWT_MASK
(
šdex
è
	`DWT_MASK_REG
(
DWT_BASE_PTR
,šdex)

	)

6436 
	#DWT_FUNCTION
(
šdex
è
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,šdex)

	)

6458 
	sENET_MemM­
 {

6459 
ušt8_t
 
	mRESERVED_0
[4];

6460 
ušt32_t
 
	mEIR
;

6461 
ušt32_t
 
	mEIMR
;

6462 
ušt8_t
 
	mRESERVED_1
[4];

6463 
ušt32_t
 
	mRDAR
;

6464 
ušt32_t
 
	mTDAR
;

6465 
ušt8_t
 
	mRESERVED_2
[12];

6466 
ušt32_t
 
	mECR
;

6467 
ušt8_t
 
	mRESERVED_3
[24];

6468 
ušt32_t
 
	mMMFR
;

6469 
ušt32_t
 
	mMSCR
;

6470 
ušt8_t
 
	mRESERVED_4
[28];

6471 
ušt32_t
 
	mMIBC
;

6472 
ušt8_t
 
	mRESERVED_5
[28];

6473 
ušt32_t
 
	mRCR
;

6474 
ušt8_t
 
	mRESERVED_6
[60];

6475 
ušt32_t
 
	mTCR
;

6476 
ušt8_t
 
	mRESERVED_7
[28];

6477 
ušt32_t
 
	mPALR
;

6478 
ušt32_t
 
	mPAUR
;

6479 
ušt32_t
 
	mOPD
;

6480 
ušt8_t
 
	mRESERVED_8
[40];

6481 
ušt32_t
 
	mIAUR
;

6482 
ušt32_t
 
	mIALR
;

6483 
ušt32_t
 
	mGAUR
;

6484 
ušt32_t
 
	mGALR
;

6485 
ušt8_t
 
	mRESERVED_9
[28];

6486 
ušt32_t
 
	mTFWR
;

6487 
ušt8_t
 
	mRESERVED_10
[56];

6488 
ušt32_t
 
	mRDSR
;

6489 
ušt32_t
 
	mTDSR
;

6490 
ušt32_t
 
	mMRBR
;

6491 
ušt8_t
 
	mRESERVED_11
[4];

6492 
ušt32_t
 
	mRSFL
;

6493 
ušt32_t
 
	mRSEM
;

6494 
ušt32_t
 
	mRAEM
;

6495 
ušt32_t
 
	mRAFL
;

6496 
ušt32_t
 
	mTSEM
;

6497 
ušt32_t
 
	mTAEM
;

6498 
ušt32_t
 
	mTAFL
;

6499 
ušt32_t
 
	mTIPG
;

6500 
ušt32_t
 
	mFTRL
;

6501 
ušt8_t
 
	mRESERVED_12
[12];

6502 
ušt32_t
 
	mTACC
;

6503 
ušt32_t
 
	mRACC
;

6504 
ušt8_t
 
	mRESERVED_13
[56];

6505 
ušt32_t
 
	mRMON_T_DROP
;

6506 
ušt32_t
 
	mRMON_T_PACKETS
;

6507 
ušt32_t
 
	mRMON_T_BC_PKT
;

6508 
ušt32_t
 
	mRMON_T_MC_PKT
;

6509 
ušt32_t
 
	mRMON_T_CRC_ALIGN
;

6510 
ušt32_t
 
	mRMON_T_UNDERSIZE
;

6511 
ušt32_t
 
	mRMON_T_OVERSIZE
;

6512 
ušt32_t
 
	mRMON_T_FRAG
;

6513 
ušt32_t
 
	mRMON_T_JAB
;

6514 
ušt32_t
 
	mRMON_T_COL
;

6515 
ušt32_t
 
	mRMON_T_P64
;

6516 
ušt32_t
 
	mRMON_T_P65TO127
;

6517 
ušt32_t
 
	mRMON_T_P128TO255
;

6518 
ušt32_t
 
	mRMON_T_P256TO511
;

6519 
ušt32_t
 
	mRMON_T_P512TO1023
;

6520 
ušt32_t
 
	mRMON_T_P1024TO2047
;

6521 
ušt32_t
 
	mRMON_T_P_GTE2048
;

6522 
ušt32_t
 
	mRMON_T_OCTETS
;

6523 
ušt32_t
 
	mIEEE_T_DROP
;

6524 
ušt32_t
 
	mIEEE_T_FRAME_OK
;

6525 
ušt32_t
 
	mIEEE_T_1COL
;

6526 
ušt32_t
 
	mIEEE_T_MCOL
;

6527 
ušt32_t
 
	mIEEE_T_DEF
;

6528 
ušt32_t
 
	mIEEE_T_LCOL
;

6529 
ušt32_t
 
	mIEEE_T_EXCOL
;

6530 
ušt32_t
 
	mIEEE_T_MACERR
;

6531 
ušt32_t
 
	mIEEE_T_CSERR
;

6532 
ušt32_t
 
	mIEEE_T_SQE
;

6533 
ušt32_t
 
	mIEEE_T_FDXFC
;

6534 
ušt32_t
 
	mIEEE_T_OCTETS_OK
;

6535 
ušt8_t
 
	mRESERVED_14
[12];

6536 
ušt32_t
 
	mRMON_R_PACKETS
;

6537 
ušt32_t
 
	mRMON_R_BC_PKT
;

6538 
ušt32_t
 
	mRMON_R_MC_PKT
;

6539 
ušt32_t
 
	mRMON_R_CRC_ALIGN
;

6540 
ušt32_t
 
	mRMON_R_UNDERSIZE
;

6541 
ušt32_t
 
	mRMON_R_OVERSIZE
;

6542 
ušt32_t
 
	mRMON_R_FRAG
;

6543 
ušt32_t
 
	mRMON_R_JAB
;

6544 
ušt32_t
 
	mRMON_R_RESVD_0
;

6545 
ušt32_t
 
	mRMON_R_P64
;

6546 
ušt32_t
 
	mRMON_R_P65TO127
;

6547 
ušt32_t
 
	mRMON_R_P128TO255
;

6548 
ušt32_t
 
	mRMON_R_P256TO511
;

6549 
ušt32_t
 
	mRMON_R_P512TO1023
;

6550 
ušt32_t
 
	mRMON_R_P1024TO2047
;

6551 
ušt32_t
 
	mRMON_R_P_GTE2048
;

6552 
ušt32_t
 
	mRMON_R_OCTETS
;

6553 
ušt32_t
 
	mRMON_R_DROP
;

6554 
ušt32_t
 
	mRMON_R_FRAME_OK
;

6555 
ušt32_t
 
	mIEEE_R_CRC
;

6556 
ušt32_t
 
	mIEEE_R_ALIGN
;

6557 
ušt32_t
 
	mIEEE_R_MACERR
;

6558 
ušt32_t
 
	mIEEE_R_FDXFC
;

6559 
ušt32_t
 
	mIEEE_R_OCTETS_OK
;

6560 
ušt8_t
 
	mRESERVED_15
[284];

6561 
ušt32_t
 
	mATCR
;

6562 
ušt32_t
 
	mATVR
;

6563 
ušt32_t
 
	mATOFF
;

6564 
ušt32_t
 
	mATPER
;

6565 
ušt32_t
 
	mATCOR
;

6566 
ušt32_t
 
	mATINC
;

6567 
ušt32_t
 
	mATSTMP
;

6568 
ušt8_t
 
	mRESERVED_16
[488];

6569 
ušt32_t
 
	mTGSR
;

6571 
ušt32_t
 
	mTCSR
;

6572 
ušt32_t
 
	mTCCR
;

6573 } 
	mCHANNEL
[4];

6574 } vÞ©ž*
	tENET_MemM­PŒ
;

6587 
	#ENET_EIR_REG
(
ba£
è((ba£)->
EIR
)

	)

6588 
	#ENET_EIMR_REG
(
ba£
è((ba£)->
EIMR
)

	)

6589 
	#ENET_RDAR_REG
(
ba£
è((ba£)->
RDAR
)

	)

6590 
	#ENET_TDAR_REG
(
ba£
è((ba£)->
TDAR
)

	)

6591 
	#ENET_ECR_REG
(
ba£
è((ba£)->
ECR
)

	)

6592 
	#ENET_MMFR_REG
(
ba£
è((ba£)->
MMFR
)

	)

6593 
	#ENET_MSCR_REG
(
ba£
è((ba£)->
MSCR
)

	)

6594 
	#ENET_MIBC_REG
(
ba£
è((ba£)->
MIBC
)

	)

6595 
	#ENET_RCR_REG
(
ba£
è((ba£)->
RCR
)

	)

6596 
	#ENET_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

6597 
	#ENET_PALR_REG
(
ba£
è((ba£)->
PALR
)

	)

6598 
	#ENET_PAUR_REG
(
ba£
è((ba£)->
PAUR
)

	)

6599 
	#ENET_OPD_REG
(
ba£
è((ba£)->
OPD
)

	)

6600 
	#ENET_IAUR_REG
(
ba£
è((ba£)->
IAUR
)

	)

6601 
	#ENET_IALR_REG
(
ba£
è((ba£)->
IALR
)

	)

6602 
	#ENET_GAUR_REG
(
ba£
è((ba£)->
GAUR
)

	)

6603 
	#ENET_GALR_REG
(
ba£
è((ba£)->
GALR
)

	)

6604 
	#ENET_TFWR_REG
(
ba£
è((ba£)->
TFWR
)

	)

6605 
	#ENET_RDSR_REG
(
ba£
è((ba£)->
RDSR
)

	)

6606 
	#ENET_TDSR_REG
(
ba£
è((ba£)->
TDSR
)

	)

6607 
	#ENET_MRBR_REG
(
ba£
è((ba£)->
MRBR
)

	)

6608 
	#ENET_RSFL_REG
(
ba£
è((ba£)->
RSFL
)

	)

6609 
	#ENET_RSEM_REG
(
ba£
è((ba£)->
RSEM
)

	)

6610 
	#ENET_RAEM_REG
(
ba£
è((ba£)->
RAEM
)

	)

6611 
	#ENET_RAFL_REG
(
ba£
è((ba£)->
RAFL
)

	)

6612 
	#ENET_TSEM_REG
(
ba£
è((ba£)->
TSEM
)

	)

6613 
	#ENET_TAEM_REG
(
ba£
è((ba£)->
TAEM
)

	)

6614 
	#ENET_TAFL_REG
(
ba£
è((ba£)->
TAFL
)

	)

6615 
	#ENET_TIPG_REG
(
ba£
è((ba£)->
TIPG
)

	)

6616 
	#ENET_FTRL_REG
(
ba£
è((ba£)->
FTRL
)

	)

6617 
	#ENET_TACC_REG
(
ba£
è((ba£)->
TACC
)

	)

6618 
	#ENET_RACC_REG
(
ba£
è((ba£)->
RACC
)

	)

6619 
	#ENET_RMON_T_DROP_REG
(
ba£
è((ba£)->
RMON_T_DROP
)

	)

6620 
	#ENET_RMON_T_PACKETS_REG
(
ba£
è((ba£)->
RMON_T_PACKETS
)

	)

6621 
	#ENET_RMON_T_BC_PKT_REG
(
ba£
è((ba£)->
RMON_T_BC_PKT
)

	)

6622 
	#ENET_RMON_T_MC_PKT_REG
(
ba£
è((ba£)->
RMON_T_MC_PKT
)

	)

6623 
	#ENET_RMON_T_CRC_ALIGN_REG
(
ba£
è((ba£)->
RMON_T_CRC_ALIGN
)

	)

6624 
	#ENET_RMON_T_UNDERSIZE_REG
(
ba£
è((ba£)->
RMON_T_UNDERSIZE
)

	)

6625 
	#ENET_RMON_T_OVERSIZE_REG
(
ba£
è((ba£)->
RMON_T_OVERSIZE
)

	)

6626 
	#ENET_RMON_T_FRAG_REG
(
ba£
è((ba£)->
RMON_T_FRAG
)

	)

6627 
	#ENET_RMON_T_JAB_REG
(
ba£
è((ba£)->
RMON_T_JAB
)

	)

6628 
	#ENET_RMON_T_COL_REG
(
ba£
è((ba£)->
RMON_T_COL
)

	)

6629 
	#ENET_RMON_T_P64_REG
(
ba£
è((ba£)->
RMON_T_P64
)

	)

6630 
	#ENET_RMON_T_P65TO127_REG
(
ba£
è((ba£)->
RMON_T_P65TO127
)

	)

6631 
	#ENET_RMON_T_P128TO255_REG
(
ba£
è((ba£)->
RMON_T_P128TO255
)

	)

6632 
	#ENET_RMON_T_P256TO511_REG
(
ba£
è((ba£)->
RMON_T_P256TO511
)

	)

6633 
	#ENET_RMON_T_P512TO1023_REG
(
ba£
è((ba£)->
RMON_T_P512TO1023
)

	)

6634 
	#ENET_RMON_T_P1024TO2047_REG
(
ba£
è((ba£)->
RMON_T_P1024TO2047
)

	)

6635 
	#ENET_RMON_T_P_GTE2048_REG
(
ba£
è((ba£)->
RMON_T_P_GTE2048
)

	)

6636 
	#ENET_RMON_T_OCTETS_REG
(
ba£
è((ba£)->
RMON_T_OCTETS
)

	)

6637 
	#ENET_IEEE_T_DROP_REG
(
ba£
è((ba£)->
IEEE_T_DROP
)

	)

6638 
	#ENET_IEEE_T_FRAME_OK_REG
(
ba£
è((ba£)->
IEEE_T_FRAME_OK
)

	)

6639 
	#ENET_IEEE_T_1COL_REG
(
ba£
è((ba£)->
IEEE_T_1COL
)

	)

6640 
	#ENET_IEEE_T_MCOL_REG
(
ba£
è((ba£)->
IEEE_T_MCOL
)

	)

6641 
	#ENET_IEEE_T_DEF_REG
(
ba£
è((ba£)->
IEEE_T_DEF
)

	)

6642 
	#ENET_IEEE_T_LCOL_REG
(
ba£
è((ba£)->
IEEE_T_LCOL
)

	)

6643 
	#ENET_IEEE_T_EXCOL_REG
(
ba£
è((ba£)->
IEEE_T_EXCOL
)

	)

6644 
	#ENET_IEEE_T_MACERR_REG
(
ba£
è((ba£)->
IEEE_T_MACERR
)

	)

6645 
	#ENET_IEEE_T_CSERR_REG
(
ba£
è((ba£)->
IEEE_T_CSERR
)

	)

6646 
	#ENET_IEEE_T_SQE_REG
(
ba£
è((ba£)->
IEEE_T_SQE
)

	)

6647 
	#ENET_IEEE_T_FDXFC_REG
(
ba£
è((ba£)->
IEEE_T_FDXFC
)

	)

6648 
	#ENET_IEEE_T_OCTETS_OK_REG
(
ba£
è((ba£)->
IEEE_T_OCTETS_OK
)

	)

6649 
	#ENET_RMON_R_PACKETS_REG
(
ba£
è((ba£)->
RMON_R_PACKETS
)

	)

6650 
	#ENET_RMON_R_BC_PKT_REG
(
ba£
è((ba£)->
RMON_R_BC_PKT
)

	)

6651 
	#ENET_RMON_R_MC_PKT_REG
(
ba£
è((ba£)->
RMON_R_MC_PKT
)

	)

6652 
	#ENET_RMON_R_CRC_ALIGN_REG
(
ba£
è((ba£)->
RMON_R_CRC_ALIGN
)

	)

6653 
	#ENET_RMON_R_UNDERSIZE_REG
(
ba£
è((ba£)->
RMON_R_UNDERSIZE
)

	)

6654 
	#ENET_RMON_R_OVERSIZE_REG
(
ba£
è((ba£)->
RMON_R_OVERSIZE
)

	)

6655 
	#ENET_RMON_R_FRAG_REG
(
ba£
è((ba£)->
RMON_R_FRAG
)

	)

6656 
	#ENET_RMON_R_JAB_REG
(
ba£
è((ba£)->
RMON_R_JAB
)

	)

6657 
	#ENET_RMON_R_RESVD_0_REG
(
ba£
è((ba£)->
RMON_R_RESVD_0
)

	)

6658 
	#ENET_RMON_R_P64_REG
(
ba£
è((ba£)->
RMON_R_P64
)

	)

6659 
	#ENET_RMON_R_P65TO127_REG
(
ba£
è((ba£)->
RMON_R_P65TO127
)

	)

6660 
	#ENET_RMON_R_P128TO255_REG
(
ba£
è((ba£)->
RMON_R_P128TO255
)

	)

6661 
	#ENET_RMON_R_P256TO511_REG
(
ba£
è((ba£)->
RMON_R_P256TO511
)

	)

6662 
	#ENET_RMON_R_P512TO1023_REG
(
ba£
è((ba£)->
RMON_R_P512TO1023
)

	)

6663 
	#ENET_RMON_R_P1024TO2047_REG
(
ba£
è((ba£)->
RMON_R_P1024TO2047
)

	)

6664 
	#ENET_RMON_R_P_GTE2048_REG
(
ba£
è((ba£)->
RMON_R_P_GTE2048
)

	)

6665 
	#ENET_RMON_R_OCTETS_REG
(
ba£
è((ba£)->
RMON_R_OCTETS
)

	)

6666 
	#ENET_RMON_R_DROP_REG
(
ba£
è((ba£)->
RMON_R_DROP
)

	)

6667 
	#ENET_RMON_R_FRAME_OK_REG
(
ba£
è((ba£)->
RMON_R_FRAME_OK
)

	)

6668 
	#ENET_IEEE_R_CRC_REG
(
ba£
è((ba£)->
IEEE_R_CRC
)

	)

6669 
	#ENET_IEEE_R_ALIGN_REG
(
ba£
è((ba£)->
IEEE_R_ALIGN
)

	)

6670 
	#ENET_IEEE_R_MACERR_REG
(
ba£
è((ba£)->
IEEE_R_MACERR
)

	)

6671 
	#ENET_IEEE_R_FDXFC_REG
(
ba£
è((ba£)->
IEEE_R_FDXFC
)

	)

6672 
	#ENET_IEEE_R_OCTETS_OK_REG
(
ba£
è((ba£)->
IEEE_R_OCTETS_OK
)

	)

6673 
	#ENET_ATCR_REG
(
ba£
è((ba£)->
ATCR
)

	)

6674 
	#ENET_ATVR_REG
(
ba£
è((ba£)->
ATVR
)

	)

6675 
	#ENET_ATOFF_REG
(
ba£
è((ba£)->
ATOFF
)

	)

6676 
	#ENET_ATPER_REG
(
ba£
è((ba£)->
ATPER
)

	)

6677 
	#ENET_ATCOR_REG
(
ba£
è((ba£)->
ATCOR
)

	)

6678 
	#ENET_ATINC_REG
(
ba£
è((ba£)->
ATINC
)

	)

6679 
	#ENET_ATSTMP_REG
(
ba£
è((ba£)->
ATSTMP
)

	)

6680 
	#ENET_TGSR_REG
(
ba£
è((ba£)->
TGSR
)

	)

6681 
	#ENET_TCSR_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCSR
)

	)

6682 
	#ENET_TCCR_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCCR
)

	)

6699 
	#ENET_EIR_TS_TIMER_MASK
 0x8000u

	)

6700 
	#ENET_EIR_TS_TIMER_SHIFT
 15

	)

6701 
	#ENET_EIR_TS_AVAIL_MASK
 0x10000u

	)

6702 
	#ENET_EIR_TS_AVAIL_SHIFT
 16

	)

6703 
	#ENET_EIR_WAKEUP_MASK
 0x20000u

	)

6704 
	#ENET_EIR_WAKEUP_SHIFT
 17

	)

6705 
	#ENET_EIR_PLR_MASK
 0x40000u

	)

6706 
	#ENET_EIR_PLR_SHIFT
 18

	)

6707 
	#ENET_EIR_UN_MASK
 0x80000u

	)

6708 
	#ENET_EIR_UN_SHIFT
 19

	)

6709 
	#ENET_EIR_RL_MASK
 0x100000u

	)

6710 
	#ENET_EIR_RL_SHIFT
 20

	)

6711 
	#ENET_EIR_LC_MASK
 0x200000u

	)

6712 
	#ENET_EIR_LC_SHIFT
 21

	)

6713 
	#ENET_EIR_EBERR_MASK
 0x400000u

	)

6714 
	#ENET_EIR_EBERR_SHIFT
 22

	)

6715 
	#ENET_EIR_MII_MASK
 0x800000u

	)

6716 
	#ENET_EIR_MII_SHIFT
 23

	)

6717 
	#ENET_EIR_RXB_MASK
 0x1000000u

	)

6718 
	#ENET_EIR_RXB_SHIFT
 24

	)

6719 
	#ENET_EIR_RXF_MASK
 0x2000000u

	)

6720 
	#ENET_EIR_RXF_SHIFT
 25

	)

6721 
	#ENET_EIR_TXB_MASK
 0x4000000u

	)

6722 
	#ENET_EIR_TXB_SHIFT
 26

	)

6723 
	#ENET_EIR_TXF_MASK
 0x8000000u

	)

6724 
	#ENET_EIR_TXF_SHIFT
 27

	)

6725 
	#ENET_EIR_GRA_MASK
 0x10000000u

	)

6726 
	#ENET_EIR_GRA_SHIFT
 28

	)

6727 
	#ENET_EIR_BABT_MASK
 0x20000000u

	)

6728 
	#ENET_EIR_BABT_SHIFT
 29

	)

6729 
	#ENET_EIR_BABR_MASK
 0x40000000u

	)

6730 
	#ENET_EIR_BABR_SHIFT
 30

	)

6732 
	#ENET_EIMR_TS_TIMER_MASK
 0x8000u

	)

6733 
	#ENET_EIMR_TS_TIMER_SHIFT
 15

	)

6734 
	#ENET_EIMR_TS_AVAIL_MASK
 0x10000u

	)

6735 
	#ENET_EIMR_TS_AVAIL_SHIFT
 16

	)

6736 
	#ENET_EIMR_WAKEUP_MASK
 0x20000u

	)

6737 
	#ENET_EIMR_WAKEUP_SHIFT
 17

	)

6738 
	#ENET_EIMR_PLR_MASK
 0x40000u

	)

6739 
	#ENET_EIMR_PLR_SHIFT
 18

	)

6740 
	#ENET_EIMR_UN_MASK
 0x80000u

	)

6741 
	#ENET_EIMR_UN_SHIFT
 19

	)

6742 
	#ENET_EIMR_RL_MASK
 0x100000u

	)

6743 
	#ENET_EIMR_RL_SHIFT
 20

	)

6744 
	#ENET_EIMR_LC_MASK
 0x200000u

	)

6745 
	#ENET_EIMR_LC_SHIFT
 21

	)

6746 
	#ENET_EIMR_EBERR_MASK
 0x400000u

	)

6747 
	#ENET_EIMR_EBERR_SHIFT
 22

	)

6748 
	#ENET_EIMR_MII_MASK
 0x800000u

	)

6749 
	#ENET_EIMR_MII_SHIFT
 23

	)

6750 
	#ENET_EIMR_RXB_MASK
 0x1000000u

	)

6751 
	#ENET_EIMR_RXB_SHIFT
 24

	)

6752 
	#ENET_EIMR_RXF_MASK
 0x2000000u

	)

6753 
	#ENET_EIMR_RXF_SHIFT
 25

	)

6754 
	#ENET_EIMR_TXB_MASK
 0x4000000u

	)

6755 
	#ENET_EIMR_TXB_SHIFT
 26

	)

6756 
	#ENET_EIMR_TXF_MASK
 0x8000000u

	)

6757 
	#ENET_EIMR_TXF_SHIFT
 27

	)

6758 
	#ENET_EIMR_GRA_MASK
 0x10000000u

	)

6759 
	#ENET_EIMR_GRA_SHIFT
 28

	)

6760 
	#ENET_EIMR_BABT_MASK
 0x20000000u

	)

6761 
	#ENET_EIMR_BABT_SHIFT
 29

	)

6762 
	#ENET_EIMR_BABR_MASK
 0x40000000u

	)

6763 
	#ENET_EIMR_BABR_SHIFT
 30

	)

6765 
	#ENET_RDAR_RDAR_MASK
 0x1000000u

	)

6766 
	#ENET_RDAR_RDAR_SHIFT
 24

	)

6768 
	#ENET_TDAR_TDAR_MASK
 0x1000000u

	)

6769 
	#ENET_TDAR_TDAR_SHIFT
 24

	)

6771 
	#ENET_ECR_RESET_MASK
 0x1u

	)

6772 
	#ENET_ECR_RESET_SHIFT
 0

	)

6773 
	#ENET_ECR_ETHEREN_MASK
 0x2u

	)

6774 
	#ENET_ECR_ETHEREN_SHIFT
 1

	)

6775 
	#ENET_ECR_MAGICEN_MASK
 0x4u

	)

6776 
	#ENET_ECR_MAGICEN_SHIFT
 2

	)

6777 
	#ENET_ECR_SLEEP_MASK
 0x8u

	)

6778 
	#ENET_ECR_SLEEP_SHIFT
 3

	)

6779 
	#ENET_ECR_EN1588_MASK
 0x10u

	)

6780 
	#ENET_ECR_EN1588_SHIFT
 4

	)

6781 
	#ENET_ECR_DBGEN_MASK
 0x40u

	)

6782 
	#ENET_ECR_DBGEN_SHIFT
 6

	)

6783 
	#ENET_ECR_STOPEN_MASK
 0x80u

	)

6784 
	#ENET_ECR_STOPEN_SHIFT
 7

	)

6785 
	#ENET_ECR_DBSWP_MASK
 0x100u

	)

6786 
	#ENET_ECR_DBSWP_SHIFT
 8

	)

6788 
	#ENET_MMFR_DATA_MASK
 0xFFFFu

	)

6789 
	#ENET_MMFR_DATA_SHIFT
 0

	)

6790 
	#ENET_MMFR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_DATA_SHIFT
))&
ENET_MMFR_DATA_MASK
)

	)

6791 
	#ENET_MMFR_TA_MASK
 0x30000u

	)

6792 
	#ENET_MMFR_TA_SHIFT
 16

	)

6793 
	#ENET_MMFR_TA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_TA_SHIFT
))&
ENET_MMFR_TA_MASK
)

	)

6794 
	#ENET_MMFR_RA_MASK
 0x7C0000u

	)

6795 
	#ENET_MMFR_RA_SHIFT
 18

	)

6796 
	#ENET_MMFR_RA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_RA_SHIFT
))&
ENET_MMFR_RA_MASK
)

	)

6797 
	#ENET_MMFR_PA_MASK
 0xF800000u

	)

6798 
	#ENET_MMFR_PA_SHIFT
 23

	)

6799 
	#ENET_MMFR_PA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_PA_SHIFT
))&
ENET_MMFR_PA_MASK
)

	)

6800 
	#ENET_MMFR_OP_MASK
 0x30000000u

	)

6801 
	#ENET_MMFR_OP_SHIFT
 28

	)

6802 
	#ENET_MMFR_OP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_OP_SHIFT
))&
ENET_MMFR_OP_MASK
)

	)

6803 
	#ENET_MMFR_ST_MASK
 0xC0000000u

	)

6804 
	#ENET_MMFR_ST_SHIFT
 30

	)

6805 
	#ENET_MMFR_ST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_ST_SHIFT
))&
ENET_MMFR_ST_MASK
)

	)

6807 
	#ENET_MSCR_MII_SPEED_MASK
 0x7Eu

	)

6808 
	#ENET_MSCR_MII_SPEED_SHIFT
 1

	)

6809 
	#ENET_MSCR_MII_SPEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MSCR_MII_SPEED_SHIFT
))&
ENET_MSCR_MII_SPEED_MASK
)

	)

6810 
	#ENET_MSCR_DIS_PRE_MASK
 0x80u

	)

6811 
	#ENET_MSCR_DIS_PRE_SHIFT
 7

	)

6812 
	#ENET_MSCR_HOLDTIME_MASK
 0x700u

	)

6813 
	#ENET_MSCR_HOLDTIME_SHIFT
 8

	)

6814 
	#ENET_MSCR_HOLDTIME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MSCR_HOLDTIME_SHIFT
))&
ENET_MSCR_HOLDTIME_MASK
)

	)

6816 
	#ENET_MIBC_MIB_CLEAR_MASK
 0x20000000u

	)

6817 
	#ENET_MIBC_MIB_CLEAR_SHIFT
 29

	)

6818 
	#ENET_MIBC_MIB_IDLE_MASK
 0x40000000u

	)

6819 
	#ENET_MIBC_MIB_IDLE_SHIFT
 30

	)

6820 
	#ENET_MIBC_MIB_DIS_MASK
 0x80000000u

	)

6821 
	#ENET_MIBC_MIB_DIS_SHIFT
 31

	)

6823 
	#ENET_RCR_LOOP_MASK
 0x1u

	)

6824 
	#ENET_RCR_LOOP_SHIFT
 0

	)

6825 
	#ENET_RCR_DRT_MASK
 0x2u

	)

6826 
	#ENET_RCR_DRT_SHIFT
 1

	)

6827 
	#ENET_RCR_MII_MODE_MASK
 0x4u

	)

6828 
	#ENET_RCR_MII_MODE_SHIFT
 2

	)

6829 
	#ENET_RCR_PROM_MASK
 0x8u

	)

6830 
	#ENET_RCR_PROM_SHIFT
 3

	)

6831 
	#ENET_RCR_BC_REJ_MASK
 0x10u

	)

6832 
	#ENET_RCR_BC_REJ_SHIFT
 4

	)

6833 
	#ENET_RCR_FCE_MASK
 0x20u

	)

6834 
	#ENET_RCR_FCE_SHIFT
 5

	)

6835 
	#ENET_RCR_RMII_MODE_MASK
 0x100u

	)

6836 
	#ENET_RCR_RMII_MODE_SHIFT
 8

	)

6837 
	#ENET_RCR_RMII_10T_MASK
 0x200u

	)

6838 
	#ENET_RCR_RMII_10T_SHIFT
 9

	)

6839 
	#ENET_RCR_PADEN_MASK
 0x1000u

	)

6840 
	#ENET_RCR_PADEN_SHIFT
 12

	)

6841 
	#ENET_RCR_PAUFWD_MASK
 0x2000u

	)

6842 
	#ENET_RCR_PAUFWD_SHIFT
 13

	)

6843 
	#ENET_RCR_CRCFWD_MASK
 0x4000u

	)

6844 
	#ENET_RCR_CRCFWD_SHIFT
 14

	)

6845 
	#ENET_RCR_CFEN_MASK
 0x8000u

	)

6846 
	#ENET_RCR_CFEN_SHIFT
 15

	)

6847 
	#ENET_RCR_MAX_FL_MASK
 0x3FFF0000u

	)

6848 
	#ENET_RCR_MAX_FL_SHIFT
 16

	)

6849 
	#ENET_RCR_MAX_FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RCR_MAX_FL_SHIFT
))&
ENET_RCR_MAX_FL_MASK
)

	)

6850 
	#ENET_RCR_NLC_MASK
 0x40000000u

	)

6851 
	#ENET_RCR_NLC_SHIFT
 30

	)

6852 
	#ENET_RCR_GRS_MASK
 0x80000000u

	)

6853 
	#ENET_RCR_GRS_SHIFT
 31

	)

6855 
	#ENET_TCR_GTS_MASK
 0x1u

	)

6856 
	#ENET_TCR_GTS_SHIFT
 0

	)

6857 
	#ENET_TCR_FDEN_MASK
 0x4u

	)

6858 
	#ENET_TCR_FDEN_SHIFT
 2

	)

6859 
	#ENET_TCR_TFC_PAUSE_MASK
 0x8u

	)

6860 
	#ENET_TCR_TFC_PAUSE_SHIFT
 3

	)

6861 
	#ENET_TCR_RFC_PAUSE_MASK
 0x10u

	)

6862 
	#ENET_TCR_RFC_PAUSE_SHIFT
 4

	)

6863 
	#ENET_TCR_ADDSEL_MASK
 0xE0u

	)

6864 
	#ENET_TCR_ADDSEL_SHIFT
 5

	)

6865 
	#ENET_TCR_ADDSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCR_ADDSEL_SHIFT
))&
ENET_TCR_ADDSEL_MASK
)

	)

6866 
	#ENET_TCR_ADDINS_MASK
 0x100u

	)

6867 
	#ENET_TCR_ADDINS_SHIFT
 8

	)

6868 
	#ENET_TCR_CRCFWD_MASK
 0x200u

	)

6869 
	#ENET_TCR_CRCFWD_SHIFT
 9

	)

6871 
	#ENET_PALR_PADDR1_MASK
 0xFFFFFFFFu

	)

6872 
	#ENET_PALR_PADDR1_SHIFT
 0

	)

6873 
	#ENET_PALR_PADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PALR_PADDR1_SHIFT
))&
ENET_PALR_PADDR1_MASK
)

	)

6875 
	#ENET_PAUR_TYPE_MASK
 0xFFFFu

	)

6876 
	#ENET_PAUR_TYPE_SHIFT
 0

	)

6877 
	#ENET_PAUR_TYPE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PAUR_TYPE_SHIFT
))&
ENET_PAUR_TYPE_MASK
)

	)

6878 
	#ENET_PAUR_PADDR2_MASK
 0xFFFF0000u

	)

6879 
	#ENET_PAUR_PADDR2_SHIFT
 16

	)

6880 
	#ENET_PAUR_PADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PAUR_PADDR2_SHIFT
))&
ENET_PAUR_PADDR2_MASK
)

	)

6882 
	#ENET_OPD_PAUSE_DUR_MASK
 0xFFFFu

	)

6883 
	#ENET_OPD_PAUSE_DUR_SHIFT
 0

	)

6884 
	#ENET_OPD_PAUSE_DUR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_OPD_PAUSE_DUR_SHIFT
))&
ENET_OPD_PAUSE_DUR_MASK
)

	)

6885 
	#ENET_OPD_OPCODE_MASK
 0xFFFF0000u

	)

6886 
	#ENET_OPD_OPCODE_SHIFT
 16

	)

6887 
	#ENET_OPD_OPCODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_OPD_OPCODE_SHIFT
))&
ENET_OPD_OPCODE_MASK
)

	)

6889 
	#ENET_IAUR_IADDR1_MASK
 0xFFFFFFFFu

	)

6890 
	#ENET_IAUR_IADDR1_SHIFT
 0

	)

6891 
	#ENET_IAUR_IADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_IAUR_IADDR1_SHIFT
))&
ENET_IAUR_IADDR1_MASK
)

	)

6893 
	#ENET_IALR_IADDR2_MASK
 0xFFFFFFFFu

	)

6894 
	#ENET_IALR_IADDR2_SHIFT
 0

	)

6895 
	#ENET_IALR_IADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_IALR_IADDR2_SHIFT
))&
ENET_IALR_IADDR2_MASK
)

	)

6897 
	#ENET_GAUR_GADDR1_MASK
 0xFFFFFFFFu

	)

6898 
	#ENET_GAUR_GADDR1_SHIFT
 0

	)

6899 
	#ENET_GAUR_GADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_GAUR_GADDR1_SHIFT
))&
ENET_GAUR_GADDR1_MASK
)

	)

6901 
	#ENET_GALR_GADDR2_MASK
 0xFFFFFFFFu

	)

6902 
	#ENET_GALR_GADDR2_SHIFT
 0

	)

6903 
	#ENET_GALR_GADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_GALR_GADDR2_SHIFT
))&
ENET_GALR_GADDR2_MASK
)

	)

6905 
	#ENET_TFWR_TFWR_MASK
 0x3Fu

	)

6906 
	#ENET_TFWR_TFWR_SHIFT
 0

	)

6907 
	#ENET_TFWR_TFWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TFWR_TFWR_SHIFT
))&
ENET_TFWR_TFWR_MASK
)

	)

6908 
	#ENET_TFWR_STRFWD_MASK
 0x100u

	)

6909 
	#ENET_TFWR_STRFWD_SHIFT
 8

	)

6911 
	#ENET_RDSR_R_DES_START_MASK
 0xFFFFFFF8u

	)

6912 
	#ENET_RDSR_R_DES_START_SHIFT
 3

	)

6913 
	#ENET_RDSR_R_DES_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RDSR_R_DES_START_SHIFT
))&
ENET_RDSR_R_DES_START_MASK
)

	)

6915 
	#ENET_TDSR_X_DES_START_MASK
 0xFFFFFFF8u

	)

6916 
	#ENET_TDSR_X_DES_START_SHIFT
 3

	)

6917 
	#ENET_TDSR_X_DES_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TDSR_X_DES_START_SHIFT
))&
ENET_TDSR_X_DES_START_MASK
)

	)

6919 
	#ENET_MRBR_R_BUF_SIZE_MASK
 0x3FF0u

	)

6920 
	#ENET_MRBR_R_BUF_SIZE_SHIFT
 4

	)

6921 
	#ENET_MRBR_R_BUF_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MRBR_R_BUF_SIZE_SHIFT
))&
ENET_MRBR_R_BUF_SIZE_MASK
)

	)

6923 
	#ENET_RSFL_RX_SECTION_FULL_MASK
 0xFFu

	)

6924 
	#ENET_RSFL_RX_SECTION_FULL_SHIFT
 0

	)

6925 
	#ENET_RSFL_RX_SECTION_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RSFL_RX_SECTION_FULL_SHIFT
))&
ENET_RSFL_RX_SECTION_FULL_MASK
)

	)

6927 
	#ENET_RSEM_RX_SECTION_EMPTY_MASK
 0xFFu

	)

6928 
	#ENET_RSEM_RX_SECTION_EMPTY_SHIFT
 0

	)

6929 
	#ENET_RSEM_RX_SECTION_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RSEM_RX_SECTION_EMPTY_SHIFT
))&
ENET_RSEM_RX_SECTION_EMPTY_MASK
)

	)

6931 
	#ENET_RAEM_RX_ALMOST_EMPTY_MASK
 0xFFu

	)

6932 
	#ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
 0

	)

6933 
	#ENET_RAEM_RX_ALMOST_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
))&
ENET_RAEM_RX_ALMOST_EMPTY_MASK
)

	)

6935 
	#ENET_RAFL_RX_ALMOST_FULL_MASK
 0xFFu

	)

6936 
	#ENET_RAFL_RX_ALMOST_FULL_SHIFT
 0

	)

6937 
	#ENET_RAFL_RX_ALMOST_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RAFL_RX_ALMOST_FULL_SHIFT
))&
ENET_RAFL_RX_ALMOST_FULL_MASK
)

	)

6939 
	#ENET_TSEM_TX_SECTION_EMPTY_MASK
 0xFFu

	)

6940 
	#ENET_TSEM_TX_SECTION_EMPTY_SHIFT
 0

	)

6941 
	#ENET_TSEM_TX_SECTION_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TSEM_TX_SECTION_EMPTY_SHIFT
))&
ENET_TSEM_TX_SECTION_EMPTY_MASK
)

	)

6943 
	#ENET_TAEM_TX_ALMOST_EMPTY_MASK
 0xFFu

	)

6944 
	#ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
 0

	)

6945 
	#ENET_TAEM_TX_ALMOST_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
))&
ENET_TAEM_TX_ALMOST_EMPTY_MASK
)

	)

6947 
	#ENET_TAFL_TX_ALMOST_FULL_MASK
 0xFFu

	)

6948 
	#ENET_TAFL_TX_ALMOST_FULL_SHIFT
 0

	)

6949 
	#ENET_TAFL_TX_ALMOST_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TAFL_TX_ALMOST_FULL_SHIFT
))&
ENET_TAFL_TX_ALMOST_FULL_MASK
)

	)

6951 
	#ENET_TIPG_IPG_MASK
 0x1Fu

	)

6952 
	#ENET_TIPG_IPG_SHIFT
 0

	)

6953 
	#ENET_TIPG_IPG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TIPG_IPG_SHIFT
))&
ENET_TIPG_IPG_MASK
)

	)

6955 
	#ENET_FTRL_TRUNC_FL_MASK
 0x3FFFu

	)

6956 
	#ENET_FTRL_TRUNC_FL_SHIFT
 0

	)

6957 
	#ENET_FTRL_TRUNC_FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_FTRL_TRUNC_FL_SHIFT
))&
ENET_FTRL_TRUNC_FL_MASK
)

	)

6959 
	#ENET_TACC_SHIFT16_MASK
 0x1u

	)

6960 
	#ENET_TACC_SHIFT16_SHIFT
 0

	)

6961 
	#ENET_TACC_IPCHK_MASK
 0x8u

	)

6962 
	#ENET_TACC_IPCHK_SHIFT
 3

	)

6963 
	#ENET_TACC_PROCHK_MASK
 0x10u

	)

6964 
	#ENET_TACC_PROCHK_SHIFT
 4

	)

6966 
	#ENET_RACC_PADREM_MASK
 0x1u

	)

6967 
	#ENET_RACC_PADREM_SHIFT
 0

	)

6968 
	#ENET_RACC_IPDIS_MASK
 0x2u

	)

6969 
	#ENET_RACC_IPDIS_SHIFT
 1

	)

6970 
	#ENET_RACC_PRODIS_MASK
 0x4u

	)

6971 
	#ENET_RACC_PRODIS_SHIFT
 2

	)

6972 
	#ENET_RACC_LINEDIS_MASK
 0x40u

	)

6973 
	#ENET_RACC_LINEDIS_SHIFT
 6

	)

6974 
	#ENET_RACC_SHIFT16_MASK
 0x80u

	)

6975 
	#ENET_RACC_SHIFT16_SHIFT
 7

	)

6977 
	#ENET_ATCR_EN_MASK
 0x1u

	)

6978 
	#ENET_ATCR_EN_SHIFT
 0

	)

6979 
	#ENET_ATCR_OFFEN_MASK
 0x4u

	)

6980 
	#ENET_ATCR_OFFEN_SHIFT
 2

	)

6981 
	#ENET_ATCR_OFFRST_MASK
 0x8u

	)

6982 
	#ENET_ATCR_OFFRST_SHIFT
 3

	)

6983 
	#ENET_ATCR_PEREN_MASK
 0x10u

	)

6984 
	#ENET_ATCR_PEREN_SHIFT
 4

	)

6985 
	#ENET_ATCR_PINPER_MASK
 0x80u

	)

6986 
	#ENET_ATCR_PINPER_SHIFT
 7

	)

6987 
	#ENET_ATCR_RESTART_MASK
 0x200u

	)

6988 
	#ENET_ATCR_RESTART_SHIFT
 9

	)

6989 
	#ENET_ATCR_CAPTURE_MASK
 0x800u

	)

6990 
	#ENET_ATCR_CAPTURE_SHIFT
 11

	)

6991 
	#ENET_ATCR_SLAVE_MASK
 0x2000u

	)

6992 
	#ENET_ATCR_SLAVE_SHIFT
 13

	)

6994 
	#ENET_ATVR_ATIME_MASK
 0xFFFFFFFFu

	)

6995 
	#ENET_ATVR_ATIME_SHIFT
 0

	)

6996 
	#ENET_ATVR_ATIME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATVR_ATIME_SHIFT
))&
ENET_ATVR_ATIME_MASK
)

	)

6998 
	#ENET_ATOFF_OFFSET_MASK
 0xFFFFFFFFu

	)

6999 
	#ENET_ATOFF_OFFSET_SHIFT
 0

	)

7000 
	#ENET_ATOFF_OFFSET
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATOFF_OFFSET_SHIFT
))&
ENET_ATOFF_OFFSET_MASK
)

	)

7002 
	#ENET_ATPER_PERIOD_MASK
 0xFFFFFFFFu

	)

7003 
	#ENET_ATPER_PERIOD_SHIFT
 0

	)

7004 
	#ENET_ATPER_PERIOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATPER_PERIOD_SHIFT
))&
ENET_ATPER_PERIOD_MASK
)

	)

7006 
	#ENET_ATCOR_COR_MASK
 0x7FFFFFFFu

	)

7007 
	#ENET_ATCOR_COR_SHIFT
 0

	)

7008 
	#ENET_ATCOR_COR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATCOR_COR_SHIFT
))&
ENET_ATCOR_COR_MASK
)

	)

7010 
	#ENET_ATINC_INC_MASK
 0x7Fu

	)

7011 
	#ENET_ATINC_INC_SHIFT
 0

	)

7012 
	#ENET_ATINC_INC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATINC_INC_SHIFT
))&
ENET_ATINC_INC_MASK
)

	)

7013 
	#ENET_ATINC_INC_CORR_MASK
 0x7F00u

	)

7014 
	#ENET_ATINC_INC_CORR_SHIFT
 8

	)

7015 
	#ENET_ATINC_INC_CORR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATINC_INC_CORR_SHIFT
))&
ENET_ATINC_INC_CORR_MASK
)

	)

7017 
	#ENET_ATSTMP_TIMESTAMP_MASK
 0xFFFFFFFFu

	)

7018 
	#ENET_ATSTMP_TIMESTAMP_SHIFT
 0

	)

7019 
	#ENET_ATSTMP_TIMESTAMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATSTMP_TIMESTAMP_SHIFT
))&
ENET_ATSTMP_TIMESTAMP_MASK
)

	)

7021 
	#ENET_TGSR_TF0_MASK
 0x1u

	)

7022 
	#ENET_TGSR_TF0_SHIFT
 0

	)

7023 
	#ENET_TGSR_TF1_MASK
 0x2u

	)

7024 
	#ENET_TGSR_TF1_SHIFT
 1

	)

7025 
	#ENET_TGSR_TF2_MASK
 0x4u

	)

7026 
	#ENET_TGSR_TF2_SHIFT
 2

	)

7027 
	#ENET_TGSR_TF3_MASK
 0x8u

	)

7028 
	#ENET_TGSR_TF3_SHIFT
 3

	)

7030 
	#ENET_TCSR_TDRE_MASK
 0x1u

	)

7031 
	#ENET_TCSR_TDRE_SHIFT
 0

	)

7032 
	#ENET_TCSR_TMODE_MASK
 0x3Cu

	)

7033 
	#ENET_TCSR_TMODE_SHIFT
 2

	)

7034 
	#ENET_TCSR_TMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCSR_TMODE_SHIFT
))&
ENET_TCSR_TMODE_MASK
)

	)

7035 
	#ENET_TCSR_TIE_MASK
 0x40u

	)

7036 
	#ENET_TCSR_TIE_SHIFT
 6

	)

7037 
	#ENET_TCSR_TF_MASK
 0x80u

	)

7038 
	#ENET_TCSR_TF_SHIFT
 7

	)

7040 
	#ENET_TCCR_TCC_MASK
 0xFFFFFFFFu

	)

7041 
	#ENET_TCCR_TCC_SHIFT
 0

	)

7042 
	#ENET_TCCR_TCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCCR_TCC_SHIFT
))&
ENET_TCCR_TCC_MASK
)

	)

7051 
	#ENET_BASE_PTR
 ((
ENET_MemM­PŒ
)0x400C0000u)

	)

7053 
	#ENET_BASE_PTRS
 { 
ENET_BASE_PTR
 }

	)

7067 
	#ENET_EIR
 
	`ENET_EIR_REG
(
ENET_BASE_PTR
)

	)

7068 
	#ENET_EIMR
 
	`ENET_EIMR_REG
(
ENET_BASE_PTR
)

	)

7069 
	#ENET_RDAR
 
	`ENET_RDAR_REG
(
ENET_BASE_PTR
)

	)

7070 
	#ENET_TDAR
 
	`ENET_TDAR_REG
(
ENET_BASE_PTR
)

	)

7071 
	#ENET_ECR
 
	`ENET_ECR_REG
(
ENET_BASE_PTR
)

	)

7072 
	#ENET_MMFR
 
	`ENET_MMFR_REG
(
ENET_BASE_PTR
)

	)

7073 
	#ENET_MSCR
 
	`ENET_MSCR_REG
(
ENET_BASE_PTR
)

	)

7074 
	#ENET_MIBC
 
	`ENET_MIBC_REG
(
ENET_BASE_PTR
)

	)

7075 
	#ENET_RCR
 
	`ENET_RCR_REG
(
ENET_BASE_PTR
)

	)

7076 
	#ENET_TCR
 
	`ENET_TCR_REG
(
ENET_BASE_PTR
)

	)

7077 
	#ENET_PALR
 
	`ENET_PALR_REG
(
ENET_BASE_PTR
)

	)

7078 
	#ENET_PAUR
 
	`ENET_PAUR_REG
(
ENET_BASE_PTR
)

	)

7079 
	#ENET_OPD
 
	`ENET_OPD_REG
(
ENET_BASE_PTR
)

	)

7080 
	#ENET_IAUR
 
	`ENET_IAUR_REG
(
ENET_BASE_PTR
)

	)

7081 
	#ENET_IALR
 
	`ENET_IALR_REG
(
ENET_BASE_PTR
)

	)

7082 
	#ENET_GAUR
 
	`ENET_GAUR_REG
(
ENET_BASE_PTR
)

	)

7083 
	#ENET_GALR
 
	`ENET_GALR_REG
(
ENET_BASE_PTR
)

	)

7084 
	#ENET_TFWR
 
	`ENET_TFWR_REG
(
ENET_BASE_PTR
)

	)

7085 
	#ENET_RDSR
 
	`ENET_RDSR_REG
(
ENET_BASE_PTR
)

	)

7086 
	#ENET_TDSR
 
	`ENET_TDSR_REG
(
ENET_BASE_PTR
)

	)

7087 
	#ENET_MRBR
 
	`ENET_MRBR_REG
(
ENET_BASE_PTR
)

	)

7088 
	#ENET_RSFL
 
	`ENET_RSFL_REG
(
ENET_BASE_PTR
)

	)

7089 
	#ENET_RSEM
 
	`ENET_RSEM_REG
(
ENET_BASE_PTR
)

	)

7090 
	#ENET_RAEM
 
	`ENET_RAEM_REG
(
ENET_BASE_PTR
)

	)

7091 
	#ENET_RAFL
 
	`ENET_RAFL_REG
(
ENET_BASE_PTR
)

	)

7092 
	#ENET_TSEM
 
	`ENET_TSEM_REG
(
ENET_BASE_PTR
)

	)

7093 
	#ENET_TAEM
 
	`ENET_TAEM_REG
(
ENET_BASE_PTR
)

	)

7094 
	#ENET_TAFL
 
	`ENET_TAFL_REG
(
ENET_BASE_PTR
)

	)

7095 
	#ENET_TIPG
 
	`ENET_TIPG_REG
(
ENET_BASE_PTR
)

	)

7096 
	#ENET_FTRL
 
	`ENET_FTRL_REG
(
ENET_BASE_PTR
)

	)

7097 
	#ENET_TACC
 
	`ENET_TACC_REG
(
ENET_BASE_PTR
)

	)

7098 
	#ENET_RACC
 
	`ENET_RACC_REG
(
ENET_BASE_PTR
)

	)

7099 
	#ENET_RMON_T_DROP
 
	`ENET_RMON_T_DROP_REG
(
ENET_BASE_PTR
)

	)

7100 
	#ENET_RMON_T_PACKETS
 
	`ENET_RMON_T_PACKETS_REG
(
ENET_BASE_PTR
)

	)

7101 
	#ENET_RMON_T_BC_PKT
 
	`ENET_RMON_T_BC_PKT_REG
(
ENET_BASE_PTR
)

	)

7102 
	#ENET_RMON_T_MC_PKT
 
	`ENET_RMON_T_MC_PKT_REG
(
ENET_BASE_PTR
)

	)

7103 
	#ENET_RMON_T_CRC_ALIGN
 
	`ENET_RMON_T_CRC_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7104 
	#ENET_RMON_T_UNDERSIZE
 
	`ENET_RMON_T_UNDERSIZE_REG
(
ENET_BASE_PTR
)

	)

7105 
	#ENET_RMON_T_OVERSIZE
 
	`ENET_RMON_T_OVERSIZE_REG
(
ENET_BASE_PTR
)

	)

7106 
	#ENET_RMON_T_FRAG
 
	`ENET_RMON_T_FRAG_REG
(
ENET_BASE_PTR
)

	)

7107 
	#ENET_RMON_T_JAB
 
	`ENET_RMON_T_JAB_REG
(
ENET_BASE_PTR
)

	)

7108 
	#ENET_RMON_T_COL
 
	`ENET_RMON_T_COL_REG
(
ENET_BASE_PTR
)

	)

7109 
	#ENET_RMON_T_P64
 
	`ENET_RMON_T_P64_REG
(
ENET_BASE_PTR
)

	)

7110 
	#ENET_RMON_T_P65TO127
 
	`ENET_RMON_T_P65TO127_REG
(
ENET_BASE_PTR
)

	)

7111 
	#ENET_RMON_T_P128TO255
 
	`ENET_RMON_T_P128TO255_REG
(
ENET_BASE_PTR
)

	)

7112 
	#ENET_RMON_T_P256TO511
 
	`ENET_RMON_T_P256TO511_REG
(
ENET_BASE_PTR
)

	)

7113 
	#ENET_RMON_T_P512TO1023
 
	`ENET_RMON_T_P512TO1023_REG
(
ENET_BASE_PTR
)

	)

7114 
	#ENET_RMON_T_P1024TO2047
 
	`ENET_RMON_T_P1024TO2047_REG
(
ENET_BASE_PTR
)

	)

7115 
	#ENET_RMON_T_P_GTE2048
 
	`ENET_RMON_T_P_GTE2048_REG
(
ENET_BASE_PTR
)

	)

7116 
	#ENET_RMON_T_OCTETS
 
	`ENET_RMON_T_OCTETS_REG
(
ENET_BASE_PTR
)

	)

7117 
	#ENET_IEEE_T_DROP
 
	`ENET_IEEE_T_DROP_REG
(
ENET_BASE_PTR
)

	)

7118 
	#ENET_IEEE_T_FRAME_OK
 
	`ENET_IEEE_T_FRAME_OK_REG
(
ENET_BASE_PTR
)

	)

7119 
	#ENET_IEEE_T_1COL
 
	`ENET_IEEE_T_1COL_REG
(
ENET_BASE_PTR
)

	)

7120 
	#ENET_IEEE_T_MCOL
 
	`ENET_IEEE_T_MCOL_REG
(
ENET_BASE_PTR
)

	)

7121 
	#ENET_IEEE_T_DEF
 
	`ENET_IEEE_T_DEF_REG
(
ENET_BASE_PTR
)

	)

7122 
	#ENET_IEEE_T_LCOL
 
	`ENET_IEEE_T_LCOL_REG
(
ENET_BASE_PTR
)

	)

7123 
	#ENET_IEEE_T_EXCOL
 
	`ENET_IEEE_T_EXCOL_REG
(
ENET_BASE_PTR
)

	)

7124 
	#ENET_IEEE_T_MACERR
 
	`ENET_IEEE_T_MACERR_REG
(
ENET_BASE_PTR
)

	)

7125 
	#ENET_IEEE_T_CSERR
 
	`ENET_IEEE_T_CSERR_REG
(
ENET_BASE_PTR
)

	)

7126 
	#ENET_IEEE_T_SQE
 
	`ENET_IEEE_T_SQE_REG
(
ENET_BASE_PTR
)

	)

7127 
	#ENET_IEEE_T_FDXFC
 
	`ENET_IEEE_T_FDXFC_REG
(
ENET_BASE_PTR
)

	)

7128 
	#ENET_IEEE_T_OCTETS_OK
 
	`ENET_IEEE_T_OCTETS_OK_REG
(
ENET_BASE_PTR
)

	)

7129 
	#ENET_RMON_R_PACKETS
 
	`ENET_RMON_R_PACKETS_REG
(
ENET_BASE_PTR
)

	)

7130 
	#ENET_RMON_R_BC_PKT
 
	`ENET_RMON_R_BC_PKT_REG
(
ENET_BASE_PTR
)

	)

7131 
	#ENET_RMON_R_MC_PKT
 
	`ENET_RMON_R_MC_PKT_REG
(
ENET_BASE_PTR
)

	)

7132 
	#ENET_RMON_R_CRC_ALIGN
 
	`ENET_RMON_R_CRC_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7133 
	#ENET_RMON_R_UNDERSIZE
 
	`ENET_RMON_R_UNDERSIZE_REG
(
ENET_BASE_PTR
)

	)

7134 
	#ENET_RMON_R_OVERSIZE
 
	`ENET_RMON_R_OVERSIZE_REG
(
ENET_BASE_PTR
)

	)

7135 
	#ENET_RMON_R_FRAG
 
	`ENET_RMON_R_FRAG_REG
(
ENET_BASE_PTR
)

	)

7136 
	#ENET_RMON_R_JAB
 
	`ENET_RMON_R_JAB_REG
(
ENET_BASE_PTR
)

	)

7137 
	#ENET_RMON_R_RESVD_0
 
	`ENET_RMON_R_RESVD_0_REG
(
ENET_BASE_PTR
)

	)

7138 
	#ENET_RMON_R_P64
 
	`ENET_RMON_R_P64_REG
(
ENET_BASE_PTR
)

	)

7139 
	#ENET_RMON_R_P65TO127
 
	`ENET_RMON_R_P65TO127_REG
(
ENET_BASE_PTR
)

	)

7140 
	#ENET_RMON_R_P128TO255
 
	`ENET_RMON_R_P128TO255_REG
(
ENET_BASE_PTR
)

	)

7141 
	#ENET_RMON_R_P256TO511
 
	`ENET_RMON_R_P256TO511_REG
(
ENET_BASE_PTR
)

	)

7142 
	#ENET_RMON_R_P512TO1023
 
	`ENET_RMON_R_P512TO1023_REG
(
ENET_BASE_PTR
)

	)

7143 
	#ENET_RMON_R_P1024TO2047
 
	`ENET_RMON_R_P1024TO2047_REG
(
ENET_BASE_PTR
)

	)

7144 
	#ENET_RMON_R_P_GTE2048
 
	`ENET_RMON_R_P_GTE2048_REG
(
ENET_BASE_PTR
)

	)

7145 
	#ENET_RMON_R_OCTETS
 
	`ENET_RMON_R_OCTETS_REG
(
ENET_BASE_PTR
)

	)

7146 
	#ENET_IEEE_R_DROP
 
	`ENET_RMON_R_DROP_REG
(
ENET_BASE_PTR
)

	)

7147 
	#ENET_IEEE_R_FRAME_OK
 
	`ENET_RMON_R_FRAME_OK_REG
(
ENET_BASE_PTR
)

	)

7148 
	#ENET_IEEE_R_CRC
 
	`ENET_IEEE_R_CRC_REG
(
ENET_BASE_PTR
)

	)

7149 
	#ENET_IEEE_R_ALIGN
 
	`ENET_IEEE_R_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7150 
	#ENET_IEEE_R_MACERR
 
	`ENET_IEEE_R_MACERR_REG
(
ENET_BASE_PTR
)

	)

7151 
	#ENET_IEEE_R_FDXFC
 
	`ENET_IEEE_R_FDXFC_REG
(
ENET_BASE_PTR
)

	)

7152 
	#ENET_IEEE_R_OCTETS_OK
 
	`ENET_IEEE_R_OCTETS_OK_REG
(
ENET_BASE_PTR
)

	)

7153 
	#ENET_ATCR
 
	`ENET_ATCR_REG
(
ENET_BASE_PTR
)

	)

7154 
	#ENET_ATVR
 
	`ENET_ATVR_REG
(
ENET_BASE_PTR
)

	)

7155 
	#ENET_ATOFF
 
	`ENET_ATOFF_REG
(
ENET_BASE_PTR
)

	)

7156 
	#ENET_ATPER
 
	`ENET_ATPER_REG
(
ENET_BASE_PTR
)

	)

7157 
	#ENET_ATCOR
 
	`ENET_ATCOR_REG
(
ENET_BASE_PTR
)

	)

7158 
	#ENET_ATINC
 
	`ENET_ATINC_REG
(
ENET_BASE_PTR
)

	)

7159 
	#ENET_ATSTMP
 
	`ENET_ATSTMP_REG
(
ENET_BASE_PTR
)

	)

7160 
	#ENET_TGSR
 
	`ENET_TGSR_REG
(
ENET_BASE_PTR
)

	)

7161 
	#ENET_TCSR0
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,0)

	)

7162 
	#ENET_TCCR0
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,0)

	)

7163 
	#ENET_TCSR1
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,1)

	)

7164 
	#ENET_TCCR1
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,1)

	)

7165 
	#ENET_TCSR2
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,2)

	)

7166 
	#ENET_TCCR2
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,2)

	)

7167 
	#ENET_TCSR3
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,3)

	)

7168 
	#ENET_TCCR3
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,3)

	)

7171 
	#ENET_TCSR
(
šdex
è
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,šdex)

	)

7172 
	#ENET_TCCR
(
šdex
è
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,šdex)

	)

7194 
	sETB_MemM­
 {

7195 
ušt8_t
 
	mRESERVED_0
[4];

7196 
ušt32_t
 
	mRDP
;

7197 
ušt8_t
 
	mRESERVED_1
[4];

7198 
ušt32_t
 
	mSTS
;

7199 
ušt32_t
 
	mRRD
;

7200 
ušt32_t
 
	mRRP
;

7201 
ušt32_t
 
	mRWP
;

7202 
ušt32_t
 
	mTRG
;

7203 
ušt32_t
 
	mCTL
;

7204 
ušt32_t
 
	mRWD
;

7205 
ušt8_t
 
	mRESERVED_2
[728];

7206 
ušt32_t
 
	mFFSR
;

7207 
ušt32_t
 
	mFFCR
;

7208 
ušt8_t
 
	mRESERVED_3
[3032];

7209 
ušt32_t
 
	mITMISCOP0
;

7210 
ušt32_t
 
	mITTRFLINACK
;

7211 
ušt32_t
 
	mITTRFLIN
;

7212 
ušt32_t
 
	mITATBDATA0
;

7213 
ušt32_t
 
	mITATBCTR2
;

7214 
ušt32_t
 
	mITATBCTR1
;

7215 
ušt32_t
 
	mITATBCTR0
;

7216 
ušt8_t
 
	mRESERVED_4
[4];

7217 
ušt32_t
 
	mITCTRL
;

7218 
ušt8_t
 
	mRESERVED_5
[156];

7219 
ušt32_t
 
	mCLAIMSET
;

7220 
ušt32_t
 
	mCLAIMCLR
;

7221 
ušt8_t
 
	mRESERVED_6
[8];

7222 
ušt32_t
 
	mLAR
;

7223 
ušt32_t
 
	mLSR
;

7224 
ušt32_t
 
	mAUTHSTATUS
;

7225 
ušt8_t
 
	mRESERVED_7
[12];

7226 
ušt32_t
 
	mDEVID
;

7227 
ušt32_t
 
	mDEVTYPE
;

7228 
ušt32_t
 
	mPIDR4
;

7229 
ušt32_t
 
	mPIDR5
;

7230 
ušt32_t
 
	mPIDR6
;

7231 
ušt32_t
 
	mPIDR7
;

7232 
ušt32_t
 
	mPIDR0
;

7233 
ušt32_t
 
	mPIDR1
;

7234 
ušt32_t
 
	mPIDR2
;

7235 
ušt32_t
 
	mPIDR3
;

7236 
ušt32_t
 
	mCIDR0
;

7237 
ušt32_t
 
	mCIDR1
;

7238 
ušt32_t
 
	mCIDR2
;

7239 
ušt32_t
 
	mCIDR3
;

7240 } vÞ©ž*
	tETB_MemM­PŒ
;

7253 
	#ETB_RDP_REG
(
ba£
è((ba£)->
RDP
)

	)

7254 
	#ETB_STS_REG
(
ba£
è((ba£)->
STS
)

	)

7255 
	#ETB_RRD_REG
(
ba£
è((ba£)->
RRD
)

	)

7256 
	#ETB_RRP_REG
(
ba£
è((ba£)->
RRP
)

	)

7257 
	#ETB_RWP_REG
(
ba£
è((ba£)->
RWP
)

	)

7258 
	#ETB_TRG_REG
(
ba£
è((ba£)->
TRG
)

	)

7259 
	#ETB_CTL_REG
(
ba£
è((ba£)->
CTL
)

	)

7260 
	#ETB_RWD_REG
(
ba£
è((ba£)->
RWD
)

	)

7261 
	#ETB_FFSR_REG
(
ba£
è((ba£)->
FFSR
)

	)

7262 
	#ETB_FFCR_REG
(
ba£
è((ba£)->
FFCR
)

	)

7263 
	#ETB_ITMISCOP0_REG
(
ba£
è((ba£)->
ITMISCOP0
)

	)

7264 
	#ETB_ITTRFLINACK_REG
(
ba£
è((ba£)->
ITTRFLINACK
)

	)

7265 
	#ETB_ITTRFLIN_REG
(
ba£
è((ba£)->
ITTRFLIN
)

	)

7266 
	#ETB_ITATBDATA0_REG
(
ba£
è((ba£)->
ITATBDATA0
)

	)

7267 
	#ETB_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7268 
	#ETB_ITATBCTR1_REG
(
ba£
è((ba£)->
ITATBCTR1
)

	)

7269 
	#ETB_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7270 
	#ETB_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7271 
	#ETB_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7272 
	#ETB_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7273 
	#ETB_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7274 
	#ETB_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7275 
	#ETB_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7276 
	#ETB_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

7277 
	#ETB_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7278 
	#ETB_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7279 
	#ETB_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7280 
	#ETB_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7281 
	#ETB_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7282 
	#ETB_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7283 
	#ETB_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7284 
	#ETB_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7285 
	#ETB_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7286 
	#ETB_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7287 
	#ETB_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7288 
	#ETB_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7289 
	#ETB_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7313 
	#ETB_BASE_PTR
 ((
ETB_MemM­PŒ
)0xE0042000u)

	)

7315 
	#ETB_BASE_PTRS
 { 
ETB_BASE_PTR
 }

	)

7329 
	#ETB_RDP
 
	`ETB_RDP_REG
(
ETB_BASE_PTR
)

	)

7330 
	#ETB_STS
 
	`ETB_STS_REG
(
ETB_BASE_PTR
)

	)

7331 
	#ETB_RRD
 
	`ETB_RRD_REG
(
ETB_BASE_PTR
)

	)

7332 
	#ETB_RRP
 
	`ETB_RRP_REG
(
ETB_BASE_PTR
)

	)

7333 
	#ETB_RWP
 
	`ETB_RWP_REG
(
ETB_BASE_PTR
)

	)

7334 
	#ETB_TRG
 
	`ETB_TRG_REG
(
ETB_BASE_PTR
)

	)

7335 
	#ETB_CTL
 
	`ETB_CTL_REG
(
ETB_BASE_PTR
)

	)

7336 
	#ETB_RWD
 
	`ETB_RWD_REG
(
ETB_BASE_PTR
)

	)

7337 
	#ETB_FFSR
 
	`ETB_FFSR_REG
(
ETB_BASE_PTR
)

	)

7338 
	#ETB_FFCR
 
	`ETB_FFCR_REG
(
ETB_BASE_PTR
)

	)

7339 
	#ETB_ITMISCOP0
 
	`ETB_ITMISCOP0_REG
(
ETB_BASE_PTR
)

	)

7340 
	#ETB_ITTRFLINACK
 
	`ETB_ITTRFLINACK_REG
(
ETB_BASE_PTR
)

	)

7341 
	#ETB_ITTRFLIN
 
	`ETB_ITTRFLIN_REG
(
ETB_BASE_PTR
)

	)

7342 
	#ETB_ITATBDATA0
 
	`ETB_ITATBDATA0_REG
(
ETB_BASE_PTR
)

	)

7343 
	#ETB_ITATBCTR2
 
	`ETB_ITATBCTR2_REG
(
ETB_BASE_PTR
)

	)

7344 
	#ETB_ITATBCTR1
 
	`ETB_ITATBCTR1_REG
(
ETB_BASE_PTR
)

	)

7345 
	#ETB_ITATBCTR0
 
	`ETB_ITATBCTR0_REG
(
ETB_BASE_PTR
)

	)

7346 
	#ETB_ITCTRL
 
	`ETB_ITCTRL_REG
(
ETB_BASE_PTR
)

	)

7347 
	#ETB_CLAIMSET
 
	`ETB_CLAIMSET_REG
(
ETB_BASE_PTR
)

	)

7348 
	#ETB_CLAIMCLR
 
	`ETB_CLAIMCLR_REG
(
ETB_BASE_PTR
)

	)

7349 
	#ETB_LAR
 
	`ETB_LAR_REG
(
ETB_BASE_PTR
)

	)

7350 
	#ETB_LSR
 
	`ETB_LSR_REG
(
ETB_BASE_PTR
)

	)

7351 
	#ETB_AUTHSTATUS
 
	`ETB_AUTHSTATUS_REG
(
ETB_BASE_PTR
)

	)

7352 
	#ETB_DEVID
 
	`ETB_DEVID_REG
(
ETB_BASE_PTR
)

	)

7353 
	#ETB_DEVTYPE
 
	`ETB_DEVTYPE_REG
(
ETB_BASE_PTR
)

	)

7354 
	#ETB_PIDR4
 
	`ETB_PIDR4_REG
(
ETB_BASE_PTR
)

	)

7355 
	#ETB_PIDR5
 
	`ETB_PIDR5_REG
(
ETB_BASE_PTR
)

	)

7356 
	#ETB_PIDR6
 
	`ETB_PIDR6_REG
(
ETB_BASE_PTR
)

	)

7357 
	#ETB_PIDR7
 
	`ETB_PIDR7_REG
(
ETB_BASE_PTR
)

	)

7358 
	#ETB_PIDR0
 
	`ETB_PIDR0_REG
(
ETB_BASE_PTR
)

	)

7359 
	#ETB_PIDR1
 
	`ETB_PIDR1_REG
(
ETB_BASE_PTR
)

	)

7360 
	#ETB_PIDR2
 
	`ETB_PIDR2_REG
(
ETB_BASE_PTR
)

	)

7361 
	#ETB_PIDR3
 
	`ETB_PIDR3_REG
(
ETB_BASE_PTR
)

	)

7362 
	#ETB_CIDR0
 
	`ETB_CIDR0_REG
(
ETB_BASE_PTR
)

	)

7363 
	#ETB_CIDR1
 
	`ETB_CIDR1_REG
(
ETB_BASE_PTR
)

	)

7364 
	#ETB_CIDR2
 
	`ETB_CIDR2_REG
(
ETB_BASE_PTR
)

	)

7365 
	#ETB_CIDR3
 
	`ETB_CIDR3_REG
(
ETB_BASE_PTR
)

	)

7387 
	sETF_MemM­
 {

7388 
ušt32_t
 
	mFCR
;

7389 
ušt32_t
 
	mPCR
;

7390 
ušt8_t
 
	mRESERVED_0
[3812];

7391 
ušt32_t
 
	mITATBDATA0
;

7392 
ušt32_t
 
	mITATBCTR2
;

7393 
ušt32_t
 
	mITATBCTR1
;

7394 
ušt32_t
 
	mITATBCTR0
;

7395 
ušt8_t
 
	mRESERVED_1
[4];

7396 
ušt32_t
 
	mITCTRL
;

7397 
ušt8_t
 
	mRESERVED_2
[156];

7398 
ušt32_t
 
	mCLAIMSET
;

7399 
ušt32_t
 
	mCLAIMCLR
;

7400 
ušt8_t
 
	mRESERVED_3
[8];

7401 
ušt32_t
 
	mLAR
;

7402 
ušt32_t
 
	mLSR
;

7403 
ušt32_t
 
	mAUTHSTATUS
;

7404 
ušt8_t
 
	mRESERVED_4
[12];

7405 
ušt32_t
 
	mDEVID
;

7406 
ušt32_t
 
	mDEVTYPE
;

7407 
ušt32_t
 
	mPIDR4
;

7408 
ušt32_t
 
	mPIDR5
;

7409 
ušt32_t
 
	mPIDR6
;

7410 
ušt32_t
 
	mPIDR7
;

7411 
ušt32_t
 
	mPIDR0
;

7412 
ušt32_t
 
	mPIDR1
;

7413 
ušt32_t
 
	mPIDR2
;

7414 
ušt32_t
 
	mPIDR3
;

7415 
ušt32_t
 
	mCIDR0
;

7416 
ušt32_t
 
	mCIDR1
;

7417 
ušt32_t
 
	mCIDR2
;

7418 
ušt32_t
 
	mCIDR3
;

7419 } vÞ©ž*
	tETF_MemM­PŒ
;

7432 
	#ETF_FCR_REG
(
ba£
è((ba£)->
FCR
)

	)

7433 
	#ETF_PCR_REG
(
ba£
è((ba£)->
PCR
)

	)

7434 
	#ETF_ITATBDATA0_REG
(
ba£
è((ba£)->
ITATBDATA0
)

	)

7435 
	#ETF_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7436 
	#ETF_ITATBCTR1_REG
(
ba£
è((ba£)->
ITATBCTR1
)

	)

7437 
	#ETF_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7438 
	#ETF_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7439 
	#ETF_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7440 
	#ETF_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7441 
	#ETF_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7442 
	#ETF_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7443 
	#ETF_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7444 
	#ETF_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

7445 
	#ETF_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7446 
	#ETF_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7447 
	#ETF_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7448 
	#ETF_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7449 
	#ETF_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7450 
	#ETF_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7451 
	#ETF_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7452 
	#ETF_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7453 
	#ETF_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7454 
	#ETF_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7455 
	#ETF_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7456 
	#ETF_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7457 
	#ETF_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7481 
	#ETF_BASE_PTR
 ((
ETF_MemM­PŒ
)0xE0043000u)

	)

7483 
	#ETF_BASE_PTRS
 { 
ETF_BASE_PTR
 }

	)

7497 
	#ETF_FCR
 
	`ETF_FCR_REG
(
ETF_BASE_PTR
)

	)

7498 
	#ETF_PCR
 
	`ETF_PCR_REG
(
ETF_BASE_PTR
)

	)

7499 
	#ETF_ITATBDATA0
 
	`ETF_ITATBDATA0_REG
(
ETF_BASE_PTR
)

	)

7500 
	#ETF_ITATBCTR2
 
	`ETF_ITATBCTR2_REG
(
ETF_BASE_PTR
)

	)

7501 
	#ETF_ITATBCTR1
 
	`ETF_ITATBCTR1_REG
(
ETF_BASE_PTR
)

	)

7502 
	#ETF_ITATBCTR0
 
	`ETF_ITATBCTR0_REG
(
ETF_BASE_PTR
)

	)

7503 
	#ETF_ITCTRL
 
	`ETF_ITCTRL_REG
(
ETF_BASE_PTR
)

	)

7504 
	#ETF_CLAIMSET
 
	`ETF_CLAIMSET_REG
(
ETF_BASE_PTR
)

	)

7505 
	#ETF_CLAIMCLR
 
	`ETF_CLAIMCLR_REG
(
ETF_BASE_PTR
)

	)

7506 
	#ETF_LAR
 
	`ETF_LAR_REG
(
ETF_BASE_PTR
)

	)

7507 
	#ETF_LSR
 
	`ETF_LSR_REG
(
ETF_BASE_PTR
)

	)

7508 
	#ETF_AUTHSTATUS
 
	`ETF_AUTHSTATUS_REG
(
ETF_BASE_PTR
)

	)

7509 
	#ETF_DEVID
 
	`ETF_DEVID_REG
(
ETF_BASE_PTR
)

	)

7510 
	#ETF_DEVTYPE
 
	`ETF_DEVTYPE_REG
(
ETF_BASE_PTR
)

	)

7511 
	#ETF_PIDR4
 
	`ETF_PIDR4_REG
(
ETF_BASE_PTR
)

	)

7512 
	#ETF_PIDR5
 
	`ETF_PIDR5_REG
(
ETF_BASE_PTR
)

	)

7513 
	#ETF_PIDR6
 
	`ETF_PIDR6_REG
(
ETF_BASE_PTR
)

	)

7514 
	#ETF_PIDR7
 
	`ETF_PIDR7_REG
(
ETF_BASE_PTR
)

	)

7515 
	#ETF_PIDR0
 
	`ETF_PIDR0_REG
(
ETF_BASE_PTR
)

	)

7516 
	#ETF_PIDR1
 
	`ETF_PIDR1_REG
(
ETF_BASE_PTR
)

	)

7517 
	#ETF_PIDR2
 
	`ETF_PIDR2_REG
(
ETF_BASE_PTR
)

	)

7518 
	#ETF_PIDR3
 
	`ETF_PIDR3_REG
(
ETF_BASE_PTR
)

	)

7519 
	#ETF_CIDR0
 
	`ETF_CIDR0_REG
(
ETF_BASE_PTR
)

	)

7520 
	#ETF_CIDR1
 
	`ETF_CIDR1_REG
(
ETF_BASE_PTR
)

	)

7521 
	#ETF_CIDR2
 
	`ETF_CIDR2_REG
(
ETF_BASE_PTR
)

	)

7522 
	#ETF_CIDR3
 
	`ETF_CIDR3_REG
(
ETF_BASE_PTR
)

	)

7544 
	sETM_MemM­
 {

7545 
ušt32_t
 
	mCR
;

7546 
ušt32_t
 
	mCCR
;

7547 
ušt32_t
 
	mTRIGGER
;

7548 
ušt8_t
 
	mRESERVED_0
[4];

7549 
ušt32_t
 
	mSR
;

7550 
ušt32_t
 
	mSCR
;

7551 
ušt8_t
 
	mRESERVED_1
[8];

7552 
ušt32_t
 
	mEEVR
;

7553 
ušt32_t
 
	mTECR1
;

7554 
ušt32_t
 
	mFFLR
;

7555 
ušt8_t
 
	mRESERVED_2
[276];

7556 
ušt32_t
 
	mCNTRLDVR1
;

7557 
ušt8_t
 
	mRESERVED_3
[156];

7558 
ušt32_t
 
	mSYNCFR
;

7559 
ušt32_t
 
	mIDR
;

7560 
ušt32_t
 
	mCCER
;

7561 
ušt8_t
 
	mRESERVED_4
[4];

7562 
ušt32_t
 
	mTESSEICR
;

7563 
ušt8_t
 
	mRESERVED_5
[4];

7564 
ušt32_t
 
	mTSEVR
;

7565 
ušt8_t
 
	mRESERVED_6
[4];

7566 
ušt32_t
 
	mTRACEIDR
;

7567 
ušt8_t
 
	mRESERVED_7
[4];

7568 
ušt32_t
 
	mIDR2
;

7569 
ušt8_t
 
	mRESERVED_8
[264];

7570 
ušt32_t
 
	mPDSR
;

7571 
ušt8_t
 
	mRESERVED_9
[3016];

7572 
ušt32_t
 
	mITMISCIN
;

7573 
ušt8_t
 
	mRESERVED_10
[4];

7574 
ušt32_t
 
	mITTRIGOUT
;

7575 
ušt8_t
 
	mRESERVED_11
[4];

7576 
ušt32_t
 
	mITATBCTR2
;

7577 
ušt8_t
 
	mRESERVED_12
[4];

7578 
ušt32_t
 
	mITATBCTR0
;

7579 
ušt8_t
 
	mRESERVED_13
[4];

7580 
ušt32_t
 
	mITCTRL
;

7581 
ušt8_t
 
	mRESERVED_14
[156];

7582 
ušt32_t
 
	mCLAIMSET
;

7583 
ušt32_t
 
	mCLAIMCLR
;

7584 
ušt8_t
 
	mRESERVED_15
[8];

7585 
ušt32_t
 
	mLAR
;

7586 
ušt32_t
 
	mLSR
;

7587 
ušt32_t
 
	mAUTHSTATUS
;

7588 
ušt8_t
 
	mRESERVED_16
[16];

7589 
ušt32_t
 
	mDEVTYPE
;

7590 
ušt32_t
 
	mPIDR4
;

7591 
ušt32_t
 
	mPIDR5
;

7592 
ušt32_t
 
	mPIDR6
;

7593 
ušt32_t
 
	mPIDR7
;

7594 
ušt32_t
 
	mPIDR0
;

7595 
ušt32_t
 
	mPIDR1
;

7596 
ušt32_t
 
	mPIDR2
;

7597 
ušt32_t
 
	mPIDR3
;

7598 
ušt32_t
 
	mCIDR0
;

7599 
ušt32_t
 
	mCIDR1
;

7600 
ušt32_t
 
	mCIDR2
;

7601 
ušt32_t
 
	mCIDR3
;

7602 } vÞ©ž*
	tETM_MemM­PŒ
;

7615 
	#ETM_CR_REG
(
ba£
è((ba£)->
CR
)

	)

7616 
	#ETM_CCR_REG
(
ba£
è((ba£)->
CCR
)

	)

7617 
	#ETM_TRIGGER_REG
(
ba£
è((ba£)->
TRIGGER
)

	)

7618 
	#ETM_SR_REG
(
ba£
è((ba£)->
SR
)

	)

7619 
	#ETM_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

7620 
	#ETM_EEVR_REG
(
ba£
è((ba£)->
EEVR
)

	)

7621 
	#ETM_TECR1_REG
(
ba£
è((ba£)->
TECR1
)

	)

7622 
	#ETM_FFLR_REG
(
ba£
è((ba£)->
FFLR
)

	)

7623 
	#ETM_CNTRLDVR1_REG
(
ba£
è((ba£)->
CNTRLDVR1
)

	)

7624 
	#ETM_SYNCFR_REG
(
ba£
è((ba£)->
SYNCFR
)

	)

7625 
	#ETM_IDR_REG
(
ba£
è((ba£)->
IDR
)

	)

7626 
	#ETM_CCER_REG
(
ba£
è((ba£)->
CCER
)

	)

7627 
	#ETM_TESSEICR_REG
(
ba£
è((ba£)->
TESSEICR
)

	)

7628 
	#ETM_TSEVR_REG
(
ba£
è((ba£)->
TSEVR
)

	)

7629 
	#ETM_TRACEIDR_REG
(
ba£
è((ba£)->
TRACEIDR
)

	)

7630 
	#ETM_IDR2_REG
(
ba£
è((ba£)->
IDR2
)

	)

7631 
	#ETM_PDSR_REG
(
ba£
è((ba£)->
PDSR
)

	)

7632 
	#ETM_ITMISCIN_REG
(
ba£
è((ba£)->
ITMISCIN
)

	)

7633 
	#ETM_ITTRIGOUT_REG
(
ba£
è((ba£)->
ITTRIGOUT
)

	)

7634 
	#ETM_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7635 
	#ETM_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7636 
	#ETM_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7637 
	#ETM_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7638 
	#ETM_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7639 
	#ETM_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7640 
	#ETM_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7641 
	#ETM_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7642 
	#ETM_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7643 
	#ETM_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7644 
	#ETM_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7645 
	#ETM_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7646 
	#ETM_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7647 
	#ETM_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7648 
	#ETM_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7649 
	#ETM_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7650 
	#ETM_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7651 
	#ETM_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7652 
	#ETM_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7653 
	#ETM_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7654 
	#ETM_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7678 
	#ETM_BASE_PTR
 ((
ETM_MemM­PŒ
)0xE0041000u)

	)

7680 
	#ETM_BASE_PTRS
 { 
ETM_BASE_PTR
 }

	)

7694 
	#ETMCR
 
	`ETM_CR_REG
(
ETM_BASE_PTR
)

	)

7695 
	#ETMCCR
 
	`ETM_CCR_REG
(
ETM_BASE_PTR
)

	)

7696 
	#ETMTRIGGER
 
	`ETM_TRIGGER_REG
(
ETM_BASE_PTR
)

	)

7697 
	#ETMSR
 
	`ETM_SR_REG
(
ETM_BASE_PTR
)

	)

7698 
	#ETMSCR
 
	`ETM_SCR_REG
(
ETM_BASE_PTR
)

	)

7699 
	#ETMEEVR
 
	`ETM_EEVR_REG
(
ETM_BASE_PTR
)

	)

7700 
	#ETMTECR1
 
	`ETM_TECR1_REG
(
ETM_BASE_PTR
)

	)

7701 
	#ETMFFLR
 
	`ETM_FFLR_REG
(
ETM_BASE_PTR
)

	)

7702 
	#ETMCNTRLDVR1
 
	`ETM_CNTRLDVR1_REG
(
ETM_BASE_PTR
)

	)

7703 
	#ETMSYNCFR
 
	`ETM_SYNCFR_REG
(
ETM_BASE_PTR
)

	)

7704 
	#ETMIDR
 
	`ETM_IDR_REG
(
ETM_BASE_PTR
)

	)

7705 
	#ETMCCER
 
	`ETM_CCER_REG
(
ETM_BASE_PTR
)

	)

7706 
	#ETMTESSEICR
 
	`ETM_TESSEICR_REG
(
ETM_BASE_PTR
)

	)

7707 
	#ETMTSEVR
 
	`ETM_TSEVR_REG
(
ETM_BASE_PTR
)

	)

7708 
	#ETMTRACEIDR
 
	`ETM_TRACEIDR_REG
(
ETM_BASE_PTR
)

	)

7709 
	#ETMIDR2
 
	`ETM_IDR2_REG
(
ETM_BASE_PTR
)

	)

7710 
	#ETMPDSR
 
	`ETM_PDSR_REG
(
ETM_BASE_PTR
)

	)

7711 
	#ETM_ITMISCIN
 
	`ETM_ITMISCIN_REG
(
ETM_BASE_PTR
)

	)

7712 
	#ETM_ITTRIGOUT
 
	`ETM_ITTRIGOUT_REG
(
ETM_BASE_PTR
)

	)

7713 
	#ETM_ITATBCTR2
 
	`ETM_ITATBCTR2_REG
(
ETM_BASE_PTR
)

	)

7714 
	#ETM_ITATBCTR0
 
	`ETM_ITATBCTR0_REG
(
ETM_BASE_PTR
)

	)

7715 
	#ETMITCTRL
 
	`ETM_ITCTRL_REG
(
ETM_BASE_PTR
)

	)

7716 
	#ETMCLAIMSET
 
	`ETM_CLAIMSET_REG
(
ETM_BASE_PTR
)

	)

7717 
	#ETMCLAIMCLR
 
	`ETM_CLAIMCLR_REG
(
ETM_BASE_PTR
)

	)

7718 
	#ETMLAR
 
	`ETM_LAR_REG
(
ETM_BASE_PTR
)

	)

7719 
	#ETMLSR
 
	`ETM_LSR_REG
(
ETM_BASE_PTR
)

	)

7720 
	#ETMAUTHSTATUS
 
	`ETM_AUTHSTATUS_REG
(
ETM_BASE_PTR
)

	)

7721 
	#ETMDEVTYPE
 
	`ETM_DEVTYPE_REG
(
ETM_BASE_PTR
)

	)

7722 
	#ETMPIDR4
 
	`ETM_PIDR4_REG
(
ETM_BASE_PTR
)

	)

7723 
	#ETMPIDR5
 
	`ETM_PIDR5_REG
(
ETM_BASE_PTR
)

	)

7724 
	#ETMPIDR6
 
	`ETM_PIDR6_REG
(
ETM_BASE_PTR
)

	)

7725 
	#ETMPIDR7
 
	`ETM_PIDR7_REG
(
ETM_BASE_PTR
)

	)

7726 
	#ETMPIDR0
 
	`ETM_PIDR0_REG
(
ETM_BASE_PTR
)

	)

7727 
	#ETMPIDR1
 
	`ETM_PIDR1_REG
(
ETM_BASE_PTR
)

	)

7728 
	#ETMPIDR2
 
	`ETM_PIDR2_REG
(
ETM_BASE_PTR
)

	)

7729 
	#ETMPIDR3
 
	`ETM_PIDR3_REG
(
ETM_BASE_PTR
)

	)

7730 
	#ETMCIDR0
 
	`ETM_CIDR0_REG
(
ETM_BASE_PTR
)

	)

7731 
	#ETMCIDR1
 
	`ETM_CIDR1_REG
(
ETM_BASE_PTR
)

	)

7732 
	#ETMCIDR2
 
	`ETM_CIDR2_REG
(
ETM_BASE_PTR
)

	)

7733 
	#ETMCIDR3
 
	`ETM_CIDR3_REG
(
ETM_BASE_PTR
)

	)

7755 
	sEWM_MemM­
 {

7756 
ušt8_t
 
	mCTRL
;

7757 
ušt8_t
 
	mSERV
;

7758 
ušt8_t
 
	mCMPL
;

7759 
ušt8_t
 
	mCMPH
;

7760 } vÞ©ž*
	tEWM_MemM­PŒ
;

7773 
	#EWM_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

7774 
	#EWM_SERV_REG
(
ba£
è((ba£)->
SERV
)

	)

7775 
	#EWM_CMPL_REG
(
ba£
è((ba£)->
CMPL
)

	)

7776 
	#EWM_CMPH_REG
(
ba£
è((ba£)->
CMPH
)

	)

7793 
	#EWM_CTRL_EWMEN_MASK
 0x1u

	)

7794 
	#EWM_CTRL_EWMEN_SHIFT
 0

	)

7795 
	#EWM_CTRL_ASSIN_MASK
 0x2u

	)

7796 
	#EWM_CTRL_ASSIN_SHIFT
 1

	)

7797 
	#EWM_CTRL_INEN_MASK
 0x4u

	)

7798 
	#EWM_CTRL_INEN_SHIFT
 2

	)

7799 
	#EWM_CTRL_INTEN_MASK
 0x8u

	)

7800 
	#EWM_CTRL_INTEN_SHIFT
 3

	)

7802 
	#EWM_SERV_SERVICE_MASK
 0xFFu

	)

7803 
	#EWM_SERV_SERVICE_SHIFT
 0

	)

7804 
	#EWM_SERV_SERVICE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_SERV_SERVICE_SHIFT
))&
EWM_SERV_SERVICE_MASK
)

	)

7806 
	#EWM_CMPL_COMPAREL_MASK
 0xFFu

	)

7807 
	#EWM_CMPL_COMPAREL_SHIFT
 0

	)

7808 
	#EWM_CMPL_COMPAREL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_CMPL_COMPAREL_SHIFT
))&
EWM_CMPL_COMPAREL_MASK
)

	)

7810 
	#EWM_CMPH_COMPAREH_MASK
 0xFFu

	)

7811 
	#EWM_CMPH_COMPAREH_SHIFT
 0

	)

7812 
	#EWM_CMPH_COMPAREH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_CMPH_COMPAREH_SHIFT
))&
EWM_CMPH_COMPAREH_MASK
)

	)

7821 
	#EWM_BASE_PTR
 ((
EWM_MemM­PŒ
)0x40061000u)

	)

7823 
	#EWM_BASE_PTRS
 { 
EWM_BASE_PTR
 }

	)

7837 
	#EWM_CTRL
 
	`EWM_CTRL_REG
(
EWM_BASE_PTR
)

	)

7838 
	#EWM_SERV
 
	`EWM_SERV_REG
(
EWM_BASE_PTR
)

	)

7839 
	#EWM_CMPL
 
	`EWM_CMPL_REG
(
EWM_BASE_PTR
)

	)

7840 
	#EWM_CMPH
 
	`EWM_CMPH_REG
(
EWM_BASE_PTR
)

	)

7862 
	sFB_MemM­
 {

7864 
ušt32_t
 
	mCSAR
;

7865 
ušt32_t
 
	mCSMR
;

7866 
ušt32_t
 
	mCSCR
;

7867 } 
	mCS
[6];

7868 
ušt8_t
 
	mRESERVED_0
[24];

7869 
ušt32_t
 
	mCSPMCR
;

7870 } vÞ©ž*
	tFB_MemM­PŒ
;

7883 
	#FB_CSAR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSAR
)

	)

7884 
	#FB_CSMR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSMR
)

	)

7885 
	#FB_CSCR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSCR
)

	)

7886 
	#FB_CSPMCR_REG
(
ba£
è((ba£)->
CSPMCR
)

	)

7903 
	#FB_CSAR_BA_MASK
 0xFFFF0000u

	)

7904 
	#FB_CSAR_BA_SHIFT
 16

	)

7905 
	#FB_CSAR_BA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSAR_BA_SHIFT
))&
FB_CSAR_BA_MASK
)

	)

7907 
	#FB_CSMR_V_MASK
 0x1u

	)

7908 
	#FB_CSMR_V_SHIFT
 0

	)

7909 
	#FB_CSMR_WP_MASK
 0x100u

	)

7910 
	#FB_CSMR_WP_SHIFT
 8

	)

7911 
	#FB_CSMR_BAM_MASK
 0xFFFF0000u

	)

7912 
	#FB_CSMR_BAM_SHIFT
 16

	)

7913 
	#FB_CSMR_BAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSMR_BAM_SHIFT
))&
FB_CSMR_BAM_MASK
)

	)

7915 
	#FB_CSCR_BSTW_MASK
 0x8u

	)

7916 
	#FB_CSCR_BSTW_SHIFT
 3

	)

7917 
	#FB_CSCR_BSTR_MASK
 0x10u

	)

7918 
	#FB_CSCR_BSTR_SHIFT
 4

	)

7919 
	#FB_CSCR_BEM_MASK
 0x20u

	)

7920 
	#FB_CSCR_BEM_SHIFT
 5

	)

7921 
	#FB_CSCR_PS_MASK
 0xC0u

	)

7922 
	#FB_CSCR_PS_SHIFT
 6

	)

7923 
	#FB_CSCR_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_PS_SHIFT
))&
FB_CSCR_PS_MASK
)

	)

7924 
	#FB_CSCR_AA_MASK
 0x100u

	)

7925 
	#FB_CSCR_AA_SHIFT
 8

	)

7926 
	#FB_CSCR_BLS_MASK
 0x200u

	)

7927 
	#FB_CSCR_BLS_SHIFT
 9

	)

7928 
	#FB_CSCR_WS_MASK
 0xFC00u

	)

7929 
	#FB_CSCR_WS_SHIFT
 10

	)

7930 
	#FB_CSCR_WS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_WS_SHIFT
))&
FB_CSCR_WS_MASK
)

	)

7931 
	#FB_CSCR_WRAH_MASK
 0x30000u

	)

7932 
	#FB_CSCR_WRAH_SHIFT
 16

	)

7933 
	#FB_CSCR_WRAH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_WRAH_SHIFT
))&
FB_CSCR_WRAH_MASK
)

	)

7934 
	#FB_CSCR_RDAH_MASK
 0xC0000u

	)

7935 
	#FB_CSCR_RDAH_SHIFT
 18

	)

7936 
	#FB_CSCR_RDAH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_RDAH_SHIFT
))&
FB_CSCR_RDAH_MASK
)

	)

7937 
	#FB_CSCR_ASET_MASK
 0x300000u

	)

7938 
	#FB_CSCR_ASET_SHIFT
 20

	)

7939 
	#FB_CSCR_ASET
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_ASET_SHIFT
))&
FB_CSCR_ASET_MASK
)

	)

7940 
	#FB_CSCR_EXTS_MASK
 0x400000u

	)

7941 
	#FB_CSCR_EXTS_SHIFT
 22

	)

7942 
	#FB_CSCR_SWSEN_MASK
 0x800000u

	)

7943 
	#FB_CSCR_SWSEN_SHIFT
 23

	)

7944 
	#FB_CSCR_SWS_MASK
 0xFC000000u

	)

7945 
	#FB_CSCR_SWS_SHIFT
 26

	)

7946 
	#FB_CSCR_SWS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_SWS_SHIFT
))&
FB_CSCR_SWS_MASK
)

	)

7948 
	#FB_CSPMCR_GROUP5_MASK
 0xF000u

	)

7949 
	#FB_CSPMCR_GROUP5_SHIFT
 12

	)

7950 
	#FB_CSPMCR_GROUP5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP5_SHIFT
))&
FB_CSPMCR_GROUP5_MASK
)

	)

7951 
	#FB_CSPMCR_GROUP4_MASK
 0xF0000u

	)

7952 
	#FB_CSPMCR_GROUP4_SHIFT
 16

	)

7953 
	#FB_CSPMCR_GROUP4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP4_SHIFT
))&
FB_CSPMCR_GROUP4_MASK
)

	)

7954 
	#FB_CSPMCR_GROUP3_MASK
 0xF00000u

	)

7955 
	#FB_CSPMCR_GROUP3_SHIFT
 20

	)

7956 
	#FB_CSPMCR_GROUP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP3_SHIFT
))&
FB_CSPMCR_GROUP3_MASK
)

	)

7957 
	#FB_CSPMCR_GROUP2_MASK
 0xF000000u

	)

7958 
	#FB_CSPMCR_GROUP2_SHIFT
 24

	)

7959 
	#FB_CSPMCR_GROUP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP2_SHIFT
))&
FB_CSPMCR_GROUP2_MASK
)

	)

7960 
	#FB_CSPMCR_GROUP1_MASK
 0xF0000000u

	)

7961 
	#FB_CSPMCR_GROUP1_SHIFT
 28

	)

7962 
	#FB_CSPMCR_GROUP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP1_SHIFT
))&
FB_CSPMCR_GROUP1_MASK
)

	)

7971 
	#FB_BASE_PTR
 ((
FB_MemM­PŒ
)0x4000C000u)

	)

7973 
	#FB_BASE_PTRS
 { 
FB_BASE_PTR
 }

	)

7987 
	#FB_CSAR0
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,0)

	)

7988 
	#FB_CSMR0
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,0)

	)

7989 
	#FB_CSCR0
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,0)

	)

7990 
	#FB_CSAR1
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,1)

	)

7991 
	#FB_CSMR1
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,1)

	)

7992 
	#FB_CSCR1
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,1)

	)

7993 
	#FB_CSAR2
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,2)

	)

7994 
	#FB_CSMR2
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,2)

	)

7995 
	#FB_CSCR2
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,2)

	)

7996 
	#FB_CSAR3
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,3)

	)

7997 
	#FB_CSMR3
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,3)

	)

7998 
	#FB_CSCR3
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,3)

	)

7999 
	#FB_CSAR4
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,4)

	)

8000 
	#FB_CSMR4
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,4)

	)

8001 
	#FB_CSCR4
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,4)

	)

8002 
	#FB_CSAR5
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,5)

	)

8003 
	#FB_CSMR5
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,5)

	)

8004 
	#FB_CSCR5
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,5)

	)

8005 
	#FB_CSPMCR
 
	`FB_CSPMCR_REG
(
FB_BASE_PTR
)

	)

8008 
	#FB_CSAR
(
šdex
è
	`FB_CSAR_REG
(
FB_BASE_PTR
,šdex)

	)

8009 
	#FB_CSMR
(
šdex
è
	`FB_CSMR_REG
(
FB_BASE_PTR
,šdex)

	)

8010 
	#FB_CSCR
(
šdex
è
	`FB_CSCR_REG
(
FB_BASE_PTR
,šdex)

	)

8032 
	sFMC_MemM­
 {

8033 
ušt32_t
 
	mPFAPR
;

8034 
ušt32_t
 
	mPFB01CR
;

8035 
ušt32_t
 
	mPFB23CR
;

8036 
ušt8_t
 
	mRESERVED_0
[244];

8037 
ušt32_t
 
	mTAGVD
[4][4];

8038 
ušt8_t
 
	mRESERVED_1
[192];

8040 
ušt32_t
 
	mDATA_UM
;

8041 
ušt32_t
 
	mDATA_MU
;

8042 
ušt32_t
 
	mDATA_ML
;

8043 
ušt32_t
 
	mDATA_LM
;

8044 } 
	mSET
[4][4];

8045 } vÞ©ž*
	tFMC_MemM­PŒ
;

8058 
	#FMC_PFAPR_REG
(
ba£
è((ba£)->
PFAPR
)

	)

8059 
	#FMC_PFB01CR_REG
(
ba£
è((ba£)->
PFB01CR
)

	)

8060 
	#FMC_PFB23CR_REG
(
ba£
è((ba£)->
PFB23CR
)

	)

8061 
	#FMC_TAGVD_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
TAGVD
[šdex][šdex2])

	)

8062 
	#FMC_DATA_UM_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_UM
)

	)

8063 
	#FMC_DATA_MU_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_MU
)

	)

8064 
	#FMC_DATA_ML_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_ML
)

	)

8065 
	#FMC_DATA_LM_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_LM
)

	)

8082 
	#FMC_PFAPR_M0AP_MASK
 0x3u

	)

8083 
	#FMC_PFAPR_M0AP_SHIFT
 0

	)

8084 
	#FMC_PFAPR_M0AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M0AP_SHIFT
))&
FMC_PFAPR_M0AP_MASK
)

	)

8085 
	#FMC_PFAPR_M1AP_MASK
 0xCu

	)

8086 
	#FMC_PFAPR_M1AP_SHIFT
 2

	)

8087 
	#FMC_PFAPR_M1AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M1AP_SHIFT
))&
FMC_PFAPR_M1AP_MASK
)

	)

8088 
	#FMC_PFAPR_M2AP_MASK
 0x30u

	)

8089 
	#FMC_PFAPR_M2AP_SHIFT
 4

	)

8090 
	#FMC_PFAPR_M2AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M2AP_SHIFT
))&
FMC_PFAPR_M2AP_MASK
)

	)

8091 
	#FMC_PFAPR_M3AP_MASK
 0xC0u

	)

8092 
	#FMC_PFAPR_M3AP_SHIFT
 6

	)

8093 
	#FMC_PFAPR_M3AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M3AP_SHIFT
))&
FMC_PFAPR_M3AP_MASK
)

	)

8094 
	#FMC_PFAPR_M4AP_MASK
 0x300u

	)

8095 
	#FMC_PFAPR_M4AP_SHIFT
 8

	)

8096 
	#FMC_PFAPR_M4AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M4AP_SHIFT
))&
FMC_PFAPR_M4AP_MASK
)

	)

8097 
	#FMC_PFAPR_M5AP_MASK
 0xC00u

	)

8098 
	#FMC_PFAPR_M5AP_SHIFT
 10

	)

8099 
	#FMC_PFAPR_M5AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M5AP_SHIFT
))&
FMC_PFAPR_M5AP_MASK
)

	)

8100 
	#FMC_PFAPR_M6AP_MASK
 0x3000u

	)

8101 
	#FMC_PFAPR_M6AP_SHIFT
 12

	)

8102 
	#FMC_PFAPR_M6AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M6AP_SHIFT
))&
FMC_PFAPR_M6AP_MASK
)

	)

8103 
	#FMC_PFAPR_M7AP_MASK
 0xC000u

	)

8104 
	#FMC_PFAPR_M7AP_SHIFT
 14

	)

8105 
	#FMC_PFAPR_M7AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M7AP_SHIFT
))&
FMC_PFAPR_M7AP_MASK
)

	)

8106 
	#FMC_PFAPR_M0PFD_MASK
 0x10000u

	)

8107 
	#FMC_PFAPR_M0PFD_SHIFT
 16

	)

8108 
	#FMC_PFAPR_M1PFD_MASK
 0x20000u

	)

8109 
	#FMC_PFAPR_M1PFD_SHIFT
 17

	)

8110 
	#FMC_PFAPR_M2PFD_MASK
 0x40000u

	)

8111 
	#FMC_PFAPR_M2PFD_SHIFT
 18

	)

8112 
	#FMC_PFAPR_M3PFD_MASK
 0x80000u

	)

8113 
	#FMC_PFAPR_M3PFD_SHIFT
 19

	)

8114 
	#FMC_PFAPR_M4PFD_MASK
 0x100000u

	)

8115 
	#FMC_PFAPR_M4PFD_SHIFT
 20

	)

8116 
	#FMC_PFAPR_M5PFD_MASK
 0x200000u

	)

8117 
	#FMC_PFAPR_M5PFD_SHIFT
 21

	)

8118 
	#FMC_PFAPR_M6PFD_MASK
 0x400000u

	)

8119 
	#FMC_PFAPR_M6PFD_SHIFT
 22

	)

8120 
	#FMC_PFAPR_M7PFD_MASK
 0x800000u

	)

8121 
	#FMC_PFAPR_M7PFD_SHIFT
 23

	)

8123 
	#FMC_PFB01CR_B01SEBE_MASK
 0x1u

	)

8124 
	#FMC_PFB01CR_B01SEBE_SHIFT
 0

	)

8125 
	#FMC_PFB01CR_B01IPE_MASK
 0x2u

	)

8126 
	#FMC_PFB01CR_B01IPE_SHIFT
 1

	)

8127 
	#FMC_PFB01CR_B01DPE_MASK
 0x4u

	)

8128 
	#FMC_PFB01CR_B01DPE_SHIFT
 2

	)

8129 
	#FMC_PFB01CR_B01ICE_MASK
 0x8u

	)

8130 
	#FMC_PFB01CR_B01ICE_SHIFT
 3

	)

8131 
	#FMC_PFB01CR_B01DCE_MASK
 0x10u

	)

8132 
	#FMC_PFB01CR_B01DCE_SHIFT
 4

	)

8133 
	#FMC_PFB01CR_CRC_MASK
 0xE0u

	)

8134 
	#FMC_PFB01CR_CRC_SHIFT
 5

	)

8135 
	#FMC_PFB01CR_CRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CRC_SHIFT
))&
FMC_PFB01CR_CRC_MASK
)

	)

8136 
	#FMC_PFB01CR_B01MW_MASK
 0x60000u

	)

8137 
	#FMC_PFB01CR_B01MW_SHIFT
 17

	)

8138 
	#FMC_PFB01CR_B01MW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_B01MW_SHIFT
))&
FMC_PFB01CR_B01MW_MASK
)

	)

8139 
	#FMC_PFB01CR_S_B_INV_MASK
 0x80000u

	)

8140 
	#FMC_PFB01CR_S_B_INV_SHIFT
 19

	)

8141 
	#FMC_PFB01CR_CINV_WAY_MASK
 0xF00000u

	)

8142 
	#FMC_PFB01CR_CINV_WAY_SHIFT
 20

	)

8143 
	#FMC_PFB01CR_CINV_WAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CINV_WAY_SHIFT
))&
FMC_PFB01CR_CINV_WAY_MASK
)

	)

8144 
	#FMC_PFB01CR_CLCK_WAY_MASK
 0xF000000u

	)

8145 
	#FMC_PFB01CR_CLCK_WAY_SHIFT
 24

	)

8146 
	#FMC_PFB01CR_CLCK_WAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CLCK_WAY_SHIFT
))&
FMC_PFB01CR_CLCK_WAY_MASK
)

	)

8147 
	#FMC_PFB01CR_B01RWSC_MASK
 0xF0000000u

	)

8148 
	#FMC_PFB01CR_B01RWSC_SHIFT
 28

	)

8149 
	#FMC_PFB01CR_B01RWSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_B01RWSC_SHIFT
))&
FMC_PFB01CR_B01RWSC_MASK
)

	)

8151 
	#FMC_PFB23CR_B23SEBE_MASK
 0x1u

	)

8152 
	#FMC_PFB23CR_B23SEBE_SHIFT
 0

	)

8153 
	#FMC_PFB23CR_B23IPE_MASK
 0x2u

	)

8154 
	#FMC_PFB23CR_B23IPE_SHIFT
 1

	)

8155 
	#FMC_PFB23CR_B23DPE_MASK
 0x4u

	)

8156 
	#FMC_PFB23CR_B23DPE_SHIFT
 2

	)

8157 
	#FMC_PFB23CR_B23ICE_MASK
 0x8u

	)

8158 
	#FMC_PFB23CR_B23ICE_SHIFT
 3

	)

8159 
	#FMC_PFB23CR_B23DCE_MASK
 0x10u

	)

8160 
	#FMC_PFB23CR_B23DCE_SHIFT
 4

	)

8161 
	#FMC_PFB23CR_B23MW_MASK
 0x60000u

	)

8162 
	#FMC_PFB23CR_B23MW_SHIFT
 17

	)

8163 
	#FMC_PFB23CR_B23MW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB23CR_B23MW_SHIFT
))&
FMC_PFB23CR_B23MW_MASK
)

	)

8164 
	#FMC_PFB23CR_B23RWSC_MASK
 0xF0000000u

	)

8165 
	#FMC_PFB23CR_B23RWSC_SHIFT
 28

	)

8166 
	#FMC_PFB23CR_B23RWSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB23CR_B23RWSC_SHIFT
))&
FMC_PFB23CR_B23RWSC_MASK
)

	)

8168 
	#FMC_TAGVD_v®id_MASK
 0x1u

	)

8169 
	#FMC_TAGVD_v®id_SHIFT
 0

	)

8170 
	#FMC_TAGVD_g_MASK
 0xFFFC0u

	)

8171 
	#FMC_TAGVD_g_SHIFT
 6

	)

8172 
	#FMC_TAGVD_g
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_TAGVD_g_SHIFT
))&
FMC_TAGVD_g_MASK
)

	)

8174 
	#FMC_DATA_UM_d©a_MASK
 0xFFFFFFFFu

	)

8175 
	#FMC_DATA_UM_d©a_SHIFT
 0

	)

8176 
	#FMC_DATA_UM_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_UM_d©a_SHIFT
))&
FMC_DATA_UM_d©a_MASK
)

	)

8178 
	#FMC_DATA_MU_d©a_MASK
 0xFFFFFFFFu

	)

8179 
	#FMC_DATA_MU_d©a_SHIFT
 0

	)

8180 
	#FMC_DATA_MU_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_MU_d©a_SHIFT
))&
FMC_DATA_MU_d©a_MASK
)

	)

8182 
	#FMC_DATA_ML_d©a_MASK
 0xFFFFFFFFu

	)

8183 
	#FMC_DATA_ML_d©a_SHIFT
 0

	)

8184 
	#FMC_DATA_ML_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_ML_d©a_SHIFT
))&
FMC_DATA_ML_d©a_MASK
)

	)

8186 
	#FMC_DATA_LM_d©a_MASK
 0xFFFFFFFFu

	)

8187 
	#FMC_DATA_LM_d©a_SHIFT
 0

	)

8188 
	#FMC_DATA_LM_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_LM_d©a_SHIFT
))&
FMC_DATA_LM_d©a_MASK
)

	)

8197 
	#FMC_BASE_PTR
 ((
FMC_MemM­PŒ
)0x4001F000u)

	)

8199 
	#FMC_BASE_PTRS
 { 
FMC_BASE_PTR
 }

	)

8213 
	#FMC_PFAPR
 
	`FMC_PFAPR_REG
(
FMC_BASE_PTR
)

	)

8214 
	#FMC_PFB01CR
 
	`FMC_PFB01CR_REG
(
FMC_BASE_PTR
)

	)

8215 
	#FMC_PFB23CR
 
	`FMC_PFB23CR_REG
(
FMC_BASE_PTR
)

	)

8216 
	#FMC_TAGVDW0S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,0)

	)

8217 
	#FMC_TAGVDW0S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,1)

	)

8218 
	#FMC_TAGVDW0S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,2)

	)

8219 
	#FMC_TAGVDW0S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,3)

	)

8220 
	#FMC_TAGVDW1S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,0)

	)

8221 
	#FMC_TAGVDW1S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,1)

	)

8222 
	#FMC_TAGVDW1S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,2)

	)

8223 
	#FMC_TAGVDW1S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,3)

	)

8224 
	#FMC_TAGVDW2S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,0)

	)

8225 
	#FMC_TAGVDW2S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,1)

	)

8226 
	#FMC_TAGVDW2S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,2)

	)

8227 
	#FMC_TAGVDW2S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,3)

	)

8228 
	#FMC_TAGVDW3S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,0)

	)

8229 
	#FMC_TAGVDW3S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,1)

	)

8230 
	#FMC_TAGVDW3S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,2)

	)

8231 
	#FMC_TAGVDW3S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,3)

	)

8232 
	#FMC_DATAW0S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,0)

	)

8233 
	#FMC_DATAW0S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,0)

	)

8234 
	#FMC_DATAW0S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,0)

	)

8235 
	#FMC_DATAW0S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,0)

	)

8236 
	#FMC_DATAW0S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,1)

	)

8237 
	#FMC_DATAW0S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,1)

	)

8238 
	#FMC_DATAW0S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,1)

	)

8239 
	#FMC_DATAW0S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,1)

	)

8240 
	#FMC_DATAW0S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,2)

	)

8241 
	#FMC_DATAW0S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,2)

	)

8242 
	#FMC_DATAW0S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,2)

	)

8243 
	#FMC_DATAW0S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,2)

	)

8244 
	#FMC_DATAW0S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,3)

	)

8245 
	#FMC_DATAW0S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,3)

	)

8246 
	#FMC_DATAW0S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,3)

	)

8247 
	#FMC_DATAW0S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,3)

	)

8248 
	#FMC_DATAW1S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,0)

	)

8249 
	#FMC_DATAW1S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,0)

	)

8250 
	#FMC_DATAW1S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,0)

	)

8251 
	#FMC_DATAW1S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,0)

	)

8252 
	#FMC_DATAW1S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,1)

	)

8253 
	#FMC_DATAW1S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,1)

	)

8254 
	#FMC_DATAW1S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,1)

	)

8255 
	#FMC_DATAW1S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,1)

	)

8256 
	#FMC_DATAW1S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,2)

	)

8257 
	#FMC_DATAW1S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,2)

	)

8258 
	#FMC_DATAW1S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,2)

	)

8259 
	#FMC_DATAW1S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,2)

	)

8260 
	#FMC_DATAW1S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,3)

	)

8261 
	#FMC_DATAW1S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,3)

	)

8262 
	#FMC_DATAW1S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,3)

	)

8263 
	#FMC_DATAW1S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,3)

	)

8264 
	#FMC_DATAW2S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,0)

	)

8265 
	#FMC_DATAW2S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,0)

	)

8266 
	#FMC_DATAW2S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,0)

	)

8267 
	#FMC_DATAW2S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,0)

	)

8268 
	#FMC_DATAW2S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,1)

	)

8269 
	#FMC_DATAW2S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,1)

	)

8270 
	#FMC_DATAW2S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,1)

	)

8271 
	#FMC_DATAW2S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,1)

	)

8272 
	#FMC_DATAW2S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,2)

	)

8273 
	#FMC_DATAW2S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,2)

	)

8274 
	#FMC_DATAW2S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,2)

	)

8275 
	#FMC_DATAW2S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,2)

	)

8276 
	#FMC_DATAW2S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,3)

	)

8277 
	#FMC_DATAW2S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,3)

	)

8278 
	#FMC_DATAW2S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,3)

	)

8279 
	#FMC_DATAW2S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,3)

	)

8280 
	#FMC_DATAW3S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,0)

	)

8281 
	#FMC_DATAW3S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,0)

	)

8282 
	#FMC_DATAW3S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,0)

	)

8283 
	#FMC_DATAW3S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,0)

	)

8284 
	#FMC_DATAW3S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,1)

	)

8285 
	#FMC_DATAW3S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,1)

	)

8286 
	#FMC_DATAW3S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,1)

	)

8287 
	#FMC_DATAW3S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,1)

	)

8288 
	#FMC_DATAW3S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,2)

	)

8289 
	#FMC_DATAW3S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,2)

	)

8290 
	#FMC_DATAW3S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,2)

	)

8291 
	#FMC_DATAW3S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,2)

	)

8292 
	#FMC_DATAW3S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,3)

	)

8293 
	#FMC_DATAW3S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,3)

	)

8294 
	#FMC_DATAW3S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,3)

	)

8295 
	#FMC_DATAW3S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,3)

	)

8298 
	#FMC_TAGVD
(
šdex
,
šdex2
è
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8299 
	#FMC_DATA_UM
(
šdex
,
šdex2
è
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8300 
	#FMC_DATA_MU
(
šdex
,
šdex2
è
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8301 
	#FMC_DATA_ML
(
šdex
,
šdex2
è
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8302 
	#FMC_DATA_LM
(
šdex
,
šdex2
è
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8324 
	sFPB_MemM­
 {

8325 
ušt32_t
 
	mCTRL
;

8326 
ušt32_t
 
	mREMAP
;

8327 
ušt32_t
 
	mCOMP
[8];

8328 
ušt8_t
 
	mRESERVED_0
[4008];

8329 
ušt32_t
 
	mPID4
;

8330 
ušt32_t
 
	mPID5
;

8331 
ušt32_t
 
	mPID6
;

8332 
ušt32_t
 
	mPID7
;

8333 
ušt32_t
 
	mPID0
;

8334 
ušt32_t
 
	mPID1
;

8335 
ušt32_t
 
	mPID2
;

8336 
ušt32_t
 
	mPID3
;

8337 
ušt32_t
 
	mCID0
;

8338 
ušt32_t
 
	mCID1
;

8339 
ušt32_t
 
	mCID2
;

8340 
ušt32_t
 
	mCID3
;

8341 } vÞ©ž*
	tFPB_MemM­PŒ
;

8354 
	#FPB_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

8355 
	#FPB_REMAP_REG
(
ba£
è((ba£)->
REMAP
)

	)

8356 
	#FPB_COMP_REG
(
ba£
,
šdex
è((ba£)->
COMP
[šdex])

	)

8357 
	#FPB_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

8358 
	#FPB_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

8359 
	#FPB_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

8360 
	#FPB_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

8361 
	#FPB_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

8362 
	#FPB_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

8363 
	#FPB_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

8364 
	#FPB_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

8365 
	#FPB_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

8366 
	#FPB_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

8367 
	#FPB_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

8368 
	#FPB_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

8392 
	#FPB_BASE_PTR
 ((
FPB_MemM­PŒ
)0xE0002000u)

	)

8394 
	#FPB_BASE_PTRS
 { 
FPB_BASE_PTR
 }

	)

8408 
	#FP_CTRL
 
	`FPB_CTRL_REG
(
FPB_BASE_PTR
)

	)

8409 
	#FP_REMAP
 
	`FPB_REMAP_REG
(
FPB_BASE_PTR
)

	)

8410 
	#FP_COMP0
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,0)

	)

8411 
	#FP_COMP1
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,1)

	)

8412 
	#FP_COMP2
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,2)

	)

8413 
	#FP_COMP3
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,3)

	)

8414 
	#FP_COMP4
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,4)

	)

8415 
	#FP_COMP5
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,5)

	)

8416 
	#FP_COMP6
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,6)

	)

8417 
	#FP_COMP7
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,7)

	)

8418 
	#FP_PID4
 
	`FPB_PID4_REG
(
FPB_BASE_PTR
)

	)

8419 
	#FP_PID5
 
	`FPB_PID5_REG
(
FPB_BASE_PTR
)

	)

8420 
	#FP_PID6
 
	`FPB_PID6_REG
(
FPB_BASE_PTR
)

	)

8421 
	#FP_PID7
 
	`FPB_PID7_REG
(
FPB_BASE_PTR
)

	)

8422 
	#FP_PID0
 
	`FPB_PID0_REG
(
FPB_BASE_PTR
)

	)

8423 
	#FP_PID1
 
	`FPB_PID1_REG
(
FPB_BASE_PTR
)

	)

8424 
	#FP_PID2
 
	`FPB_PID2_REG
(
FPB_BASE_PTR
)

	)

8425 
	#FP_PID3
 
	`FPB_PID3_REG
(
FPB_BASE_PTR
)

	)

8426 
	#FP_CID0
 
	`FPB_CID0_REG
(
FPB_BASE_PTR
)

	)

8427 
	#FP_CID1
 
	`FPB_CID1_REG
(
FPB_BASE_PTR
)

	)

8428 
	#FP_CID2
 
	`FPB_CID2_REG
(
FPB_BASE_PTR
)

	)

8429 
	#FP_CID3
 
	`FPB_CID3_REG
(
FPB_BASE_PTR
)

	)

8432 
	#FPB_COMP
(
šdex
è
	`FPB_COMP_REG
(
FPB_BASE_PTR
,šdex)

	)

8454 
	sFTFE_MemM­
 {

8455 
ušt8_t
 
	mFSTAT
;

8456 
ušt8_t
 
	mFCNFG
;

8457 
ušt8_t
 
	mFSEC
;

8458 
ušt8_t
 
	mFOPT
;

8459 
ušt8_t
 
	mFCCOB3
;

8460 
ušt8_t
 
	mFCCOB2
;

8461 
ušt8_t
 
	mFCCOB1
;

8462 
ušt8_t
 
	mFCCOB0
;

8463 
ušt8_t
 
	mFCCOB7
;

8464 
ušt8_t
 
	mFCCOB6
;

8465 
ušt8_t
 
	mFCCOB5
;

8466 
ušt8_t
 
	mFCCOB4
;

8467 
ušt8_t
 
	mFCCOBB
;

8468 
ušt8_t
 
	mFCCOBA
;

8469 
ušt8_t
 
	mFCCOB9
;

8470 
ušt8_t
 
	mFCCOB8
;

8471 
ušt8_t
 
	mFPROT3
;

8472 
ušt8_t
 
	mFPROT2
;

8473 
ušt8_t
 
	mFPROT1
;

8474 
ušt8_t
 
	mFPROT0
;

8475 
ušt8_t
 
	mRESERVED_0
[2];

8476 
ušt8_t
 
	mFEPROT
;

8477 
ušt8_t
 
	mFDPROT
;

8478 } vÞ©ž*
	tFTFE_MemM­PŒ
;

8491 
	#FTFE_FSTAT_REG
(
ba£
è((ba£)->
FSTAT
)

	)

8492 
	#FTFE_FCNFG_REG
(
ba£
è((ba£)->
FCNFG
)

	)

8493 
	#FTFE_FSEC_REG
(
ba£
è((ba£)->
FSEC
)

	)

8494 
	#FTFE_FOPT_REG
(
ba£
è((ba£)->
FOPT
)

	)

8495 
	#FTFE_FCCOB3_REG
(
ba£
è((ba£)->
FCCOB3
)

	)

8496 
	#FTFE_FCCOB2_REG
(
ba£
è((ba£)->
FCCOB2
)

	)

8497 
	#FTFE_FCCOB1_REG
(
ba£
è((ba£)->
FCCOB1
)

	)

8498 
	#FTFE_FCCOB0_REG
(
ba£
è((ba£)->
FCCOB0
)

	)

8499 
	#FTFE_FCCOB7_REG
(
ba£
è((ba£)->
FCCOB7
)

	)

8500 
	#FTFE_FCCOB6_REG
(
ba£
è((ba£)->
FCCOB6
)

	)

8501 
	#FTFE_FCCOB5_REG
(
ba£
è((ba£)->
FCCOB5
)

	)

8502 
	#FTFE_FCCOB4_REG
(
ba£
è((ba£)->
FCCOB4
)

	)

8503 
	#FTFE_FCCOBB_REG
(
ba£
è((ba£)->
FCCOBB
)

	)

8504 
	#FTFE_FCCOBA_REG
(
ba£
è((ba£)->
FCCOBA
)

	)

8505 
	#FTFE_FCCOB9_REG
(
ba£
è((ba£)->
FCCOB9
)

	)

8506 
	#FTFE_FCCOB8_REG
(
ba£
è((ba£)->
FCCOB8
)

	)

8507 
	#FTFE_FPROT3_REG
(
ba£
è((ba£)->
FPROT3
)

	)

8508 
	#FTFE_FPROT2_REG
(
ba£
è((ba£)->
FPROT2
)

	)

8509 
	#FTFE_FPROT1_REG
(
ba£
è((ba£)->
FPROT1
)

	)

8510 
	#FTFE_FPROT0_REG
(
ba£
è((ba£)->
FPROT0
)

	)

8511 
	#FTFE_FEPROT_REG
(
ba£
è((ba£)->
FEPROT
)

	)

8512 
	#FTFE_FDPROT_REG
(
ba£
è((ba£)->
FDPROT
)

	)

8529 
	#FTFE_FSTAT_MGSTAT0_MASK
 0x1u

	)

8530 
	#FTFE_FSTAT_MGSTAT0_SHIFT
 0

	)

8531 
	#FTFE_FSTAT_FPVIOL_MASK
 0x10u

	)

8532 
	#FTFE_FSTAT_FPVIOL_SHIFT
 4

	)

8533 
	#FTFE_FSTAT_ACCERR_MASK
 0x20u

	)

8534 
	#FTFE_FSTAT_ACCERR_SHIFT
 5

	)

8535 
	#FTFE_FSTAT_RDCOLERR_MASK
 0x40u

	)

8536 
	#FTFE_FSTAT_RDCOLERR_SHIFT
 6

	)

8537 
	#FTFE_FSTAT_CCIF_MASK
 0x80u

	)

8538 
	#FTFE_FSTAT_CCIF_SHIFT
 7

	)

8540 
	#FTFE_FCNFG_EEERDY_MASK
 0x1u

	)

8541 
	#FTFE_FCNFG_EEERDY_SHIFT
 0

	)

8542 
	#FTFE_FCNFG_RAMRDY_MASK
 0x2u

	)

8543 
	#FTFE_FCNFG_RAMRDY_SHIFT
 1

	)

8544 
	#FTFE_FCNFG_PFLSH_MASK
 0x4u

	)

8545 
	#FTFE_FCNFG_PFLSH_SHIFT
 2

	)

8546 
	#FTFE_FCNFG_SWAP_MASK
 0x8u

	)

8547 
	#FTFE_FCNFG_SWAP_SHIFT
 3

	)

8548 
	#FTFE_FCNFG_ERSSUSP_MASK
 0x10u

	)

8549 
	#FTFE_FCNFG_ERSSUSP_SHIFT
 4

	)

8550 
	#FTFE_FCNFG_ERSAREQ_MASK
 0x20u

	)

8551 
	#FTFE_FCNFG_ERSAREQ_SHIFT
 5

	)

8552 
	#FTFE_FCNFG_RDCOLLIE_MASK
 0x40u

	)

8553 
	#FTFE_FCNFG_RDCOLLIE_SHIFT
 6

	)

8554 
	#FTFE_FCNFG_CCIE_MASK
 0x80u

	)

8555 
	#FTFE_FCNFG_CCIE_SHIFT
 7

	)

8557 
	#FTFE_FSEC_SEC_MASK
 0x3u

	)

8558 
	#FTFE_FSEC_SEC_SHIFT
 0

	)

8559 
	#FTFE_FSEC_SEC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_SEC_SHIFT
))&
FTFE_FSEC_SEC_MASK
)

	)

8560 
	#FTFE_FSEC_FSLACC_MASK
 0xCu

	)

8561 
	#FTFE_FSEC_FSLACC_SHIFT
 2

	)

8562 
	#FTFE_FSEC_FSLACC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_FSLACC_SHIFT
))&
FTFE_FSEC_FSLACC_MASK
)

	)

8563 
	#FTFE_FSEC_MEEN_MASK
 0x30u

	)

8564 
	#FTFE_FSEC_MEEN_SHIFT
 4

	)

8565 
	#FTFE_FSEC_MEEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_MEEN_SHIFT
))&
FTFE_FSEC_MEEN_MASK
)

	)

8566 
	#FTFE_FSEC_KEYEN_MASK
 0xC0u

	)

8567 
	#FTFE_FSEC_KEYEN_SHIFT
 6

	)

8568 
	#FTFE_FSEC_KEYEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_KEYEN_SHIFT
))&
FTFE_FSEC_KEYEN_MASK
)

	)

8570 
	#FTFE_FOPT_OPT_MASK
 0xFFu

	)

8571 
	#FTFE_FOPT_OPT_SHIFT
 0

	)

8572 
	#FTFE_FOPT_OPT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FOPT_OPT_SHIFT
))&
FTFE_FOPT_OPT_MASK
)

	)

8574 
	#FTFE_FCCOB3_CCOBn_MASK
 0xFFu

	)

8575 
	#FTFE_FCCOB3_CCOBn_SHIFT
 0

	)

8576 
	#FTFE_FCCOB3_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB3_CCOBn_SHIFT
))&
FTFE_FCCOB3_CCOBn_MASK
)

	)

8578 
	#FTFE_FCCOB2_CCOBn_MASK
 0xFFu

	)

8579 
	#FTFE_FCCOB2_CCOBn_SHIFT
 0

	)

8580 
	#FTFE_FCCOB2_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB2_CCOBn_SHIFT
))&
FTFE_FCCOB2_CCOBn_MASK
)

	)

8582 
	#FTFE_FCCOB1_CCOBn_MASK
 0xFFu

	)

8583 
	#FTFE_FCCOB1_CCOBn_SHIFT
 0

	)

8584 
	#FTFE_FCCOB1_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB1_CCOBn_SHIFT
))&
FTFE_FCCOB1_CCOBn_MASK
)

	)

8586 
	#FTFE_FCCOB0_CCOBn_MASK
 0xFFu

	)

8587 
	#FTFE_FCCOB0_CCOBn_SHIFT
 0

	)

8588 
	#FTFE_FCCOB0_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB0_CCOBn_SHIFT
))&
FTFE_FCCOB0_CCOBn_MASK
)

	)

8590 
	#FTFE_FCCOB7_CCOBn_MASK
 0xFFu

	)

8591 
	#FTFE_FCCOB7_CCOBn_SHIFT
 0

	)

8592 
	#FTFE_FCCOB7_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB7_CCOBn_SHIFT
))&
FTFE_FCCOB7_CCOBn_MASK
)

	)

8594 
	#FTFE_FCCOB6_CCOBn_MASK
 0xFFu

	)

8595 
	#FTFE_FCCOB6_CCOBn_SHIFT
 0

	)

8596 
	#FTFE_FCCOB6_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB6_CCOBn_SHIFT
))&
FTFE_FCCOB6_CCOBn_MASK
)

	)

8598 
	#FTFE_FCCOB5_CCOBn_MASK
 0xFFu

	)

8599 
	#FTFE_FCCOB5_CCOBn_SHIFT
 0

	)

8600 
	#FTFE_FCCOB5_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB5_CCOBn_SHIFT
))&
FTFE_FCCOB5_CCOBn_MASK
)

	)

8602 
	#FTFE_FCCOB4_CCOBn_MASK
 0xFFu

	)

8603 
	#FTFE_FCCOB4_CCOBn_SHIFT
 0

	)

8604 
	#FTFE_FCCOB4_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB4_CCOBn_SHIFT
))&
FTFE_FCCOB4_CCOBn_MASK
)

	)

8606 
	#FTFE_FCCOBB_CCOBn_MASK
 0xFFu

	)

8607 
	#FTFE_FCCOBB_CCOBn_SHIFT
 0

	)

8608 
	#FTFE_FCCOBB_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOBB_CCOBn_SHIFT
))&
FTFE_FCCOBB_CCOBn_MASK
)

	)

8610 
	#FTFE_FCCOBA_CCOBn_MASK
 0xFFu

	)

8611 
	#FTFE_FCCOBA_CCOBn_SHIFT
 0

	)

8612 
	#FTFE_FCCOBA_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOBA_CCOBn_SHIFT
))&
FTFE_FCCOBA_CCOBn_MASK
)

	)

8614 
	#FTFE_FCCOB9_CCOBn_MASK
 0xFFu

	)

8615 
	#FTFE_FCCOB9_CCOBn_SHIFT
 0

	)

8616 
	#FTFE_FCCOB9_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB9_CCOBn_SHIFT
))&
FTFE_FCCOB9_CCOBn_MASK
)

	)

8618 
	#FTFE_FCCOB8_CCOBn_MASK
 0xFFu

	)

8619 
	#FTFE_FCCOB8_CCOBn_SHIFT
 0

	)

8620 
	#FTFE_FCCOB8_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB8_CCOBn_SHIFT
))&
FTFE_FCCOB8_CCOBn_MASK
)

	)

8622 
	#FTFE_FPROT3_PROT_MASK
 0xFFu

	)

8623 
	#FTFE_FPROT3_PROT_SHIFT
 0

	)

8624 
	#FTFE_FPROT3_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT3_PROT_SHIFT
))&
FTFE_FPROT3_PROT_MASK
)

	)

8626 
	#FTFE_FPROT2_PROT_MASK
 0xFFu

	)

8627 
	#FTFE_FPROT2_PROT_SHIFT
 0

	)

8628 
	#FTFE_FPROT2_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT2_PROT_SHIFT
))&
FTFE_FPROT2_PROT_MASK
)

	)

8630 
	#FTFE_FPROT1_PROT_MASK
 0xFFu

	)

8631 
	#FTFE_FPROT1_PROT_SHIFT
 0

	)

8632 
	#FTFE_FPROT1_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT1_PROT_SHIFT
))&
FTFE_FPROT1_PROT_MASK
)

	)

8634 
	#FTFE_FPROT0_PROT_MASK
 0xFFu

	)

8635 
	#FTFE_FPROT0_PROT_SHIFT
 0

	)

8636 
	#FTFE_FPROT0_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT0_PROT_SHIFT
))&
FTFE_FPROT0_PROT_MASK
)

	)

8638 
	#FTFE_FEPROT_EPROT_MASK
 0xFFu

	)

8639 
	#FTFE_FEPROT_EPROT_SHIFT
 0

	)

8640 
	#FTFE_FEPROT_EPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FEPROT_EPROT_SHIFT
))&
FTFE_FEPROT_EPROT_MASK
)

	)

8642 
	#FTFE_FDPROT_DPROT_MASK
 0xFFu

	)

8643 
	#FTFE_FDPROT_DPROT_SHIFT
 0

	)

8644 
	#FTFE_FDPROT_DPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FDPROT_DPROT_SHIFT
))&
FTFE_FDPROT_DPROT_MASK
)

	)

8653 
	#FTFE_BASE_PTR
 ((
FTFE_MemM­PŒ
)0x40020000u)

	)

8655 
	#FTFE_BASE_PTRS
 { 
FTFE_BASE_PTR
 }

	)

8669 
	#FTFE_FSTAT
 
	`FTFE_FSTAT_REG
(
FTFE_BASE_PTR
)

	)

8670 
	#FTFE_FCNFG
 
	`FTFE_FCNFG_REG
(
FTFE_BASE_PTR
)

	)

8671 
	#FTFE_FSEC
 
	`FTFE_FSEC_REG
(
FTFE_BASE_PTR
)

	)

8672 
	#FTFE_FOPT
 
	`FTFE_FOPT_REG
(
FTFE_BASE_PTR
)

	)

8673 
	#FTFE_FCCOB3
 
	`FTFE_FCCOB3_REG
(
FTFE_BASE_PTR
)

	)

8674 
	#FTFE_FCCOB2
 
	`FTFE_FCCOB2_REG
(
FTFE_BASE_PTR
)

	)

8675 
	#FTFE_FCCOB1
 
	`FTFE_FCCOB1_REG
(
FTFE_BASE_PTR
)

	)

8676 
	#FTFE_FCCOB0
 
	`FTFE_FCCOB0_REG
(
FTFE_BASE_PTR
)

	)

8677 
	#FTFE_FCCOB7
 
	`FTFE_FCCOB7_REG
(
FTFE_BASE_PTR
)

	)

8678 
	#FTFE_FCCOB6
 
	`FTFE_FCCOB6_REG
(
FTFE_BASE_PTR
)

	)

8679 
	#FTFE_FCCOB5
 
	`FTFE_FCCOB5_REG
(
FTFE_BASE_PTR
)

	)

8680 
	#FTFE_FCCOB4
 
	`FTFE_FCCOB4_REG
(
FTFE_BASE_PTR
)

	)

8681 
	#FTFE_FCCOBB
 
	`FTFE_FCCOBB_REG
(
FTFE_BASE_PTR
)

	)

8682 
	#FTFE_FCCOBA
 
	`FTFE_FCCOBA_REG
(
FTFE_BASE_PTR
)

	)

8683 
	#FTFE_FCCOB9
 
	`FTFE_FCCOB9_REG
(
FTFE_BASE_PTR
)

	)

8684 
	#FTFE_FCCOB8
 
	`FTFE_FCCOB8_REG
(
FTFE_BASE_PTR
)

	)

8685 
	#FTFE_FPROT3
 
	`FTFE_FPROT3_REG
(
FTFE_BASE_PTR
)

	)

8686 
	#FTFE_FPROT2
 
	`FTFE_FPROT2_REG
(
FTFE_BASE_PTR
)

	)

8687 
	#FTFE_FPROT1
 
	`FTFE_FPROT1_REG
(
FTFE_BASE_PTR
)

	)

8688 
	#FTFE_FPROT0
 
	`FTFE_FPROT0_REG
(
FTFE_BASE_PTR
)

	)

8689 
	#FTFE_FEPROT
 
	`FTFE_FEPROT_REG
(
FTFE_BASE_PTR
)

	)

8690 
	#FTFE_FDPROT
 
	`FTFE_FDPROT_REG
(
FTFE_BASE_PTR
)

	)

8712 
	sFTM_MemM­
 {

8713 
ušt32_t
 
	mSC
;

8714 
ušt32_t
 
	mCNT
;

8715 
ušt32_t
 
	mMOD
;

8717 
ušt32_t
 
	mCnSC
;

8718 
ušt32_t
 
	mCnV
;

8719 } 
	mCONTROLS
[8];

8720 
ušt32_t
 
	mCNTIN
;

8721 
ušt32_t
 
	mSTATUS
;

8722 
ušt32_t
 
	mMODE
;

8723 
ušt32_t
 
	mSYNC
;

8724 
ušt32_t
 
	mOUTINIT
;

8725 
ušt32_t
 
	mOUTMASK
;

8726 
ušt32_t
 
	mCOMBINE
;

8727 
ušt32_t
 
	mDEADTIME
;

8728 
ušt32_t
 
	mEXTTRIG
;

8729 
ušt32_t
 
	mPOL
;

8730 
ušt32_t
 
	mFMS
;

8731 
ušt32_t
 
	mFILTER
;

8732 
ušt32_t
 
	mFLTCTRL
;

8733 
ušt32_t
 
	mQDCTRL
;

8734 
ušt32_t
 
	mCONF
;

8735 
ušt32_t
 
	mFLTPOL
;

8736 
ušt32_t
 
	mSYNCONF
;

8737 
ušt32_t
 
	mINVCTRL
;

8738 
ušt32_t
 
	mSWOCTRL
;

8739 
ušt32_t
 
	mPWMLOAD
;

8740 } vÞ©ž*
	tFTM_MemM­PŒ
;

8753 
	#FTM_SC_REG
(
ba£
è((ba£)->
SC
)

	)

8754 
	#FTM_CNT_REG
(
ba£
è((ba£)->
CNT
)

	)

8755 
	#FTM_MOD_REG
(
ba£
è((ba£)->
MOD
)

	)

8756 
	#FTM_CnSC_REG
(
ba£
,
šdex
è((ba£)->
CONTROLS
[šdex].
CnSC
)

	)

8757 
	#FTM_CnV_REG
(
ba£
,
šdex
è((ba£)->
CONTROLS
[šdex].
CnV
)

	)

8758 
	#FTM_CNTIN_REG
(
ba£
è((ba£)->
CNTIN
)

	)

8759 
	#FTM_STATUS_REG
(
ba£
è((ba£)->
STATUS
)

	)

8760 
	#FTM_MODE_REG
(
ba£
è((ba£)->
MODE
)

	)

8761 
	#FTM_SYNC_REG
(
ba£
è((ba£)->
SYNC
)

	)

8762 
	#FTM_OUTINIT_REG
(
ba£
è((ba£)->
OUTINIT
)

	)

8763 
	#FTM_OUTMASK_REG
(
ba£
è((ba£)->
OUTMASK
)

	)

8764 
	#FTM_COMBINE_REG
(
ba£
è((ba£)->
COMBINE
)

	)

8765 
	#FTM_DEADTIME_REG
(
ba£
è((ba£)->
DEADTIME
)

	)

8766 
	#FTM_EXTTRIG_REG
(
ba£
è((ba£)->
EXTTRIG
)

	)

8767 
	#FTM_POL_REG
(
ba£
è((ba£)->
POL
)

	)

8768 
	#FTM_FMS_REG
(
ba£
è((ba£)->
FMS
)

	)

8769 
	#FTM_FILTER_REG
(
ba£
è((ba£)->
FILTER
)

	)

8770 
	#FTM_FLTCTRL_REG
(
ba£
è((ba£)->
FLTCTRL
)

	)

8771 
	#FTM_QDCTRL_REG
(
ba£
è((ba£)->
QDCTRL
)

	)

8772 
	#FTM_CONF_REG
(
ba£
è((ba£)->
CONF
)

	)

8773 
	#FTM_FLTPOL_REG
(
ba£
è((ba£)->
FLTPOL
)

	)

8774 
	#FTM_SYNCONF_REG
(
ba£
è((ba£)->
SYNCONF
)

	)

8775 
	#FTM_INVCTRL_REG
(
ba£
è((ba£)->
INVCTRL
)

	)

8776 
	#FTM_SWOCTRL_REG
(
ba£
è((ba£)->
SWOCTRL
)

	)

8777 
	#FTM_PWMLOAD_REG
(
ba£
è((ba£)->
PWMLOAD
)

	)

8794 
	#FTM_SC_PS_MASK
 0x7u

	)

8795 
	#FTM_SC_PS_SHIFT
 0

	)

8796 
	#FTM_SC_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_SC_PS_SHIFT
))&
FTM_SC_PS_MASK
)

	)

8797 
	#FTM_SC_CLKS_MASK
 0x18u

	)

8798 
	#FTM_SC_CLKS_SHIFT
 3

	)

8799 
	#FTM_SC_CLKS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_SC_CLKS_SHIFT
))&
FTM_SC_CLKS_MASK
)

	)

8800 
	#FTM_SC_CPWMS_MASK
 0x20u

	)

8801 
	#FTM_SC_CPWMS_SHIFT
 5

	)

8802 
	#FTM_SC_TOIE_MASK
 0x40u

	)

8803 
	#FTM_SC_TOIE_SHIFT
 6

	)

8804 
	#FTM_SC_TOF_MASK
 0x80u

	)

8805 
	#FTM_SC_TOF_SHIFT
 7

	)

8807 
	#FTM_CNT_COUNT_MASK
 0xFFFFu

	)

8808 
	#FTM_CNT_COUNT_SHIFT
 0

	)

8809 
	#FTM_CNT_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CNT_COUNT_SHIFT
))&
FTM_CNT_COUNT_MASK
)

	)

8811 
	#FTM_MOD_MOD_MASK
 0xFFFFu

	)

8812 
	#FTM_MOD_MOD_SHIFT
 0

	)

8813 
	#FTM_MOD_MOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_MOD_MOD_SHIFT
))&
FTM_MOD_MOD_MASK
)

	)

8815 
	#FTM_CnSC_DMA_MASK
 0x1u

	)

8816 
	#FTM_CnSC_DMA_SHIFT
 0

	)

8817 
	#FTM_CnSC_ELSA_MASK
 0x4u

	)

8818 
	#FTM_CnSC_ELSA_SHIFT
 2

	)

8819 
	#FTM_CnSC_ELSB_MASK
 0x8u

	)

8820 
	#FTM_CnSC_ELSB_SHIFT
 3

	)

8821 
	#FTM_CnSC_MSA_MASK
 0x10u

	)

8822 
	#FTM_CnSC_MSA_SHIFT
 4

	)

8823 
	#FTM_CnSC_MSB_MASK
 0x20u

	)

8824 
	#FTM_CnSC_MSB_SHIFT
 5

	)

8825 
	#FTM_CnSC_CHIE_MASK
 0x40u

	)

8826 
	#FTM_CnSC_CHIE_SHIFT
 6

	)

8827 
	#FTM_CnSC_CHF_MASK
 0x80u

	)

8828 
	#FTM_CnSC_CHF_SHIFT
 7

	)

8830 
	#FTM_CnV_VAL_MASK
 0xFFFFu

	)

8831 
	#FTM_CnV_VAL_SHIFT
 0

	)

8832 
	#FTM_CnV_VAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CnV_VAL_SHIFT
))&
FTM_CnV_VAL_MASK
)

	)

8834 
	#FTM_CNTIN_INIT_MASK
 0xFFFFu

	)

8835 
	#FTM_CNTIN_INIT_SHIFT
 0

	)

8836 
	#FTM_CNTIN_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CNTIN_INIT_SHIFT
))&
FTM_CNTIN_INIT_MASK
)

	)

8838 
	#FTM_STATUS_CH0F_MASK
 0x1u

	)

8839 
	#FTM_STATUS_CH0F_SHIFT
 0

	)

8840 
	#FTM_STATUS_CH1F_MASK
 0x2u

	)

8841 
	#FTM_STATUS_CH1F_SHIFT
 1

	)

8842 
	#FTM_STATUS_CH2F_MASK
 0x4u

	)

8843 
	#FTM_STATUS_CH2F_SHIFT
 2

	)

8844 
	#FTM_STATUS_CH3F_MASK
 0x8u

	)

8845 
	#FTM_STATUS_CH3F_SHIFT
 3

	)

8846 
	#FTM_STATUS_CH4F_MASK
 0x10u

	)

8847 
	#FTM_STATUS_CH4F_SHIFT
 4

	)

8848 
	#FTM_STATUS_CH5F_MASK
 0x20u

	)

8849 
	#FTM_STATUS_CH5F_SHIFT
 5

	)

8850 
	#FTM_STATUS_CH6F_MASK
 0x40u

	)

8851 
	#FTM_STATUS_CH6F_SHIFT
 6

	)

8852 
	#FTM_STATUS_CH7F_MASK
 0x80u

	)

8853 
	#FTM_STATUS_CH7F_SHIFT
 7

	)

8855 
	#FTM_MODE_FTMEN_MASK
 0x1u

	)

8856 
	#FTM_MODE_FTMEN_SHIFT
 0

	)

8857 
	#FTM_MODE_INIT_MASK
 0x2u

	)

8858 
	#FTM_MODE_INIT_SHIFT
 1

	)

8859 
	#FTM_MODE_WPDIS_MASK
 0x4u

	)

8860 
	#FTM_MODE_WPDIS_SHIFT
 2

	)

8861 
	#FTM_MODE_PWMSYNC_MASK
 0x8u

	)

8862 
	#FTM_MODE_PWMSYNC_SHIFT
 3

	)

8863 
	#FTM_MODE_CAPTEST_MASK
 0x10u

	)

8864 
	#FTM_MODE_CAPTEST_SHIFT
 4

	)

8865 
	#FTM_MODE_FAULTM_MASK
 0x60u

	)

8866 
	#FTM_MODE_FAULTM_SHIFT
 5

	)

8867 
	#FTM_MODE_FAULTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_MODE_FAULTM_SHIFT
))&
FTM_MODE_FAULTM_MASK
)

	)

8868 
	#FTM_MODE_FAULTIE_MASK
 0x80u

	)

8869 
	#FTM_MODE_FAULTIE_SHIFT
 7

	)

8871 
	#FTM_SYNC_CNTMIN_MASK
 0x1u

	)

8872 
	#FTM_SYNC_CNTMIN_SHIFT
 0

	)

8873 
	#FTM_SYNC_CNTMAX_MASK
 0x2u

	)

8874 
	#FTM_SYNC_CNTMAX_SHIFT
 1

	)

8875 
	#FTM_SYNC_REINIT_MASK
 0x4u

	)

8876 
	#FTM_SYNC_REINIT_SHIFT
 2

	)

8877 
	#FTM_SYNC_SYNCHOM_MASK
 0x8u

	)

8878 
	#FTM_SYNC_SYNCHOM_SHIFT
 3

	)

8879 
	#FTM_SYNC_TRIG0_MASK
 0x10u

	)

8880 
	#FTM_SYNC_TRIG0_SHIFT
 4

	)

8881 
	#FTM_SYNC_TRIG1_MASK
 0x20u

	)

8882 
	#FTM_SYNC_TRIG1_SHIFT
 5

	)

8883 
	#FTM_SYNC_TRIG2_MASK
 0x40u

	)

8884 
	#FTM_SYNC_TRIG2_SHIFT
 6

	)

8885 
	#FTM_SYNC_SWSYNC_MASK
 0x80u

	)

8886 
	#FTM_SYNC_SWSYNC_SHIFT
 7

	)

8888 
	#FTM_OUTINIT_CH0OI_MASK
 0x1u

	)

8889 
	#FTM_OUTINIT_CH0OI_SHIFT
 0

	)

8890 
	#FTM_OUTINIT_CH1OI_MASK
 0x2u

	)

8891 
	#FTM_OUTINIT_CH1OI_SHIFT
 1

	)

8892 
	#FTM_OUTINIT_CH2OI_MASK
 0x4u

	)

8893 
	#FTM_OUTINIT_CH2OI_SHIFT
 2

	)

8894 
	#FTM_OUTINIT_CH3OI_MASK
 0x8u

	)

8895 
	#FTM_OUTINIT_CH3OI_SHIFT
 3

	)

8896 
	#FTM_OUTINIT_CH4OI_MASK
 0x10u

	)

8897 
	#FTM_OUTINIT_CH4OI_SHIFT
 4

	)

8898 
	#FTM_OUTINIT_CH5OI_MASK
 0x20u

	)

8899 
	#FTM_OUTINIT_CH5OI_SHIFT
 5

	)

8900 
	#FTM_OUTINIT_CH6OI_MASK
 0x40u

	)

8901 
	#FTM_OUTINIT_CH6OI_SHIFT
 6

	)

8902 
	#FTM_OUTINIT_CH7OI_MASK
 0x80u

	)

8903 
	#FTM_OUTINIT_CH7OI_SHIFT
 7

	)

8905 
	#FTM_OUTMASK_CH0OM_MASK
 0x1u

	)

8906 
	#FTM_OUTMASK_CH0OM_SHIFT
 0

	)

8907 
	#FTM_OUTMASK_CH1OM_MASK
 0x2u

	)

8908 
	#FTM_OUTMASK_CH1OM_SHIFT
 1

	)

8909 
	#FTM_OUTMASK_CH2OM_MASK
 0x4u

	)

8910 
	#FTM_OUTMASK_CH2OM_SHIFT
 2

	)

8911 
	#FTM_OUTMASK_CH3OM_MASK
 0x8u

	)

8912 
	#FTM_OUTMASK_CH3OM_SHIFT
 3

	)

8913 
	#FTM_OUTMASK_CH4OM_MASK
 0x10u

	)

8914 
	#FTM_OUTMASK_CH4OM_SHIFT
 4

	)

8915 
	#FTM_OUTMASK_CH5OM_MASK
 0x20u

	)

8916 
	#FTM_OUTMASK_CH5OM_SHIFT
 5

	)

8917 
	#FTM_OUTMASK_CH6OM_MASK
 0x40u

	)

8918 
	#FTM_OUTMASK_CH6OM_SHIFT
 6

	)

8919 
	#FTM_OUTMASK_CH7OM_MASK
 0x80u

	)

8920 
	#FTM_OUTMASK_CH7OM_SHIFT
 7

	)

8922 
	#FTM_COMBINE_COMBINE0_MASK
 0x1u

	)

8923 
	#FTM_COMBINE_COMBINE0_SHIFT
 0

	)

8924 
	#FTM_COMBINE_COMP0_MASK
 0x2u

	)

8925 
	#FTM_COMBINE_COMP0_SHIFT
 1

	)

8926 
	#FTM_COMBINE_DECAPEN0_MASK
 0x4u

	)

8927 
	#FTM_COMBINE_DECAPEN0_SHIFT
 2

	)

8928 
	#FTM_COMBINE_DECAP0_MASK
 0x8u

	)

8929 
	#FTM_COMBINE_DECAP0_SHIFT
 3

	)

8930 
	#FTM_COMBINE_DTEN0_MASK
 0x10u

	)

8931 
	#FTM_COMBINE_DTEN0_SHIFT
 4

	)

8932 
	#FTM_COMBINE_SYNCEN0_MASK
 0x20u

	)

8933 
	#FTM_COMBINE_SYNCEN0_SHIFT
 5

	)

8934 
	#FTM_COMBINE_FAULTEN0_MASK
 0x40u

	)

8935 
	#FTM_COMBINE_FAULTEN0_SHIFT
 6

	)

8936 
	#FTM_COMBINE_COMBINE1_MASK
 0x100u

	)

8937 
	#FTM_COMBINE_COMBINE1_SHIFT
 8

	)

8938 
	#FTM_COMBINE_COMP1_MASK
 0x200u

	)

8939 
	#FTM_COMBINE_COMP1_SHIFT
 9

	)

8940 
	#FTM_COMBINE_DECAPEN1_MASK
 0x400u

	)

8941 
	#FTM_COMBINE_DECAPEN1_SHIFT
 10

	)

8942 
	#FTM_COMBINE_DECAP1_MASK
 0x800u

	)

8943 
	#FTM_COMBINE_DECAP1_SHIFT
 11

	)

8944 
	#FTM_COMBINE_DTEN1_MASK
 0x1000u

	)

8945 
	#FTM_COMBINE_DTEN1_SHIFT
 12

	)

8946 
	#FTM_COMBINE_SYNCEN1_MASK
 0x2000u

	)

8947 
	#FTM_COMBINE_SYNCEN1_SHIFT
 13

	)

8948 
	#FTM_COMBINE_FAULTEN1_MASK
 0x4000u

	)

8949 
	#FTM_COMBINE_FAULTEN1_SHIFT
 14

	)

8950 
	#FTM_COMBINE_COMBINE2_MASK
 0x10000u

	)

8951 
	#FTM_COMBINE_COMBINE2_SHIFT
 16

	)

8952 
	#FTM_COMBINE_COMP2_MASK
 0x20000u

	)

8953 
	#FTM_COMBINE_COMP2_SHIFT
 17

	)

8954 
	#FTM_COMBINE_DECAPEN2_MASK
 0x40000u

	)

8955 
	#FTM_COMBINE_DECAPEN2_SHIFT
 18

	)

8956 
	#FTM_COMBINE_DECAP2_MASK
 0x80000u

	)

8957 
	#FTM_COMBINE_DECAP2_SHIFT
 19

	)

8958 
	#FTM_COMBINE_DTEN2_MASK
 0x100000u

	)

8959 
	#FTM_COMBINE_DTEN2_SHIFT
 20

	)

8960 
	#FTM_COMBINE_SYNCEN2_MASK
 0x200000u

	)

8961 
	#FTM_COMBINE_SYNCEN2_SHIFT
 21

	)

8962 
	#FTM_COMBINE_FAULTEN2_MASK
 0x400000u

	)

8963 
	#FTM_COMBINE_FAULTEN2_SHIFT
 22

	)

8964 
	#FTM_COMBINE_COMBINE3_MASK
 0x1000000u

	)

8965 
	#FTM_COMBINE_COMBINE3_SHIFT
 24

	)

8966 
	#FTM_COMBINE_COMP3_MASK
 0x2000000u

	)

8967 
	#FTM_COMBINE_COMP3_SHIFT
 25

	)

8968 
	#FTM_COMBINE_DECAPEN3_MASK
 0x4000000u

	)

8969 
	#FTM_COMBINE_DECAPEN3_SHIFT
 26

	)

8970 
	#FTM_COMBINE_DECAP3_MASK
 0x8000000u

	)

8971 
	#FTM_COMBINE_DECAP3_SHIFT
 27

	)

8972 
	#FTM_COMBINE_DTEN3_MASK
 0x10000000u

	)

8973 
	#FTM_COMBINE_DTEN3_SHIFT
 28

	)

8974 
	#FTM_COMBINE_SYNCEN3_MASK
 0x20000000u

	)

8975 
	#FTM_COMBINE_SYNCEN3_SHIFT
 29

	)

8976 
	#FTM_COMBINE_FAULTEN3_MASK
 0x40000000u

	)

8977 
	#FTM_COMBINE_FAULTEN3_SHIFT
 30

	)

8979 
	#FTM_DEADTIME_DTVAL_MASK
 0x3Fu

	)

8980 
	#FTM_DEADTIME_DTVAL_SHIFT
 0

	)

8981 
	#FTM_DEADTIME_DTVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_DEADTIME_DTVAL_SHIFT
))&
FTM_DEADTIME_DTVAL_MASK
)

	)

8982 
	#FTM_DEADTIME_DTPS_MASK
 0xC0u

	)

8983 
	#FTM_DEADTIME_DTPS_SHIFT
 6

	)

8984 
	#FTM_DEADTIME_DTPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_DEADTIME_DTPS_SHIFT
))&
FTM_DEADTIME_DTPS_MASK
)

	)

8986 
	#FTM_EXTTRIG_CH2TRIG_MASK
 0x1u

	)

8987 
	#FTM_EXTTRIG_CH2TRIG_SHIFT
 0

	)

8988 
	#FTM_EXTTRIG_CH3TRIG_MASK
 0x2u

	)

8989 
	#FTM_EXTTRIG_CH3TRIG_SHIFT
 1

	)

8990 
	#FTM_EXTTRIG_CH4TRIG_MASK
 0x4u

	)

8991 
	#FTM_EXTTRIG_CH4TRIG_SHIFT
 2

	)

8992 
	#FTM_EXTTRIG_CH5TRIG_MASK
 0x8u

	)

8993 
	#FTM_EXTTRIG_CH5TRIG_SHIFT
 3

	)

8994 
	#FTM_EXTTRIG_CH0TRIG_MASK
 0x10u

	)

8995 
	#FTM_EXTTRIG_CH0TRIG_SHIFT
 4

	)

8996 
	#FTM_EXTTRIG_CH1TRIG_MASK
 0x20u

	)

8997 
	#FTM_EXTTRIG_CH1TRIG_SHIFT
 5

	)

8998 
	#FTM_EXTTRIG_INITTRIGEN_MASK
 0x40u

	)

8999 
	#FTM_EXTTRIG_INITTRIGEN_SHIFT
 6

	)

9000 
	#FTM_EXTTRIG_TRIGF_MASK
 0x80u

	)

9001 
	#FTM_EXTTRIG_TRIGF_SHIFT
 7

	)

9003 
	#FTM_POL_POL0_MASK
 0x1u

	)

9004 
	#FTM_POL_POL0_SHIFT
 0

	)

9005 
	#FTM_POL_POL1_MASK
 0x2u

	)

9006 
	#FTM_POL_POL1_SHIFT
 1

	)

9007 
	#FTM_POL_POL2_MASK
 0x4u

	)

9008 
	#FTM_POL_POL2_SHIFT
 2

	)

9009 
	#FTM_POL_POL3_MASK
 0x8u

	)

9010 
	#FTM_POL_POL3_SHIFT
 3

	)

9011 
	#FTM_POL_POL4_MASK
 0x10u

	)

9012 
	#FTM_POL_POL4_SHIFT
 4

	)

9013 
	#FTM_POL_POL5_MASK
 0x20u

	)

9014 
	#FTM_POL_POL5_SHIFT
 5

	)

9015 
	#FTM_POL_POL6_MASK
 0x40u

	)

9016 
	#FTM_POL_POL6_SHIFT
 6

	)

9017 
	#FTM_POL_POL7_MASK
 0x80u

	)

9018 
	#FTM_POL_POL7_SHIFT
 7

	)

9020 
	#FTM_FMS_FAULTF0_MASK
 0x1u

	)

9021 
	#FTM_FMS_FAULTF0_SHIFT
 0

	)

9022 
	#FTM_FMS_FAULTF1_MASK
 0x2u

	)

9023 
	#FTM_FMS_FAULTF1_SHIFT
 1

	)

9024 
	#FTM_FMS_FAULTF2_MASK
 0x4u

	)

9025 
	#FTM_FMS_FAULTF2_SHIFT
 2

	)

9026 
	#FTM_FMS_FAULTF3_MASK
 0x8u

	)

9027 
	#FTM_FMS_FAULTF3_SHIFT
 3

	)

9028 
	#FTM_FMS_FAULTIN_MASK
 0x20u

	)

9029 
	#FTM_FMS_FAULTIN_SHIFT
 5

	)

9030 
	#FTM_FMS_WPEN_MASK
 0x40u

	)

9031 
	#FTM_FMS_WPEN_SHIFT
 6

	)

9032 
	#FTM_FMS_FAULTF_MASK
 0x80u

	)

9033 
	#FTM_FMS_FAULTF_SHIFT
 7

	)

9035 
	#FTM_FILTER_CH0FVAL_MASK
 0xFu

	)

9036 
	#FTM_FILTER_CH0FVAL_SHIFT
 0

	)

9037 
	#FTM_FILTER_CH0FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH0FVAL_SHIFT
))&
FTM_FILTER_CH0FVAL_MASK
)

	)

9038 
	#FTM_FILTER_CH1FVAL_MASK
 0xF0u

	)

9039 
	#FTM_FILTER_CH1FVAL_SHIFT
 4

	)

9040 
	#FTM_FILTER_CH1FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH1FVAL_SHIFT
))&
FTM_FILTER_CH1FVAL_MASK
)

	)

9041 
	#FTM_FILTER_CH2FVAL_MASK
 0xF00u

	)

9042 
	#FTM_FILTER_CH2FVAL_SHIFT
 8

	)

9043 
	#FTM_FILTER_CH2FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH2FVAL_SHIFT
))&
FTM_FILTER_CH2FVAL_MASK
)

	)

9044 
	#FTM_FILTER_CH3FVAL_MASK
 0xF000u

	)

9045 
	#FTM_FILTER_CH3FVAL_SHIFT
 12

	)

9046 
	#FTM_FILTER_CH3FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH3FVAL_SHIFT
))&
FTM_FILTER_CH3FVAL_MASK
)

	)

9048 
	#FTM_FLTCTRL_FAULT0EN_MASK
 0x1u

	)

9049 
	#FTM_FLTCTRL_FAULT0EN_SHIFT
 0

	)

9050 
	#FTM_FLTCTRL_FAULT1EN_MASK
 0x2u

	)

9051 
	#FTM_FLTCTRL_FAULT1EN_SHIFT
 1

	)

9052 
	#FTM_FLTCTRL_FAULT2EN_MASK
 0x4u

	)

9053 
	#FTM_FLTCTRL_FAULT2EN_SHIFT
 2

	)

9054 
	#FTM_FLTCTRL_FAULT3EN_MASK
 0x8u

	)

9055 
	#FTM_FLTCTRL_FAULT3EN_SHIFT
 3

	)

9056 
	#FTM_FLTCTRL_FFLTR0EN_MASK
 0x10u

	)

9057 
	#FTM_FLTCTRL_FFLTR0EN_SHIFT
 4

	)

9058 
	#FTM_FLTCTRL_FFLTR1EN_MASK
 0x20u

	)

9059 
	#FTM_FLTCTRL_FFLTR1EN_SHIFT
 5

	)

9060 
	#FTM_FLTCTRL_FFLTR2EN_MASK
 0x40u

	)

9061 
	#FTM_FLTCTRL_FFLTR2EN_SHIFT
 6

	)

9062 
	#FTM_FLTCTRL_FFLTR3EN_MASK
 0x80u

	)

9063 
	#FTM_FLTCTRL_FFLTR3EN_SHIFT
 7

	)

9064 
	#FTM_FLTCTRL_FFVAL_MASK
 0xF00u

	)

9065 
	#FTM_FLTCTRL_FFVAL_SHIFT
 8

	)

9066 
	#FTM_FLTCTRL_FFVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FLTCTRL_FFVAL_SHIFT
))&
FTM_FLTCTRL_FFVAL_MASK
)

	)

9068 
	#FTM_QDCTRL_QUADEN_MASK
 0x1u

	)

9069 
	#FTM_QDCTRL_QUADEN_SHIFT
 0

	)

9070 
	#FTM_QDCTRL_TOFDIR_MASK
 0x2u

	)

9071 
	#FTM_QDCTRL_TOFDIR_SHIFT
 1

	)

9072 
	#FTM_QDCTRL_QUADIR_MASK
 0x4u

	)

9073 
	#FTM_QDCTRL_QUADIR_SHIFT
 2

	)

9074 
	#FTM_QDCTRL_QUADMODE_MASK
 0x8u

	)

9075 
	#FTM_QDCTRL_QUADMODE_SHIFT
 3

	)

9076 
	#FTM_QDCTRL_PHBPOL_MASK
 0x10u

	)

9077 
	#FTM_QDCTRL_PHBPOL_SHIFT
 4

	)

9078 
	#FTM_QDCTRL_PHAPOL_MASK
 0x20u

	)

9079 
	#FTM_QDCTRL_PHAPOL_SHIFT
 5

	)

9080 
	#FTM_QDCTRL_PHBFLTREN_MASK
 0x40u

	)

9081 
	#FTM_QDCTRL_PHBFLTREN_SHIFT
 6

	)

9082 
	#FTM_QDCTRL_PHAFLTREN_MASK
 0x80u

	)

9083 
	#FTM_QDCTRL_PHAFLTREN_SHIFT
 7

	)

9085 
	#FTM_CONF_NUMTOF_MASK
 0x1Fu

	)

9086 
	#FTM_CONF_NUMTOF_SHIFT
 0

	)

9087 
	#FTM_CONF_NUMTOF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CONF_NUMTOF_SHIFT
))&
FTM_CONF_NUMTOF_MASK
)

	)

9088 
	#FTM_CONF_BDMMODE_MASK
 0xC0u

	)

9089 
	#FTM_CONF_BDMMODE_SHIFT
 6

	)

9090 
	#FTM_CONF_BDMMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CONF_BDMMODE_SHIFT
))&
FTM_CONF_BDMMODE_MASK
)

	)

9091 
	#FTM_CONF_GTBEEN_MASK
 0x200u

	)

9092 
	#FTM_CONF_GTBEEN_SHIFT
 9

	)

9093 
	#FTM_CONF_GTBEOUT_MASK
 0x400u

	)

9094 
	#FTM_CONF_GTBEOUT_SHIFT
 10

	)

9096 
	#FTM_FLTPOL_FLT0POL_MASK
 0x1u

	)

9097 
	#FTM_FLTPOL_FLT0POL_SHIFT
 0

	)

9098 
	#FTM_FLTPOL_FLT1POL_MASK
 0x2u

	)

9099 
	#FTM_FLTPOL_FLT1POL_SHIFT
 1

	)

9100 
	#FTM_FLTPOL_FLT2POL_MASK
 0x4u

	)

9101 
	#FTM_FLTPOL_FLT2POL_SHIFT
 2

	)

9102 
	#FTM_FLTPOL_FLT3POL_MASK
 0x8u

	)

9103 
	#FTM_FLTPOL_FLT3POL_SHIFT
 3

	)

9105 
	#FTM_SYNCONF_HWTRIGMODE_MASK
 0x1u

	)

9106 
	#FTM_SYNCONF_HWTRIGMODE_SHIFT
 0

	)

9107 
	#FTM_SYNCONF_CNTINC_MASK
 0x4u

	)

9108 
	#FTM_SYNCONF_CNTINC_SHIFT
 2

	)

9109 
	#FTM_SYNCONF_INVC_MASK
 0x10u

	)

9110 
	#FTM_SYNCONF_INVC_SHIFT
 4

	)

9111 
	#FTM_SYNCONF_SWOC_MASK
 0x20u

	)

9112 
	#FTM_SYNCONF_SWOC_SHIFT
 5

	)

9113 
	#FTM_SYNCONF_SYNCMODE_MASK
 0x80u

	)

9114 
	#FTM_SYNCONF_SYNCMODE_SHIFT
 7

	)

9115 
	#FTM_SYNCONF_SWRSTCNT_MASK
 0x100u

	)

9116 
	#FTM_SYNCONF_SWRSTCNT_SHIFT
 8

	)

9117 
	#FTM_SYNCONF_SWWRBUF_MASK
 0x200u

	)

9118 
	#FTM_SYNCONF_SWWRBUF_SHIFT
 9

	)

9119 
	#FTM_SYNCONF_SWOM_MASK
 0x400u

	)

9120 
	#FTM_SYNCONF_SWOM_SHIFT
 10

	)

9121 
	#FTM_SYNCONF_SWINVC_MASK
 0x800u

	)

9122 
	#FTM_SYNCONF_SWINVC_SHIFT
 11

	)

9123 
	#FTM_SYNCONF_SWSOC_MASK
 0x1000u

	)

9124 
	#FTM_SYNCONF_SWSOC_SHIFT
 12

	)

9125 
	#FTM_SYNCONF_HWRSTCNT_MASK
 0x10000u

	)

9126 
	#FTM_SYNCONF_HWRSTCNT_SHIFT
 16

	)

9127 
	#FTM_SYNCONF_HWWRBUF_MASK
 0x20000u

	)

9128 
	#FTM_SYNCONF_HWWRBUF_SHIFT
 17

	)

9129 
	#FTM_SYNCONF_HWOM_MASK
 0x40000u

	)

9130 
	#FTM_SYNCONF_HWOM_SHIFT
 18

	)

9131 
	#FTM_SYNCONF_HWINVC_MASK
 0x80000u

	)

9132 
	#FTM_SYNCONF_HWINVC_SHIFT
 19

	)

9133 
	#FTM_SYNCONF_HWSOC_MASK
 0x100000u

	)

9134 
	#FTM_SYNCONF_HWSOC_SHIFT
 20

	)

9136 
	#FTM_INVCTRL_INV0EN_MASK
 0x1u

	)

9137 
	#FTM_INVCTRL_INV0EN_SHIFT
 0

	)

9138 
	#FTM_INVCTRL_INV1EN_MASK
 0x2u

	)

9139 
	#FTM_INVCTRL_INV1EN_SHIFT
 1

	)

9140 
	#FTM_INVCTRL_INV2EN_MASK
 0x4u

	)

9141 
	#FTM_INVCTRL_INV2EN_SHIFT
 2

	)

9142 
	#FTM_INVCTRL_INV3EN_MASK
 0x8u

	)

9143 
	#FTM_INVCTRL_INV3EN_SHIFT
 3

	)

9145 
	#FTM_SWOCTRL_CH0OC_MASK
 0x1u

	)

9146 
	#FTM_SWOCTRL_CH0OC_SHIFT
 0

	)

9147 
	#FTM_SWOCTRL_CH1OC_MASK
 0x2u

	)

9148 
	#FTM_SWOCTRL_CH1OC_SHIFT
 1

	)

9149 
	#FTM_SWOCTRL_CH2OC_MASK
 0x4u

	)

9150 
	#FTM_SWOCTRL_CH2OC_SHIFT
 2

	)

9151 
	#FTM_SWOCTRL_CH3OC_MASK
 0x8u

	)

9152 
	#FTM_SWOCTRL_CH3OC_SHIFT
 3

	)

9153 
	#FTM_SWOCTRL_CH4OC_MASK
 0x10u

	)

9154 
	#FTM_SWOCTRL_CH4OC_SHIFT
 4

	)

9155 
	#FTM_SWOCTRL_CH5OC_MASK
 0x20u

	)

9156 
	#FTM_SWOCTRL_CH5OC_SHIFT
 5

	)

9157 
	#FTM_SWOCTRL_CH6OC_MASK
 0x40u

	)

9158 
	#FTM_SWOCTRL_CH6OC_SHIFT
 6

	)

9159 
	#FTM_SWOCTRL_CH7OC_MASK
 0x80u

	)

9160 
	#FTM_SWOCTRL_CH7OC_SHIFT
 7

	)

9161 
	#FTM_SWOCTRL_CH0OCV_MASK
 0x100u

	)

9162 
	#FTM_SWOCTRL_CH0OCV_SHIFT
 8

	)

9163 
	#FTM_SWOCTRL_CH1OCV_MASK
 0x200u

	)

9164 
	#FTM_SWOCTRL_CH1OCV_SHIFT
 9

	)

9165 
	#FTM_SWOCTRL_CH2OCV_MASK
 0x400u

	)

9166 
	#FTM_SWOCTRL_CH2OCV_SHIFT
 10

	)

9167 
	#FTM_SWOCTRL_CH3OCV_MASK
 0x800u

	)

9168 
	#FTM_SWOCTRL_CH3OCV_SHIFT
 11

	)

9169 
	#FTM_SWOCTRL_CH4OCV_MASK
 0x1000u

	)

9170 
	#FTM_SWOCTRL_CH4OCV_SHIFT
 12

	)

9171 
	#FTM_SWOCTRL_CH5OCV_MASK
 0x2000u

	)

9172 
	#FTM_SWOCTRL_CH5OCV_SHIFT
 13

	)

9173 
	#FTM_SWOCTRL_CH6OCV_MASK
 0x4000u

	)

9174 
	#FTM_SWOCTRL_CH6OCV_SHIFT
 14

	)

9175 
	#FTM_SWOCTRL_CH7OCV_MASK
 0x8000u

	)

9176 
	#FTM_SWOCTRL_CH7OCV_SHIFT
 15

	)

9178 
	#FTM_PWMLOAD_CH0SEL_MASK
 0x1u

	)

9179 
	#FTM_PWMLOAD_CH0SEL_SHIFT
 0

	)

9180 
	#FTM_PWMLOAD_CH1SEL_MASK
 0x2u

	)

9181 
	#FTM_PWMLOAD_CH1SEL_SHIFT
 1

	)

9182 
	#FTM_PWMLOAD_CH2SEL_MASK
 0x4u

	)

9183 
	#FTM_PWMLOAD_CH2SEL_SHIFT
 2

	)

9184 
	#FTM_PWMLOAD_CH3SEL_MASK
 0x8u

	)

9185 
	#FTM_PWMLOAD_CH3SEL_SHIFT
 3

	)

9186 
	#FTM_PWMLOAD_CH4SEL_MASK
 0x10u

	)

9187 
	#FTM_PWMLOAD_CH4SEL_SHIFT
 4

	)

9188 
	#FTM_PWMLOAD_CH5SEL_MASK
 0x20u

	)

9189 
	#FTM_PWMLOAD_CH5SEL_SHIFT
 5

	)

9190 
	#FTM_PWMLOAD_CH6SEL_MASK
 0x40u

	)

9191 
	#FTM_PWMLOAD_CH6SEL_SHIFT
 6

	)

9192 
	#FTM_PWMLOAD_CH7SEL_MASK
 0x80u

	)

9193 
	#FTM_PWMLOAD_CH7SEL_SHIFT
 7

	)

9194 
	#FTM_PWMLOAD_LDOK_MASK
 0x200u

	)

9195 
	#FTM_PWMLOAD_LDOK_SHIFT
 9

	)

9204 
	#FTM0_BASE_PTR
 ((
FTM_MemM­PŒ
)0x40038000u)

	)

9206 
	#FTM1_BASE_PTR
 ((
FTM_MemM­PŒ
)0x40039000u)

	)

9208 
	#FTM2_BASE_PTR
 ((
FTM_MemM­PŒ
)0x400B8000u)

	)

9210 
	#FTM3_BASE_PTR
 ((
FTM_MemM­PŒ
)0x400B9000u)

	)

9212 
	#FTM_BASE_PTRS
 { 
FTM0_BASE_PTR
, 
FTM1_BASE_PTR
, 
FTM2_BASE_PTR
, 
FTM3_BASE_PTR
 }

	)

9226 
	#FTM0_SC
 
	`FTM_SC_REG
(
FTM0_BASE_PTR
)

	)

9227 
	#FTM0_CNT
 
	`FTM_CNT_REG
(
FTM0_BASE_PTR
)

	)

9228 
	#FTM0_MOD
 
	`FTM_MOD_REG
(
FTM0_BASE_PTR
)

	)

9229 
	#FTM0_C0SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,0)

	)

9230 
	#FTM0_C0V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,0)

	)

9231 
	#FTM0_C1SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,1)

	)

9232 
	#FTM0_C1V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,1)

	)

9233 
	#FTM0_C2SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,2)

	)

9234 
	#FTM0_C2V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,2)

	)

9235 
	#FTM0_C3SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,3)

	)

9236 
	#FTM0_C3V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,3)

	)

9237 
	#FTM0_C4SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,4)

	)

9238 
	#FTM0_C4V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,4)

	)

9239 
	#FTM0_C5SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,5)

	)

9240 
	#FTM0_C5V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,5)

	)

9241 
	#FTM0_C6SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,6)

	)

9242 
	#FTM0_C6V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,6)

	)

9243 
	#FTM0_C7SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,7)

	)

9244 
	#FTM0_C7V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,7)

	)

9245 
	#FTM0_CNTIN
 
	`FTM_CNTIN_REG
(
FTM0_BASE_PTR
)

	)

9246 
	#FTM0_STATUS
 
	`FTM_STATUS_REG
(
FTM0_BASE_PTR
)

	)

9247 
	#FTM0_MODE
 
	`FTM_MODE_REG
(
FTM0_BASE_PTR
)

	)

9248 
	#FTM0_SYNC
 
	`FTM_SYNC_REG
(
FTM0_BASE_PTR
)

	)

9249 
	#FTM0_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM0_BASE_PTR
)

	)

9250 
	#FTM0_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM0_BASE_PTR
)

	)

9251 
	#FTM0_COMBINE
 
	`FTM_COMBINE_REG
(
FTM0_BASE_PTR
)

	)

9252 
	#FTM0_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM0_BASE_PTR
)

	)

9253 
	#FTM0_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM0_BASE_PTR
)

	)

9254 
	#FTM0_POL
 
	`FTM_POL_REG
(
FTM0_BASE_PTR
)

	)

9255 
	#FTM0_FMS
 
	`FTM_FMS_REG
(
FTM0_BASE_PTR
)

	)

9256 
	#FTM0_FILTER
 
	`FTM_FILTER_REG
(
FTM0_BASE_PTR
)

	)

9257 
	#FTM0_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM0_BASE_PTR
)

	)

9258 
	#FTM0_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM0_BASE_PTR
)

	)

9259 
	#FTM0_CONF
 
	`FTM_CONF_REG
(
FTM0_BASE_PTR
)

	)

9260 
	#FTM0_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM0_BASE_PTR
)

	)

9261 
	#FTM0_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM0_BASE_PTR
)

	)

9262 
	#FTM0_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM0_BASE_PTR
)

	)

9263 
	#FTM0_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM0_BASE_PTR
)

	)

9264 
	#FTM0_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM0_BASE_PTR
)

	)

9266 
	#FTM1_SC
 
	`FTM_SC_REG
(
FTM1_BASE_PTR
)

	)

9267 
	#FTM1_CNT
 
	`FTM_CNT_REG
(
FTM1_BASE_PTR
)

	)

9268 
	#FTM1_MOD
 
	`FTM_MOD_REG
(
FTM1_BASE_PTR
)

	)

9269 
	#FTM1_C0SC
 
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,0)

	)

9270 
	#FTM1_C0V
 
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,0)

	)

9271 
	#FTM1_C1SC
 
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,1)

	)

9272 
	#FTM1_C1V
 
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,1)

	)

9273 
	#FTM1_CNTIN
 
	`FTM_CNTIN_REG
(
FTM1_BASE_PTR
)

	)

9274 
	#FTM1_STATUS
 
	`FTM_STATUS_REG
(
FTM1_BASE_PTR
)

	)

9275 
	#FTM1_MODE
 
	`FTM_MODE_REG
(
FTM1_BASE_PTR
)

	)

9276 
	#FTM1_SYNC
 
	`FTM_SYNC_REG
(
FTM1_BASE_PTR
)

	)

9277 
	#FTM1_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM1_BASE_PTR
)

	)

9278 
	#FTM1_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM1_BASE_PTR
)

	)

9279 
	#FTM1_COMBINE
 
	`FTM_COMBINE_REG
(
FTM1_BASE_PTR
)

	)

9280 
	#FTM1_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM1_BASE_PTR
)

	)

9281 
	#FTM1_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM1_BASE_PTR
)

	)

9282 
	#FTM1_POL
 
	`FTM_POL_REG
(
FTM1_BASE_PTR
)

	)

9283 
	#FTM1_FMS
 
	`FTM_FMS_REG
(
FTM1_BASE_PTR
)

	)

9284 
	#FTM1_FILTER
 
	`FTM_FILTER_REG
(
FTM1_BASE_PTR
)

	)

9285 
	#FTM1_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM1_BASE_PTR
)

	)

9286 
	#FTM1_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM1_BASE_PTR
)

	)

9287 
	#FTM1_CONF
 
	`FTM_CONF_REG
(
FTM1_BASE_PTR
)

	)

9288 
	#FTM1_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM1_BASE_PTR
)

	)

9289 
	#FTM1_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM1_BASE_PTR
)

	)

9290 
	#FTM1_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM1_BASE_PTR
)

	)

9291 
	#FTM1_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM1_BASE_PTR
)

	)

9292 
	#FTM1_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM1_BASE_PTR
)

	)

9294 
	#FTM2_SC
 
	`FTM_SC_REG
(
FTM2_BASE_PTR
)

	)

9295 
	#FTM2_CNT
 
	`FTM_CNT_REG
(
FTM2_BASE_PTR
)

	)

9296 
	#FTM2_MOD
 
	`FTM_MOD_REG
(
FTM2_BASE_PTR
)

	)

9297 
	#FTM2_C0SC
 
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,0)

	)

9298 
	#FTM2_C0V
 
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,0)

	)

9299 
	#FTM2_C1SC
 
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,1)

	)

9300 
	#FTM2_C1V
 
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,1)

	)

9301 
	#FTM2_CNTIN
 
	`FTM_CNTIN_REG
(
FTM2_BASE_PTR
)

	)

9302 
	#FTM2_STATUS
 
	`FTM_STATUS_REG
(
FTM2_BASE_PTR
)

	)

9303 
	#FTM2_MODE
 
	`FTM_MODE_REG
(
FTM2_BASE_PTR
)

	)

9304 
	#FTM2_SYNC
 
	`FTM_SYNC_REG
(
FTM2_BASE_PTR
)

	)

9305 
	#FTM2_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM2_BASE_PTR
)

	)

9306 
	#FTM2_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM2_BASE_PTR
)

	)

9307 
	#FTM2_COMBINE
 
	`FTM_COMBINE_REG
(
FTM2_BASE_PTR
)

	)

9308 
	#FTM2_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM2_BASE_PTR
)

	)

9309 
	#FTM2_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM2_BASE_PTR
)

	)

9310 
	#FTM2_POL
 
	`FTM_POL_REG
(
FTM2_BASE_PTR
)

	)

9311 
	#FTM2_FMS
 
	`FTM_FMS_REG
(
FTM2_BASE_PTR
)

	)

9312 
	#FTM2_FILTER
 
	`FTM_FILTER_REG
(
FTM2_BASE_PTR
)

	)

9313 
	#FTM2_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM2_BASE_PTR
)

	)

9314 
	#FTM2_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM2_BASE_PTR
)

	)

9315 
	#FTM2_CONF
 
	`FTM_CONF_REG
(
FTM2_BASE_PTR
)

	)

9316 
	#FTM2_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM2_BASE_PTR
)

	)

9317 
	#FTM2_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM2_BASE_PTR
)

	)

9318 
	#FTM2_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM2_BASE_PTR
)

	)

9319 
	#FTM2_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM2_BASE_PTR
)

	)

9320 
	#FTM2_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM2_BASE_PTR
)

	)

9322 
	#FTM3_SC
 
	`FTM_SC_REG
(
FTM3_BASE_PTR
)

	)

9323 
	#FTM3_CNT
 
	`FTM_CNT_REG
(
FTM3_BASE_PTR
)

	)

9324 
	#FTM3_MOD
 
	`FTM_MOD_REG
(
FTM3_BASE_PTR
)

	)

9325 
	#FTM3_C0SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,0)

	)

9326 
	#FTM3_C0V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,0)

	)

9327 
	#FTM3_C1SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,1)

	)

9328 
	#FTM3_C1V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,1)

	)

9329 
	#FTM3_C2SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,2)

	)

9330 
	#FTM3_C2V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,2)

	)

9331 
	#FTM3_C3SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,3)

	)

9332 
	#FTM3_C3V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,3)

	)

9333 
	#FTM3_C4SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,4)

	)

9334 
	#FTM3_C4V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,4)

	)

9335 
	#FTM3_C5SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,5)

	)

9336 
	#FTM3_C5V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,5)

	)

9337 
	#FTM3_C6SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,6)

	)

9338 
	#FTM3_C6V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,6)

	)

9339 
	#FTM3_C7SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,7)

	)

9340 
	#FTM3_C7V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,7)

	)

9341 
	#FTM3_CNTIN
 
	`FTM_CNTIN_REG
(
FTM3_BASE_PTR
)

	)

9342 
	#FTM3_STATUS
 
	`FTM_STATUS_REG
(
FTM3_BASE_PTR
)

	)

9343 
	#FTM3_MODE
 
	`FTM_MODE_REG
(
FTM3_BASE_PTR
)

	)

9344 
	#FTM3_SYNC
 
	`FTM_SYNC_REG
(
FTM3_BASE_PTR
)

	)

9345 
	#FTM3_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM3_BASE_PTR
)

	)

9346 
	#FTM3_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM3_BASE_PTR
)

	)

9347 
	#FTM3_COMBINE
 
	`FTM_COMBINE_REG
(
FTM3_BASE_PTR
)

	)

9348 
	#FTM3_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM3_BASE_PTR
)

	)

9349 
	#FTM3_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM3_BASE_PTR
)

	)

9350 
	#FTM3_POL
 
	`FTM_POL_REG
(
FTM3_BASE_PTR
)

	)

9351 
	#FTM3_FMS
 
	`FTM_FMS_REG
(
FTM3_BASE_PTR
)

	)

9352 
	#FTM3_FILTER
 
	`FTM_FILTER_REG
(
FTM3_BASE_PTR
)

	)

9353 
	#FTM3_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM3_BASE_PTR
)

	)

9354 
	#FTM3_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM3_BASE_PTR
)

	)

9355 
	#FTM3_CONF
 
	`FTM_CONF_REG
(
FTM3_BASE_PTR
)

	)

9356 
	#FTM3_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM3_BASE_PTR
)

	)

9357 
	#FTM3_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM3_BASE_PTR
)

	)

9358 
	#FTM3_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM3_BASE_PTR
)

	)

9359 
	#FTM3_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM3_BASE_PTR
)

	)

9360 
	#FTM3_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM3_BASE_PTR
)

	)

9363 
	#FTM0_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,šdex)

	)

9364 
	#FTM1_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,šdex)

	)

9365 
	#FTM2_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,šdex)

	)

9366 
	#FTM3_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,šdex)

	)

9367 
	#FTM0_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,šdex)

	)

9368 
	#FTM1_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,šdex)

	)

9369 
	#FTM2_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,šdex)

	)

9370 
	#FTM3_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,šdex)

	)

9392 
	sGPIO_MemM­
 {

9393 
ušt32_t
 
	mPDOR
;

9394 
ušt32_t
 
	mPSOR
;

9395 
ušt32_t
 
	mPCOR
;

9396 
ušt32_t
 
	mPTOR
;

9397 
ušt32_t
 
	mPDIR
;

9398 
ušt32_t
 
	mPDDR
;

9399 } vÞ©ž*
	tGPIO_MemM­PŒ
;

9412 
	#GPIO_PDOR_REG
(
ba£
è((ba£)->
PDOR
)

	)

9413 
	#GPIO_PSOR_REG
(
ba£
è((ba£)->
PSOR
)

	)

9414 
	#GPIO_PCOR_REG
(
ba£
è((ba£)->
PCOR
)

	)

9415 
	#GPIO_PTOR_REG
(
ba£
è((ba£)->
PTOR
)

	)

9416 
	#GPIO_PDIR_REG
(
ba£
è((ba£)->
PDIR
)

	)

9417 
	#GPIO_PDDR_REG
(
ba£
è((ba£)->
PDDR
)

	)

9434 
	#GPIO_PDOR_PDO_MASK
 0xFFFFFFFFu

	)

9435 
	#GPIO_PDOR_PDO_SHIFT
 0

	)

9436 
	#GPIO_PDOR_PDO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDOR_PDO_SHIFT
))&
GPIO_PDOR_PDO_MASK
)

	)

9438 
	#GPIO_PSOR_PTSO_MASK
 0xFFFFFFFFu

	)

9439 
	#GPIO_PSOR_PTSO_SHIFT
 0

	)

9440 
	#GPIO_PSOR_PTSO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PSOR_PTSO_SHIFT
))&
GPIO_PSOR_PTSO_MASK
)

	)

9442 
	#GPIO_PCOR_PTCO_MASK
 0xFFFFFFFFu

	)

9443 
	#GPIO_PCOR_PTCO_SHIFT
 0

	)

9444 
	#GPIO_PCOR_PTCO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PCOR_PTCO_SHIFT
))&
GPIO_PCOR_PTCO_MASK
)

	)

9446 
	#GPIO_PTOR_PTTO_MASK
 0xFFFFFFFFu

	)

9447 
	#GPIO_PTOR_PTTO_SHIFT
 0

	)

9448 
	#GPIO_PTOR_PTTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PTOR_PTTO_SHIFT
))&
GPIO_PTOR_PTTO_MASK
)

	)

9450 
	#GPIO_PDIR_PDI_MASK
 0xFFFFFFFFu

	)

9451 
	#GPIO_PDIR_PDI_SHIFT
 0

	)

9452 
	#GPIO_PDIR_PDI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDIR_PDI_SHIFT
))&
GPIO_PDIR_PDI_MASK
)

	)

9454 
	#GPIO_PDDR_PDD_MASK
 0xFFFFFFFFu

	)

9455 
	#GPIO_PDDR_PDD_SHIFT
 0

	)

9456 
	#GPIO_PDDR_PDD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDDR_PDD_SHIFT
))&
GPIO_PDDR_PDD_MASK
)

	)

9465 
	#PTA_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF000u)

	)

9467 
	#PTB_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF040u)

	)

9469 
	#PTC_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF080u)

	)

9471 
	#PTD_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF0C0u)

	)

9473 
	#PTE_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF100u)

	)

9475 
	#PTF_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF140u)

	)

9477 
	#GPIO_BASE_PTRS
 { 
PTA_BASE_PTR
, 
PTB_BASE_PTR
, 
PTC_BASE_PTR
, 
PTD_BASE_PTR
, 
PTE_BASE_PTR
, 
PTF_BASE_PTR
 }

	)

9491 
	#GPIOA_PDOR
 
	`GPIO_PDOR_REG
(
PTA_BASE_PTR
)

	)

9492 
	#GPIOA_PSOR
 
	`GPIO_PSOR_REG
(
PTA_BASE_PTR
)

	)

9493 
	#GPIOA_PCOR
 
	`GPIO_PCOR_REG
(
PTA_BASE_PTR
)

	)

9494 
	#GPIOA_PTOR
 
	`GPIO_PTOR_REG
(
PTA_BASE_PTR
)

	)

9495 
	#GPIOA_PDIR
 
	`GPIO_PDIR_REG
(
PTA_BASE_PTR
)

	)

9496 
	#GPIOA_PDDR
 
	`GPIO_PDDR_REG
(
PTA_BASE_PTR
)

	)

9498 
	#GPIOB_PDOR
 
	`GPIO_PDOR_REG
(
PTB_BASE_PTR
)

	)

9499 
	#GPIOB_PSOR
 
	`GPIO_PSOR_REG
(
PTB_BASE_PTR
)

	)

9500 
	#GPIOB_PCOR
 
	`GPIO_PCOR_REG
(
PTB_BASE_PTR
)

	)

9501 
	#GPIOB_PTOR
 
	`GPIO_PTOR_REG
(
PTB_BASE_PTR
)

	)

9502 
	#GPIOB_PDIR
 
	`GPIO_PDIR_REG
(
PTB_BASE_PTR
)

	)

9503 
	#GPIOB_PDDR
 
	`GPIO_PDDR_REG
(
PTB_BASE_PTR
)

	)

9505 
	#GPIOC_PDOR
 
	`GPIO_PDOR_REG
(
PTC_BASE_PTR
)

	)

9506 
	#GPIOC_PSOR
 
	`GPIO_PSOR_REG
(
PTC_BASE_PTR
)

	)

9507 
	#GPIOC_PCOR
 
	`GPIO_PCOR_REG
(
PTC_BASE_PTR
)

	)

9508 
	#GPIOC_PTOR
 
	`GPIO_PTOR_REG
(
PTC_BASE_PTR
)

	)

9509 
	#GPIOC_PDIR
 
	`GPIO_PDIR_REG
(
PTC_BASE_PTR
)

	)

9510 
	#GPIOC_PDDR
 
	`GPIO_PDDR_REG
(
PTC_BASE_PTR
)

	)

9512 
	#GPIOD_PDOR
 
	`GPIO_PDOR_REG
(
PTD_BASE_PTR
)

	)

9513 
	#GPIOD_PSOR
 
	`GPIO_PSOR_REG
(
PTD_BASE_PTR
)

	)

9514 
	#GPIOD_PCOR
 
	`GPIO_PCOR_REG
(
PTD_BASE_PTR
)

	)

9515 
	#GPIOD_PTOR
 
	`GPIO_PTOR_REG
(
PTD_BASE_PTR
)

	)

9516 
	#GPIOD_PDIR
 
	`GPIO_PDIR_REG
(
PTD_BASE_PTR
)

	)

9517 
	#GPIOD_PDDR
 
	`GPIO_PDDR_REG
(
PTD_BASE_PTR
)

	)

9519 
	#GPIOE_PDOR
 
	`GPIO_PDOR_REG
(
PTE_BASE_PTR
)

	)

9520 
	#GPIOE_PSOR
 
	`GPIO_PSOR_REG
(
PTE_BASE_PTR
)

	)

9521 
	#GPIOE_PCOR
 
	`GPIO_PCOR_REG
(
PTE_BASE_PTR
)

	)

9522 
	#GPIOE_PTOR
 
	`GPIO_PTOR_REG
(
PTE_BASE_PTR
)

	)

9523 
	#GPIOE_PDIR
 
	`GPIO_PDIR_REG
(
PTE_BASE_PTR
)

	)

9524 
	#GPIOE_PDDR
 
	`GPIO_PDDR_REG
(
PTE_BASE_PTR
)

	)

9526 
	#GPIOF_PDOR
 
	`GPIO_PDOR_REG
(
PTF_BASE_PTR
)

	)

9527 
	#GPIOF_PSOR
 
	`GPIO_PSOR_REG
(
PTF_BASE_PTR
)

	)

9528 
	#GPIOF_PCOR
 
	`GPIO_PCOR_REG
(
PTF_BASE_PTR
)

	)

9529 
	#GPIOF_PTOR
 
	`GPIO_PTOR_REG
(
PTF_BASE_PTR
)

	)

9530 
	#GPIOF_PDIR
 
	`GPIO_PDIR_REG
(
PTF_BASE_PTR
)

	)

9531 
	#GPIOF_PDDR
 
	`GPIO_PDDR_REG
(
PTF_BASE_PTR
)

	)

9553 
	sI2C_MemM­
 {

9554 
ušt8_t
 
	mA1
;

9555 
ušt8_t
 
	mF
;

9556 
ušt8_t
 
	mC1
;

9557 
ušt8_t
 
	mS
;

9558 
ušt8_t
 
	mD
;

9559 
ušt8_t
 
	mC2
;

9560 
ušt8_t
 
	mFLT
;

9561 
ušt8_t
 
	mRA
;

9562 
ušt8_t
 
	mSMB
;

9563 
ušt8_t
 
	mA2
;

9564 
ušt8_t
 
	mSLTH
;

9565 
ušt8_t
 
	mSLTL
;

9566 } vÞ©ž*
	tI2C_MemM­PŒ
;

9579 
	#I2C_A1_REG
(
ba£
è((ba£)->
A1
)

	)

9580 
	#I2C_F_REG
(
ba£
è((ba£)->
F
)

	)

9581 
	#I2C_C1_REG
(
ba£
è((ba£)->
C1
)

	)

9582 
	#I2C_S_REG
(
ba£
è((ba£)->
S
)

	)

9583 
	#I2C_D_REG
(
ba£
è((ba£)->
D
)

	)

9584 
	#I2C_C2_REG
(
ba£
è((ba£)->
C2
)

	)

9585 
	#I2C_FLT_REG
(
ba£
è((ba£)->
FLT
)

	)

9586 
	#I2C_RA_REG
(
ba£
è((ba£)->
RA
)

	)

9587 
	#I2C_SMB_REG
(
ba£
è((ba£)->
SMB
)

	)

9588 
	#I2C_A2_REG
(
ba£
è((ba£)->
A2
)

	)

9589 
	#I2C_SLTH_REG
(
ba£
è((ba£)->
SLTH
)

	)

9590 
	#I2C_SLTL_REG
(
ba£
è((ba£)->
SLTL
)

	)

9607 
	#I2C_A1_AD_MASK
 0xFEu

	)

9608 
	#I2C_A1_AD_SHIFT
 1

	)

9609 
	#I2C_A1_AD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_A1_AD_SHIFT
))&
I2C_A1_AD_MASK
)

	)

9611 
	#I2C_F_ICR_MASK
 0x3Fu

	)

9612 
	#I2C_F_ICR_SHIFT
 0

	)

9613 
	#I2C_F_ICR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_F_ICR_SHIFT
))&
I2C_F_ICR_MASK
)

	)

9614 
	#I2C_F_MULT_MASK
 0xC0u

	)

9615 
	#I2C_F_MULT_SHIFT
 6

	)

9616 
	#I2C_F_MULT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_F_MULT_SHIFT
))&
I2C_F_MULT_MASK
)

	)

9618 
	#I2C_C1_DMAEN_MASK
 0x1u

	)

9619 
	#I2C_C1_DMAEN_SHIFT
 0

	)

9620 
	#I2C_C1_WUEN_MASK
 0x2u

	)

9621 
	#I2C_C1_WUEN_SHIFT
 1

	)

9622 
	#I2C_C1_RSTA_MASK
 0x4u

	)

9623 
	#I2C_C1_RSTA_SHIFT
 2

	)

9624 
	#I2C_C1_TXAK_MASK
 0x8u

	)

9625 
	#I2C_C1_TXAK_SHIFT
 3

	)

9626 
	#I2C_C1_TX_MASK
 0x10u

	)

9627 
	#I2C_C1_TX_SHIFT
 4

	)

9628 
	#I2C_C1_MST_MASK
 0x20u

	)

9629 
	#I2C_C1_MST_SHIFT
 5

	)

9630 
	#I2C_C1_IICIE_MASK
 0x40u

	)

9631 
	#I2C_C1_IICIE_SHIFT
 6

	)

9632 
	#I2C_C1_IICEN_MASK
 0x80u

	)

9633 
	#I2C_C1_IICEN_SHIFT
 7

	)

9635 
	#I2C_S_RXAK_MASK
 0x1u

	)

9636 
	#I2C_S_RXAK_SHIFT
 0

	)

9637 
	#I2C_S_IICIF_MASK
 0x2u

	)

9638 
	#I2C_S_IICIF_SHIFT
 1

	)

9639 
	#I2C_S_SRW_MASK
 0x4u

	)

9640 
	#I2C_S_SRW_SHIFT
 2

	)

9641 
	#I2C_S_RAM_MASK
 0x8u

	)

9642 
	#I2C_S_RAM_SHIFT
 3

	)

9643 
	#I2C_S_ARBL_MASK
 0x10u

	)

9644 
	#I2C_S_ARBL_SHIFT
 4

	)

9645 
	#I2C_S_BUSY_MASK
 0x20u

	)

9646 
	#I2C_S_BUSY_SHIFT
 5

	)

9647 
	#I2C_S_IAAS_MASK
 0x40u

	)

9648 
	#I2C_S_IAAS_SHIFT
 6

	)

9649 
	#I2C_S_TCF_MASK
 0x80u

	)

9650 
	#I2C_S_TCF_SHIFT
 7

	)

9652 
	#I2C_D_DATA_MASK
 0xFFu

	)

9653 
	#I2C_D_DATA_SHIFT
 0

	)

9654 
	#I2C_D_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_D_DATA_SHIFT
))&
I2C_D_DATA_MASK
)

	)

9656 
	#I2C_C2_AD_MASK
 0x7u

	)

9657 
	#I2C_C2_AD_SHIFT
 0

	)

9658 
	#I2C_C2_AD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_C2_AD_SHIFT
))&
I2C_C2_AD_MASK
)

	)

9659 
	#I2C_C2_RMEN_MASK
 0x8u

	)

9660 
	#I2C_C2_RMEN_SHIFT
 3

	)

9661 
	#I2C_C2_SBRC_MASK
 0x10u

	)

9662 
	#I2C_C2_SBRC_SHIFT
 4

	)

9663 
	#I2C_C2_HDRS_MASK
 0x20u

	)

9664 
	#I2C_C2_HDRS_SHIFT
 5

	)

9665 
	#I2C_C2_ADEXT_MASK
 0x40u

	)

9666 
	#I2C_C2_ADEXT_SHIFT
 6

	)

9667 
	#I2C_C2_GCAEN_MASK
 0x80u

	)

9668 
	#I2C_C2_GCAEN_SHIFT
 7

	)

9670 
	#I2C_FLT_FLT_MASK
 0x1Fu

	)

9671 
	#I2C_FLT_FLT_SHIFT
 0

	)

9672 
	#I2C_FLT_FLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_FLT_FLT_SHIFT
))&
I2C_FLT_FLT_MASK
)

	)

9674 
	#I2C_RA_RAD_MASK
 0xFEu

	)

9675 
	#I2C_RA_RAD_SHIFT
 1

	)

9676 
	#I2C_RA_RAD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_RA_RAD_SHIFT
))&
I2C_RA_RAD_MASK
)

	)

9678 
	#I2C_SMB_SHTF2IE_MASK
 0x1u

	)

9679 
	#I2C_SMB_SHTF2IE_SHIFT
 0

	)

9680 
	#I2C_SMB_SHTF2_MASK
 0x2u

	)

9681 
	#I2C_SMB_SHTF2_SHIFT
 1

	)

9682 
	#I2C_SMB_SHTF1_MASK
 0x4u

	)

9683 
	#I2C_SMB_SHTF1_SHIFT
 2

	)

9684 
	#I2C_SMB_SLTF_MASK
 0x8u

	)

9685 
	#I2C_SMB_SLTF_SHIFT
 3

	)

9686 
	#I2C_SMB_TCKSEL_MASK
 0x10u

	)

9687 
	#I2C_SMB_TCKSEL_SHIFT
 4

	)

9688 
	#I2C_SMB_SIICAEN_MASK
 0x20u

	)

9689 
	#I2C_SMB_SIICAEN_SHIFT
 5

	)

9690 
	#I2C_SMB_ALERTEN_MASK
 0x40u

	)

9691 
	#I2C_SMB_ALERTEN_SHIFT
 6

	)

9692 
	#I2C_SMB_FACK_MASK
 0x80u

	)

9693 
	#I2C_SMB_FACK_SHIFT
 7

	)

9695 
	#I2C_A2_SAD_MASK
 0xFEu

	)

9696 
	#I2C_A2_SAD_SHIFT
 1

	)

9697 
	#I2C_A2_SAD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_A2_SAD_SHIFT
))&
I2C_A2_SAD_MASK
)

	)

9699 
	#I2C_SLTH_SSLT_MASK
 0xFFu

	)

9700 
	#I2C_SLTH_SSLT_SHIFT
 0

	)

9701 
	#I2C_SLTH_SSLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_SLTH_SSLT_SHIFT
))&
I2C_SLTH_SSLT_MASK
)

	)

9703 
	#I2C_SLTL_SSLT_MASK
 0xFFu

	)

9704 
	#I2C_SLTL_SSLT_SHIFT
 0

	)

9705 
	#I2C_SLTL_SSLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_SLTL_SSLT_SHIFT
))&
I2C_SLTL_SSLT_MASK
)

	)

9714 
	#I2C0_BASE_PTR
 ((
I2C_MemM­PŒ
)0x40066000u)

	)

9716 
	#I2C1_BASE_PTR
 ((
I2C_MemM­PŒ
)0x40067000u)

	)

9718 
	#I2C_BASE_PTRS
 { 
I2C0_BASE_PTR
, 
I2C1_BASE_PTR
 }

	)

9732 
	#I2C0_A1
 
	`I2C_A1_REG
(
I2C0_BASE_PTR
)

	)

9733 
	#I2C0_F
 
	`I2C_F_REG
(
I2C0_BASE_PTR
)

	)

9734 
	#I2C0_C1
 
	`I2C_C1_REG
(
I2C0_BASE_PTR
)

	)

9735 
	#I2C0_S
 
	`I2C_S_REG
(
I2C0_BASE_PTR
)

	)

9736 
	#I2C0_D
 
	`I2C_D_REG
(
I2C0_BASE_PTR
)

	)

9737 
	#I2C0_C2
 
	`I2C_C2_REG
(
I2C0_BASE_PTR
)

	)

9738 
	#I2C0_FLT
 
	`I2C_FLT_REG
(
I2C0_BASE_PTR
)

	)

9739 
	#I2C0_RA
 
	`I2C_RA_REG
(
I2C0_BASE_PTR
)

	)

9740 
	#I2C0_SMB
 
	`I2C_SMB_REG
(
I2C0_BASE_PTR
)

	)

9741 
	#I2C0_A2
 
	`I2C_A2_REG
(
I2C0_BASE_PTR
)

	)

9742 
	#I2C0_SLTH
 
	`I2C_SLTH_REG
(
I2C0_BASE_PTR
)

	)

9743 
	#I2C0_SLTL
 
	`I2C_SLTL_REG
(
I2C0_BASE_PTR
)

	)

9745 
	#I2C1_A1
 
	`I2C_A1_REG
(
I2C1_BASE_PTR
)

	)

9746 
	#I2C1_F
 
	`I2C_F_REG
(
I2C1_BASE_PTR
)

	)

9747 
	#I2C1_C1
 
	`I2C_C1_REG
(
I2C1_BASE_PTR
)

	)

9748 
	#I2C1_S
 
	`I2C_S_REG
(
I2C1_BASE_PTR
)

	)

9749 
	#I2C1_D
 
	`I2C_D_REG
(
I2C1_BASE_PTR
)

	)

9750 
	#I2C1_C2
 
	`I2C_C2_REG
(
I2C1_BASE_PTR
)

	)

9751 
	#I2C1_FLT
 
	`I2C_FLT_REG
(
I2C1_BASE_PTR
)

	)

9752 
	#I2C1_RA
 
	`I2C_RA_REG
(
I2C1_BASE_PTR
)

	)

9753 
	#I2C1_SMB
 
	`I2C_SMB_REG
(
I2C1_BASE_PTR
)

	)

9754 
	#I2C1_A2
 
	`I2C_A2_REG
(
I2C1_BASE_PTR
)

	)

9755 
	#I2C1_SLTH
 
	`I2C_SLTH_REG
(
I2C1_BASE_PTR
)

	)

9756 
	#I2C1_SLTL
 
	`I2C_SLTL_REG
(
I2C1_BASE_PTR
)

	)

9778 
	sI2S_MemM­
 {

9779 
ušt32_t
 
	mTCSR
;

9780 
ušt32_t
 
	mTCR1
;

9781 
ušt32_t
 
	mTCR2
;

9782 
ušt32_t
 
	mTCR3
;

9783 
ušt32_t
 
	mTCR4
;

9784 
ušt32_t
 
	mTCR5
;

9785 
ušt8_t
 
	mRESERVED_0
[8];

9786 
ušt32_t
 
	mTDR
[2];

9787 
ušt8_t
 
	mRESERVED_1
[24];

9788 
ušt32_t
 
	mTFR
[2];

9789 
ušt8_t
 
	mRESERVED_2
[24];

9790 
ušt32_t
 
	mTMR
;

9791 
ušt8_t
 
	mRESERVED_3
[28];

9792 
ušt32_t
 
	mRCSR
;

9793 
ušt32_t
 
	mRCR1
;

9794 
ušt32_t
 
	mRCR2
;

9795 
ušt32_t
 
	mRCR3
;

9796 
ušt32_t
 
	mRCR4
;

9797 
ušt32_t
 
	mRCR5
;

9798 
ušt8_t
 
	mRESERVED_4
[8];

9799 
ušt32_t
 
	mRDR
[2];

9800 
ušt8_t
 
	mRESERVED_5
[24];

9801 
ušt32_t
 
	mRFR
[2];

9802 
ušt8_t
 
	mRESERVED_6
[24];

9803 
ušt32_t
 
	mRMR
;

9804 
ušt8_t
 
	mRESERVED_7
[28];

9805 
ušt32_t
 
	mMCR
;

9806 
ušt32_t
 
	mMDR
;

9807 } vÞ©ž*
	tI2S_MemM­PŒ
;

9820 
	#I2S_TCSR_REG
(
ba£
è((ba£)->
TCSR
)

	)

9821 
	#I2S_TCR1_REG
(
ba£
è((ba£)->
TCR1
)

	)

9822 
	#I2S_TCR2_REG
(
ba£
è((ba£)->
TCR2
)

	)

9823 
	#I2S_TCR3_REG
(
ba£
è((ba£)->
TCR3
)

	)

9824 
	#I2S_TCR4_REG
(
ba£
è((ba£)->
TCR4
)

	)

9825 
	#I2S_TCR5_REG
(
ba£
è((ba£)->
TCR5
)

	)

9826 
	#I2S_TDR_REG
(
ba£
,
šdex
è((ba£)->
TDR
[šdex])

	)

9827 
	#I2S_TFR_REG
(
ba£
,
šdex
è((ba£)->
TFR
[šdex])

	)

9828 
	#I2S_TMR_REG
(
ba£
è((ba£)->
TMR
)

	)

9829 
	#I2S_RCSR_REG
(
ba£
è((ba£)->
RCSR
)

	)

9830 
	#I2S_RCR1_REG
(
ba£
è((ba£)->
RCR1
)

	)

9831 
	#I2S_RCR2_REG
(
ba£
è((ba£)->
RCR2
)

	)

9832 
	#I2S_RCR3_REG
(
ba£
è((ba£)->
RCR3
)

	)

9833 
	#I2S_RCR4_REG
(
ba£
è((ba£)->
RCR4
)

	)

9834 
	#I2S_RCR5_REG
(
ba£
è((ba£)->
RCR5
)

	)

9835 
	#I2S_RDR_REG
(
ba£
,
šdex
è((ba£)->
RDR
[šdex])

	)

9836 
	#I2S_RFR_REG
(
ba£
,
šdex
è((ba£)->
RFR
[šdex])

	)

9837 
	#I2S_RMR_REG
(
ba£
è((ba£)->
RMR
)

	)

9838 
	#I2S_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

9839 
	#I2S_MDR_REG
(
ba£
è((ba£)->
MDR
)

	)

9856 
	#I2S_TCSR_FRDE_MASK
 0x1u

	)

9857 
	#I2S_TCSR_FRDE_SHIFT
 0

	)

9858 
	#I2S_TCSR_FWDE_MASK
 0x2u

	)

9859 
	#I2S_TCSR_FWDE_SHIFT
 1

	)

9860 
	#I2S_TCSR_FRIE_MASK
 0x100u

	)

9861 
	#I2S_TCSR_FRIE_SHIFT
 8

	)

9862 
	#I2S_TCSR_FWIE_MASK
 0x200u

	)

9863 
	#I2S_TCSR_FWIE_SHIFT
 9

	)

9864 
	#I2S_TCSR_FEIE_MASK
 0x400u

	)

9865 
	#I2S_TCSR_FEIE_SHIFT
 10

	)

9866 
	#I2S_TCSR_SEIE_MASK
 0x800u

	)

9867 
	#I2S_TCSR_SEIE_SHIFT
 11

	)

9868 
	#I2S_TCSR_WSIE_MASK
 0x1000u

	)

9869 
	#I2S_TCSR_WSIE_SHIFT
 12

	)

9870 
	#I2S_TCSR_FRF_MASK
 0x10000u

	)

9871 
	#I2S_TCSR_FRF_SHIFT
 16

	)

9872 
	#I2S_TCSR_FWF_MASK
 0x20000u

	)

9873 
	#I2S_TCSR_FWF_SHIFT
 17

	)

9874 
	#I2S_TCSR_FEF_MASK
 0x40000u

	)

9875 
	#I2S_TCSR_FEF_SHIFT
 18

	)

9876 
	#I2S_TCSR_SEF_MASK
 0x80000u

	)

9877 
	#I2S_TCSR_SEF_SHIFT
 19

	)

9878 
	#I2S_TCSR_WSF_MASK
 0x100000u

	)

9879 
	#I2S_TCSR_WSF_SHIFT
 20

	)

9880 
	#I2S_TCSR_SR_MASK
 0x1000000u

	)

9881 
	#I2S_TCSR_SR_SHIFT
 24

	)

9882 
	#I2S_TCSR_FR_MASK
 0x2000000u

	)

9883 
	#I2S_TCSR_FR_SHIFT
 25

	)

9884 
	#I2S_TCSR_BCE_MASK
 0x10000000u

	)

9885 
	#I2S_TCSR_BCE_SHIFT
 28

	)

9886 
	#I2S_TCSR_DBGE_MASK
 0x20000000u

	)

9887 
	#I2S_TCSR_DBGE_SHIFT
 29

	)

9888 
	#I2S_TCSR_STOPE_MASK
 0x40000000u

	)

9889 
	#I2S_TCSR_STOPE_SHIFT
 30

	)

9890 
	#I2S_TCSR_TE_MASK
 0x80000000u

	)

9891 
	#I2S_TCSR_TE_SHIFT
 31

	)

9893 
	#I2S_TCR1_TFW_MASK
 0x7u

	)

9894 
	#I2S_TCR1_TFW_SHIFT
 0

	)

9895 
	#I2S_TCR1_TFW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR1_TFW_SHIFT
))&
I2S_TCR1_TFW_MASK
)

	)

9897 
	#I2S_TCR2_DIV_MASK
 0xFFu

	)

9898 
	#I2S_TCR2_DIV_SHIFT
 0

	)

9899 
	#I2S_TCR2_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_DIV_SHIFT
))&
I2S_TCR2_DIV_MASK
)

	)

9900 
	#I2S_TCR2_BCD_MASK
 0x1000000u

	)

9901 
	#I2S_TCR2_BCD_SHIFT
 24

	)

9902 
	#I2S_TCR2_BCP_MASK
 0x2000000u

	)

9903 
	#I2S_TCR2_BCP_SHIFT
 25

	)

9904 
	#I2S_TCR2_MSEL_MASK
 0xC000000u

	)

9905 
	#I2S_TCR2_MSEL_SHIFT
 26

	)

9906 
	#I2S_TCR2_MSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_MSEL_SHIFT
))&
I2S_TCR2_MSEL_MASK
)

	)

9907 
	#I2S_TCR2_BCI_MASK
 0x10000000u

	)

9908 
	#I2S_TCR2_BCI_SHIFT
 28

	)

9909 
	#I2S_TCR2_BCS_MASK
 0x20000000u

	)

9910 
	#I2S_TCR2_BCS_SHIFT
 29

	)

9911 
	#I2S_TCR2_SYNC_MASK
 0xC0000000u

	)

9912 
	#I2S_TCR2_SYNC_SHIFT
 30

	)

9913 
	#I2S_TCR2_SYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_SYNC_SHIFT
))&
I2S_TCR2_SYNC_MASK
)

	)

9915 
	#I2S_TCR3_WDFL_MASK
 0x1Fu

	)

9916 
	#I2S_TCR3_WDFL_SHIFT
 0

	)

9917 
	#I2S_TCR3_WDFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR3_WDFL_SHIFT
))&
I2S_TCR3_WDFL_MASK
)

	)

9918 
	#I2S_TCR3_TCE_MASK
 0x30000u

	)

9919 
	#I2S_TCR3_TCE_SHIFT
 16

	)

9920 
	#I2S_TCR3_TCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR3_TCE_SHIFT
))&
I2S_TCR3_TCE_MASK
)

	)

9922 
	#I2S_TCR4_FSD_MASK
 0x1u

	)

9923 
	#I2S_TCR4_FSD_SHIFT
 0

	)

9924 
	#I2S_TCR4_FSP_MASK
 0x2u

	)

9925 
	#I2S_TCR4_FSP_SHIFT
 1

	)

9926 
	#I2S_TCR4_FSE_MASK
 0x8u

	)

9927 
	#I2S_TCR4_FSE_SHIFT
 3

	)

9928 
	#I2S_TCR4_MF_MASK
 0x10u

	)

9929 
	#I2S_TCR4_MF_SHIFT
 4

	)

9930 
	#I2S_TCR4_SYWD_MASK
 0x1F00u

	)

9931 
	#I2S_TCR4_SYWD_SHIFT
 8

	)

9932 
	#I2S_TCR4_SYWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR4_SYWD_SHIFT
))&
I2S_TCR4_SYWD_MASK
)

	)

9933 
	#I2S_TCR4_FRSZ_MASK
 0x1F0000u

	)

9934 
	#I2S_TCR4_FRSZ_SHIFT
 16

	)

9935 
	#I2S_TCR4_FRSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR4_FRSZ_SHIFT
))&
I2S_TCR4_FRSZ_MASK
)

	)

9937 
	#I2S_TCR5_FBT_MASK
 0x1F00u

	)

9938 
	#I2S_TCR5_FBT_SHIFT
 8

	)

9939 
	#I2S_TCR5_FBT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_FBT_SHIFT
))&
I2S_TCR5_FBT_MASK
)

	)

9940 
	#I2S_TCR5_W0W_MASK
 0x1F0000u

	)

9941 
	#I2S_TCR5_W0W_SHIFT
 16

	)

9942 
	#I2S_TCR5_W0W
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_W0W_SHIFT
))&
I2S_TCR5_W0W_MASK
)

	)

9943 
	#I2S_TCR5_WNW_MASK
 0x1F000000u

	)

9944 
	#I2S_TCR5_WNW_SHIFT
 24

	)

9945 
	#I2S_TCR5_WNW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_WNW_SHIFT
))&
I2S_TCR5_WNW_MASK
)

	)

9947 
	#I2S_TDR_TDR_MASK
 0xFFFFFFFFu

	)

9948 
	#I2S_TDR_TDR_SHIFT
 0

	)

9949 
	#I2S_TDR_TDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TDR_TDR_SHIFT
))&
I2S_TDR_TDR_MASK
)

	)

9951 
	#I2S_TFR_RFP_MASK
 0xFu

	)

9952 
	#I2S_TFR_RFP_SHIFT
 0

	)

9953 
	#I2S_TFR_RFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TFR_RFP_SHIFT
))&
I2S_TFR_RFP_MASK
)

	)

9954 
	#I2S_TFR_WFP_MASK
 0xF0000u

	)

9955 
	#I2S_TFR_WFP_SHIFT
 16

	)

9956 
	#I2S_TFR_WFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TFR_WFP_SHIFT
))&
I2S_TFR_WFP_MASK
)

	)

9958 
	#I2S_TMR_TWM_MASK
 0xFFFFFFFFu

	)

9959 
	#I2S_TMR_TWM_SHIFT
 0

	)

9960 
	#I2S_TMR_TWM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TMR_TWM_SHIFT
))&
I2S_TMR_TWM_MASK
)

	)

9962 
	#I2S_RCSR_FRDE_MASK
 0x1u

	)

9963 
	#I2S_RCSR_FRDE_SHIFT
 0

	)

9964 
	#I2S_RCSR_FWDE_MASK
 0x2u

	)

9965 
	#I2S_RCSR_FWDE_SHIFT
 1

	)

9966 
	#I2S_RCSR_FRIE_MASK
 0x100u

	)

9967 
	#I2S_RCSR_FRIE_SHIFT
 8

	)

9968 
	#I2S_RCSR_FWIE_MASK
 0x200u

	)

9969 
	#I2S_RCSR_FWIE_SHIFT
 9

	)

9970 
	#I2S_RCSR_FEIE_MASK
 0x400u

	)

9971 
	#I2S_RCSR_FEIE_SHIFT
 10

	)

9972 
	#I2S_RCSR_SEIE_MASK
 0x800u

	)

9973 
	#I2S_RCSR_SEIE_SHIFT
 11

	)

9974 
	#I2S_RCSR_WSIE_MASK
 0x1000u

	)

9975 
	#I2S_RCSR_WSIE_SHIFT
 12

	)

9976 
	#I2S_RCSR_FRF_MASK
 0x10000u

	)

9977 
	#I2S_RCSR_FRF_SHIFT
 16

	)

9978 
	#I2S_RCSR_FWF_MASK
 0x20000u

	)

9979 
	#I2S_RCSR_FWF_SHIFT
 17

	)

9980 
	#I2S_RCSR_FEF_MASK
 0x40000u

	)

9981 
	#I2S_RCSR_FEF_SHIFT
 18

	)

9982 
	#I2S_RCSR_SEF_MASK
 0x80000u

	)

9983 
	#I2S_RCSR_SEF_SHIFT
 19

	)

9984 
	#I2S_RCSR_WSF_MASK
 0x100000u

	)

9985 
	#I2S_RCSR_WSF_SHIFT
 20

	)

9986 
	#I2S_RCSR_SR_MASK
 0x1000000u

	)

9987 
	#I2S_RCSR_SR_SHIFT
 24

	)

9988 
	#I2S_RCSR_FR_MASK
 0x2000000u

	)

9989 
	#I2S_RCSR_FR_SHIFT
 25

	)

9990 
	#I2S_RCSR_BCE_MASK
 0x10000000u

	)

9991 
	#I2S_RCSR_BCE_SHIFT
 28

	)

9992 
	#I2S_RCSR_DBGE_MASK
 0x20000000u

	)

9993 
	#I2S_RCSR_DBGE_SHIFT
 29

	)

9994 
	#I2S_RCSR_STOPE_MASK
 0x40000000u

	)

9995 
	#I2S_RCSR_STOPE_SHIFT
 30

	)

9996 
	#I2S_RCSR_RE_MASK
 0x80000000u

	)

9997 
	#I2S_RCSR_RE_SHIFT
 31

	)

9999 
	#I2S_RCR1_RFW_MASK
 0x7u

	)

10000 
	#I2S_RCR1_RFW_SHIFT
 0

	)

10001 
	#I2S_RCR1_RFW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR1_RFW_SHIFT
))&
I2S_RCR1_RFW_MASK
)

	)

10003 
	#I2S_RCR2_DIV_MASK
 0xFFu

	)

10004 
	#I2S_RCR2_DIV_SHIFT
 0

	)

10005 
	#I2S_RCR2_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_DIV_SHIFT
))&
I2S_RCR2_DIV_MASK
)

	)

10006 
	#I2S_RCR2_BCD_MASK
 0x1000000u

	)

10007 
	#I2S_RCR2_BCD_SHIFT
 24

	)

10008 
	#I2S_RCR2_BCP_MASK
 0x2000000u

	)

10009 
	#I2S_RCR2_BCP_SHIFT
 25

	)

10010 
	#I2S_RCR2_MSEL_MASK
 0xC000000u

	)

10011 
	#I2S_RCR2_MSEL_SHIFT
 26

	)

10012 
	#I2S_RCR2_MSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_MSEL_SHIFT
))&
I2S_RCR2_MSEL_MASK
)

	)

10013 
	#I2S_RCR2_BCI_MASK
 0x10000000u

	)

10014 
	#I2S_RCR2_BCI_SHIFT
 28

	)

10015 
	#I2S_RCR2_BCS_MASK
 0x20000000u

	)

10016 
	#I2S_RCR2_BCS_SHIFT
 29

	)

10017 
	#I2S_RCR2_SYNC_MASK
 0xC0000000u

	)

10018 
	#I2S_RCR2_SYNC_SHIFT
 30

	)

10019 
	#I2S_RCR2_SYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_SYNC_SHIFT
))&
I2S_RCR2_SYNC_MASK
)

	)

10021 
	#I2S_RCR3_WDFL_MASK
 0x1Fu

	)

10022 
	#I2S_RCR3_WDFL_SHIFT
 0

	)

10023 
	#I2S_RCR3_WDFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR3_WDFL_SHIFT
))&
I2S_RCR3_WDFL_MASK
)

	)

10024 
	#I2S_RCR3_RCE_MASK
 0x30000u

	)

10025 
	#I2S_RCR3_RCE_SHIFT
 16

	)

10026 
	#I2S_RCR3_RCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR3_RCE_SHIFT
))&
I2S_RCR3_RCE_MASK
)

	)

10028 
	#I2S_RCR4_FSD_MASK
 0x1u

	)

10029 
	#I2S_RCR4_FSD_SHIFT
 0

	)

10030 
	#I2S_RCR4_FSP_MASK
 0x2u

	)

10031 
	#I2S_RCR4_FSP_SHIFT
 1

	)

10032 
	#I2S_RCR4_FSE_MASK
 0x8u

	)

10033 
	#I2S_RCR4_FSE_SHIFT
 3

	)

10034 
	#I2S_RCR4_MF_MASK
 0x10u

	)

10035 
	#I2S_RCR4_MF_SHIFT
 4

	)

10036 
	#I2S_RCR4_SYWD_MASK
 0x1F00u

	)

10037 
	#I2S_RCR4_SYWD_SHIFT
 8

	)

10038 
	#I2S_RCR4_SYWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR4_SYWD_SHIFT
))&
I2S_RCR4_SYWD_MASK
)

	)

10039 
	#I2S_RCR4_FRSZ_MASK
 0x1F0000u

	)

10040 
	#I2S_RCR4_FRSZ_SHIFT
 16

	)

10041 
	#I2S_RCR4_FRSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR4_FRSZ_SHIFT
))&
I2S_RCR4_FRSZ_MASK
)

	)

10043 
	#I2S_RCR5_FBT_MASK
 0x1F00u

	)

10044 
	#I2S_RCR5_FBT_SHIFT
 8

	)

10045 
	#I2S_RCR5_FBT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_FBT_SHIFT
))&
I2S_RCR5_FBT_MASK
)

	)

10046 
	#I2S_RCR5_W0W_MASK
 0x1F0000u

	)

10047 
	#I2S_RCR5_W0W_SHIFT
 16

	)

10048 
	#I2S_RCR5_W0W
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_W0W_SHIFT
))&
I2S_RCR5_W0W_MASK
)

	)

10049 
	#I2S_RCR5_WNW_MASK
 0x1F000000u

	)

10050 
	#I2S_RCR5_WNW_SHIFT
 24

	)

10051 
	#I2S_RCR5_WNW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_WNW_SHIFT
))&
I2S_RCR5_WNW_MASK
)

	)

10053 
	#I2S_RDR_RDR_MASK
 0xFFFFFFFFu

	)

10054 
	#I2S_RDR_RDR_SHIFT
 0

	)

10055 
	#I2S_RDR_RDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RDR_RDR_SHIFT
))&
I2S_RDR_RDR_MASK
)

	)

10057 
	#I2S_RFR_RFP_MASK
 0xFu

	)

10058 
	#I2S_RFR_RFP_SHIFT
 0

	)

10059 
	#I2S_RFR_RFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RFR_RFP_SHIFT
))&
I2S_RFR_RFP_MASK
)

	)

10060 
	#I2S_RFR_WFP_MASK
 0xF0000u

	)

10061 
	#I2S_RFR_WFP_SHIFT
 16

	)

10062 
	#I2S_RFR_WFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RFR_WFP_SHIFT
))&
I2S_RFR_WFP_MASK
)

	)

10064 
	#I2S_RMR_RWM_MASK
 0xFFFFFFFFu

	)

10065 
	#I2S_RMR_RWM_SHIFT
 0

	)

10066 
	#I2S_RMR_RWM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RMR_RWM_SHIFT
))&
I2S_RMR_RWM_MASK
)

	)

10068 
	#I2S_MCR_MICS_MASK
 0x3000000u

	)

10069 
	#I2S_MCR_MICS_SHIFT
 24

	)

10070 
	#I2S_MCR_MICS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MCR_MICS_SHIFT
))&
I2S_MCR_MICS_MASK
)

	)

10071 
	#I2S_MCR_MOE_MASK
 0x40000000u

	)

10072 
	#I2S_MCR_MOE_SHIFT
 30

	)

10073 
	#I2S_MCR_DUF_MASK
 0x80000000u

	)

10074 
	#I2S_MCR_DUF_SHIFT
 31

	)

10076 
	#I2S_MDR_DIVIDE_MASK
 0xFFFu

	)

10077 
	#I2S_MDR_DIVIDE_SHIFT
 0

	)

10078 
	#I2S_MDR_DIVIDE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MDR_DIVIDE_SHIFT
))&
I2S_MDR_DIVIDE_MASK
)

	)

10079 
	#I2S_MDR_FRACT_MASK
 0xFF000u

	)

10080 
	#I2S_MDR_FRACT_SHIFT
 12

	)

10081 
	#I2S_MDR_FRACT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MDR_FRACT_SHIFT
))&
I2S_MDR_FRACT_MASK
)

	)

10090 
	#I2S0_BASE_PTR
 ((
I2S_MemM­PŒ
)0x4002F000u)

	)

10092 
	#I2S1_BASE_PTR
 ((
I2S_MemM­PŒ
)0x400AF000u)

	)

10094 
	#I2S_BASE_PTRS
 { 
I2S0_BASE_PTR
, 
I2S1_BASE_PTR
 }

	)

10108 
	#I2S0_TCSR
 
	`I2S_TCSR_REG
(
I2S0_BASE_PTR
)

	)

10109 
	#I2S0_TCR1
 
	`I2S_TCR1_REG
(
I2S0_BASE_PTR
)

	)

10110 
	#I2S0_TCR2
 
	`I2S_TCR2_REG
(
I2S0_BASE_PTR
)

	)

10111 
	#I2S0_TCR3
 
	`I2S_TCR3_REG
(
I2S0_BASE_PTR
)

	)

10112 
	#I2S0_TCR4
 
	`I2S_TCR4_REG
(
I2S0_BASE_PTR
)

	)

10113 
	#I2S0_TCR5
 
	`I2S_TCR5_REG
(
I2S0_BASE_PTR
)

	)

10114 
	#I2S0_TDR0
 
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,0)

	)

10115 
	#I2S0_TDR1
 
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,1)

	)

10116 
	#I2S0_TFR0
 
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,0)

	)

10117 
	#I2S0_TFR1
 
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,1)

	)

10118 
	#I2S0_TMR
 
	`I2S_TMR_REG
(
I2S0_BASE_PTR
)

	)

10119 
	#I2S0_RCSR
 
	`I2S_RCSR_REG
(
I2S0_BASE_PTR
)

	)

10120 
	#I2S0_RCR1
 
	`I2S_RCR1_REG
(
I2S0_BASE_PTR
)

	)

10121 
	#I2S0_RCR2
 
	`I2S_RCR2_REG
(
I2S0_BASE_PTR
)

	)

10122 
	#I2S0_RCR3
 
	`I2S_RCR3_REG
(
I2S0_BASE_PTR
)

	)

10123 
	#I2S0_RCR4
 
	`I2S_RCR4_REG
(
I2S0_BASE_PTR
)

	)

10124 
	#I2S0_RCR5
 
	`I2S_RCR5_REG
(
I2S0_BASE_PTR
)

	)

10125 
	#I2S0_RDR0
 
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,0)

	)

10126 
	#I2S0_RDR1
 
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,1)

	)

10127 
	#I2S0_RFR0
 
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,0)

	)

10128 
	#I2S0_RFR1
 
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,1)

	)

10129 
	#I2S0_RMR
 
	`I2S_RMR_REG
(
I2S0_BASE_PTR
)

	)

10130 
	#I2S0_MCR
 
	`I2S_MCR_REG
(
I2S0_BASE_PTR
)

	)

10131 
	#I2S0_MDR
 
	`I2S_MDR_REG
(
I2S0_BASE_PTR
)

	)

10133 
	#I2S1_TCSR
 
	`I2S_TCSR_REG
(
I2S1_BASE_PTR
)

	)

10134 
	#I2S1_TCR1
 
	`I2S_TCR1_REG
(
I2S1_BASE_PTR
)

	)

10135 
	#I2S1_TCR2
 
	`I2S_TCR2_REG
(
I2S1_BASE_PTR
)

	)

10136 
	#I2S1_TCR3
 
	`I2S_TCR3_REG
(
I2S1_BASE_PTR
)

	)

10137 
	#I2S1_TCR4
 
	`I2S_TCR4_REG
(
I2S1_BASE_PTR
)

	)

10138 
	#I2S1_TCR5
 
	`I2S_TCR5_REG
(
I2S1_BASE_PTR
)

	)

10139 
	#I2S1_TDR0
 
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,0)

	)

10140 
	#I2S1_TDR1
 
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,1)

	)

10141 
	#I2S1_TFR0
 
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,0)

	)

10142 
	#I2S1_TFR1
 
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,1)

	)

10143 
	#I2S1_TMR
 
	`I2S_TMR_REG
(
I2S1_BASE_PTR
)

	)

10144 
	#I2S1_RCSR
 
	`I2S_RCSR_REG
(
I2S1_BASE_PTR
)

	)

10145 
	#I2S1_RCR1
 
	`I2S_RCR1_REG
(
I2S1_BASE_PTR
)

	)

10146 
	#I2S1_RCR2
 
	`I2S_RCR2_REG
(
I2S1_BASE_PTR
)

	)

10147 
	#I2S1_RCR3
 
	`I2S_RCR3_REG
(
I2S1_BASE_PTR
)

	)

10148 
	#I2S1_RCR4
 
	`I2S_RCR4_REG
(
I2S1_BASE_PTR
)

	)

10149 
	#I2S1_RCR5
 
	`I2S_RCR5_REG
(
I2S1_BASE_PTR
)

	)

10150 
	#I2S1_RDR0
 
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,0)

	)

10151 
	#I2S1_RDR1
 
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,1)

	)

10152 
	#I2S1_RFR0
 
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,0)

	)

10153 
	#I2S1_RFR1
 
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,1)

	)

10154 
	#I2S1_RMR
 
	`I2S_RMR_REG
(
I2S1_BASE_PTR
)

	)

10155 
	#I2S1_MCR
 
	`I2S_MCR_REG
(
I2S1_BASE_PTR
)

	)

10156 
	#I2S1_MDR
 
	`I2S_MDR_REG
(
I2S1_BASE_PTR
)

	)

10159 
	#I2S0_TDR
(
šdex
è
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10160 
	#I2S1_TDR
(
šdex
è
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10161 
	#I2S0_TFR
(
šdex
è
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10162 
	#I2S1_TFR
(
šdex
è
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10163 
	#I2S0_RDR
(
šdex
è
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10164 
	#I2S1_RDR
(
šdex
è
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10165 
	#I2S0_RFR
(
šdex
è
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10166 
	#I2S1_RFR
(
šdex
è
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10188 
	sITM_MemM­
 {

10190 
ušt32_t
 
	mSTIM_READ
[32];

10191 
ušt32_t
 
	mSTIM_WRITE
[32];

10193 
ušt8_t
 
	mRESERVED_0
[3456];

10194 
ušt32_t
 
	mTER
;

10195 
ušt8_t
 
	mRESERVED_1
[60];

10196 
ušt32_t
 
	mTPR
;

10197 
ušt8_t
 
	mRESERVED_2
[60];

10198 
ušt32_t
 
	mTCR
;

10199 
ušt8_t
 
	mRESERVED_3
[300];

10200 
ušt32_t
 
	mLAR
;

10201 
ušt32_t
 
	mLSR
;

10202 
ušt8_t
 
	mRESERVED_4
[24];

10203 
ušt32_t
 
	mPID4
;

10204 
ušt32_t
 
	mPID5
;

10205 
ušt32_t
 
	mPID6
;

10206 
ušt32_t
 
	mPID7
;

10207 
ušt32_t
 
	mPID0
;

10208 
ušt32_t
 
	mPID1
;

10209 
ušt32_t
 
	mPID2
;

10210 
ušt32_t
 
	mPID3
;

10211 
ušt32_t
 
	mCID0
;

10212 
ušt32_t
 
	mCID1
;

10213 
ušt32_t
 
	mCID2
;

10214 
ušt32_t
 
	mCID3
;

10215 } vÞ©ž*
	tITM_MemM­PŒ
;

10228 
	#ITM_STIM_READ_REG
(
ba£
,
šdex2
è((ba£)->
STIM_READ
[šdex2])

	)

10229 
	#ITM_STIM_WRITE_REG
(
ba£
,
šdex2
è((ba£)->
STIM_WRITE
[šdex2])

	)

10230 
	#ITM_TER_REG
(
ba£
è((ba£)->
TER
)

	)

10231 
	#ITM_TPR_REG
(
ba£
è((ba£)->
TPR
)

	)

10232 
	#ITM_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

10233 
	#ITM_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

10234 
	#ITM_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

10235 
	#ITM_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

10236 
	#ITM_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

10237 
	#ITM_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

10238 
	#ITM_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

10239 
	#ITM_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

10240 
	#ITM_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

10241 
	#ITM_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

10242 
	#ITM_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

10243 
	#ITM_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

10244 
	#ITM_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

10245 
	#ITM_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

10246 
	#ITM_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

10270 
	#ITM_BASE_PTR
 ((
ITM_MemM­PŒ
)0xE0000000u)

	)

10272 
	#ITM_BASE_PTRS
 { 
ITM_BASE_PTR
 }

	)

10286 
	#ITM_STIM0_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,0)

	)

10287 
	#ITM_STIM0_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,0)

	)

10288 
	#ITM_STIM1_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,1)

	)

10289 
	#ITM_STIM1_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,1)

	)

10290 
	#ITM_STIM2_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,2)

	)

10291 
	#ITM_STIM2_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,2)

	)

10292 
	#ITM_STIM3_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,3)

	)

10293 
	#ITM_STIM3_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,3)

	)

10294 
	#ITM_STIM4_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,4)

	)

10295 
	#ITM_STIM4_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,4)

	)

10296 
	#ITM_STIM5_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,5)

	)

10297 
	#ITM_STIM5_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,5)

	)

10298 
	#ITM_STIM6_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,6)

	)

10299 
	#ITM_STIM6_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,6)

	)

10300 
	#ITM_STIM7_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,7)

	)

10301 
	#ITM_STIM7_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,7)

	)

10302 
	#ITM_STIM8_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,8)

	)

10303 
	#ITM_STIM8_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,8)

	)

10304 
	#ITM_STIM9_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,9)

	)

10305 
	#ITM_STIM9_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,9)

	)

10306 
	#ITM_STIM10_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,10)

	)

10307 
	#ITM_STIM10_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,10)

	)

10308 
	#ITM_STIM11_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,11)

	)

10309 
	#ITM_STIM11_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,11)

	)

10310 
	#ITM_STIM12_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,12)

	)

10311 
	#ITM_STIM12_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,12)

	)

10312 
	#ITM_STIM13_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,13)

	)

10313 
	#ITM_STIM13_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,13)

	)

10314 
	#ITM_STIM14_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,14)

	)

10315 
	#ITM_STIM14_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,14)

	)

10316 
	#ITM_STIM15_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,15)

	)

10317 
	#ITM_STIM15_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,15)

	)

10318 
	#ITM_STIM16_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,16)

	)

10319 
	#ITM_STIM16_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,16)

	)

10320 
	#ITM_STIM17_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,17)

	)

10321 
	#ITM_STIM17_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,17)

	)

10322 
	#ITM_STIM18_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,18)

	)

10323 
	#ITM_STIM18_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,18)

	)

10324 
	#ITM_STIM19_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,19)

	)

10325 
	#ITM_STIM19_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,19)

	)

10326 
	#ITM_STIM20_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,20)

	)

10327 
	#ITM_STIM20_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,20)

	)

10328 
	#ITM_STIM21_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,21)

	)

10329 
	#ITM_STIM21_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,21)

	)

10330 
	#ITM_STIM22_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,22)

	)

10331 
	#ITM_STIM22_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,22)

	)

10332 
	#ITM_STIM23_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,23)

	)

10333 
	#ITM_STIM23_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,23)

	)

10334 
	#ITM_STIM24_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,24)

	)

10335 
	#ITM_STIM24_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,24)

	)

10336 
	#ITM_STIM25_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,25)

	)

10337 
	#ITM_STIM25_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,25)

	)

10338 
	#ITM_STIM26_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,26)

	)

10339 
	#ITM_STIM26_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,26)

	)

10340 
	#ITM_STIM27_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,27)

	)

10341 
	#ITM_STIM27_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,27)

	)

10342 
	#ITM_STIM28_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,28)

	)

10343 
	#ITM_STIM28_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,28)

	)

10344 
	#ITM_STIM29_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,29)

	)

10345 
	#ITM_STIM29_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,29)

	)

10346 
	#ITM_STIM30_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,30)

	)

10347 
	#ITM_STIM30_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,30)

	)

10348 
	#ITM_STIM31_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,31)

	)

10349 
	#ITM_STIM31_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,31)

	)

10350 
	#ITM_TER
 
	`ITM_TER_REG
(
ITM_BASE_PTR
)

	)

10351 
	#ITM_TPR
 
	`ITM_TPR_REG
(
ITM_BASE_PTR
)

	)

10352 
	#ITM_TCR
 
	`ITM_TCR_REG
(
ITM_BASE_PTR
)

	)

10353 
	#ITM_LAR
 
	`ITM_LAR_REG
(
ITM_BASE_PTR
)

	)

10354 
	#ITM_LSR
 
	`ITM_LSR_REG
(
ITM_BASE_PTR
)

	)

10355 
	#ITM_PID4
 
	`ITM_PID4_REG
(
ITM_BASE_PTR
)

	)

10356 
	#ITM_PID5
 
	`ITM_PID5_REG
(
ITM_BASE_PTR
)

	)

10357 
	#ITM_PID6
 
	`ITM_PID6_REG
(
ITM_BASE_PTR
)

	)

10358 
	#ITM_PID7
 
	`ITM_PID7_REG
(
ITM_BASE_PTR
)

	)

10359 
	#ITM_PID0
 
	`ITM_PID0_REG
(
ITM_BASE_PTR
)

	)

10360 
	#ITM_PID1
 
	`ITM_PID1_REG
(
ITM_BASE_PTR
)

	)

10361 
	#ITM_PID2
 
	`ITM_PID2_REG
(
ITM_BASE_PTR
)

	)

10362 
	#ITM_PID3
 
	`ITM_PID3_REG
(
ITM_BASE_PTR
)

	)

10363 
	#ITM_CID0
 
	`ITM_CID0_REG
(
ITM_BASE_PTR
)

	)

10364 
	#ITM_CID1
 
	`ITM_CID1_REG
(
ITM_BASE_PTR
)

	)

10365 
	#ITM_CID2
 
	`ITM_CID2_REG
(
ITM_BASE_PTR
)

	)

10366 
	#ITM_CID3
 
	`ITM_CID3_REG
(
ITM_BASE_PTR
)

	)

10369 
	#ITM_STIM_READ
(
šdex2
è
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,šdex2)

	)

10370 
	#ITM_STIM_WRITE
(
šdex2
è
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,šdex2)

	)

10392 
	sLCDC_MemM­
 {

10393 
ušt32_t
 
	mLSSAR
;

10394 
ušt32_t
 
	mLSR
;

10395 
ušt32_t
 
	mLVPWR
;

10396 
ušt32_t
 
	mLCPR
;

10397 
ušt32_t
 
	mLCWHB
;

10398 
ušt32_t
 
	mLCCMR
;

10399 
ušt32_t
 
	mLPCR
;

10400 
ušt32_t
 
	mLHCR
;

10401 
ušt32_t
 
	mLVCR
;

10402 
ušt32_t
 
	mLPOR
;

10403 
ušt8_t
 
	mRESERVED_0
[4];

10404 
ušt32_t
 
	mLPCCR
;

10405 
ušt32_t
 
	mLDCR
;

10406 
ušt32_t
 
	mLRMCR
;

10407 
ušt32_t
 
	mLICR
;

10408 
ušt32_t
 
	mLIER
;

10409 
ušt32_t
 
	mLISR
;

10410 
ušt8_t
 
	mRESERVED_1
[12];

10411 
ušt32_t
 
	mLGWSAR
;

10412 
ušt32_t
 
	mLGWSR
;

10413 
ušt32_t
 
	mLGWVPWR
;

10414 
ušt32_t
 
	mLGWPOR
;

10415 
ušt32_t
 
	mLGWPR
;

10416 
ušt32_t
 
	mLGWCR
;

10417 
ušt32_t
 
	mLGWDCR
;

10418 
ušt8_t
 
	mRESERVED_2
[20];

10419 
ušt32_t
 
	mLAUSCR
;

10420 
ušt32_t
 
	mLAUSCCR
;

10421 } vÞ©ž*
	tLCDC_MemM­PŒ
;

10434 
	#LCDC_LSSAR_REG
(
ba£
è((ba£)->
LSSAR
)

	)

10435 
	#LCDC_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

10436 
	#LCDC_LVPWR_REG
(
ba£
è((ba£)->
LVPWR
)

	)

10437 
	#LCDC_LCPR_REG
(
ba£
è((ba£)->
LCPR
)

	)

10438 
	#LCDC_LCWHB_REG
(
ba£
è((ba£)->
LCWHB
)

	)

10439 
	#LCDC_LCCMR_REG
(
ba£
è((ba£)->
LCCMR
)

	)

10440 
	#LCDC_LPCR_REG
(
ba£
è((ba£)->
LPCR
)

	)

10441 
	#LCDC_LHCR_REG
(
ba£
è((ba£)->
LHCR
)

	)

10442 
	#LCDC_LVCR_REG
(
ba£
è((ba£)->
LVCR
)

	)

10443 
	#LCDC_LPOR_REG
(
ba£
è((ba£)->
LPOR
)

	)

10444 
	#LCDC_LPCCR_REG
(
ba£
è((ba£)->
LPCCR
)

	)

10445 
	#LCDC_LDCR_REG
(
ba£
è((ba£)->
LDCR
)

	)

10446 
	#LCDC_LRMCR_REG
(
ba£
è((ba£)->
LRMCR
)

	)

10447 
	#LCDC_LICR_REG
(
ba£
è((ba£)->
LICR
)

	)

10448 
	#LCDC_LIER_REG
(
ba£
è((ba£)->
LIER
)

	)

10449 
	#LCDC_LISR_REG
(
ba£
è((ba£)->
LISR
)

	)

10450 
	#LCDC_LGWSAR_REG
(
ba£
è((ba£)->
LGWSAR
)

	)

10451 
	#LCDC_LGWSR_REG
(
ba£
è((ba£)->
LGWSR
)

	)

10452 
	#LCDC_LGWVPWR_REG
(
ba£
è((ba£)->
LGWVPWR
)

	)

10453 
	#LCDC_LGWPOR_REG
(
ba£
è((ba£)->
LGWPOR
)

	)

10454 
	#LCDC_LGWPR_REG
(
ba£
è((ba£)->
LGWPR
)

	)

10455 
	#LCDC_LGWCR_REG
(
ba£
è((ba£)->
LGWCR
)

	)

10456 
	#LCDC_LGWDCR_REG
(
ba£
è((ba£)->
LGWDCR
)

	)

10457 
	#LCDC_LAUSCR_REG
(
ba£
è((ba£)->
LAUSCR
)

	)

10458 
	#LCDC_LAUSCCR_REG
(
ba£
è((ba£)->
LAUSCCR
)

	)

10475 
	#LCDC_LSSAR_SSA_MASK
 0xFFFFFFFCu

	)

10476 
	#LCDC_LSSAR_SSA_SHIFT
 2

	)

10477 
	#LCDC_LSSAR_SSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSSAR_SSA_SHIFT
))&
LCDC_LSSAR_SSA_MASK
)

	)

10479 
	#LCDC_LSR_YMAX_MASK
 0x3FFu

	)

10480 
	#LCDC_LSR_YMAX_SHIFT
 0

	)

10481 
	#LCDC_LSR_YMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSR_YMAX_SHIFT
))&
LCDC_LSR_YMAX_MASK
)

	)

10482 
	#LCDC_LSR_XMAX_MASK
 0x7F00000u

	)

10483 
	#LCDC_LSR_XMAX_SHIFT
 20

	)

10484 
	#LCDC_LSR_XMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSR_XMAX_SHIFT
))&
LCDC_LSR_XMAX_MASK
)

	)

10486 
	#LCDC_LVPWR_VPW_MASK
 0x7FFu

	)

10487 
	#LCDC_LVPWR_VPW_SHIFT
 0

	)

10488 
	#LCDC_LVPWR_VPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVPWR_VPW_SHIFT
))&
LCDC_LVPWR_VPW_MASK
)

	)

10490 
	#LCDC_LCPR_CYP_MASK
 0x3FFu

	)

10491 
	#LCDC_LCPR_CYP_SHIFT
 0

	)

10492 
	#LCDC_LCPR_CYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CYP_SHIFT
))&
LCDC_LCPR_CYP_MASK
)

	)

10493 
	#LCDC_LCPR_CXP_MASK
 0x3FF0000u

	)

10494 
	#LCDC_LCPR_CXP_SHIFT
 16

	)

10495 
	#LCDC_LCPR_CXP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CXP_SHIFT
))&
LCDC_LCPR_CXP_MASK
)

	)

10496 
	#LCDC_LCPR_OP_MASK
 0x10000000u

	)

10497 
	#LCDC_LCPR_OP_SHIFT
 28

	)

10498 
	#LCDC_LCPR_CC_MASK
 0xC0000000u

	)

10499 
	#LCDC_LCPR_CC_SHIFT
 30

	)

10500 
	#LCDC_LCPR_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CC_SHIFT
))&
LCDC_LCPR_CC_MASK
)

	)

10502 
	#LCDC_LCWHB_BD_MASK
 0xFFu

	)

10503 
	#LCDC_LCWHB_BD_SHIFT
 0

	)

10504 
	#LCDC_LCWHB_BD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_BD_SHIFT
))&
LCDC_LCWHB_BD_MASK
)

	)

10505 
	#LCDC_LCWHB_CH_MASK
 0x1F0000u

	)

10506 
	#LCDC_LCWHB_CH_SHIFT
 16

	)

10507 
	#LCDC_LCWHB_CH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_CH_SHIFT
))&
LCDC_LCWHB_CH_MASK
)

	)

10508 
	#LCDC_LCWHB_CW_MASK
 0x1F000000u

	)

10509 
	#LCDC_LCWHB_CW_SHIFT
 24

	)

10510 
	#LCDC_LCWHB_CW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_CW_SHIFT
))&
LCDC_LCWHB_CW_MASK
)

	)

10511 
	#LCDC_LCWHB_BK_EN_MASK
 0x80000000u

	)

10512 
	#LCDC_LCWHB_BK_EN_SHIFT
 31

	)

10514 
	#LCDC_LCCMR_CUR_COL_B_MASK
 0x3Fu

	)

10515 
	#LCDC_LCCMR_CUR_COL_B_SHIFT
 0

	)

10516 
	#LCDC_LCCMR_CUR_COL_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_B_SHIFT
))&
LCDC_LCCMR_CUR_COL_B_MASK
)

	)

10517 
	#LCDC_LCCMR_CUR_COL_G_MASK
 0xFC0u

	)

10518 
	#LCDC_LCCMR_CUR_COL_G_SHIFT
 6

	)

10519 
	#LCDC_LCCMR_CUR_COL_G
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_G_SHIFT
))&
LCDC_LCCMR_CUR_COL_G_MASK
)

	)

10520 
	#LCDC_LCCMR_CUR_COL_R_MASK
 0x3F000u

	)

10521 
	#LCDC_LCCMR_CUR_COL_R_SHIFT
 12

	)

10522 
	#LCDC_LCCMR_CUR_COL_R
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_R_SHIFT
))&
LCDC_LCCMR_CUR_COL_R_MASK
)

	)

10524 
	#LCDC_LPCR_PCD_MASK
 0x3Fu

	)

10525 
	#LCDC_LPCR_PCD_SHIFT
 0

	)

10526 
	#LCDC_LPCR_PCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_PCD_SHIFT
))&
LCDC_LPCR_PCD_MASK
)

	)

10527 
	#LCDC_LPCR_SCLKSEL_MASK
 0x80u

	)

10528 
	#LCDC_LPCR_SCLKSEL_SHIFT
 7

	)

10529 
	#LCDC_LPCR_ACD_MASK
 0x7F00u

	)

10530 
	#LCDC_LPCR_ACD_SHIFT
 8

	)

10531 
	#LCDC_LPCR_ACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_ACD_SHIFT
))&
LCDC_LPCR_ACD_MASK
)

	)

10532 
	#LCDC_LPCR_ACDSEL_MASK
 0x8000u

	)

10533 
	#LCDC_LPCR_ACDSEL_SHIFT
 15

	)

10534 
	#LCDC_LPCR_REV_VS_MASK
 0x10000u

	)

10535 
	#LCDC_LPCR_REV_VS_SHIFT
 16

	)

10536 
	#LCDC_LPCR_SWAP_SEL_MASK
 0x20000u

	)

10537 
	#LCDC_LPCR_SWAP_SEL_SHIFT
 17

	)

10538 
	#LCDC_LPCR_END_SEL_MASK
 0x40000u

	)

10539 
	#LCDC_LPCR_END_SEL_SHIFT
 18

	)

10540 
	#LCDC_LPCR_SCLKIDLE_MASK
 0x80000u

	)

10541 
	#LCDC_LPCR_SCLKIDLE_SHIFT
 19

	)

10542 
	#LCDC_LPCR_OEPOL_MASK
 0x100000u

	)

10543 
	#LCDC_LPCR_OEPOL_SHIFT
 20

	)

10544 
	#LCDC_LPCR_CLKPOL_MASK
 0x200000u

	)

10545 
	#LCDC_LPCR_CLKPOL_SHIFT
 21

	)

10546 
	#LCDC_LPCR_LPPOL_MASK
 0x400000u

	)

10547 
	#LCDC_LPCR_LPPOL_SHIFT
 22

	)

10548 
	#LCDC_LPCR_FLMPOL_MASK
 0x800000u

	)

10549 
	#LCDC_LPCR_FLMPOL_SHIFT
 23

	)

10550 
	#LCDC_LPCR_PIXPOL_MASK
 0x1000000u

	)

10551 
	#LCDC_LPCR_PIXPOL_SHIFT
 24

	)

10552 
	#LCDC_LPCR_BPIX_MASK
 0xE000000u

	)

10553 
	#LCDC_LPCR_BPIX_SHIFT
 25

	)

10554 
	#LCDC_LPCR_BPIX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_BPIX_SHIFT
))&
LCDC_LPCR_BPIX_MASK
)

	)

10555 
	#LCDC_LPCR_PBSIZ_MASK
 0x30000000u

	)

10556 
	#LCDC_LPCR_PBSIZ_SHIFT
 28

	)

10557 
	#LCDC_LPCR_PBSIZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_PBSIZ_SHIFT
))&
LCDC_LPCR_PBSIZ_MASK
)

	)

10558 
	#LCDC_LPCR_COLOR_MASK
 0x40000000u

	)

10559 
	#LCDC_LPCR_COLOR_SHIFT
 30

	)

10560 
	#LCDC_LPCR_TFT_MASK
 0x80000000u

	)

10561 
	#LCDC_LPCR_TFT_SHIFT
 31

	)

10563 
	#LCDC_LHCR_H_WAIT_2_MASK
 0xFFu

	)

10564 
	#LCDC_LHCR_H_WAIT_2_SHIFT
 0

	)

10565 
	#LCDC_LHCR_H_WAIT_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WAIT_2_SHIFT
))&
LCDC_LHCR_H_WAIT_2_MASK
)

	)

10566 
	#LCDC_LHCR_H_WAIT_1_MASK
 0xFF00u

	)

10567 
	#LCDC_LHCR_H_WAIT_1_SHIFT
 8

	)

10568 
	#LCDC_LHCR_H_WAIT_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WAIT_1_SHIFT
))&
LCDC_LHCR_H_WAIT_1_MASK
)

	)

10569 
	#LCDC_LHCR_H_WIDTH_MASK
 0xFC000000u

	)

10570 
	#LCDC_LHCR_H_WIDTH_SHIFT
 26

	)

10571 
	#LCDC_LHCR_H_WIDTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WIDTH_SHIFT
))&
LCDC_LHCR_H_WIDTH_MASK
)

	)

10573 
	#LCDC_LVCR_V_WAIT_2_MASK
 0xFFu

	)

10574 
	#LCDC_LVCR_V_WAIT_2_SHIFT
 0

	)

10575 
	#LCDC_LVCR_V_WAIT_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WAIT_2_SHIFT
))&
LCDC_LVCR_V_WAIT_2_MASK
)

	)

10576 
	#LCDC_LVCR_V_WAIT_1_MASK
 0xFF00u

	)

10577 
	#LCDC_LVCR_V_WAIT_1_SHIFT
 8

	)

10578 
	#LCDC_LVCR_V_WAIT_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WAIT_1_SHIFT
))&
LCDC_LVCR_V_WAIT_1_MASK
)

	)

10579 
	#LCDC_LVCR_V_WIDTH_MASK
 0xFC000000u

	)

10580 
	#LCDC_LVCR_V_WIDTH_SHIFT
 26

	)

10581 
	#LCDC_LVCR_V_WIDTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WIDTH_SHIFT
))&
LCDC_LVCR_V_WIDTH_MASK
)

	)

10583 
	#LCDC_LPOR_POS_MASK
 0x1Fu

	)

10584 
	#LCDC_LPOR_POS_SHIFT
 0

	)

10585 
	#LCDC_LPOR_POS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPOR_POS_SHIFT
))&
LCDC_LPOR_POS_MASK
)

	)

10587 
	#LCDC_LPCCR_PW_MASK
 0xFFu

	)

10588 
	#LCDC_LPCCR_PW_SHIFT
 0

	)

10589 
	#LCDC_LPCCR_PW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCCR_PW_SHIFT
))&
LCDC_LPCCR_PW_MASK
)

	)

10590 
	#LCDC_LPCCR_CC_EN_MASK
 0x100u

	)

10591 
	#LCDC_LPCCR_CC_EN_SHIFT
 8

	)

10592 
	#LCDC_LPCCR_SCR_MASK
 0x600u

	)

10593 
	#LCDC_LPCCR_SCR_SHIFT
 9

	)

10594 
	#LCDC_LPCCR_SCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCCR_SCR_SHIFT
))&
LCDC_LPCCR_SCR_MASK
)

	)

10595 
	#LCDC_LPCCR_LDMSK_MASK
 0x8000u

	)

10596 
	#LCDC_LPCCR_LDMSK_SHIFT
 15

	)

10598 
	#LCDC_LDCR_TM_MASK
 0x7Fu

	)

10599 
	#LCDC_LDCR_TM_SHIFT
 0

	)

10600 
	#LCDC_LDCR_TM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LDCR_TM_SHIFT
))&
LCDC_LDCR_TM_MASK
)

	)

10601 
	#LCDC_LDCR_HM_MASK
 0x7F0000u

	)

10602 
	#LCDC_LDCR_HM_SHIFT
 16

	)

10603 
	#LCDC_LDCR_HM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LDCR_HM_SHIFT
))&
LCDC_LDCR_HM_MASK
)

	)

10604 
	#LCDC_LDCR_BURST_MASK
 0x80000000u

	)

10605 
	#LCDC_LDCR_BURST_SHIFT
 31

	)

10607 
	#LCDC_LRMCR_SELF_REF_MASK
 0x1u

	)

10608 
	#LCDC_LRMCR_SELF_REF_SHIFT
 0

	)

10610 
	#LCDC_LICR_INTCON_MASK
 0x1u

	)

10611 
	#LCDC_LICR_INTCON_SHIFT
 0

	)

10612 
	#LCDC_LICR_INTSYN_MASK
 0x4u

	)

10613 
	#LCDC_LICR_INTSYN_SHIFT
 2

	)

10614 
	#LCDC_LICR_GW_INT_CON_MASK
 0x10u

	)

10615 
	#LCDC_LICR_GW_INT_CON_SHIFT
 4

	)

10617 
	#LCDC_LIER_BOF_EN_MASK
 0x1u

	)

10618 
	#LCDC_LIER_BOF_EN_SHIFT
 0

	)

10619 
	#LCDC_LIER_EOF_EN_MASK
 0x2u

	)

10620 
	#LCDC_LIER_EOF_EN_SHIFT
 1

	)

10621 
	#LCDC_LIER_UDR_ERR_EN_MASK
 0x8u

	)

10622 
	#LCDC_LIER_UDR_ERR_EN_SHIFT
 3

	)

10623 
	#LCDC_LIER_GW_BOF_EN_MASK
 0x10u

	)

10624 
	#LCDC_LIER_GW_BOF_EN_SHIFT
 4

	)

10625 
	#LCDC_LIER_GW_EOF_EN_MASK
 0x20u

	)

10626 
	#LCDC_LIER_GW_EOF_EN_SHIFT
 5

	)

10627 
	#LCDC_LIER_GW_UDR_ERR_EN_MASK
 0x80u

	)

10628 
	#LCDC_LIER_GW_UDR_ERR_EN_SHIFT
 7

	)

10630 
	#LCDC_LISR_BOF_MASK
 0x1u

	)

10631 
	#LCDC_LISR_BOF_SHIFT
 0

	)

10632 
	#LCDC_LISR_EOF_MASK
 0x2u

	)

10633 
	#LCDC_LISR_EOF_SHIFT
 1

	)

10634 
	#LCDC_LISR_UDR_ERR_MASK
 0x8u

	)

10635 
	#LCDC_LISR_UDR_ERR_SHIFT
 3

	)

10636 
	#LCDC_LISR_GW_BOF_MASK
 0x10u

	)

10637 
	#LCDC_LISR_GW_BOF_SHIFT
 4

	)

10638 
	#LCDC_LISR_GW_EOF_MASK
 0x20u

	)

10639 
	#LCDC_LISR_GW_EOF_SHIFT
 5

	)

10640 
	#LCDC_LISR_GW_UDR_ERR_MASK
 0x80u

	)

10641 
	#LCDC_LISR_GW_UDR_ERR_SHIFT
 7

	)

10643 
	#LCDC_LGWSAR_GWSA_MASK
 0xFFFFFFFCu

	)

10644 
	#LCDC_LGWSAR_GWSA_SHIFT
 2

	)

10645 
	#LCDC_LGWSAR_GWSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSAR_GWSA_SHIFT
))&
LCDC_LGWSAR_GWSA_MASK
)

	)

10647 
	#LCDC_LGWSR_GWH_MASK
 0x3FFu

	)

10648 
	#LCDC_LGWSR_GWH_SHIFT
 0

	)

10649 
	#LCDC_LGWSR_GWH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSR_GWH_SHIFT
))&
LCDC_LGWSR_GWH_MASK
)

	)

10650 
	#LCDC_LGWSR_GWW_MASK
 0x7F00000u

	)

10651 
	#LCDC_LGWSR_GWW_SHIFT
 20

	)

10652 
	#LCDC_LGWSR_GWW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSR_GWW_SHIFT
))&
LCDC_LGWSR_GWW_MASK
)

	)

10654 
	#LCDC_LGWVPWR_GWVPW_MASK
 0x7FFu

	)

10655 
	#LCDC_LGWVPWR_GWVPW_SHIFT
 0

	)

10656 
	#LCDC_LGWVPWR_GWVPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWVPWR_GWVPW_SHIFT
))&
LCDC_LGWVPWR_GWVPW_MASK
)

	)

10658 
	#LCDC_LGWPOR_GWPO_MASK
 0x1Fu

	)

10659 
	#LCDC_LGWPOR_GWPO_SHIFT
 0

	)

10660 
	#LCDC_LGWPOR_GWPO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPOR_GWPO_SHIFT
))&
LCDC_LGWPOR_GWPO_MASK
)

	)

10662 
	#LCDC_LGWPR_GWYP_MASK
 0x3FFu

	)

10663 
	#LCDC_LGWPR_GWYP_SHIFT
 0

	)

10664 
	#LCDC_LGWPR_GWYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPR_GWYP_SHIFT
))&
LCDC_LGWPR_GWYP_MASK
)

	)

10665 
	#LCDC_LGWPR_GWXP_MASK
 0x3FF0000u

	)

10666 
	#LCDC_LGWPR_GWXP_SHIFT
 16

	)

10667 
	#LCDC_LGWPR_GWXP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPR_GWXP_SHIFT
))&
LCDC_LGWPR_GWXP_MASK
)

	)

10669 
	#LCDC_LGWCR_GWCKB_MASK
 0x3Fu

	)

10670 
	#LCDC_LGWCR_GWCKB_SHIFT
 0

	)

10671 
	#LCDC_LGWCR_GWCKB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKB_SHIFT
))&
LCDC_LGWCR_GWCKB_MASK
)

	)

10672 
	#LCDC_LGWCR_GWCKG_MASK
 0xFC0u

	)

10673 
	#LCDC_LGWCR_GWCKG_SHIFT
 6

	)

10674 
	#LCDC_LGWCR_GWCKG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKG_SHIFT
))&
LCDC_LGWCR_GWCKG_MASK
)

	)

10675 
	#LCDC_LGWCR_GWCKR_MASK
 0x3F000u

	)

10676 
	#LCDC_LGWCR_GWCKR_SHIFT
 12

	)

10677 
	#LCDC_LGWCR_GWCKR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKR_SHIFT
))&
LCDC_LGWCR_GWCKR_MASK
)

	)

10678 
	#LCDC_LGWCR_GW_RVS_MASK
 0x200000u

	)

10679 
	#LCDC_LGWCR_GW_RVS_SHIFT
 21

	)

10680 
	#LCDC_LGWCR_GWE_MASK
 0x400000u

	)

10681 
	#LCDC_LGWCR_GWE_SHIFT
 22

	)

10682 
	#LCDC_LGWCR_GWCKE_MASK
 0x800000u

	)

10683 
	#LCDC_LGWCR_GWCKE_SHIFT
 23

	)

10684 
	#LCDC_LGWCR_GWAV_MASK
 0xFF000000u

	)

10685 
	#LCDC_LGWCR_GWAV_SHIFT
 24

	)

10686 
	#LCDC_LGWCR_GWAV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWAV_SHIFT
))&
LCDC_LGWCR_GWAV_MASK
)

	)

10688 
	#LCDC_LGWDCR_GWTM_MASK
 0x7Fu

	)

10689 
	#LCDC_LGWDCR_GWTM_SHIFT
 0

	)

10690 
	#LCDC_LGWDCR_GWTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWDCR_GWTM_SHIFT
))&
LCDC_LGWDCR_GWTM_MASK
)

	)

10691 
	#LCDC_LGWDCR_GWHM_MASK
 0x7F0000u

	)

10692 
	#LCDC_LGWDCR_GWHM_SHIFT
 16

	)

10693 
	#LCDC_LGWDCR_GWHM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWDCR_GWHM_SHIFT
))&
LCDC_LGWDCR_GWHM_MASK
)

	)

10694 
	#LCDC_LGWDCR_GWBT_MASK
 0x80000000u

	)

10695 
	#LCDC_LGWDCR_GWBT_SHIFT
 31

	)

10697 
	#LCDC_LAUSCR_AGWCKB_MASK
 0xFFu

	)

10698 
	#LCDC_LAUSCR_AGWCKB_SHIFT
 0

	)

10699 
	#LCDC_LAUSCR_AGWCKB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKB_SHIFT
))&
LCDC_LAUSCR_AGWCKB_MASK
)

	)

10700 
	#LCDC_LAUSCR_AGWCKG_MASK
 0xFF00u

	)

10701 
	#LCDC_LAUSCR_AGWCKG_SHIFT
 8

	)

10702 
	#LCDC_LAUSCR_AGWCKG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKG_SHIFT
))&
LCDC_LAUSCR_AGWCKG_MASK
)

	)

10703 
	#LCDC_LAUSCR_AGWCKR_MASK
 0xFF0000u

	)

10704 
	#LCDC_LAUSCR_AGWCKR_SHIFT
 16

	)

10705 
	#LCDC_LAUSCR_AGWCKR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKR_SHIFT
))&
LCDC_LAUSCR_AGWCKR_MASK
)

	)

10706 
	#LCDC_LAUSCR_AUS_Mode_MASK
 0x80000000u

	)

10707 
	#LCDC_LAUSCR_AUS_Mode_SHIFT
 31

	)

10709 
	#LCDC_LAUSCCR_ACUR_COL_B_MASK
 0xFFu

	)

10710 
	#LCDC_LAUSCCR_ACUR_COL_B_SHIFT
 0

	)

10711 
	#LCDC_LAUSCCR_ACUR_COL_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_B_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_B_MASK
)

	)

10712 
	#LCDC_LAUSCCR_ACUR_COL_G_MASK
 0xFF00u

	)

10713 
	#LCDC_LAUSCCR_ACUR_COL_G_SHIFT
 8

	)

10714 
	#LCDC_LAUSCCR_ACUR_COL_G
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_G_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_G_MASK
)

	)

10715 
	#LCDC_LAUSCCR_ACUR_COL_R_MASK
 0xFF0000u

	)

10716 
	#LCDC_LAUSCCR_ACUR_COL_R_SHIFT
 16

	)

10717 
	#LCDC_LAUSCCR_ACUR_COL_R
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_R_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_R_MASK
)

	)

10726 
	#LCDC_BASE_PTR
 ((
LCDC_MemM­PŒ
)0x400B6000u)

	)

10728 
	#LCDC_BASE_PTRS
 { 
LCDC_BASE_PTR
 }

	)

10742 
	#LCDC_LSSAR
 
	`LCDC_LSSAR_REG
(
LCDC_BASE_PTR
)

	)

10743 
	#LCDC_LSR
 
	`LCDC_LSR_REG
(
LCDC_BASE_PTR
)

	)

10744 
	#LCDC_LVPWR
 
	`LCDC_LVPWR_REG
(
LCDC_BASE_PTR
)

	)

10745 
	#LCDC_LCPR
 
	`LCDC_LCPR_REG
(
LCDC_BASE_PTR
)

	)

10746 
	#LCDC_LCWHB
 
	`LCDC_LCWHB_REG
(
LCDC_BASE_PTR
)

	)

10747 
	#LCDC_LCCMR
 
	`LCDC_LCCMR_REG
(
LCDC_BASE_PTR
)

	)

10748 
	#LCDC_LPCR
 
	`LCDC_LPCR_REG
(
LCDC_BASE_PTR
)

	)

10749 
	#LCDC_LHCR
 
	`LCDC_LHCR_REG
(
LCDC_BASE_PTR
)

	)

10750 
	#LCDC_LVCR
 
	`LCDC_LVCR_REG
(
LCDC_BASE_PTR
)

	)

10751 
	#LCDC_LPOR
 
	`LCDC_LPOR_REG
(
LCDC_BASE_PTR
)

	)

10752 
	#LCDC_LPCCR
 
	`LCDC_LPCCR_REG
(
LCDC_BASE_PTR
)

	)

10753 
	#LCDC_LDCR
 
	`LCDC_LDCR_REG
(
LCDC_BASE_PTR
)

	)

10754 
	#LCDC_LRMCR
 
	`LCDC_LRMCR_REG
(
LCDC_BASE_PTR
)

	)

10755 
	#LCDC_LICR
 
	`LCDC_LICR_REG
(
LCDC_BASE_PTR
)

	)

10756 
	#LCDC_LIER
 
	`LCDC_LIER_REG
(
LCDC_BASE_PTR
)

	)

10757 
	#LCDC_LISR
 
	`LCDC_LISR_REG
(
LCDC_BASE_PTR
)

	)

10758 
	#LCDC_LGWSAR
 
	`LCDC_LGWSAR_REG
(
LCDC_BASE_PTR
)

	)

10759 
	#LCDC_LGWSR
 
	`LCDC_LGWSR_REG
(
LCDC_BASE_PTR
)

	)

10760 
	#LCDC_LGWVPWR
 
	`LCDC_LGWVPWR_REG
(
LCDC_BASE_PTR
)

	)

10761 
	#LCDC_LGWPOR
 
	`LCDC_LGWPOR_REG
(
LCDC_BASE_PTR
)

	)

10762 
	#LCDC_LGWPR
 
	`LCDC_LGWPR_REG
(
LCDC_BASE_PTR
)

	)

10763 
	#LCDC_LGWCR
 
	`LCDC_LGWCR_REG
(
LCDC_BASE_PTR
)

	)

10764 
	#LCDC_LGWDCR
 
	`LCDC_LGWDCR_REG
(
LCDC_BASE_PTR
)

	)

10765 
	#LCDC_LAUSCR
 
	`LCDC_LAUSCR_REG
(
LCDC_BASE_PTR
)

	)

10766 
	#LCDC_LAUSCCR
 
	`LCDC_LAUSCCR_REG
(
LCDC_BASE_PTR
)

	)

10788 
	sLLWU_MemM­
 {

10789 
ušt8_t
 
	mPE1
;

10790 
ušt8_t
 
	mPE2
;

10791 
ušt8_t
 
	mPE3
;

10792 
ušt8_t
 
	mPE4
;

10793 
ušt8_t
 
	mME
;

10794 
ušt8_t
 
	mF1
;

10795 
ušt8_t
 
	mF2
;

10796 
ušt8_t
 
	mF3
;

10797 
ušt8_t
 
	mFILT1
;

10798 
ušt8_t
 
	mFILT2
;

10799 
ušt8_t
 
	mRST
;

10800 } vÞ©ž*
	tLLWU_MemM­PŒ
;

10813 
	#LLWU_PE1_REG
(
ba£
è((ba£)->
PE1
)

	)

10814 
	#LLWU_PE2_REG
(
ba£
è((ba£)->
PE2
)

	)

10815 
	#LLWU_PE3_REG
(
ba£
è((ba£)->
PE3
)

	)

10816 
	#LLWU_PE4_REG
(
ba£
è((ba£)->
PE4
)

	)

10817 
	#LLWU_ME_REG
(
ba£
è((ba£)->
ME
)

	)

10818 
	#LLWU_F1_REG
(
ba£
è((ba£)->
F1
)

	)

10819 
	#LLWU_F2_REG
(
ba£
è((ba£)->
F2
)

	)

10820 
	#LLWU_F3_REG
(
ba£
è((ba£)->
F3
)

	)

10821 
	#LLWU_FILT1_REG
(
ba£
è((ba£)->
FILT1
)

	)

10822 
	#LLWU_FILT2_REG
(
ba£
è((ba£)->
FILT2
)

	)

10823 
	#LLWU_RST_REG
(
ba£
è((ba£)->
RST
)

	)

10840 
	#LLWU_PE1_WUPE0_MASK
 0x3u

	)

10841 
	#LLWU_PE1_WUPE0_SHIFT
 0

	)

10842 
	#LLWU_PE1_WUPE0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE0_SHIFT
))&
LLWU_PE1_WUPE0_MASK
)

	)

10843 
	#LLWU_PE1_WUPE1_MASK
 0xCu

	)

10844 
	#LLWU_PE1_WUPE1_SHIFT
 2

	)

10845 
	#LLWU_PE1_WUPE1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE1_SHIFT
))&
LLWU_PE1_WUPE1_MASK
)

	)

10846 
	#LLWU_PE1_WUPE2_MASK
 0x30u

	)

10847 
	#LLWU_PE1_WUPE2_SHIFT
 4

	)

10848 
	#LLWU_PE1_WUPE2
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE2_SHIFT
))&
LLWU_PE1_WUPE2_MASK
)

	)

10849 
	#LLWU_PE1_WUPE3_MASK
 0xC0u

	)

10850 
	#LLWU_PE1_WUPE3_SHIFT
 6

	)

10851 
	#LLWU_PE1_WUPE3
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE3_SHIFT
))&
LLWU_PE1_WUPE3_MASK
)

	)

10853 
	#LLWU_PE2_WUPE4_MASK
 0x3u

	)

10854 
	#LLWU_PE2_WUPE4_SHIFT
 0

	)

10855 
	#LLWU_PE2_WUPE4
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE4_SHIFT
))&
LLWU_PE2_WUPE4_MASK
)

	)

10856 
	#LLWU_PE2_WUPE5_MASK
 0xCu

	)

10857 
	#LLWU_PE2_WUPE5_SHIFT
 2

	)

10858 
	#LLWU_PE2_WUPE5
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE5_SHIFT
))&
LLWU_PE2_WUPE5_MASK
)

	)

10859 
	#LLWU_PE2_WUPE6_MASK
 0x30u

	)

10860 
	#LLWU_PE2_WUPE6_SHIFT
 4

	)

10861 
	#LLWU_PE2_WUPE6
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE6_SHIFT
))&
LLWU_PE2_WUPE6_MASK
)

	)

10862 
	#LLWU_PE2_WUPE7_MASK
 0xC0u

	)

10863 
	#LLWU_PE2_WUPE7_SHIFT
 6

	)

10864 
	#LLWU_PE2_WUPE7
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE7_SHIFT
))&
LLWU_PE2_WUPE7_MASK
)

	)

10866 
	#LLWU_PE3_WUPE8_MASK
 0x3u

	)

10867 
	#LLWU_PE3_WUPE8_SHIFT
 0

	)

10868 
	#LLWU_PE3_WUPE8
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE8_SHIFT
))&
LLWU_PE3_WUPE8_MASK
)

	)

10869 
	#LLWU_PE3_WUPE9_MASK
 0xCu

	)

10870 
	#LLWU_PE3_WUPE9_SHIFT
 2

	)

10871 
	#LLWU_PE3_WUPE9
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE9_SHIFT
))&
LLWU_PE3_WUPE9_MASK
)

	)

10872 
	#LLWU_PE3_WUPE10_MASK
 0x30u

	)

10873 
	#LLWU_PE3_WUPE10_SHIFT
 4

	)

10874 
	#LLWU_PE3_WUPE10
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE10_SHIFT
))&
LLWU_PE3_WUPE10_MASK
)

	)

10875 
	#LLWU_PE3_WUPE11_MASK
 0xC0u

	)

10876 
	#LLWU_PE3_WUPE11_SHIFT
 6

	)

10877 
	#LLWU_PE3_WUPE11
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE11_SHIFT
))&
LLWU_PE3_WUPE11_MASK
)

	)

10879 
	#LLWU_PE4_WUPE12_MASK
 0x3u

	)

10880 
	#LLWU_PE4_WUPE12_SHIFT
 0

	)

10881 
	#LLWU_PE4_WUPE12
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE12_SHIFT
))&
LLWU_PE4_WUPE12_MASK
)

	)

10882 
	#LLWU_PE4_WUPE13_MASK
 0xCu

	)

10883 
	#LLWU_PE4_WUPE13_SHIFT
 2

	)

10884 
	#LLWU_PE4_WUPE13
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE13_SHIFT
))&
LLWU_PE4_WUPE13_MASK
)

	)

10885 
	#LLWU_PE4_WUPE14_MASK
 0x30u

	)

10886 
	#LLWU_PE4_WUPE14_SHIFT
 4

	)

10887 
	#LLWU_PE4_WUPE14
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE14_SHIFT
))&
LLWU_PE4_WUPE14_MASK
)

	)

10888 
	#LLWU_PE4_WUPE15_MASK
 0xC0u

	)

10889 
	#LLWU_PE4_WUPE15_SHIFT
 6

	)

10890 
	#LLWU_PE4_WUPE15
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE15_SHIFT
))&
LLWU_PE4_WUPE15_MASK
)

	)

10892 
	#LLWU_ME_WUME0_MASK
 0x1u

	)

10893 
	#LLWU_ME_WUME0_SHIFT
 0

	)

10894 
	#LLWU_ME_WUME1_MASK
 0x2u

	)

10895 
	#LLWU_ME_WUME1_SHIFT
 1

	)

10896 
	#LLWU_ME_WUME2_MASK
 0x4u

	)

10897 
	#LLWU_ME_WUME2_SHIFT
 2

	)

10898 
	#LLWU_ME_WUME3_MASK
 0x8u

	)

10899 
	#LLWU_ME_WUME3_SHIFT
 3

	)

10900 
	#LLWU_ME_WUME4_MASK
 0x10u

	)

10901 
	#LLWU_ME_WUME4_SHIFT
 4

	)

10902 
	#LLWU_ME_WUME5_MASK
 0x20u

	)

10903 
	#LLWU_ME_WUME5_SHIFT
 5

	)

10904 
	#LLWU_ME_WUME6_MASK
 0x40u

	)

10905 
	#LLWU_ME_WUME6_SHIFT
 6

	)

10906 
	#LLWU_ME_WUME7_MASK
 0x80u

	)

10907 
	#LLWU_ME_WUME7_SHIFT
 7

	)

10909 
	#LLWU_F1_WUF0_MASK
 0x1u

	)

10910 
	#LLWU_F1_WUF0_SHIFT
 0

	)

10911 
	#LLWU_F1_WUF1_MASK
 0x2u

	)

10912 
	#LLWU_F1_WUF1_SHIFT
 1

	)

10913 
	#LLWU_F1_WUF2_MASK
 0x4u

	)

10914 
	#LLWU_F1_WUF2_SHIFT
 2

	)

10915 
	#LLWU_F1_WUF3_MASK
 0x8u

	)

10916 
	#LLWU_F1_WUF3_SHIFT
 3

	)

10917 
	#LLWU_F1_WUF4_MASK
 0x10u

	)

10918 
	#LLWU_F1_WUF4_SHIFT
 4

	)

10919 
	#LLWU_F1_WUF5_MASK
 0x20u

	)

10920 
	#LLWU_F1_WUF5_SHIFT
 5

	)

10921 
	#LLWU_F1_WUF6_MASK
 0x40u

	)

10922 
	#LLWU_F1_WUF6_SHIFT
 6

	)

10923 
	#LLWU_F1_WUF7_MASK
 0x80u

	)

10924 
	#LLWU_F1_WUF7_SHIFT
 7

	)

10926 
	#LLWU_F2_WUF8_MASK
 0x1u

	)

10927 
	#LLWU_F2_WUF8_SHIFT
 0

	)

10928 
	#LLWU_F2_WUF9_MASK
 0x2u

	)

10929 
	#LLWU_F2_WUF9_SHIFT
 1

	)

10930 
	#LLWU_F2_WUF10_MASK
 0x4u

	)

10931 
	#LLWU_F2_WUF10_SHIFT
 2

	)

10932 
	#LLWU_F2_WUF11_MASK
 0x8u

	)

10933 
	#LLWU_F2_WUF11_SHIFT
 3

	)

10934 
	#LLWU_F2_WUF12_MASK
 0x10u

	)

10935 
	#LLWU_F2_WUF12_SHIFT
 4

	)

10936 
	#LLWU_F2_WUF13_MASK
 0x20u

	)

10937 
	#LLWU_F2_WUF13_SHIFT
 5

	)

10938 
	#LLWU_F2_WUF14_MASK
 0x40u

	)

10939 
	#LLWU_F2_WUF14_SHIFT
 6

	)

10940 
	#LLWU_F2_WUF15_MASK
 0x80u

	)

10941 
	#LLWU_F2_WUF15_SHIFT
 7

	)

10943 
	#LLWU_F3_MWUF0_MASK
 0x1u

	)

10944 
	#LLWU_F3_MWUF0_SHIFT
 0

	)

10945 
	#LLWU_F3_MWUF1_MASK
 0x2u

	)

10946 
	#LLWU_F3_MWUF1_SHIFT
 1

	)

10947 
	#LLWU_F3_MWUF2_MASK
 0x4u

	)

10948 
	#LLWU_F3_MWUF2_SHIFT
 2

	)

10949 
	#LLWU_F3_MWUF3_MASK
 0x8u

	)

10950 
	#LLWU_F3_MWUF3_SHIFT
 3

	)

10951 
	#LLWU_F3_MWUF4_MASK
 0x10u

	)

10952 
	#LLWU_F3_MWUF4_SHIFT
 4

	)

10953 
	#LLWU_F3_MWUF5_MASK
 0x20u

	)

10954 
	#LLWU_F3_MWUF5_SHIFT
 5

	)

10955 
	#LLWU_F3_MWUF6_MASK
 0x40u

	)

10956 
	#LLWU_F3_MWUF6_SHIFT
 6

	)

10957 
	#LLWU_F3_MWUF7_MASK
 0x80u

	)

10958 
	#LLWU_F3_MWUF7_SHIFT
 7

	)

10960 
	#LLWU_FILT1_FILTSEL_MASK
 0xFu

	)

10961 
	#LLWU_FILT1_FILTSEL_SHIFT
 0

	)

10962 
	#LLWU_FILT1_FILTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT1_FILTSEL_SHIFT
))&
LLWU_FILT1_FILTSEL_MASK
)

	)

10963 
	#LLWU_FILT1_FILTE_MASK
 0x60u

	)

10964 
	#LLWU_FILT1_FILTE_SHIFT
 5

	)

10965 
	#LLWU_FILT1_FILTE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT1_FILTE_SHIFT
))&
LLWU_FILT1_FILTE_MASK
)

	)

10966 
	#LLWU_FILT1_FILTF_MASK
 0x80u

	)

10967 
	#LLWU_FILT1_FILTF_SHIFT
 7

	)

10969 
	#LLWU_FILT2_FILTSEL_MASK
 0xFu

	)

10970 
	#LLWU_FILT2_FILTSEL_SHIFT
 0

	)

10971 
	#LLWU_FILT2_FILTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT2_FILTSEL_SHIFT
))&
LLWU_FILT2_FILTSEL_MASK
)

	)

10972 
	#LLWU_FILT2_FILTE_MASK
 0x60u

	)

10973 
	#LLWU_FILT2_FILTE_SHIFT
 5

	)

10974 
	#LLWU_FILT2_FILTE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT2_FILTE_SHIFT
))&
LLWU_FILT2_FILTE_MASK
)

	)

10975 
	#LLWU_FILT2_FILTF_MASK
 0x80u

	)

10976 
	#LLWU_FILT2_FILTF_SHIFT
 7

	)

10978 
	#LLWU_RST_RSTFILT_MASK
 0x1u

	)

10979 
	#LLWU_RST_RSTFILT_SHIFT
 0

	)

10980 
	#LLWU_RST_LLRSTE_MASK
 0x2u

	)

10981 
	#LLWU_RST_LLRSTE_SHIFT
 1

	)

10990 
	#LLWU_BASE_PTR
 ((
LLWU_MemM­PŒ
)0x4007C000u)

	)

10992 
	#LLWU_BASE_PTRS
 { 
LLWU_BASE_PTR
 }

	)

11006 
	#LLWU_PE1
 
	`LLWU_PE1_REG
(
LLWU_BASE_PTR
)

	)

11007 
	#LLWU_PE2
 
	`LLWU_PE2_REG
(
LLWU_BASE_PTR
)

	)

11008 
	#LLWU_PE3
 
	`LLWU_PE3_REG
(
LLWU_BASE_PTR
)

	)

11009 
	#LLWU_PE4
 
	`LLWU_PE4_REG
(
LLWU_BASE_PTR
)

	)

11010 
	#LLWU_ME
 
	`LLWU_ME_REG
(
LLWU_BASE_PTR
)

	)

11011 
	#LLWU_F1
 
	`LLWU_F1_REG
(
LLWU_BASE_PTR
)

	)

11012 
	#LLWU_F2
 
	`LLWU_F2_REG
(
LLWU_BASE_PTR
)

	)

11013 
	#LLWU_F3
 
	`LLWU_F3_REG
(
LLWU_BASE_PTR
)

	)

11014 
	#LLWU_FILT1
 
	`LLWU_FILT1_REG
(
LLWU_BASE_PTR
)

	)

11015 
	#LLWU_FILT2
 
	`LLWU_FILT2_REG
(
LLWU_BASE_PTR
)

	)

11016 
	#LLWU_RST
 
	`LLWU_RST_REG
(
LLWU_BASE_PTR
)

	)

11038 
	sLMEM_MemM­
 {

11039 
ušt32_t
 
	mPCCCR
;

11040 
ušt32_t
 
	mPCCLCR
;

11041 
ušt32_t
 
	mPCCSAR
;

11042 
ušt32_t
 
	mPCCCVR
;

11043 
ušt8_t
 
	mRESERVED_0
[16];

11044 
ušt32_t
 
	mPCCRMR
;

11045 
ušt8_t
 
	mRESERVED_1
[2012];

11046 
ušt32_t
 
	mPSCCR
;

11047 
ušt32_t
 
	mPSCLCR
;

11048 
ušt32_t
 
	mPSCSAR
;

11049 
ušt32_t
 
	mPSCCVR
;

11050 
ušt8_t
 
	mRESERVED_2
[16];

11051 
ušt32_t
 
	mPSCRMR
;

11052 } vÞ©ž*
	tLMEM_MemM­PŒ
;

11065 
	#LMEM_PCCCR_REG
(
ba£
è((ba£)->
PCCCR
)

	)

11066 
	#LMEM_PCCLCR_REG
(
ba£
è((ba£)->
PCCLCR
)

	)

11067 
	#LMEM_PCCSAR_REG
(
ba£
è((ba£)->
PCCSAR
)

	)

11068 
	#LMEM_PCCCVR_REG
(
ba£
è((ba£)->
PCCCVR
)

	)

11069 
	#LMEM_PCCRMR_REG
(
ba£
è((ba£)->
PCCRMR
)

	)

11070 
	#LMEM_PSCCR_REG
(
ba£
è((ba£)->
PSCCR
)

	)

11071 
	#LMEM_PSCLCR_REG
(
ba£
è((ba£)->
PSCLCR
)

	)

11072 
	#LMEM_PSCSAR_REG
(
ba£
è((ba£)->
PSCSAR
)

	)

11073 
	#LMEM_PSCCVR_REG
(
ba£
è((ba£)->
PSCCVR
)

	)

11074 
	#LMEM_PSCRMR_REG
(
ba£
è((ba£)->
PSCRMR
)

	)

11091 
	#LMEM_PCCCR_ENCACHE_MASK
 0x1u

	)

11092 
	#LMEM_PCCCR_ENCACHE_SHIFT
 0

	)

11093 
	#LMEM_PCCCR_ENWRBUF_MASK
 0x2u

	)

11094 
	#LMEM_PCCCR_ENWRBUF_SHIFT
 1

	)

11095 
	#LMEM_PCCCR_INVW0_MASK
 0x1000000u

	)

11096 
	#LMEM_PCCCR_INVW0_SHIFT
 24

	)

11097 
	#LMEM_PCCCR_PUSHW0_MASK
 0x2000000u

	)

11098 
	#LMEM_PCCCR_PUSHW0_SHIFT
 25

	)

11099 
	#LMEM_PCCCR_INVW1_MASK
 0x4000000u

	)

11100 
	#LMEM_PCCCR_INVW1_SHIFT
 26

	)

11101 
	#LMEM_PCCCR_PUSHW1_MASK
 0x8000000u

	)

11102 
	#LMEM_PCCCR_PUSHW1_SHIFT
 27

	)

11103 
	#LMEM_PCCCR_GO_MASK
 0x80000000u

	)

11104 
	#LMEM_PCCCR_GO_SHIFT
 31

	)

11106 
	#LMEM_PCCLCR_LGO_MASK
 0x1u

	)

11107 
	#LMEM_PCCLCR_LGO_SHIFT
 0

	)

11108 
	#LMEM_PCCLCR_CACHEADDR_MASK
 0xFFCu

	)

11109 
	#LMEM_PCCLCR_CACHEADDR_SHIFT
 2

	)

11110 
	#LMEM_PCCLCR_CACHEADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCLCR_CACHEADDR_SHIFT
))&
LMEM_PCCLCR_CACHEADDR_MASK
)

	)

11111 
	#LMEM_PCCLCR_WSEL_MASK
 0x4000u

	)

11112 
	#LMEM_PCCLCR_WSEL_SHIFT
 14

	)

11113 
	#LMEM_PCCLCR_TDSEL_MASK
 0x10000u

	)

11114 
	#LMEM_PCCLCR_TDSEL_SHIFT
 16

	)

11115 
	#LMEM_PCCLCR_LCIVB_MASK
 0x100000u

	)

11116 
	#LMEM_PCCLCR_LCIVB_SHIFT
 20

	)

11117 
	#LMEM_PCCLCR_LCIMB_MASK
 0x200000u

	)

11118 
	#LMEM_PCCLCR_LCIMB_SHIFT
 21

	)

11119 
	#LMEM_PCCLCR_LCWAY_MASK
 0x400000u

	)

11120 
	#LMEM_PCCLCR_LCWAY_SHIFT
 22

	)

11121 
	#LMEM_PCCLCR_LCMD_MASK
 0x3000000u

	)

11122 
	#LMEM_PCCLCR_LCMD_SHIFT
 24

	)

11123 
	#LMEM_PCCLCR_LCMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCLCR_LCMD_SHIFT
))&
LMEM_PCCLCR_LCMD_MASK
)

	)

11124 
	#LMEM_PCCLCR_LADSEL_MASK
 0x4000000u

	)

11125 
	#LMEM_PCCLCR_LADSEL_SHIFT
 26

	)

11126 
	#LMEM_PCCLCR_LACC_MASK
 0x8000000u

	)

11127 
	#LMEM_PCCLCR_LACC_SHIFT
 27

	)

11129 
	#LMEM_PCCSAR_LGO_MASK
 0x1u

	)

11130 
	#LMEM_PCCSAR_LGO_SHIFT
 0

	)

11131 
	#LMEM_PCCSAR_PHYADDR_MASK
 0xFFFFFFFCu

	)

11132 
	#LMEM_PCCSAR_PHYADDR_SHIFT
 2

	)

11133 
	#LMEM_PCCSAR_PHYADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCSAR_PHYADDR_SHIFT
))&
LMEM_PCCSAR_PHYADDR_MASK
)

	)

11135 
	#LMEM_PCCCVR_DATA_MASK
 0xFFFFFFFFu

	)

11136 
	#LMEM_PCCCVR_DATA_SHIFT
 0

	)

11137 
	#LMEM_PCCCVR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCCVR_DATA_SHIFT
))&
LMEM_PCCCVR_DATA_MASK
)

	)

11139 
	#LMEM_PCCRMR_R15_MASK
 0x3u

	)

11140 
	#LMEM_PCCRMR_R15_SHIFT
 0

	)

11141 
	#LMEM_PCCRMR_R15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R15_SHIFT
))&
LMEM_PCCRMR_R15_MASK
)

	)

11142 
	#LMEM_PCCRMR_R14_MASK
 0xCu

	)

11143 
	#LMEM_PCCRMR_R14_SHIFT
 2

	)

11144 
	#LMEM_PCCRMR_R14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R14_SHIFT
))&
LMEM_PCCRMR_R14_MASK
)

	)

11145 
	#LMEM_PCCRMR_R13_MASK
 0x30u

	)

11146 
	#LMEM_PCCRMR_R13_SHIFT
 4

	)

11147 
	#LMEM_PCCRMR_R13
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R13_SHIFT
))&
LMEM_PCCRMR_R13_MASK
)

	)

11148 
	#LMEM_PCCRMR_R12_MASK
 0xC0u

	)

11149 
	#LMEM_PCCRMR_R12_SHIFT
 6

	)

11150 
	#LMEM_PCCRMR_R12
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R12_SHIFT
))&
LMEM_PCCRMR_R12_MASK
)

	)

11151 
	#LMEM_PCCRMR_R11_MASK
 0x300u

	)

11152 
	#LMEM_PCCRMR_R11_SHIFT
 8

	)

11153 
	#LMEM_PCCRMR_R11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R11_SHIFT
))&
LMEM_PCCRMR_R11_MASK
)

	)

11154 
	#LMEM_PCCRMR_R10_MASK
 0xC00u

	)

11155 
	#LMEM_PCCRMR_R10_SHIFT
 10

	)

11156 
	#LMEM_PCCRMR_R10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R10_SHIFT
))&
LMEM_PCCRMR_R10_MASK
)

	)

11157 
	#LMEM_PCCRMR_R9_MASK
 0x3000u

	)

11158 
	#LMEM_PCCRMR_R9_SHIFT
 12

	)

11159 
	#LMEM_PCCRMR_R9
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R9_SHIFT
))&
LMEM_PCCRMR_R9_MASK
)

	)

11160 
	#LMEM_PCCRMR_R8_MASK
 0xC000u

	)

11161 
	#LMEM_PCCRMR_R8_SHIFT
 14

	)

11162 
	#LMEM_PCCRMR_R8
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R8_SHIFT
))&
LMEM_PCCRMR_R8_MASK
)

	)

11163 
	#LMEM_PCCRMR_R7_MASK
 0x30000u

	)

11164 
	#LMEM_PCCRMR_R7_SHIFT
 16

	)

11165 
	#LMEM_PCCRMR_R7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R7_SHIFT
))&
LMEM_PCCRMR_R7_MASK
)

	)

11166 
	#LMEM_PCCRMR_R6_MASK
 0xC0000u

	)

11167 
	#LMEM_PCCRMR_R6_SHIFT
 18

	)

11168 
	#LMEM_PCCRMR_R6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R6_SHIFT
))&
LMEM_PCCRMR_R6_MASK
)

	)

11169 
	#LMEM_PCCRMR_R5_MASK
 0x300000u

	)

11170 
	#LMEM_PCCRMR_R5_SHIFT
 20

	)

11171 
	#LMEM_PCCRMR_R5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R5_SHIFT
))&
LMEM_PCCRMR_R5_MASK
)

	)

11172 
	#LMEM_PCCRMR_R4_MASK
 0xC00000u

	)

11173 
	#LMEM_PCCRMR_R4_SHIFT
 22

	)

11174 
	#LMEM_PCCRMR_R4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R4_SHIFT
))&
LMEM_PCCRMR_R4_MASK
)

	)

11175 
	#LMEM_PCCRMR_R3_MASK
 0x3000000u

	)

11176 
	#LMEM_PCCRMR_R3_SHIFT
 24

	)

11177 
	#LMEM_PCCRMR_R3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R3_SHIFT
))&
LMEM_PCCRMR_R3_MASK
)

	)

11178 
	#LMEM_PCCRMR_R2_MASK
 0xC000000u

	)

11179 
	#LMEM_PCCRMR_R2_SHIFT
 26

	)

11180 
	#LMEM_PCCRMR_R2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R2_SHIFT
))&
LMEM_PCCRMR_R2_MASK
)

	)

11181 
	#LMEM_PCCRMR_R1_MASK
 0x30000000u

	)

11182 
	#LMEM_PCCRMR_R1_SHIFT
 28

	)

11183 
	#LMEM_PCCRMR_R1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R1_SHIFT
))&
LMEM_PCCRMR_R1_MASK
)

	)

11184 
	#LMEM_PCCRMR_R0_MASK
 0xC0000000u

	)

11185 
	#LMEM_PCCRMR_R0_SHIFT
 30

	)

11186 
	#LMEM_PCCRMR_R0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R0_SHIFT
))&
LMEM_PCCRMR_R0_MASK
)

	)

11188 
	#LMEM_PSCCR_ENCACHE_MASK
 0x1u

	)

11189 
	#LMEM_PSCCR_ENCACHE_SHIFT
 0

	)

11190 
	#LMEM_PSCCR_ENWRBUF_MASK
 0x2u

	)

11191 
	#LMEM_PSCCR_ENWRBUF_SHIFT
 1

	)

11192 
	#LMEM_PSCCR_INVW0_MASK
 0x1000000u

	)

11193 
	#LMEM_PSCCR_INVW0_SHIFT
 24

	)

11194 
	#LMEM_PSCCR_PUSHW0_MASK
 0x2000000u

	)

11195 
	#LMEM_PSCCR_PUSHW0_SHIFT
 25

	)

11196 
	#LMEM_PSCCR_INVW1_MASK
 0x4000000u

	)

11197 
	#LMEM_PSCCR_INVW1_SHIFT
 26

	)

11198 
	#LMEM_PSCCR_PUSHW1_MASK
 0x8000000u

	)

11199 
	#LMEM_PSCCR_PUSHW1_SHIFT
 27

	)

11200 
	#LMEM_PSCCR_GO_MASK
 0x80000000u

	)

11201 
	#LMEM_PSCCR_GO_SHIFT
 31

	)

11203 
	#LMEM_PSCLCR_LGO_MASK
 0x1u

	)

11204 
	#LMEM_PSCLCR_LGO_SHIFT
 0

	)

11205 
	#LMEM_PSCLCR_CACHEADDR_MASK
 0xFFCu

	)

11206 
	#LMEM_PSCLCR_CACHEADDR_SHIFT
 2

	)

11207 
	#LMEM_PSCLCR_CACHEADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCLCR_CACHEADDR_SHIFT
))&
LMEM_PSCLCR_CACHEADDR_MASK
)

	)

11208 
	#LMEM_PSCLCR_WSEL_MASK
 0x4000u

	)

11209 
	#LMEM_PSCLCR_WSEL_SHIFT
 14

	)

11210 
	#LMEM_PSCLCR_TDSEL_MASK
 0x10000u

	)

11211 
	#LMEM_PSCLCR_TDSEL_SHIFT
 16

	)

11212 
	#LMEM_PSCLCR_LCIVB_MASK
 0x100000u

	)

11213 
	#LMEM_PSCLCR_LCIVB_SHIFT
 20

	)

11214 
	#LMEM_PSCLCR_LCIMB_MASK
 0x200000u

	)

11215 
	#LMEM_PSCLCR_LCIMB_SHIFT
 21

	)

11216 
	#LMEM_PSCLCR_LCWAY_MASK
 0x400000u

	)

11217 
	#LMEM_PSCLCR_LCWAY_SHIFT
 22

	)

11218 
	#LMEM_PSCLCR_LCMD_MASK
 0x3000000u

	)

11219 
	#LMEM_PSCLCR_LCMD_SHIFT
 24

	)

11220 
	#LMEM_PSCLCR_LCMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCLCR_LCMD_SHIFT
))&
LMEM_PSCLCR_LCMD_MASK
)

	)

11221 
	#LMEM_PSCLCR_LADSEL_MASK
 0x4000000u

	)

11222 
	#LMEM_PSCLCR_LADSEL_SHIFT
 26

	)

11223 
	#LMEM_PSCLCR_LACC_MASK
 0x8000000u

	)

11224 
	#LMEM_PSCLCR_LACC_SHIFT
 27

	)

11226 
	#LMEM_PSCSAR_LGO_MASK
 0x1u

	)

11227 
	#LMEM_PSCSAR_LGO_SHIFT
 0

	)

11228 
	#LMEM_PSCSAR_PHYADDR_MASK
 0xFFFFFFFCu

	)

11229 
	#LMEM_PSCSAR_PHYADDR_SHIFT
 2

	)

11230 
	#LMEM_PSCSAR_PHYADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCSAR_PHYADDR_SHIFT
))&
LMEM_PSCSAR_PHYADDR_MASK
)

	)

11232 
	#LMEM_PSCCVR_DATA_MASK
 0xFFFFFFFFu

	)

11233 
	#LMEM_PSCCVR_DATA_SHIFT
 0

	)

11234 
	#LMEM_PSCCVR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCCVR_DATA_SHIFT
))&
LMEM_PSCCVR_DATA_MASK
)

	)

11236 
	#LMEM_PSCRMR_R15_MASK
 0x3u

	)

11237 
	#LMEM_PSCRMR_R15_SHIFT
 0

	)

11238 
	#LMEM_PSCRMR_R15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R15_SHIFT
))&
LMEM_PSCRMR_R15_MASK
)

	)

11239 
	#LMEM_PSCRMR_R14_MASK
 0xCu

	)

11240 
	#LMEM_PSCRMR_R14_SHIFT
 2

	)

11241 
	#LMEM_PSCRMR_R14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R14_SHIFT
))&
LMEM_PSCRMR_R14_MASK
)

	)

11242 
	#LMEM_PSCRMR_R13_MASK
 0x30u

	)

11243 
	#LMEM_PSCRMR_R13_SHIFT
 4

	)

11244 
	#LMEM_PSCRMR_R13
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R13_SHIFT
))&
LMEM_PSCRMR_R13_MASK
)

	)

11245 
	#LMEM_PSCRMR_R12_MASK
 0xC0u

	)

11246 
	#LMEM_PSCRMR_R12_SHIFT
 6

	)

11247 
	#LMEM_PSCRMR_R12
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R12_SHIFT
))&
LMEM_PSCRMR_R12_MASK
)

	)

11248 
	#LMEM_PSCRMR_R11_MASK
 0x300u

	)

11249 
	#LMEM_PSCRMR_R11_SHIFT
 8

	)

11250 
	#LMEM_PSCRMR_R11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R11_SHIFT
))&
LMEM_PSCRMR_R11_MASK
)

	)

11251 
	#LMEM_PSCRMR_R10_MASK
 0xC00u

	)

11252 
	#LMEM_PSCRMR_R10_SHIFT
 10

	)

11253 
	#LMEM_PSCRMR_R10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R10_SHIFT
))&
LMEM_PSCRMR_R10_MASK
)

	)

11254 
	#LMEM_PSCRMR_R9_MASK
 0x3000u

	)

11255 
	#LMEM_PSCRMR_R9_SHIFT
 12

	)

11256 
	#LMEM_PSCRMR_R9
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R9_SHIFT
))&
LMEM_PSCRMR_R9_MASK
)

	)

11257 
	#LMEM_PSCRMR_R8_MASK
 0xC000u

	)

11258 
	#LMEM_PSCRMR_R8_SHIFT
 14

	)

11259 
	#LMEM_PSCRMR_R8
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R8_SHIFT
))&
LMEM_PSCRMR_R8_MASK
)

	)

11260 
	#LMEM_PSCRMR_R7_MASK
 0x30000u

	)

11261 
	#LMEM_PSCRMR_R7_SHIFT
 16

	)

11262 
	#LMEM_PSCRMR_R7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R7_SHIFT
))&
LMEM_PSCRMR_R7_MASK
)

	)

11263 
	#LMEM_PSCRMR_R6_MASK
 0xC0000u

	)

11264 
	#LMEM_PSCRMR_R6_SHIFT
 18

	)

11265 
	#LMEM_PSCRMR_R6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R6_SHIFT
))&
LMEM_PSCRMR_R6_MASK
)

	)

11266 
	#LMEM_PSCRMR_R5_MASK
 0x300000u

	)

11267 
	#LMEM_PSCRMR_R5_SHIFT
 20

	)

11268 
	#LMEM_PSCRMR_R5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R5_SHIFT
))&
LMEM_PSCRMR_R5_MASK
)

	)

11269 
	#LMEM_PSCRMR_R4_MASK
 0xC00000u

	)

11270 
	#LMEM_PSCRMR_R4_SHIFT
 22

	)

11271 
	#LMEM_PSCRMR_R4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R4_SHIFT
))&
LMEM_PSCRMR_R4_MASK
)

	)

11272 
	#LMEM_PSCRMR_R3_MASK
 0x3000000u

	)

11273 
	#LMEM_PSCRMR_R3_SHIFT
 24

	)

11274 
	#LMEM_PSCRMR_R3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R3_SHIFT
))&
LMEM_PSCRMR_R3_MASK
)

	)

11275 
	#LMEM_PSCRMR_R2_MASK
 0xC000000u

	)

11276 
	#LMEM_PSCRMR_R2_SHIFT
 26

	)

11277 
	#LMEM_PSCRMR_R2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R2_SHIFT
))&
LMEM_PSCRMR_R2_MASK
)

	)

11278 
	#LMEM_PSCRMR_R1_MASK
 0x30000000u

	)

11279 
	#LMEM_PSCRMR_R1_SHIFT
 28

	)

11280 
	#LMEM_PSCRMR_R1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R1_SHIFT
))&
LMEM_PSCRMR_R1_MASK
)

	)

11281 
	#LMEM_PSCRMR_R0_MASK
 0xC0000000u

	)

11282 
	#LMEM_PSCRMR_R0_SHIFT
 30

	)

11283 
	#LMEM_PSCRMR_R0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R0_SHIFT
))&
LMEM_PSCRMR_R0_MASK
)

	)

11292 
	#LMEM_BASE_PTR
 ((
LMEM_MemM­PŒ
)0xE0082000u)

	)

11294 
	#LMEM_BASE_PTRS
 { 
LMEM_BASE_PTR
 }

	)

11308 
	#LMEM_PCCCR
 
	`LMEM_PCCCR_REG
(
LMEM_BASE_PTR
)

	)

11309 
	#LMEM_PCCLCR
 
	`LMEM_PCCLCR_REG
(
LMEM_BASE_PTR
)

	)

11310 
	#LMEM_PCCSAR
 
	`LMEM_PCCSAR_REG
(
LMEM_BASE_PTR
)

	)

11311 
	#LMEM_PCCCVR
 
	`LMEM_PCCCVR_REG
(
LMEM_BASE_PTR
)

	)

11312 
	#LMEM_PCCRMR
 
	`LMEM_PCCRMR_REG
(
LMEM_BASE_PTR
)

	)

11313 
	#LMEM_PSCCR
 
	`LMEM_PSCCR_REG
(
LMEM_BASE_PTR
)

	)

11314 
	#LMEM_PSCLCR
 
	`LMEM_PSCLCR_REG
(
LMEM_BASE_PTR
)

	)

11315 
	#LMEM_PSCSAR
 
	`LMEM_PSCSAR_REG
(
LMEM_BASE_PTR
)

	)

11316 
	#LMEM_PSCCVR
 
	`LMEM_PSCCVR_REG
(
LMEM_BASE_PTR
)

	)

11317 
	#LMEM_PSCRMR
 
	`LMEM_PSCRMR_REG
(
LMEM_BASE_PTR
)

	)

11339 
	sLPTMR_MemM­
 {

11340 
ušt32_t
 
	mCSR
;

11341 
ušt32_t
 
	mPSR
;

11342 
ušt32_t
 
	mCMR
;

11343 
ušt32_t
 
	mCNR
;

11344 } vÞ©ž*
	tLPTMR_MemM­PŒ
;

11357 
	#LPTMR_CSR_REG
(
ba£
è((ba£)->
CSR
)

	)

11358 
	#LPTMR_PSR_REG
(
ba£
è((ba£)->
PSR
)

	)

11359 
	#LPTMR_CMR_REG
(
ba£
è((ba£)->
CMR
)

	)

11360 
	#LPTMR_CNR_REG
(
ba£
è((ba£)->
CNR
)

	)

11377 
	#LPTMR_CSR_TEN_MASK
 0x1u

	)

11378 
	#LPTMR_CSR_TEN_SHIFT
 0

	)

11379 
	#LPTMR_CSR_TMS_MASK
 0x2u

	)

11380 
	#LPTMR_CSR_TMS_SHIFT
 1

	)

11381 
	#LPTMR_CSR_TFC_MASK
 0x4u

	)

11382 
	#LPTMR_CSR_TFC_SHIFT
 2

	)

11383 
	#LPTMR_CSR_TPP_MASK
 0x8u

	)

11384 
	#LPTMR_CSR_TPP_SHIFT
 3

	)

11385 
	#LPTMR_CSR_TPS_MASK
 0x30u

	)

11386 
	#LPTMR_CSR_TPS_SHIFT
 4

	)

11387 
	#LPTMR_CSR_TPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CSR_TPS_SHIFT
))&
LPTMR_CSR_TPS_MASK
)

	)

11388 
	#LPTMR_CSR_TIE_MASK
 0x40u

	)

11389 
	#LPTMR_CSR_TIE_SHIFT
 6

	)

11390 
	#LPTMR_CSR_TCF_MASK
 0x80u

	)

11391 
	#LPTMR_CSR_TCF_SHIFT
 7

	)

11393 
	#LPTMR_PSR_PCS_MASK
 0x3u

	)

11394 
	#LPTMR_PSR_PCS_SHIFT
 0

	)

11395 
	#LPTMR_PSR_PCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_PSR_PCS_SHIFT
))&
LPTMR_PSR_PCS_MASK
)

	)

11396 
	#LPTMR_PSR_PBYP_MASK
 0x4u

	)

11397 
	#LPTMR_PSR_PBYP_SHIFT
 2

	)

11398 
	#LPTMR_PSR_PRESCALE_MASK
 0x78u

	)

11399 
	#LPTMR_PSR_PRESCALE_SHIFT
 3

	)

11400 
	#LPTMR_PSR_PRESCALE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_PSR_PRESCALE_SHIFT
))&
LPTMR_PSR_PRESCALE_MASK
)

	)

11402 
	#LPTMR_CMR_COMPARE_MASK
 0xFFFFu

	)

11403 
	#LPTMR_CMR_COMPARE_SHIFT
 0

	)

11404 
	#LPTMR_CMR_COMPARE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CMR_COMPARE_SHIFT
))&
LPTMR_CMR_COMPARE_MASK
)

	)

11406 
	#LPTMR_CNR_COUNTER_MASK
 0xFFFFu

	)

11407 
	#LPTMR_CNR_COUNTER_SHIFT
 0

	)

11408 
	#LPTMR_CNR_COUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CNR_COUNTER_SHIFT
))&
LPTMR_CNR_COUNTER_MASK
)

	)

11417 
	#LPTMR0_BASE_PTR
 ((
LPTMR_MemM­PŒ
)0x40040000u)

	)

11419 
	#LPTMR_BASE_PTRS
 { 
LPTMR0_BASE_PTR
 }

	)

11433 
	#LPTMR0_CSR
 
	`LPTMR_CSR_REG
(
LPTMR0_BASE_PTR
)

	)

11434 
	#LPTMR0_PSR
 
	`LPTMR_PSR_REG
(
LPTMR0_BASE_PTR
)

	)

11435 
	#LPTMR0_CMR
 
	`LPTMR_CMR_REG
(
LPTMR0_BASE_PTR
)

	)

11436 
	#LPTMR0_CNR
 
	`LPTMR_CNR_REG
(
LPTMR0_BASE_PTR
)

	)

11458 
	sMCG_MemM­
 {

11459 
ušt8_t
 
	mC1
;

11460 
ušt8_t
 
	mC2
;

11461 
ušt8_t
 
	mC3
;

11462 
ušt8_t
 
	mC4
;

11463 
ušt8_t
 
	mC5
;

11464 
ušt8_t
 
	mC6
;

11465 
ušt8_t
 
	mS
;

11466 
ušt8_t
 
	mRESERVED_0
[1];

11467 
ušt8_t
 
	mSC
;

11468 
ušt8_t
 
	mRESERVED_1
[1];

11469 
ušt8_t
 
	mATCVH
;

11470 
ušt8_t
 
	mATCVL
;

11471 
ušt8_t
 
	mC7
;

11472 
ušt8_t
 
	mC8
;

11473 
ušt8_t
 
	mRESERVED_2
[1];

11474 
ušt8_t
 
	mC10
;

11475 
ušt8_t
 
	mC11
;

11476 
ušt8_t
 
	mC12
;

11477 
ušt8_t
 
	mS2
;

11478 } vÞ©ž*
	tMCG_MemM­PŒ
;

11491 
	#MCG_C1_REG
(
ba£
è((ba£)->
C1
)

	)

11492 
	#MCG_C2_REG
(
ba£
è((ba£)->
C2
)

	)

11493 
	#MCG_C3_REG
(
ba£
è((ba£)->
C3
)

	)

11494 
	#MCG_C4_REG
(
ba£
è((ba£)->
C4
)

	)

11495 
	#MCG_C5_REG
(
ba£
è((ba£)->
C5
)

	)

11496 
	#MCG_C6_REG
(
ba£
è((ba£)->
C6
)

	)

11497 
	#MCG_S_REG
(
ba£
è((ba£)->
S
)

	)

11498 
	#MCG_SC_REG
(
ba£
è((ba£)->
SC
)

	)

11499 
	#MCG_ATCVH_REG
(
ba£
è((ba£)->
ATCVH
)

	)

11500 
	#MCG_ATCVL_REG
(
ba£
è((ba£)->
ATCVL
)

	)

11501 
	#MCG_C7_REG
(
ba£
è((ba£)->
C7
)

	)

11502 
	#MCG_C8_REG
(
ba£
è((ba£)->
C8
)

	)

11503 
	#MCG_C10_REG
(
ba£
è((ba£)->
C10
)

	)

11504 
	#MCG_C11_REG
(
ba£
è((ba£)->
C11
)

	)

11505 
	#MCG_C12_REG
(
ba£
è((ba£)->
C12
)

	)

11506 
	#MCG_S2_REG
(
ba£
è((ba£)->
S2
)

	)

11523 
	#MCG_C1_IREFSTEN_MASK
 0x1u

	)

11524 
	#MCG_C1_IREFSTEN_SHIFT
 0

	)

11525 
	#MCG_C1_IRCLKEN_MASK
 0x2u

	)

11526 
	#MCG_C1_IRCLKEN_SHIFT
 1

	)

11527 
	#MCG_C1_IREFS_MASK
 0x4u

	)

11528 
	#MCG_C1_IREFS_SHIFT
 2

	)

11529 
	#MCG_C1_FRDIV_MASK
 0x38u

	)

11530 
	#MCG_C1_FRDIV_SHIFT
 3

	)

11531 
	#MCG_C1_FRDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C1_FRDIV_SHIFT
))&
MCG_C1_FRDIV_MASK
)

	)

11532 
	#MCG_C1_CLKS_MASK
 0xC0u

	)

11533 
	#MCG_C1_CLKS_SHIFT
 6

	)

11534 
	#MCG_C1_CLKS
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C1_CLKS_SHIFT
))&
MCG_C1_CLKS_MASK
)

	)

11536 
	#MCG_C2_IRCS_MASK
 0x1u

	)

11537 
	#MCG_C2_IRCS_SHIFT
 0

	)

11538 
	#MCG_C2_LP_MASK
 0x2u

	)

11539 
	#MCG_C2_LP_SHIFT
 1

	)

11540 
	#MCG_C2_EREFS0_MASK
 0x4u

	)

11541 
	#MCG_C2_EREFS0_SHIFT
 2

	)

11542 
	#MCG_C2_HGO0_MASK
 0x8u

	)

11543 
	#MCG_C2_HGO0_SHIFT
 3

	)

11544 
	#MCG_C2_RANGE0_MASK
 0x30u

	)

11545 
	#MCG_C2_RANGE0_SHIFT
 4

	)

11546 
	#MCG_C2_RANGE0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C2_RANGE0_SHIFT
))&
MCG_C2_RANGE0_MASK
)

	)

11547 
	#MCG_C2_LOCRE0_MASK
 0x80u

	)

11548 
	#MCG_C2_LOCRE0_SHIFT
 7

	)

11550 
	#MCG_C3_SCTRIM_MASK
 0xFFu

	)

11551 
	#MCG_C3_SCTRIM_SHIFT
 0

	)

11552 
	#MCG_C3_SCTRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C3_SCTRIM_SHIFT
))&
MCG_C3_SCTRIM_MASK
)

	)

11554 
	#MCG_C4_SCFTRIM_MASK
 0x1u

	)

11555 
	#MCG_C4_SCFTRIM_SHIFT
 0

	)

11556 
	#MCG_C4_FCTRIM_MASK
 0x1Eu

	)

11557 
	#MCG_C4_FCTRIM_SHIFT
 1

	)

11558 
	#MCG_C4_FCTRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C4_FCTRIM_SHIFT
))&
MCG_C4_FCTRIM_MASK
)

	)

11559 
	#MCG_C4_DRST_DRS_MASK
 0x60u

	)

11560 
	#MCG_C4_DRST_DRS_SHIFT
 5

	)

11561 
	#MCG_C4_DRST_DRS
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C4_DRST_DRS_SHIFT
))&
MCG_C4_DRST_DRS_MASK
)

	)

11562 
	#MCG_C4_DMX32_MASK
 0x80u

	)

11563 
	#MCG_C4_DMX32_SHIFT
 7

	)

11565 
	#MCG_C5_PRDIV0_MASK
 0x7u

	)

11566 
	#MCG_C5_PRDIV0_SHIFT
 0

	)

11567 
	#MCG_C5_PRDIV0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C5_PRDIV0_SHIFT
))&
MCG_C5_PRDIV0_MASK
)

	)

11568 
	#MCG_C5_PLLSTEN0_MASK
 0x20u

	)

11569 
	#MCG_C5_PLLSTEN0_SHIFT
 5

	)

11570 
	#MCG_C5_PLLCLKEN0_MASK
 0x40u

	)

11571 
	#MCG_C5_PLLCLKEN0_SHIFT
 6

	)

11572 
	#MCG_C5_PLLREFSEL0_MASK
 0x80u

	)

11573 
	#MCG_C5_PLLREFSEL0_SHIFT
 7

	)

11575 
	#MCG_C6_VDIV0_MASK
 0x1Fu

	)

11576 
	#MCG_C6_VDIV0_SHIFT
 0

	)

11577 
	#MCG_C6_VDIV0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C6_VDIV0_SHIFT
))&
MCG_C6_VDIV0_MASK
)

	)

11578 
	#MCG_C6_CME0_MASK
 0x20u

	)

11579 
	#MCG_C6_CME0_SHIFT
 5

	)

11580 
	#MCG_C6_PLLS_MASK
 0x40u

	)

11581 
	#MCG_C6_PLLS_SHIFT
 6

	)

11582 
	#MCG_C6_LOLIE0_MASK
 0x80u

	)

11583 
	#MCG_C6_LOLIE0_SHIFT
 7

	)

11585 
	#MCG_S_IRCST_MASK
 0x1u

	)

11586 
	#MCG_S_IRCST_SHIFT
 0

	)

11587 
	#MCG_S_OSCINIT0_MASK
 0x2u

	)

11588 
	#MCG_S_OSCINIT0_SHIFT
 1

	)

11589 
	#MCG_S_CLKST_MASK
 0xCu

	)

11590 
	#MCG_S_CLKST_SHIFT
 2

	)

11591 
	#MCG_S_CLKST
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_S_CLKST_SHIFT
))&
MCG_S_CLKST_MASK
)

	)

11592 
	#MCG_S_IREFST_MASK
 0x10u

	)

11593 
	#MCG_S_IREFST_SHIFT
 4

	)

11594 
	#MCG_S_PLLST_MASK
 0x20u

	)

11595 
	#MCG_S_PLLST_SHIFT
 5

	)

11596 
	#MCG_S_LOCK0_MASK
 0x40u

	)

11597 
	#MCG_S_LOCK0_SHIFT
 6

	)

11598 
	#MCG_S_LOLS0_MASK
 0x80u

	)

11599 
	#MCG_S_LOLS0_SHIFT
 7

	)

11601 
	#MCG_SC_LOCS0_MASK
 0x1u

	)

11602 
	#MCG_SC_LOCS0_SHIFT
 0

	)

11603 
	#MCG_SC_FCRDIV_MASK
 0xEu

	)

11604 
	#MCG_SC_FCRDIV_SHIFT
 1

	)

11605 
	#MCG_SC_FCRDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_SC_FCRDIV_SHIFT
))&
MCG_SC_FCRDIV_MASK
)

	)

11606 
	#MCG_SC_FLTPRSRV_MASK
 0x10u

	)

11607 
	#MCG_SC_FLTPRSRV_SHIFT
 4

	)

11608 
	#MCG_SC_ATMF_MASK
 0x20u

	)

11609 
	#MCG_SC_ATMF_SHIFT
 5

	)

11610 
	#MCG_SC_ATMS_MASK
 0x40u

	)

11611 
	#MCG_SC_ATMS_SHIFT
 6

	)

11612 
	#MCG_SC_ATME_MASK
 0x80u

	)

11613 
	#MCG_SC_ATME_SHIFT
 7

	)

11615 
	#MCG_ATCVH_ATCVH_MASK
 0xFFu

	)

11616 
	#MCG_ATCVH_ATCVH_SHIFT
 0

	)

11617 
	#MCG_ATCVH_ATCVH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_ATCVH_ATCVH_SHIFT
))&
MCG_ATCVH_ATCVH_MASK
)

	)

11619 
	#MCG_ATCVL_ATCVL_MASK
 0xFFu

	)

11620 
	#MCG_ATCVL_ATCVL_SHIFT
 0

	)

11621 
	#MCG_ATCVL_ATCVL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_ATCVL_ATCVL_SHIFT
))&
MCG_ATCVL_ATCVL_MASK
)

	)

11623 
	#MCG_C7_OSCSEL_MASK
 0x1u

	)

11624 
	#MCG_C7_OSCSEL_SHIFT
 0

	)

11626 
	#MCG_C8_LOCS1_MASK
 0x1u

	)

11627 
	#MCG_C8_LOCS1_SHIFT
 0

	)

11628 
	#MCG_C8_CME1_MASK
 0x20u

	)

11629 
	#MCG_C8_CME1_SHIFT
 5

	)

11630 
	#MCG_C8_LOCRE1_MASK
 0x80u

	)

11631 
	#MCG_C8_LOCRE1_SHIFT
 7

	)

11633 
	#MCG_C10_EREFS1_MASK
 0x4u

	)

11634 
	#MCG_C10_EREFS1_SHIFT
 2

	)

11635 
	#MCG_C10_HGO1_MASK
 0x8u

	)

11636 
	#MCG_C10_HGO1_SHIFT
 3

	)

11637 
	#MCG_C10_RANGE1_MASK
 0x30u

	)

11638 
	#MCG_C10_RANGE1_SHIFT
 4

	)

11639 
	#MCG_C10_RANGE1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C10_RANGE1_SHIFT
))&
MCG_C10_RANGE1_MASK
)

	)

11640 
	#MCG_C10_LOCRE2_MASK
 0x80u

	)

11641 
	#MCG_C10_LOCRE2_SHIFT
 7

	)

11643 
	#MCG_C11_PRDIV1_MASK
 0x7u

	)

11644 
	#MCG_C11_PRDIV1_SHIFT
 0

	)

11645 
	#MCG_C11_PRDIV1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C11_PRDIV1_SHIFT
))&
MCG_C11_PRDIV1_MASK
)

	)

11646 
	#MCG_C11_PLLCS_MASK
 0x10u

	)

11647 
	#MCG_C11_PLLCS_SHIFT
 4

	)

11648 
	#MCG_C11_PLLSTEN1_MASK
 0x20u

	)

11649 
	#MCG_C11_PLLSTEN1_SHIFT
 5

	)

11650 
	#MCG_C11_PLLCLKEN1_MASK
 0x40u

	)

11651 
	#MCG_C11_PLLCLKEN1_SHIFT
 6

	)

11652 
	#MCG_C11_PLLREFSEL1_MASK
 0x80u

	)

11653 
	#MCG_C11_PLLREFSEL1_SHIFT
 7

	)

11655 
	#MCG_C12_VDIV1_MASK
 0x1Fu

	)

11656 
	#MCG_C12_VDIV1_SHIFT
 0

	)

11657 
	#MCG_C12_VDIV1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C12_VDIV1_SHIFT
))&
MCG_C12_VDIV1_MASK
)

	)

11658 
	#MCG_C12_CME2_MASK
 0x20u

	)

11659 
	#MCG_C12_CME2_SHIFT
 5

	)

11660 
	#MCG_C12_LOLIE1_MASK
 0x80u

	)

11661 
	#MCG_C12_LOLIE1_SHIFT
 7

	)

11663 
	#MCG_S2_LOCS2_MASK
 0x1u

	)

11664 
	#MCG_S2_LOCS2_SHIFT
 0

	)

11665 
	#MCG_S2_OSCINIT1_MASK
 0x2u

	)

11666 
	#MCG_S2_OSCINIT1_SHIFT
 1

	)

11667 
	#MCG_S2_PLLCST_MASK
 0x10u

	)

11668 
	#MCG_S2_PLLCST_SHIFT
 4

	)

11669 
	#MCG_S2_LOCK1_MASK
 0x40u

	)

11670 
	#MCG_S2_LOCK1_SHIFT
 6

	)

11671 
	#MCG_S2_LOLS1_MASK
 0x80u

	)

11672 
	#MCG_S2_LOLS1_SHIFT
 7

	)

11681 
	#MCG_BASE_PTR
 ((
MCG_MemM­PŒ
)0x40064000u)

	)

11683 
	#MCG_BASE_PTRS
 { 
MCG_BASE_PTR
 }

	)

11697 
	#MCG_C1
 
	`MCG_C1_REG
(
MCG_BASE_PTR
)

	)

11698 
	#MCG_C2
 
	`MCG_C2_REG
(
MCG_BASE_PTR
)

	)

11699 
	#MCG_C3
 
	`MCG_C3_REG
(
MCG_BASE_PTR
)

	)

11700 
	#MCG_C4
 
	`MCG_C4_REG
(
MCG_BASE_PTR
)

	)

11701 
	#MCG_C5
 
	`MCG_C5_REG
(
MCG_BASE_PTR
)

	)

11702 
	#MCG_C6
 
	`MCG_C6_REG
(
MCG_BASE_PTR
)

	)

11703 
	#MCG_S
 
	`MCG_S_REG
(
MCG_BASE_PTR
)

	)

11704 
	#MCG_SC
 
	`MCG_SC_REG
(
MCG_BASE_PTR
)

	)

11705 
	#MCG_ATCVH
 
	`MCG_ATCVH_REG
(
MCG_BASE_PTR
)

	)

11706 
	#MCG_ATCVL
 
	`MCG_ATCVL_REG
(
MCG_BASE_PTR
)

	)

11707 
	#MCG_C7
 
	`MCG_C7_REG
(
MCG_BASE_PTR
)

	)

11708 
	#MCG_C8
 
	`MCG_C8_REG
(
MCG_BASE_PTR
)

	)

11709 
	#MCG_C10
 
	`MCG_C10_REG
(
MCG_BASE_PTR
)

	)

11710 
	#MCG_C11
 
	`MCG_C11_REG
(
MCG_BASE_PTR
)

	)

11711 
	#MCG_C12
 
	`MCG_C12_REG
(
MCG_BASE_PTR
)

	)

11712 
	#MCG_S2
 
	`MCG_S2_REG
(
MCG_BASE_PTR
)

	)

11734 
	sMCM_MemM­
 {

11735 
ušt8_t
 
	mRESERVED_0
[8];

11736 
ušt16_t
 
	mPLASC
;

11737 
ušt16_t
 
	mPLAMC
;

11738 
ušt32_t
 
	mCR
;

11739 
ušt32_t
 
	mISR
;

11740 
ušt32_t
 
	mETBCC
;

11741 
ušt32_t
 
	mETBRL
;

11742 
ušt32_t
 
	mETBCNT
;

11743 
ušt32_t
 
	mFADR
;

11744 
ušt32_t
 
	mFATR
;

11745 
ušt32_t
 
	mFDR
;

11746 
ušt8_t
 
	mRESERVED_1
[4];

11747 
ušt32_t
 
	mPID
;

11748 } vÞ©ž*
	tMCM_MemM­PŒ
;

11761 
	#MCM_PLASC_REG
(
ba£
è((ba£)->
PLASC
)

	)

11762 
	#MCM_PLAMC_REG
(
ba£
è((ba£)->
PLAMC
)

	)

11763 
	#MCM_CR_REG
(
ba£
è((ba£)->
CR
)

	)

11764 
	#MCM_ISR_REG
(
ba£
è((ba£)->
ISR
)

	)

11765 
	#MCM_ETBCC_REG
(
ba£
è((ba£)->
ETBCC
)

	)

11766 
	#MCM_ETBRL_REG
(
ba£
è((ba£)->
ETBRL
)

	)

11767 
	#MCM_ETBCNT_REG
(
ba£
è((ba£)->
ETBCNT
)

	)

11768 
	#MCM_FADR_REG
(
ba£
è((ba£)->
FADR
)

	)

11769 
	#MCM_FATR_REG
(
ba£
è((ba£)->
FATR
)

	)

11770 
	#MCM_FDR_REG
(
ba£
è((ba£)->
FDR
)

	)

11771 
	#MCM_PID_REG
(
ba£
è((ba£)->
PID
)

	)

11788 
	#MCM_PLASC_ASC_MASK
 0xFFu

	)

11789 
	#MCM_PLASC_ASC_SHIFT
 0

	)

11790 
	#MCM_PLASC_ASC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
MCM_PLASC_ASC_SHIFT
))&
MCM_PLASC_ASC_MASK
)

	)

11792 
	#MCM_PLAMC_AMC_MASK
 0xFFu

	)

11793 
	#MCM_PLAMC_AMC_SHIFT
 0

	)

11794 
	#MCM_PLAMC_AMC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
MCM_PLAMC_AMC_SHIFT
))&
MCM_PLAMC_AMC_MASK
)

	)

11796 
	#MCM_CR_DDRSIZE_MASK
 0x300000u

	)

11797 
	#MCM_CR_DDRSIZE_SHIFT
 20

	)

11798 
	#MCM_CR_DDRSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_DDRSIZE_SHIFT
))&
MCM_CR_DDRSIZE_MASK
)

	)

11799 
	#MCM_CR_SRAMUAP_MASK
 0x3000000u

	)

11800 
	#MCM_CR_SRAMUAP_SHIFT
 24

	)

11801 
	#MCM_CR_SRAMUAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_SRAMUAP_SHIFT
))&
MCM_CR_SRAMUAP_MASK
)

	)

11802 
	#MCM_CR_SRAMUWP_MASK
 0x4000000u

	)

11803 
	#MCM_CR_SRAMUWP_SHIFT
 26

	)

11804 
	#MCM_CR_SRAMLAP_MASK
 0x30000000u

	)

11805 
	#MCM_CR_SRAMLAP_SHIFT
 28

	)

11806 
	#MCM_CR_SRAMLAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_SRAMLAP_SHIFT
))&
MCM_CR_SRAMLAP_MASK
)

	)

11807 
	#MCM_CR_SRAMLWP_MASK
 0x40000000u

	)

11808 
	#MCM_CR_SRAMLWP_SHIFT
 30

	)

11810 
	#MCM_ISR_IRQ_MASK
 0x2u

	)

11811 
	#MCM_ISR_IRQ_SHIFT
 1

	)

11812 
	#MCM_ISR_NMI_MASK
 0x4u

	)

11813 
	#MCM_ISR_NMI_SHIFT
 2

	)

11814 
	#MCM_ISR_DHREQ_MASK
 0x8u

	)

11815 
	#MCM_ISR_DHREQ_SHIFT
 3

	)

11816 
	#MCM_ISR_CWBER_MASK
 0x10u

	)

11817 
	#MCM_ISR_CWBER_SHIFT
 4

	)

11818 
	#MCM_ISR_FIOC_MASK
 0x100u

	)

11819 
	#MCM_ISR_FIOC_SHIFT
 8

	)

11820 
	#MCM_ISR_FDZC_MASK
 0x200u

	)

11821 
	#MCM_ISR_FDZC_SHIFT
 9

	)

11822 
	#MCM_ISR_FOFC_MASK
 0x400u

	)

11823 
	#MCM_ISR_FOFC_SHIFT
 10

	)

11824 
	#MCM_ISR_FUFC_MASK
 0x800u

	)

11825 
	#MCM_ISR_FUFC_SHIFT
 11

	)

11826 
	#MCM_ISR_FIXC_MASK
 0x1000u

	)

11827 
	#MCM_ISR_FIXC_SHIFT
 12

	)

11828 
	#MCM_ISR_FIDC_MASK
 0x8000u

	)

11829 
	#MCM_ISR_FIDC_SHIFT
 15

	)

11830 
	#MCM_ISR_CWBEE_MASK
 0x100000u

	)

11831 
	#MCM_ISR_CWBEE_SHIFT
 20

	)

11832 
	#MCM_ISR_FIOCE_MASK
 0x1000000u

	)

11833 
	#MCM_ISR_FIOCE_SHIFT
 24

	)

11834 
	#MCM_ISR_FDZCE_MASK
 0x2000000u

	)

11835 
	#MCM_ISR_FDZCE_SHIFT
 25

	)

11836 
	#MCM_ISR_FOFCE_MASK
 0x4000000u

	)

11837 
	#MCM_ISR_FOFCE_SHIFT
 26

	)

11838 
	#MCM_ISR_FUFCE_MASK
 0x8000000u

	)

11839 
	#MCM_ISR_FUFCE_SHIFT
 27

	)

11840 
	#MCM_ISR_FIXCE_MASK
 0x10000000u

	)

11841 
	#MCM_ISR_FIXCE_SHIFT
 28

	)

11842 
	#MCM_ISR_FIDCE_MASK
 0x80000000u

	)

11843 
	#MCM_ISR_FIDCE_SHIFT
 31

	)

11845 
	#MCM_ETBCC_CNTEN_MASK
 0x1u

	)

11846 
	#MCM_ETBCC_CNTEN_SHIFT
 0

	)

11847 
	#MCM_ETBCC_RSPT_MASK
 0x6u

	)

11848 
	#MCM_ETBCC_RSPT_SHIFT
 1

	)

11849 
	#MCM_ETBCC_RSPT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBCC_RSPT_SHIFT
))&
MCM_ETBCC_RSPT_MASK
)

	)

11850 
	#MCM_ETBCC_RLRQ_MASK
 0x8u

	)

11851 
	#MCM_ETBCC_RLRQ_SHIFT
 3

	)

11852 
	#MCM_ETBCC_ETDIS_MASK
 0x10u

	)

11853 
	#MCM_ETBCC_ETDIS_SHIFT
 4

	)

11854 
	#MCM_ETBCC_ITDIS_MASK
 0x20u

	)

11855 
	#MCM_ETBCC_ITDIS_SHIFT
 5

	)

11857 
	#MCM_ETBRL_RELOAD_MASK
 0x7FFu

	)

11858 
	#MCM_ETBRL_RELOAD_SHIFT
 0

	)

11859 
	#MCM_ETBRL_RELOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBRL_RELOAD_SHIFT
))&
MCM_ETBRL_RELOAD_MASK
)

	)

11861 
	#MCM_ETBCNT_COUNTER_MASK
 0x7FFu

	)

11862 
	#MCM_ETBCNT_COUNTER_SHIFT
 0

	)

11863 
	#MCM_ETBCNT_COUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBCNT_COUNTER_SHIFT
))&
MCM_ETBCNT_COUNTER_MASK
)

	)

11865 
	#MCM_FADR_ADDRESS_MASK
 0xFFFFFFFFu

	)

11866 
	#MCM_FADR_ADDRESS_SHIFT
 0

	)

11867 
	#MCM_FADR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FADR_ADDRESS_SHIFT
))&
MCM_FADR_ADDRESS_MASK
)

	)

11869 
	#MCM_FATR_BEDA_MASK
 0x1u

	)

11870 
	#MCM_FATR_BEDA_SHIFT
 0

	)

11871 
	#MCM_FATR_BEMD_MASK
 0x2u

	)

11872 
	#MCM_FATR_BEMD_SHIFT
 1

	)

11873 
	#MCM_FATR_BESZ_MASK
 0x30u

	)

11874 
	#MCM_FATR_BESZ_SHIFT
 4

	)

11875 
	#MCM_FATR_BESZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FATR_BESZ_SHIFT
))&
MCM_FATR_BESZ_MASK
)

	)

11876 
	#MCM_FATR_BEWT_MASK
 0x80u

	)

11877 
	#MCM_FATR_BEWT_SHIFT
 7

	)

11878 
	#MCM_FATR_BEMN_MASK
 0xF00u

	)

11879 
	#MCM_FATR_BEMN_SHIFT
 8

	)

11880 
	#MCM_FATR_BEMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FATR_BEMN_SHIFT
))&
MCM_FATR_BEMN_MASK
)

	)

11881 
	#MCM_FATR_BEOVR_MASK
 0x80000000u

	)

11882 
	#MCM_FATR_BEOVR_SHIFT
 31

	)

11884 
	#MCM_FDR_DATA_MASK
 0xFFFFFFFFu

	)

11885 
	#MCM_FDR_DATA_SHIFT
 0

	)

11886 
	#MCM_FDR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FDR_DATA_SHIFT
))&
MCM_FDR_DATA_MASK
)

	)

11888 
	#MCM_PID_PID_MASK
 0xFFu

	)

11889 
	#MCM_PID_PID_SHIFT
 0

	)

11890 
	#MCM_PID_PID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_PID_PID_SHIFT
))&
MCM_PID_PID_MASK
)

	)

11899 
	#MCM_BASE_PTR
 ((
MCM_MemM­PŒ
)0xE0080000u)

	)

11901 
	#MCM_BASE_PTRS
 { 
MCM_BASE_PTR
 }

	)

11915 
	#MCM_PLASC
 
	`MCM_PLASC_REG
(
MCM_BASE_PTR
)

	)

11916 
	#MCM_PLAMC
 
	`MCM_PLAMC_REG
(
MCM_BASE_PTR
)

	)

11917 
	#MCM_CR
 
	`MCM_CR_REG
(
MCM_BASE_PTR
)

	)

11918 
	#MCM_ISCR
 
	`MCM_ISR_REG
(
MCM_BASE_PTR
)

	)

11919 
	#MCM_ETBCC
 
	`MCM_ETBCC_REG
(
MCM_BASE_PTR
)

	)

11920 
	#MCM_ETBRL
 
	`MCM_ETBRL_REG
(
MCM_BASE_PTR
)

	)

11921 
	#MCM_ETBCNT
 
	`MCM_ETBCNT_REG
(
MCM_BASE_PTR
)

	)

11922 
	#MCM_FADR
 
	`MCM_FADR_REG
(
MCM_BASE_PTR
)

	)

11923 
	#MCM_FATR
 
	`MCM_FATR_REG
(
MCM_BASE_PTR
)

	)

11924 
	#MCM_FDR
 
	`MCM_FDR_REG
(
MCM_BASE_PTR
)

	)

11925 
	#MCM_PID
 
	`MCM_PID_REG
(
MCM_BASE_PTR
)

	)

11947 
	sMPU_MemM­
 {

11948 
ušt32_t
 
	mCESR
;

11949 
ušt8_t
 
	mRESERVED_0
[12];

11951 
ušt32_t
 
	mEAR
;

11952 
ušt32_t
 
	mEDR
;

11953 } 
	mSP
[5];

11954 
ušt8_t
 
	mRESERVED_1
[968];

11955 
ušt32_t
 
	mWORD
[16][4];

11956 
ušt8_t
 
	mRESERVED_2
[768];

11957 
ušt32_t
 
	mRGDAAC
[16];

11958 } vÞ©ž*
	tMPU_MemM­PŒ
;

11971 
	#MPU_CESR_REG
(
ba£
è((ba£)->
CESR
)

	)

11972 
	#MPU_EAR_REG
(
ba£
,
šdex
è((ba£)->
SP
[šdex].
EAR
)

	)

11973 
	#MPU_EDR_REG
(
ba£
,
šdex
è((ba£)->
SP
[šdex].
EDR
)

	)

11974 
	#MPU_WORD_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
WORD
[šdex][šdex2])

	)

11975 
	#MPU_RGDAAC_REG
(
ba£
,
šdex
è((ba£)->
RGDAAC
[šdex])

	)

11992 
	#MPU_CESR_VLD_MASK
 0x1u

	)

11993 
	#MPU_CESR_VLD_SHIFT
 0

	)

11994 
	#MPU_CESR_NRGD_MASK
 0xF00u

	)

11995 
	#MPU_CESR_NRGD_SHIFT
 8

	)

11996 
	#MPU_CESR_NRGD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_NRGD_SHIFT
))&
MPU_CESR_NRGD_MASK
)

	)

11997 
	#MPU_CESR_NSP_MASK
 0xF000u

	)

11998 
	#MPU_CESR_NSP_SHIFT
 12

	)

11999 
	#MPU_CESR_NSP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_NSP_SHIFT
))&
MPU_CESR_NSP_MASK
)

	)

12000 
	#MPU_CESR_HRL_MASK
 0xF0000u

	)

12001 
	#MPU_CESR_HRL_SHIFT
 16

	)

12002 
	#MPU_CESR_HRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_HRL_SHIFT
))&
MPU_CESR_HRL_MASK
)

	)

12003 
	#MPU_CESR_SPERR_MASK
 0xFF000000u

	)

12004 
	#MPU_CESR_SPERR_SHIFT
 24

	)

12005 
	#MPU_CESR_SPERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_SPERR_SHIFT
))&
MPU_CESR_SPERR_MASK
)

	)

12007 
	#MPU_EAR_EADDR_MASK
 0xFFFFFFFFu

	)

12008 
	#MPU_EAR_EADDR_SHIFT
 0

	)

12009 
	#MPU_EAR_EADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EAR_EADDR_SHIFT
))&
MPU_EAR_EADDR_MASK
)

	)

12011 
	#MPU_EDR_ERW_MASK
 0x1u

	)

12012 
	#MPU_EDR_ERW_SHIFT
 0

	)

12013 
	#MPU_EDR_EATTR_MASK
 0xEu

	)

12014 
	#MPU_EDR_EATTR_SHIFT
 1

	)

12015 
	#MPU_EDR_EATTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EATTR_SHIFT
))&
MPU_EDR_EATTR_MASK
)

	)

12016 
	#MPU_EDR_EMN_MASK
 0xF0u

	)

12017 
	#MPU_EDR_EMN_SHIFT
 4

	)

12018 
	#MPU_EDR_EMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EMN_SHIFT
))&
MPU_EDR_EMN_MASK
)

	)

12019 
	#MPU_EDR_EPID_MASK
 0xFF00u

	)

12020 
	#MPU_EDR_EPID_SHIFT
 8

	)

12021 
	#MPU_EDR_EPID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EPID_SHIFT
))&
MPU_EDR_EPID_MASK
)

	)

12022 
	#MPU_EDR_EACD_MASK
 0xFFFF0000u

	)

12023 
	#MPU_EDR_EACD_SHIFT
 16

	)

12024 
	#MPU_EDR_EACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EACD_SHIFT
))&
MPU_EDR_EACD_MASK
)

	)

12026 
	#MPU_WORD_VLD_MASK
 0x1u

	)

12027 
	#MPU_WORD_VLD_SHIFT
 0

	)

12028 
	#MPU_WORD_M0UM_MASK
 0x7u

	)

12029 
	#MPU_WORD_M0UM_SHIFT
 0

	)

12030 
	#MPU_WORD_M0UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M0UM_SHIFT
))&
MPU_WORD_M0UM_MASK
)

	)

12031 
	#MPU_WORD_M0SM_MASK
 0x18u

	)

12032 
	#MPU_WORD_M0SM_SHIFT
 3

	)

12033 
	#MPU_WORD_M0SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M0SM_SHIFT
))&
MPU_WORD_M0SM_MASK
)

	)

12034 
	#MPU_WORD_M0PE_MASK
 0x20u

	)

12035 
	#MPU_WORD_M0PE_SHIFT
 5

	)

12036 
	#MPU_WORD_ENDADDR_MASK
 0xFFFFFFE0u

	)

12037 
	#MPU_WORD_ENDADDR_SHIFT
 5

	)

12038 
	#MPU_WORD_ENDADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_ENDADDR_SHIFT
))&
MPU_WORD_ENDADDR_MASK
)

	)

12039 
	#MPU_WORD_SRTADDR_MASK
 0xFFFFFFE0u

	)

12040 
	#MPU_WORD_SRTADDR_SHIFT
 5

	)

12041 
	#MPU_WORD_SRTADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_SRTADDR_SHIFT
))&
MPU_WORD_SRTADDR_MASK
)

	)

12042 
	#MPU_WORD_M1UM_MASK
 0x1C0u

	)

12043 
	#MPU_WORD_M1UM_SHIFT
 6

	)

12044 
	#MPU_WORD_M1UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M1UM_SHIFT
))&
MPU_WORD_M1UM_MASK
)

	)

12045 
	#MPU_WORD_M1SM_MASK
 0x600u

	)

12046 
	#MPU_WORD_M1SM_SHIFT
 9

	)

12047 
	#MPU_WORD_M1SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M1SM_SHIFT
))&
MPU_WORD_M1SM_MASK
)

	)

12048 
	#MPU_WORD_M1PE_MASK
 0x800u

	)

12049 
	#MPU_WORD_M1PE_SHIFT
 11

	)

12050 
	#MPU_WORD_M2UM_MASK
 0x7000u

	)

12051 
	#MPU_WORD_M2UM_SHIFT
 12

	)

12052 
	#MPU_WORD_M2UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M2UM_SHIFT
))&
MPU_WORD_M2UM_MASK
)

	)

12053 
	#MPU_WORD_M2SM_MASK
 0x18000u

	)

12054 
	#MPU_WORD_M2SM_SHIFT
 15

	)

12055 
	#MPU_WORD_M2SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M2SM_SHIFT
))&
MPU_WORD_M2SM_MASK
)

	)

12056 
	#MPU_WORD_PIDMASK_MASK
 0xFF0000u

	)

12057 
	#MPU_WORD_PIDMASK_SHIFT
 16

	)

12058 
	#MPU_WORD_PIDMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_PIDMASK_SHIFT
))&
MPU_WORD_PIDMASK_MASK
)

	)

12059 
	#MPU_WORD_M2PE_MASK
 0x20000u

	)

12060 
	#MPU_WORD_M2PE_SHIFT
 17

	)

12061 
	#MPU_WORD_M3UM_MASK
 0x1C0000u

	)

12062 
	#MPU_WORD_M3UM_SHIFT
 18

	)

12063 
	#MPU_WORD_M3UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M3UM_SHIFT
))&
MPU_WORD_M3UM_MASK
)

	)

12064 
	#MPU_WORD_M3SM_MASK
 0x600000u

	)

12065 
	#MPU_WORD_M3SM_SHIFT
 21

	)

12066 
	#MPU_WORD_M3SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M3SM_SHIFT
))&
MPU_WORD_M3SM_MASK
)

	)

12067 
	#MPU_WORD_M3PE_MASK
 0x800000u

	)

12068 
	#MPU_WORD_M3PE_SHIFT
 23

	)

12069 
	#MPU_WORD_PID_MASK
 0xFF000000u

	)

12070 
	#MPU_WORD_PID_SHIFT
 24

	)

12071 
	#MPU_WORD_PID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_PID_SHIFT
))&
MPU_WORD_PID_MASK
)

	)

12072 
	#MPU_WORD_M4WE_MASK
 0x1000000u

	)

12073 
	#MPU_WORD_M4WE_SHIFT
 24

	)

12074 
	#MPU_WORD_M4RE_MASK
 0x2000000u

	)

12075 
	#MPU_WORD_M4RE_SHIFT
 25

	)

12076 
	#MPU_WORD_M5WE_MASK
 0x4000000u

	)

12077 
	#MPU_WORD_M5WE_SHIFT
 26

	)

12078 
	#MPU_WORD_M5RE_MASK
 0x8000000u

	)

12079 
	#MPU_WORD_M5RE_SHIFT
 27

	)

12080 
	#MPU_WORD_M6WE_MASK
 0x10000000u

	)

12081 
	#MPU_WORD_M6WE_SHIFT
 28

	)

12082 
	#MPU_WORD_M6RE_MASK
 0x20000000u

	)

12083 
	#MPU_WORD_M6RE_SHIFT
 29

	)

12084 
	#MPU_WORD_M7WE_MASK
 0x40000000u

	)

12085 
	#MPU_WORD_M7WE_SHIFT
 30

	)

12086 
	#MPU_WORD_M7RE_MASK
 0x80000000u

	)

12087 
	#MPU_WORD_M7RE_SHIFT
 31

	)

12089 
	#MPU_RGDAAC_M0UM_MASK
 0x7u

	)

12090 
	#MPU_RGDAAC_M0UM_SHIFT
 0

	)

12091 
	#MPU_RGDAAC_M0UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M0UM_SHIFT
))&
MPU_RGDAAC_M0UM_MASK
)

	)

12092 
	#MPU_RGDAAC_M0SM_MASK
 0x18u

	)

12093 
	#MPU_RGDAAC_M0SM_SHIFT
 3

	)

12094 
	#MPU_RGDAAC_M0SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M0SM_SHIFT
))&
MPU_RGDAAC_M0SM_MASK
)

	)

12095 
	#MPU_RGDAAC_M0PE_MASK
 0x20u

	)

12096 
	#MPU_RGDAAC_M0PE_SHIFT
 5

	)

12097 
	#MPU_RGDAAC_M1UM_MASK
 0x1C0u

	)

12098 
	#MPU_RGDAAC_M1UM_SHIFT
 6

	)

12099 
	#MPU_RGDAAC_M1UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M1UM_SHIFT
))&
MPU_RGDAAC_M1UM_MASK
)

	)

12100 
	#MPU_RGDAAC_M1SM_MASK
 0x600u

	)

12101 
	#MPU_RGDAAC_M1SM_SHIFT
 9

	)

12102 
	#MPU_RGDAAC_M1SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M1SM_SHIFT
))&
MPU_RGDAAC_M1SM_MASK
)

	)

12103 
	#MPU_RGDAAC_M1PE_MASK
 0x800u

	)

12104 
	#MPU_RGDAAC_M1PE_SHIFT
 11

	)

12105 
	#MPU_RGDAAC_M2UM_MASK
 0x7000u

	)

12106 
	#MPU_RGDAAC_M2UM_SHIFT
 12

	)

12107 
	#MPU_RGDAAC_M2UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M2UM_SHIFT
))&
MPU_RGDAAC_M2UM_MASK
)

	)

12108 
	#MPU_RGDAAC_M2SM_MASK
 0x18000u

	)

12109 
	#MPU_RGDAAC_M2SM_SHIFT
 15

	)

12110 
	#MPU_RGDAAC_M2SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M2SM_SHIFT
))&
MPU_RGDAAC_M2SM_MASK
)

	)

12111 
	#MPU_RGDAAC_M2PE_MASK
 0x20000u

	)

12112 
	#MPU_RGDAAC_M2PE_SHIFT
 17

	)

12113 
	#MPU_RGDAAC_M3UM_MASK
 0x1C0000u

	)

12114 
	#MPU_RGDAAC_M3UM_SHIFT
 18

	)

12115 
	#MPU_RGDAAC_M3UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M3UM_SHIFT
))&
MPU_RGDAAC_M3UM_MASK
)

	)

12116 
	#MPU_RGDAAC_M3SM_MASK
 0x600000u

	)

12117 
	#MPU_RGDAAC_M3SM_SHIFT
 21

	)

12118 
	#MPU_RGDAAC_M3SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M3SM_SHIFT
))&
MPU_RGDAAC_M3SM_MASK
)

	)

12119 
	#MPU_RGDAAC_M3PE_MASK
 0x800000u

	)

12120 
	#MPU_RGDAAC_M3PE_SHIFT
 23

	)

12121 
	#MPU_RGDAAC_M4WE_MASK
 0x1000000u

	)

12122 
	#MPU_RGDAAC_M4WE_SHIFT
 24

	)

12123 
	#MPU_RGDAAC_M4RE_MASK
 0x2000000u

	)

12124 
	#MPU_RGDAAC_M4RE_SHIFT
 25

	)

12125 
	#MPU_RGDAAC_M5WE_MASK
 0x4000000u

	)

12126 
	#MPU_RGDAAC_M5WE_SHIFT
 26

	)

12127 
	#MPU_RGDAAC_M5RE_MASK
 0x8000000u

	)

12128 
	#MPU_RGDAAC_M5RE_SHIFT
 27

	)

12129 
	#MPU_RGDAAC_M6WE_MASK
 0x10000000u

	)

12130 
	#MPU_RGDAAC_M6WE_SHIFT
 28

	)

12131 
	#MPU_RGDAAC_M6RE_MASK
 0x20000000u

	)

12132 
	#MPU_RGDAAC_M6RE_SHIFT
 29

	)

12133 
	#MPU_RGDAAC_M7WE_MASK
 0x40000000u

	)

12134 
	#MPU_RGDAAC_M7WE_SHIFT
 30

	)

12135 
	#MPU_RGDAAC_M7RE_MASK
 0x80000000u

	)

12136 
	#MPU_RGDAAC_M7RE_SHIFT
 31

	)

12145 
	#MPU_BASE_PTR
 ((
MPU_MemM­PŒ
)0x4000D000u)

	)

12147 
	#MPU_BASE_PTRS
 { 
MPU_BASE_PTR
 }

	)

12161 
	#MPU_CESR
 
	`MPU_CESR_REG
(
MPU_BASE_PTR
)

	)

12162 
	#MPU_EAR0
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,0)

	)

12163 
	#MPU_EDR0
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,0)

	)

12164 
	#MPU_EAR1
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,1)

	)

12165 
	#MPU_EDR1
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,1)

	)

12166 
	#MPU_EAR2
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,2)

	)

12167 
	#MPU_EDR2
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,2)

	)

12168 
	#MPU_EAR3
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,3)

	)

12169 
	#MPU_EDR3
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,3)

	)

12170 
	#MPU_EAR4
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,4)

	)

12171 
	#MPU_EDR4
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,4)

	)

12172 
	#MPU_RGD0_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,0)

	)

12173 
	#MPU_RGD0_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,1)

	)

12174 
	#MPU_RGD0_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,2)

	)

12175 
	#MPU_RGD0_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,3)

	)

12176 
	#MPU_RGD1_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,0)

	)

12177 
	#MPU_RGD1_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,1)

	)

12178 
	#MPU_RGD1_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,2)

	)

12179 
	#MPU_RGD1_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,3)

	)

12180 
	#MPU_RGD2_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,0)

	)

12181 
	#MPU_RGD2_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,1)

	)

12182 
	#MPU_RGD2_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,2)

	)

12183 
	#MPU_RGD2_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,3)

	)

12184 
	#MPU_RGD3_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,0)

	)

12185 
	#MPU_RGD3_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,1)

	)

12186 
	#MPU_RGD3_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,2)

	)

12187 
	#MPU_RGD3_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,3)

	)

12188 
	#MPU_RGD4_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,0)

	)

12189 
	#MPU_RGD4_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,1)

	)

12190 
	#MPU_RGD4_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,2)

	)

12191 
	#MPU_RGD4_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,3)

	)

12192 
	#MPU_RGD5_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,0)

	)

12193 
	#MPU_RGD5_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,1)

	)

12194 
	#MPU_RGD5_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,2)

	)

12195 
	#MPU_RGD5_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,3)

	)

12196 
	#MPU_RGD6_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,0)

	)

12197 
	#MPU_RGD6_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,1)

	)

12198 
	#MPU_RGD6_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,2)

	)

12199 
	#MPU_RGD6_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,3)

	)

12200 
	#MPU_RGD7_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,0)

	)

12201 
	#MPU_RGD7_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,1)

	)

12202 
	#MPU_RGD7_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,2)

	)

12203 
	#MPU_RGD7_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,3)

	)

12204 
	#MPU_RGD8_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,0)

	)

12205 
	#MPU_RGD8_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,1)

	)

12206 
	#MPU_RGD8_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,2)

	)

12207 
	#MPU_RGD8_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,3)

	)

12208 
	#MPU_RGD9_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,0)

	)

12209 
	#MPU_RGD9_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,1)

	)

12210 
	#MPU_RGD9_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,2)

	)

12211 
	#MPU_RGD9_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,3)

	)

12212 
	#MPU_RGD10_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,0)

	)

12213 
	#MPU_RGD10_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,1)

	)

12214 
	#MPU_RGD10_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,2)

	)

12215 
	#MPU_RGD10_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,3)

	)

12216 
	#MPU_RGD11_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,0)

	)

12217 
	#MPU_RGD11_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,1)

	)

12218 
	#MPU_RGD11_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,2)

	)

12219 
	#MPU_RGD11_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,3)

	)

12220 
	#MPU_RGD12_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,0)

	)

12221 
	#MPU_RGD12_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,1)

	)

12222 
	#MPU_RGD12_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,2)

	)

12223 
	#MPU_RGD12_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,3)

	)

12224 
	#MPU_RGD13_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,0)

	)

12225 
	#MPU_RGD13_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,1)

	)

12226 
	#MPU_RGD13_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,2)

	)

12227 
	#MPU_RGD13_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,3)

	)

12228 
	#MPU_RGD14_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,0)

	)

12229 
	#MPU_RGD14_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,1)

	)

12230 
	#MPU_RGD14_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,2)

	)

12231 
	#MPU_RGD14_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,3)

	)

12232 
	#MPU_RGD15_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,0)

	)

12233 
	#MPU_RGD15_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,1)

	)

12234 
	#MPU_RGD15_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,2)

	)

12235 
	#MPU_RGD15_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,3)

	)

12236 
	#MPU_RGDAAC0
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,0)

	)

12237 
	#MPU_RGDAAC1
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,1)

	)

12238 
	#MPU_RGDAAC2
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,2)

	)

12239 
	#MPU_RGDAAC3
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,3)

	)

12240 
	#MPU_RGDAAC4
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,4)

	)

12241 
	#MPU_RGDAAC5
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,5)

	)

12242 
	#MPU_RGDAAC6
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,6)

	)

12243 
	#MPU_RGDAAC7
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,7)

	)

12244 
	#MPU_RGDAAC8
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,8)

	)

12245 
	#MPU_RGDAAC9
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,9)

	)

12246 
	#MPU_RGDAAC10
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,10)

	)

12247 
	#MPU_RGDAAC11
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,11)

	)

12248 
	#MPU_RGDAAC12
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,12)

	)

12249 
	#MPU_RGDAAC13
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,13)

	)

12250 
	#MPU_RGDAAC14
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,14)

	)

12251 
	#MPU_RGDAAC15
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,15)

	)

12254 
	#MPU_EAR
(
šdex
è
	`MPU_EAR_REG
(
MPU_BASE_PTR
,šdex)

	)

12255 
	#MPU_EDR
(
šdex
è
	`MPU_EDR_REG
(
MPU_BASE_PTR
,šdex)

	)

12256 
	#MPU_WORD
(
šdex
,
šdex2
è
	`MPU_WORD_REG
(
MPU_BASE_PTR
,šdex,šdex2)

	)

12257 
	#MPU_RGDAAC
(
šdex
è
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,šdex)

	)

12283 
	#NFC_SRAM_B0_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex])

	)

12284 
	#NFC_SRAM_B1_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x1000u])

	)

12285 
	#NFC_SRAM_B2_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x2000u])

	)

12286 
	#NFC_SRAM_B3_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x3000u])

	)

12288 
	#NFC_SRAM_B0
(
šdex
è
	`NFC_SRAM_B0_REG
(
NFC_BASE_PTR
,šdex)

	)

12289 
	#NFC_SRAM_B1
(
šdex
è
	`NFC_SRAM_B1_REG
(
NFC_BASE_PTR
,šdex)

	)

12290 
	#NFC_SRAM_B2
(
šdex
è
	`NFC_SRAM_B2_REG
(
NFC_BASE_PTR
,šdex)

	)

12291 
	#NFC_SRAM_B3
(
šdex
è
	`NFC_SRAM_B3_REG
(
NFC_BASE_PTR
,šdex)

	)

12294 
	sNFC_MemM­
 {

12295 
ušt8_t
 
	mRESERVED_0
[16128];

12296 
ušt32_t
 
	mCMD1
;

12297 
ušt32_t
 
	mCMD2
;

12298 
ušt32_t
 
	mCAR
;

12299 
ušt32_t
 
	mRAR
;

12300 
ušt32_t
 
	mRPT
;

12301 
ušt32_t
 
	mRAI
;

12302 
ušt32_t
 
	mSR1
;

12303 
ušt32_t
 
	mSR2
;

12304 
ušt32_t
 
	mDMA1
;

12305 
ušt32_t
 
	mDMACFG
;

12306 
ušt32_t
 
	mSWAP
;

12307 
ušt32_t
 
	mSECSZ
;

12308 
ušt32_t
 
	mCFG
;

12309 
ušt32_t
 
	mDMA2
;

12310 
ušt32_t
 
	mISR
;

12311 } vÞ©ž*
	tNFC_MemM­PŒ
;

12324 
	#NFC_CMD1_REG
(
ba£
è((ba£)->
CMD1
)

	)

12325 
	#NFC_CMD2_REG
(
ba£
è((ba£)->
CMD2
)

	)

12326 
	#NFC_CAR_REG
(
ba£
è((ba£)->
CAR
)

	)

12327 
	#NFC_RAR_REG
(
ba£
è((ba£)->
RAR
)

	)

12328 
	#NFC_RPT_REG
(
ba£
è((ba£)->
RPT
)

	)

12329 
	#NFC_RAI_REG
(
ba£
è((ba£)->
RAI
)

	)

12330 
	#NFC_SR1_REG
(
ba£
è((ba£)->
SR1
)

	)

12331 
	#NFC_SR2_REG
(
ba£
è((ba£)->
SR2
)

	)

12332 
	#NFC_DMA1_REG
(
ba£
è((ba£)->
DMA1
)

	)

12333 
	#NFC_DMACFG_REG
(
ba£
è((ba£)->
DMACFG
)

	)

12334 
	#NFC_SWAP_REG
(
ba£
è((ba£)->
SWAP
)

	)

12335 
	#NFC_SECSZ_REG
(
ba£
è((ba£)->
SECSZ
)

	)

12336 
	#NFC_CFG_REG
(
ba£
è((ba£)->
CFG
)

	)

12337 
	#NFC_DMA2_REG
(
ba£
è((ba£)->
DMA2
)

	)

12338 
	#NFC_ISR_REG
(
ba£
è((ba£)->
ISR
)

	)

12355 
	#NFC_CMD1_BYTE3_MASK
 0xFF0000u

	)

12356 
	#NFC_CMD1_BYTE3_SHIFT
 16

	)

12357 
	#NFC_CMD1_BYTE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD1_BYTE3_SHIFT
))&
NFC_CMD1_BYTE3_MASK
)

	)

12358 
	#NFC_CMD1_BYTE2_MASK
 0xFF000000u

	)

12359 
	#NFC_CMD1_BYTE2_SHIFT
 24

	)

12360 
	#NFC_CMD1_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD1_BYTE2_SHIFT
))&
NFC_CMD1_BYTE2_MASK
)

	)

12362 
	#NFC_CMD2_BUSY_START_MASK
 0x1u

	)

12363 
	#NFC_CMD2_BUSY_START_SHIFT
 0

	)

12364 
	#NFC_CMD2_BUFNO_MASK
 0x6u

	)

12365 
	#NFC_CMD2_BUFNO_SHIFT
 1

	)

12366 
	#NFC_CMD2_BUFNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_BUFNO_SHIFT
))&
NFC_CMD2_BUFNO_MASK
)

	)

12367 
	#NFC_CMD2_CODE_MASK
 0xFFFF00u

	)

12368 
	#NFC_CMD2_CODE_SHIFT
 8

	)

12369 
	#NFC_CMD2_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_CODE_SHIFT
))&
NFC_CMD2_CODE_MASK
)

	)

12370 
	#NFC_CMD2_BYTE1_MASK
 0xFF000000u

	)

12371 
	#NFC_CMD2_BYTE1_SHIFT
 24

	)

12372 
	#NFC_CMD2_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_BYTE1_SHIFT
))&
NFC_CMD2_BYTE1_MASK
)

	)

12374 
	#NFC_CAR_BYTE1_MASK
 0xFFu

	)

12375 
	#NFC_CAR_BYTE1_SHIFT
 0

	)

12376 
	#NFC_CAR_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CAR_BYTE1_SHIFT
))&
NFC_CAR_BYTE1_MASK
)

	)

12377 
	#NFC_CAR_BYTE2_MASK
 0xFF00u

	)

12378 
	#NFC_CAR_BYTE2_SHIFT
 8

	)

12379 
	#NFC_CAR_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CAR_BYTE2_SHIFT
))&
NFC_CAR_BYTE2_MASK
)

	)

12381 
	#NFC_RAR_BYTE1_MASK
 0xFFu

	)

12382 
	#NFC_RAR_BYTE1_SHIFT
 0

	)

12383 
	#NFC_RAR_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE1_SHIFT
))&
NFC_RAR_BYTE1_MASK
)

	)

12384 
	#NFC_RAR_BYTE2_MASK
 0xFF00u

	)

12385 
	#NFC_RAR_BYTE2_SHIFT
 8

	)

12386 
	#NFC_RAR_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE2_SHIFT
))&
NFC_RAR_BYTE2_MASK
)

	)

12387 
	#NFC_RAR_BYTE3_MASK
 0xFF0000u

	)

12388 
	#NFC_RAR_BYTE3_SHIFT
 16

	)

12389 
	#NFC_RAR_BYTE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE3_SHIFT
))&
NFC_RAR_BYTE3_MASK
)

	)

12390 
	#NFC_RAR_RB0_MASK
 0x1000000u

	)

12391 
	#NFC_RAR_RB0_SHIFT
 24

	)

12392 
	#NFC_RAR_RB1_MASK
 0x2000000u

	)

12393 
	#NFC_RAR_RB1_SHIFT
 25

	)

12394 
	#NFC_RAR_CS0_MASK
 0x10000000u

	)

12395 
	#NFC_RAR_CS0_SHIFT
 28

	)

12396 
	#NFC_RAR_CS1_MASK
 0x20000000u

	)

12397 
	#NFC_RAR_CS1_SHIFT
 29

	)

12399 
	#NFC_RPT_COUNT_MASK
 0xFFFFu

	)

12400 
	#NFC_RPT_COUNT_SHIFT
 0

	)

12401 
	#NFC_RPT_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RPT_COUNT_SHIFT
))&
NFC_RPT_COUNT_MASK
)

	)

12403 
	#NFC_RAI_INC1_MASK
 0xFFu

	)

12404 
	#NFC_RAI_INC1_SHIFT
 0

	)

12405 
	#NFC_RAI_INC1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC1_SHIFT
))&
NFC_RAI_INC1_MASK
)

	)

12406 
	#NFC_RAI_INC2_MASK
 0xFF00u

	)

12407 
	#NFC_RAI_INC2_SHIFT
 8

	)

12408 
	#NFC_RAI_INC2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC2_SHIFT
))&
NFC_RAI_INC2_MASK
)

	)

12409 
	#NFC_RAI_INC3_MASK
 0xFF0000u

	)

12410 
	#NFC_RAI_INC3_SHIFT
 16

	)

12411 
	#NFC_RAI_INC3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC3_SHIFT
))&
NFC_RAI_INC3_MASK
)

	)

12413 
	#NFC_SR1_ID4_MASK
 0xFFu

	)

12414 
	#NFC_SR1_ID4_SHIFT
 0

	)

12415 
	#NFC_SR1_ID4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID4_SHIFT
))&
NFC_SR1_ID4_MASK
)

	)

12416 
	#NFC_SR1_ID3_MASK
 0xFF00u

	)

12417 
	#NFC_SR1_ID3_SHIFT
 8

	)

12418 
	#NFC_SR1_ID3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID3_SHIFT
))&
NFC_SR1_ID3_MASK
)

	)

12419 
	#NFC_SR1_ID2_MASK
 0xFF0000u

	)

12420 
	#NFC_SR1_ID2_SHIFT
 16

	)

12421 
	#NFC_SR1_ID2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID2_SHIFT
))&
NFC_SR1_ID2_MASK
)

	)

12422 
	#NFC_SR1_ID1_MASK
 0xFF000000u

	)

12423 
	#NFC_SR1_ID1_SHIFT
 24

	)

12424 
	#NFC_SR1_ID1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID1_SHIFT
))&
NFC_SR1_ID1_MASK
)

	)

12426 
	#NFC_SR2_STATUS1_MASK
 0xFFu

	)

12427 
	#NFC_SR2_STATUS1_SHIFT
 0

	)

12428 
	#NFC_SR2_STATUS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR2_STATUS1_SHIFT
))&
NFC_SR2_STATUS1_MASK
)

	)

12429 
	#NFC_SR2_ID5_MASK
 0xFF000000u

	)

12430 
	#NFC_SR2_ID5_SHIFT
 24

	)

12431 
	#NFC_SR2_ID5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR2_ID5_SHIFT
))&
NFC_SR2_ID5_MASK
)

	)

12433 
	#NFC_DMA1_ADDRESS_MASK
 0xFFFFFFFFu

	)

12434 
	#NFC_DMA1_ADDRESS_SHIFT
 0

	)

12435 
	#NFC_DMA1_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMA1_ADDRESS_SHIFT
))&
NFC_DMA1_ADDRESS_MASK
)

	)

12437 
	#NFC_DMACFG_ACT2_MASK
 0x1u

	)

12438 
	#NFC_DMACFG_ACT2_SHIFT
 0

	)

12439 
	#NFC_DMACFG_ACT1_MASK
 0x2u

	)

12440 
	#NFC_DMACFG_ACT1_SHIFT
 1

	)

12441 
	#NFC_DMACFG_OFFSET2_MASK
 0x1E00u

	)

12442 
	#NFC_DMACFG_OFFSET2_SHIFT
 9

	)

12443 
	#NFC_DMACFG_OFFSET2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_OFFSET2_SHIFT
))&
NFC_DMACFG_OFFSET2_MASK
)

	)

12444 
	#NFC_DMACFG_COUNT2_MASK
 0xFE000u

	)

12445 
	#NFC_DMACFG_COUNT2_SHIFT
 13

	)

12446 
	#NFC_DMACFG_COUNT2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_COUNT2_SHIFT
))&
NFC_DMACFG_COUNT2_MASK
)

	)

12447 
	#NFC_DMACFG_COUNT1_MASK
 0xFFF00000u

	)

12448 
	#NFC_DMACFG_COUNT1_SHIFT
 20

	)

12449 
	#NFC_DMACFG_COUNT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_COUNT1_SHIFT
))&
NFC_DMACFG_COUNT1_MASK
)

	)

12451 
	#NFC_SWAP_ADDR2_MASK
 0xFFEu

	)

12452 
	#NFC_SWAP_ADDR2_SHIFT
 1

	)

12453 
	#NFC_SWAP_ADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SWAP_ADDR2_SHIFT
))&
NFC_SWAP_ADDR2_MASK
)

	)

12454 
	#NFC_SWAP_ADDR1_MASK
 0xFFE0000u

	)

12455 
	#NFC_SWAP_ADDR1_SHIFT
 17

	)

12456 
	#NFC_SWAP_ADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SWAP_ADDR1_SHIFT
))&
NFC_SWAP_ADDR1_MASK
)

	)

12458 
	#NFC_SECSZ_SIZE_MASK
 0x1FFFu

	)

12459 
	#NFC_SECSZ_SIZE_SHIFT
 0

	)

12460 
	#NFC_SECSZ_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SECSZ_SIZE_SHIFT
))&
NFC_SECSZ_SIZE_MASK
)

	)

12462 
	#NFC_CFG_PAGECNT_MASK
 0xFu

	)

12463 
	#NFC_CFG_PAGECNT_SHIFT
 0

	)

12464 
	#NFC_CFG_PAGECNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_PAGECNT_SHIFT
))&
NFC_CFG_PAGECNT_MASK
)

	)

12465 
	#NFC_CFG_AIBN_MASK
 0x10u

	)

12466 
	#NFC_CFG_AIBN_SHIFT
 4

	)

12467 
	#NFC_CFG_AIAD_MASK
 0x20u

	)

12468 
	#NFC_CFG_AIAD_SHIFT
 5

	)

12469 
	#NFC_CFG_BITWIDTH_MASK
 0x80u

	)

12470 
	#NFC_CFG_BITWIDTH_SHIFT
 7

	)

12471 
	#NFC_CFG_TIMEOUT_MASK
 0x1F00u

	)

12472 
	#NFC_CFG_TIMEOUT_SHIFT
 8

	)

12473 
	#NFC_CFG_TIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_TIMEOUT_SHIFT
))&
NFC_CFG_TIMEOUT_MASK
)

	)

12474 
	#NFC_CFG_IDCNT_MASK
 0xE000u

	)

12475 
	#NFC_CFG_IDCNT_SHIFT
 13

	)

12476 
	#NFC_CFG_IDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_IDCNT_SHIFT
))&
NFC_CFG_IDCNT_MASK
)

	)

12477 
	#NFC_CFG_FAST_MASK
 0x10000u

	)

12478 
	#NFC_CFG_FAST_SHIFT
 16

	)

12479 
	#NFC_CFG_ECCMODE_MASK
 0xE0000u

	)

12480 
	#NFC_CFG_ECCMODE_SHIFT
 17

	)

12481 
	#NFC_CFG_ECCMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_ECCMODE_SHIFT
))&
NFC_CFG_ECCMODE_MASK
)

	)

12482 
	#NFC_CFG_DMAREQ_MASK
 0x100000u

	)

12483 
	#NFC_CFG_DMAREQ_SHIFT
 20

	)

12484 
	#NFC_CFG_ECCSRAM_MASK
 0x200000u

	)

12485 
	#NFC_CFG_ECCSRAM_SHIFT
 21

	)

12486 
	#NFC_CFG_ECCAD_MASK
 0x7FC00000u

	)

12487 
	#NFC_CFG_ECCAD_SHIFT
 22

	)

12488 
	#NFC_CFG_ECCAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_ECCAD_SHIFT
))&
NFC_CFG_ECCAD_MASK
)

	)

12489 
	#NFC_CFG_STOPWERR_MASK
 0x80000000u

	)

12490 
	#NFC_CFG_STOPWERR_SHIFT
 31

	)

12492 
	#NFC_DMA2_ADDRESS_MASK
 0xFFFFFFFFu

	)

12493 
	#NFC_DMA2_ADDRESS_SHIFT
 0

	)

12494 
	#NFC_DMA2_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMA2_ADDRESS_SHIFT
))&
NFC_DMA2_ADDRESS_MASK
)

	)

12496 
	#NFC_ISR_DMABN_MASK
 0x3u

	)

12497 
	#NFC_ISR_DMABN_SHIFT
 0

	)

12498 
	#NFC_ISR_DMABN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_DMABN_SHIFT
))&
NFC_ISR_DMABN_MASK
)

	)

12499 
	#NFC_ISR_ECCBN_MASK
 0xCu

	)

12500 
	#NFC_ISR_ECCBN_SHIFT
 2

	)

12501 
	#NFC_ISR_ECCBN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_ECCBN_SHIFT
))&
NFC_ISR_ECCBN_MASK
)

	)

12502 
	#NFC_ISR_RESBN_MASK
 0x30u

	)

12503 
	#NFC_ISR_RESBN_SHIFT
 4

	)

12504 
	#NFC_ISR_RESBN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_RESBN_SHIFT
))&
NFC_ISR_RESBN_MASK
)

	)

12505 
	#NFC_ISR_IDLECLR_MASK
 0x20000u

	)

12506 
	#NFC_ISR_IDLECLR_SHIFT
 17

	)

12507 
	#NFC_ISR_DONECLR_MASK
 0x40000u

	)

12508 
	#NFC_ISR_DONECLR_SHIFT
 18

	)

12509 
	#NFC_ISR_WERRCLR_MASK
 0x80000u

	)

12510 
	#NFC_ISR_WERRCLR_SHIFT
 19

	)

12511 
	#NFC_ISR_IDLEEN_MASK
 0x100000u

	)

12512 
	#NFC_ISR_IDLEEN_SHIFT
 20

	)

12513 
	#NFC_ISR_DONEEN_MASK
 0x200000u

	)

12514 
	#NFC_ISR_DONEEN_SHIFT
 21

	)

12515 
	#NFC_ISR_WERREN_MASK
 0x400000u

	)

12516 
	#NFC_ISR_WERREN_SHIFT
 22

	)

12517 
	#NFC_ISR_DMABUSY_MASK
 0x800000u

	)

12518 
	#NFC_ISR_DMABUSY_SHIFT
 23

	)

12519 
	#NFC_ISR_ECCBUSY_MASK
 0x1000000u

	)

12520 
	#NFC_ISR_ECCBUSY_SHIFT
 24

	)

12521 
	#NFC_ISR_RESBUSY_MASK
 0x2000000u

	)

12522 
	#NFC_ISR_RESBUSY_SHIFT
 25

	)

12523 
	#NFC_ISR_CMDBUSY_MASK
 0x4000000u

	)

12524 
	#NFC_ISR_CMDBUSY_SHIFT
 26

	)

12525 
	#NFC_ISR_WERRNS_MASK
 0x8000000u

	)

12526 
	#NFC_ISR_WERRNS_SHIFT
 27

	)

12527 
	#NFC_ISR_IDLE_MASK
 0x20000000u

	)

12528 
	#NFC_ISR_IDLE_SHIFT
 29

	)

12529 
	#NFC_ISR_DONE_MASK
 0x40000000u

	)

12530 
	#NFC_ISR_DONE_SHIFT
 30

	)

12531 
	#NFC_ISR_WERR_MASK
 0x80000000u

	)

12532 
	#NFC_ISR_WERR_SHIFT
 31

	)

12541 
	#NFC_BASE_PTR
 ((
NFC_MemM­PŒ
)0x400A8000u)

	)

12543 
	#NFC_BASE_PTRS
 { 
NFC_BASE_PTR
 }

	)

12557 
	#NFC_CMD1
 
	`NFC_CMD1_REG
(
NFC_BASE_PTR
)

	)

12558 
	#NFC_CMD2
 
	`NFC_CMD2_REG
(
NFC_BASE_PTR
)

	)

12559 
	#NFC_CAR
 
	`NFC_CAR_REG
(
NFC_BASE_PTR
)

	)

12560 
	#NFC_RAR
 
	`NFC_RAR_REG
(
NFC_BASE_PTR
)

	)

12561 
	#NFC_RPT
 
	`NFC_RPT_REG
(
NFC_BASE_PTR
)

	)

12562 
	#NFC_RAI
 
	`NFC_RAI_REG
(
NFC_BASE_PTR
)

	)

12563 
	#NFC_SR1
 
	`NFC_SR1_REG
(
NFC_BASE_PTR
)

	)

12564 
	#NFC_SR2
 
	`NFC_SR2_REG
(
NFC_BASE_PTR
)

	)

12565 
	#NFC_DMA1
 
	`NFC_DMA1_REG
(
NFC_BASE_PTR
)

	)

12566 
	#NFC_DMACFG
 
	`NFC_DMACFG_REG
(
NFC_BASE_PTR
)

	)

12567 
	#NFC_SWAP
 
	`NFC_SWAP_REG
(
NFC_BASE_PTR
)

	)

12568 
	#NFC_SECSZ
 
	`NFC_SECSZ_REG
(
NFC_BASE_PTR
)

	)

12569 
	#NFC_CFG
 
	`NFC_CFG_REG
(
NFC_BASE_PTR
)

	)

12570 
	#NFC_DMA2
 
	`NFC_DMA2_REG
(
NFC_BASE_PTR
)

	)

12571 
	#NFC_ISR
 
	`NFC_ISR_REG
(
NFC_BASE_PTR
)

	)

12593 
	sNV_MemM­
 {

12594 
ušt8_t
 
	mBACKKEY3
;

12595 
ušt8_t
 
	mBACKKEY2
;

12596 
ušt8_t
 
	mBACKKEY1
;

12597 
ušt8_t
 
	mBACKKEY0
;

12598 
ušt8_t
 
	mBACKKEY7
;

12599 
ušt8_t
 
	mBACKKEY6
;

12600 
ušt8_t
 
	mBACKKEY5
;

12601 
ušt8_t
 
	mBACKKEY4
;

12602 
ušt8_t
 
	mFPROT3
;

12603 
ušt8_t
 
	mFPROT2
;

12604 
ušt8_t
 
	mFPROT1
;

12605 
ušt8_t
 
	mFPROT0
;

12606 
ušt8_t
 
	mFSEC
;

12607 
ušt8_t
 
	mFOPT
;

12608 
ušt8_t
 
	mFEPROT
;

12609 
ušt8_t
 
	mFDPROT
;

12610 } vÞ©ž*
	tNV_MemM­PŒ
;

12623 
	#NV_BACKKEY3_REG
(
ba£
è((ba£)->
BACKKEY3
)

	)

12624 
	#NV_BACKKEY2_REG
(
ba£
è((ba£)->
BACKKEY2
)

	)

12625 
	#NV_BACKKEY1_REG
(
ba£
è((ba£)->
BACKKEY1
)

	)

12626 
	#NV_BACKKEY0_REG
(
ba£
è((ba£)->
BACKKEY0
)

	)

12627 
	#NV_BACKKEY7_REG
(
ba£
è((ba£)->
BACKKEY7
)

	)

12628 
	#NV_BACKKEY6_REG
(
ba£
è((ba£)->
BACKKEY6
)

	)

12629 
	#NV_BACKKEY5_REG
(
ba£
è((ba£)->
BACKKEY5
)

	)

12630 
	#NV_BACKKEY4_REG
(
ba£
è((ba£)->
BACKKEY4
)

	)

12631 
	#NV_FPROT3_REG
(
ba£
è((ba£)->
FPROT3
)

	)

12632 
	#NV_FPROT2_REG
(
ba£
è((ba£)->
FPROT2
)

	)

12633 
	#NV_FPROT1_REG
(
ba£
è((ba£)->
FPROT1
)

	)

12634 
	#NV_FPROT0_REG
(
ba£
è((ba£)->
FPROT0
)

	)

12635 
	#NV_FSEC_REG
(
ba£
è((ba£)->
FSEC
)

	)

12636 
	#NV_FOPT_REG
(
ba£
è((ba£)->
FOPT
)

	)

12637 
	#NV_FEPROT_REG
(
ba£
è((ba£)->
FEPROT
)

	)

12638 
	#NV_FDPROT_REG
(
ba£
è((ba£)->
FDPROT
)

	)

12655 
	#NV_BACKKEY3_KEY_MASK
 0xFFu

	)

12656 
	#NV_BACKKEY3_KEY_SHIFT
 0

	)

12657 
	#NV_BACKKEY3_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY3_KEY_SHIFT
))&
NV_BACKKEY3_KEY_MASK
)

	)

12659 
	#NV_BACKKEY2_KEY_MASK
 0xFFu

	)

12660 
	#NV_BACKKEY2_KEY_SHIFT
 0

	)

12661 
	#NV_BACKKEY2_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY2_KEY_SHIFT
))&
NV_BACKKEY2_KEY_MASK
)

	)

12663 
	#NV_BACKKEY1_KEY_MASK
 0xFFu

	)

12664 
	#NV_BACKKEY1_KEY_SHIFT
 0

	)

12665 
	#NV_BACKKEY1_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY1_KEY_SHIFT
))&
NV_BACKKEY1_KEY_MASK
)

	)

12667 
	#NV_BACKKEY0_KEY_MASK
 0xFFu

	)

12668 
	#NV_BACKKEY0_KEY_SHIFT
 0

	)

12669 
	#NV_BACKKEY0_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY0_KEY_SHIFT
))&
NV_BACKKEY0_KEY_MASK
)

	)

12671 
	#NV_BACKKEY7_KEY_MASK
 0xFFu

	)

12672 
	#NV_BACKKEY7_KEY_SHIFT
 0

	)

12673 
	#NV_BACKKEY7_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY7_KEY_SHIFT
))&
NV_BACKKEY7_KEY_MASK
)

	)

12675 
	#NV_BACKKEY6_KEY_MASK
 0xFFu

	)

12676 
	#NV_BACKKEY6_KEY_SHIFT
 0

	)

12677 
	#NV_BACKKEY6_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY6_KEY_SHIFT
))&
NV_BACKKEY6_KEY_MASK
)

	)

12679 
	#NV_BACKKEY5_KEY_MASK
 0xFFu

	)

12680 
	#NV_BACKKEY5_KEY_SHIFT
 0

	)

12681 
	#NV_BACKKEY5_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY5_KEY_SHIFT
))&
NV_BACKKEY5_KEY_MASK
)

	)

12683 
	#NV_BACKKEY4_KEY_MASK
 0xFFu

	)

12684 
	#NV_BACKKEY4_KEY_SHIFT
 0

	)

12685 
	#NV_BACKKEY4_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY4_KEY_SHIFT
))&
NV_BACKKEY4_KEY_MASK
)

	)

12687 
	#NV_FPROT3_PROT_MASK
 0xFFu

	)

12688 
	#NV_FPROT3_PROT_SHIFT
 0

	)

12689 
	#NV_FPROT3_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT3_PROT_SHIFT
))&
NV_FPROT3_PROT_MASK
)

	)

12691 
	#NV_FPROT2_PROT_MASK
 0xFFu

	)

12692 
	#NV_FPROT2_PROT_SHIFT
 0

	)

12693 
	#NV_FPROT2_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT2_PROT_SHIFT
))&
NV_FPROT2_PROT_MASK
)

	)

12695 
	#NV_FPROT1_PROT_MASK
 0xFFu

	)

12696 
	#NV_FPROT1_PROT_SHIFT
 0

	)

12697 
	#NV_FPROT1_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT1_PROT_SHIFT
))&
NV_FPROT1_PROT_MASK
)

	)

12699 
	#NV_FPROT0_PROT_MASK
 0xFFu

	)

12700 
	#NV_FPROT0_PROT_SHIFT
 0

	)

12701 
	#NV_FPROT0_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT0_PROT_SHIFT
))&
NV_FPROT0_PROT_MASK
)

	)

12703 
	#NV_FSEC_SEC_MASK
 0x3u

	)

12704 
	#NV_FSEC_SEC_SHIFT
 0

	)

12705 
	#NV_FSEC_SEC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_SEC_SHIFT
))&
NV_FSEC_SEC_MASK
)

	)

12706 
	#NV_FSEC_FSLACC_MASK
 0xCu

	)

12707 
	#NV_FSEC_FSLACC_SHIFT
 2

	)

12708 
	#NV_FSEC_FSLACC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_FSLACC_SHIFT
))&
NV_FSEC_FSLACC_MASK
)

	)

12709 
	#NV_FSEC_MEEN_MASK
 0x30u

	)

12710 
	#NV_FSEC_MEEN_SHIFT
 4

	)

12711 
	#NV_FSEC_MEEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_MEEN_SHIFT
))&
NV_FSEC_MEEN_MASK
)

	)

12712 
	#NV_FSEC_KEYEN_MASK
 0xC0u

	)

12713 
	#NV_FSEC_KEYEN_SHIFT
 6

	)

12714 
	#NV_FSEC_KEYEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_KEYEN_SHIFT
))&
NV_FSEC_KEYEN_MASK
)

	)

12716 
	#NV_FOPT_LPBOOT_MASK
 0x1u

	)

12717 
	#NV_FOPT_LPBOOT_SHIFT
 0

	)

12718 
	#NV_FOPT_EZPORT_DIS_MASK
 0x2u

	)

12719 
	#NV_FOPT_EZPORT_DIS_SHIFT
 1

	)

12721 
	#NV_FEPROT_EPROT_MASK
 0xFFu

	)

12722 
	#NV_FEPROT_EPROT_SHIFT
 0

	)

12723 
	#NV_FEPROT_EPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FEPROT_EPROT_SHIFT
))&
NV_FEPROT_EPROT_MASK
)

	)

12725 
	#NV_FDPROT_DPROT_MASK
 0xFFu

	)

12726 
	#NV_FDPROT_DPROT_SHIFT
 0

	)

12727 
	#NV_FDPROT_DPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FDPROT_DPROT_SHIFT
))&
NV_FDPROT_DPROT_MASK
)

	)

12736 
	#FTFE_FÏshCÚfig_BASE_PTR
 ((
NV_MemM­PŒ
)0x400u)

	)

12738 
	#NV_BASE_PTRS
 { 
FTFE_FÏshCÚfig_BASE_PTR
 }

	)

12752 
	#NV_BACKKEY3
 
	`NV_BACKKEY3_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12753 
	#NV_BACKKEY2
 
	`NV_BACKKEY2_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12754 
	#NV_BACKKEY1
 
	`NV_BACKKEY1_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12755 
	#NV_BACKKEY0
 
	`NV_BACKKEY0_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12756 
	#NV_BACKKEY7
 
	`NV_BACKKEY7_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12757 
	#NV_BACKKEY6
 
	`NV_BACKKEY6_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12758 
	#NV_BACKKEY5
 
	`NV_BACKKEY5_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12759 
	#NV_BACKKEY4
 
	`NV_BACKKEY4_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12760 
	#NV_FPROT3
 
	`NV_FPROT3_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12761 
	#NV_FPROT2
 
	`NV_FPROT2_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12762 
	#NV_FPROT1
 
	`NV_FPROT1_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12763 
	#NV_FPROT0
 
	`NV_FPROT0_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12764 
	#NV_FSEC
 
	`NV_FSEC_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12765 
	#NV_FOPT
 
	`NV_FOPT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12766 
	#NV_FEPROT
 
	`NV_FEPROT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12767 
	#NV_FDPROT
 
	`NV_FDPROT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12789 
	sNVIC_MemM­
 {

12790 
ušt32_t
 
	mISER
[4];

12791 
ušt8_t
 
	mRESERVED_0
[112];

12792 
ušt32_t
 
	mICER
[4];

12793 
ušt8_t
 
	mRESERVED_1
[112];

12794 
ušt32_t
 
	mISPR
[4];

12795 
ušt8_t
 
	mRESERVED_2
[112];

12796 
ušt32_t
 
	mICPR
[4];

12797 
ušt8_t
 
	mRESERVED_3
[112];

12798 
ušt32_t
 
	mIABR
[4];

12799 
ušt8_t
 
	mRESERVED_4
[240];

12800 
ušt8_t
 
	mIP
[106];

12801 
ušt8_t
 
	mRESERVED_5
[2710];

12802 
ušt32_t
 
	mSTIR
[1];

12803 } vÞ©ž*
	tNVIC_MemM­PŒ
;

12816 
	#NVIC_ISER_REG
(
ba£
,
šdex
è((ba£)->
ISER
[šdex])

	)

12817 
	#NVIC_ICER_REG
(
ba£
,
šdex
è((ba£)->
ICER
[šdex])

	)

12818 
	#NVIC_ISPR_REG
(
ba£
,
šdex
è((ba£)->
ISPR
[šdex])

	)

12819 
	#NVIC_ICPR_REG
(
ba£
,
šdex
è((ba£)->
ICPR
[šdex])

	)

12820 
	#NVIC_IABR_REG
(
ba£
,
šdex
è((ba£)->
IABR
[šdex])

	)

12821 
	#NVIC_IP_REG
(
ba£
,
šdex
è((ba£)->
IP
[šdex])

	)

12822 
	#NVIC_STIR_REG
(
ba£
,
šdex
è((ba£)->
STIR
[šdex])

	)

12839 
	#NVIC_ISER_SETENA_MASK
 0xFFFFFFFFu

	)

12840 
	#NVIC_ISER_SETENA_SHIFT
 0

	)

12841 
	#NVIC_ISER_SETENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ISER_SETENA_SHIFT
))&
NVIC_ISER_SETENA_MASK
)

	)

12843 
	#NVIC_ICER_CLRENA_MASK
 0xFFFFFFFFu

	)

12844 
	#NVIC_ICER_CLRENA_SHIFT
 0

	)

12845 
	#NVIC_ICER_CLRENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ICER_CLRENA_SHIFT
))&
NVIC_ICER_CLRENA_MASK
)

	)

12847 
	#NVIC_ISPR_SETPEND_MASK
 0xFFFFFFFFu

	)

12848 
	#NVIC_ISPR_SETPEND_SHIFT
 0

	)

12849 
	#NVIC_ISPR_SETPEND
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ISPR_SETPEND_SHIFT
))&
NVIC_ISPR_SETPEND_MASK
)

	)

12851 
	#NVIC_ICPR_CLRPEND_MASK
 0xFFFFFFFFu

	)

12852 
	#NVIC_ICPR_CLRPEND_SHIFT
 0

	)

12853 
	#NVIC_ICPR_CLRPEND
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ICPR_CLRPEND_SHIFT
))&
NVIC_ICPR_CLRPEND_MASK
)

	)

12855 
	#NVIC_IABR_ACTIVE_MASK
 0xFFFFFFFFu

	)

12856 
	#NVIC_IABR_ACTIVE_SHIFT
 0

	)

12857 
	#NVIC_IABR_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_IABR_ACTIVE_SHIFT
))&
NVIC_IABR_ACTIVE_MASK
)

	)

12859 
	#NVIC_IP_PRI0_MASK
 0xFFu

	)

12860 
	#NVIC_IP_PRI0_SHIFT
 0

	)

12861 
	#NVIC_IP_PRI0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI0_SHIFT
))&
NVIC_IP_PRI0_MASK
)

	)

12862 
	#NVIC_IP_PRI1_MASK
 0xFFu

	)

12863 
	#NVIC_IP_PRI1_SHIFT
 0

	)

12864 
	#NVIC_IP_PRI1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI1_SHIFT
))&
NVIC_IP_PRI1_MASK
)

	)

12865 
	#NVIC_IP_PRI2_MASK
 0xFFu

	)

12866 
	#NVIC_IP_PRI2_SHIFT
 0

	)

12867 
	#NVIC_IP_PRI2
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI2_SHIFT
))&
NVIC_IP_PRI2_MASK
)

	)

12868 
	#NVIC_IP_PRI3_MASK
 0xFFu

	)

12869 
	#NVIC_IP_PRI3_SHIFT
 0

	)

12870 
	#NVIC_IP_PRI3
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI3_SHIFT
))&
NVIC_IP_PRI3_MASK
)

	)

12871 
	#NVIC_IP_PRI4_MASK
 0xFFu

	)

12872 
	#NVIC_IP_PRI4_SHIFT
 0

	)

12873 
	#NVIC_IP_PRI4
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI4_SHIFT
))&
NVIC_IP_PRI4_MASK
)

	)

12874 
	#NVIC_IP_PRI5_MASK
 0xFFu

	)

12875 
	#NVIC_IP_PRI5_SHIFT
 0

	)

12876 
	#NVIC_IP_PRI5
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI5_SHIFT
))&
NVIC_IP_PRI5_MASK
)

	)

12877 
	#NVIC_IP_PRI6_MASK
 0xFFu

	)

12878 
	#NVIC_IP_PRI6_SHIFT
 0

	)

12879 
	#NVIC_IP_PRI6
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI6_SHIFT
))&
NVIC_IP_PRI6_MASK
)

	)

12880 
	#NVIC_IP_PRI7_MASK
 0xFFu

	)

12881 
	#NVIC_IP_PRI7_SHIFT
 0

	)

12882 
	#NVIC_IP_PRI7
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI7_SHIFT
))&
NVIC_IP_PRI7_MASK
)

	)

12883 
	#NVIC_IP_PRI8_MASK
 0xFFu

	)

12884 
	#NVIC_IP_PRI8_SHIFT
 0

	)

12885 
	#NVIC_IP_PRI8
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI8_SHIFT
))&
NVIC_IP_PRI8_MASK
)

	)

12886 
	#NVIC_IP_PRI9_MASK
 0xFFu

	)

12887 
	#NVIC_IP_PRI9_SHIFT
 0

	)

12888 
	#NVIC_IP_PRI9
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI9_SHIFT
))&
NVIC_IP_PRI9_MASK
)

	)

12889 
	#NVIC_IP_PRI10_MASK
 0xFFu

	)

12890 
	#NVIC_IP_PRI10_SHIFT
 0

	)

12891 
	#NVIC_IP_PRI10
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI10_SHIFT
))&
NVIC_IP_PRI10_MASK
)

	)

12892 
	#NVIC_IP_PRI11_MASK
 0xFFu

	)

12893 
	#NVIC_IP_PRI11_SHIFT
 0

	)

12894 
	#NVIC_IP_PRI11
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI11_SHIFT
))&
NVIC_IP_PRI11_MASK
)

	)

12895 
	#NVIC_IP_PRI12_MASK
 0xFFu

	)

12896 
	#NVIC_IP_PRI12_SHIFT
 0

	)

12897 
	#NVIC_IP_PRI12
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI12_SHIFT
))&
NVIC_IP_PRI12_MASK
)

	)

12898 
	#NVIC_IP_PRI13_MASK
 0xFFu

	)

12899 
	#NVIC_IP_PRI13_SHIFT
 0

	)

12900 
	#NVIC_IP_PRI13
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI13_SHIFT
))&
NVIC_IP_PRI13_MASK
)

	)

12901 
	#NVIC_IP_PRI14_MASK
 0xFFu

	)

12902 
	#NVIC_IP_PRI14_SHIFT
 0

	)

12903 
	#NVIC_IP_PRI14
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI14_SHIFT
))&
NVIC_IP_PRI14_MASK
)

	)

12904 
	#NVIC_IP_PRI15_MASK
 0xFFu

	)

12905 
	#NVIC_IP_PRI15_SHIFT
 0

	)

12906 
	#NVIC_IP_PRI15
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI15_SHIFT
))&
NVIC_IP_PRI15_MASK
)

	)

12907 
	#NVIC_IP_PRI16_MASK
 0xFFu

	)

12908 
	#NVIC_IP_PRI16_SHIFT
 0

	)

12909 
	#NVIC_IP_PRI16
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI16_SHIFT
))&
NVIC_IP_PRI16_MASK
)

	)

12910 
	#NVIC_IP_PRI17_MASK
 0xFFu

	)

12911 
	#NVIC_IP_PRI17_SHIFT
 0

	)

12912 
	#NVIC_IP_PRI17
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI17_SHIFT
))&
NVIC_IP_PRI17_MASK
)

	)

12913 
	#NVIC_IP_PRI18_MASK
 0xFFu

	)

12914 
	#NVIC_IP_PRI18_SHIFT
 0

	)

12915 
	#NVIC_IP_PRI18
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI18_SHIFT
))&
NVIC_IP_PRI18_MASK
)

	)

12916 
	#NVIC_IP_PRI19_MASK
 0xFFu

	)

12917 
	#NVIC_IP_PRI19_SHIFT
 0

	)

12918 
	#NVIC_IP_PRI19
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI19_SHIFT
))&
NVIC_IP_PRI19_MASK
)

	)

12919 
	#NVIC_IP_PRI20_MASK
 0xFFu

	)

12920 
	#NVIC_IP_PRI20_SHIFT
 0

	)

12921 
	#NVIC_IP_PRI20
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI20_SHIFT
))&
NVIC_IP_PRI20_MASK
)

	)

12922 
	#NVIC_IP_PRI21_MASK
 0xFFu

	)

12923 
	#NVIC_IP_PRI21_SHIFT
 0

	)

12924 
	#NVIC_IP_PRI21
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI21_SHIFT
))&
NVIC_IP_PRI21_MASK
)

	)

12925 
	#NVIC_IP_PRI22_MASK
 0xFFu

	)

12926 
	#NVIC_IP_PRI22_SHIFT
 0

	)

12927 
	#NVIC_IP_PRI22
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI22_SHIFT
))&
NVIC_IP_PRI22_MASK
)

	)

12928 
	#NVIC_IP_PRI23_MASK
 0xFFu

	)

12929 
	#NVIC_IP_PRI23_SHIFT
 0

	)

12930 
	#NVIC_IP_PRI23
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI23_SHIFT
))&
NVIC_IP_PRI23_MASK
)

	)

12931 
	#NVIC_IP_PRI24_MASK
 0xFFu

	)

12932 
	#NVIC_IP_PRI24_SHIFT
 0

	)

12933 
	#NVIC_IP_PRI24
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI24_SHIFT
))&
NVIC_IP_PRI24_MASK
)

	)

12934 
	#NVIC_IP_PRI25_MASK
 0xFFu

	)

12935 
	#NVIC_IP_PRI25_SHIFT
 0

	)

12936 
	#NVIC_IP_PRI25
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI25_SHIFT
))&
NVIC_IP_PRI25_MASK
)

	)

12937 
	#NVIC_IP_PRI26_MASK
 0xFFu

	)

12938 
	#NVIC_IP_PRI26_SHIFT
 0

	)

12939 
	#NVIC_IP_PRI26
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI26_SHIFT
))&
NVIC_IP_PRI26_MASK
)

	)

12940 
	#NVIC_IP_PRI27_MASK
 0xFFu

	)

12941 
	#NVIC_IP_PRI27_SHIFT
 0

	)

12942 
	#NVIC_IP_PRI27
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI27_SHIFT
))&
NVIC_IP_PRI27_MASK
)

	)

12943 
	#NVIC_IP_PRI28_MASK
 0xFFu

	)

12944 
	#NVIC_IP_PRI28_SHIFT
 0

	)

12945 
	#NVIC_IP_PRI28
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI28_SHIFT
))&
NVIC_IP_PRI28_MASK
)

	)

12946 
	#NVIC_IP_PRI29_MASK
 0xFFu

	)

12947 
	#NVIC_IP_PRI29_SHIFT
 0

	)

12948 
	#NVIC_IP_PRI29
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI29_SHIFT
))&
NVIC_IP_PRI29_MASK
)

	)

12949 
	#NVIC_IP_PRI30_MASK
 0xFFu

	)

12950 
	#NVIC_IP_PRI30_SHIFT
 0

	)

12951 
	#NVIC_IP_PRI30
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI30_SHIFT
))&
NVIC_IP_PRI30_MASK
)

	)

12952 
	#NVIC_IP_PRI31_MASK
 0xFFu

	)

12953 
	#NVIC_IP_PRI31_SHIFT
 0

	)

12954 
	#NVIC_IP_PRI31
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI31_SHIFT
))&
NVIC_IP_PRI31_MASK
)

	)

12955 
	#NVIC_IP_PRI32_MASK
 0xFFu

	)

12956 
	#NVIC_IP_PRI32_SHIFT
 0

	)

12957 
	#NVIC_IP_PRI32
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI32_SHIFT
))&
NVIC_IP_PRI32_MASK
)

	)

12958 
	#NVIC_IP_PRI33_MASK
 0xFFu

	)

12959 
	#NVIC_IP_PRI33_SHIFT
 0

	)

12960 
	#NVIC_IP_PRI33
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI33_SHIFT
))&
NVIC_IP_PRI33_MASK
)

	)

12961 
	#NVIC_IP_PRI34_MASK
 0xFFu

	)

12962 
	#NVIC_IP_PRI34_SHIFT
 0

	)

12963 
	#NVIC_IP_PRI34
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI34_SHIFT
))&
NVIC_IP_PRI34_MASK
)

	)

12964 
	#NVIC_IP_PRI35_MASK
 0xFFu

	)

12965 
	#NVIC_IP_PRI35_SHIFT
 0

	)

12966 
	#NVIC_IP_PRI35
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI35_SHIFT
))&
NVIC_IP_PRI35_MASK
)

	)

12967 
	#NVIC_IP_PRI36_MASK
 0xFFu

	)

12968 
	#NVIC_IP_PRI36_SHIFT
 0

	)

12969 
	#NVIC_IP_PRI36
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI36_SHIFT
))&
NVIC_IP_PRI36_MASK
)

	)

12970 
	#NVIC_IP_PRI37_MASK
 0xFFu

	)

12971 
	#NVIC_IP_PRI37_SHIFT
 0

	)

12972 
	#NVIC_IP_PRI37
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI37_SHIFT
))&
NVIC_IP_PRI37_MASK
)

	)

12973 
	#NVIC_IP_PRI38_MASK
 0xFFu

	)

12974 
	#NVIC_IP_PRI38_SHIFT
 0

	)

12975 
	#NVIC_IP_PRI38
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI38_SHIFT
))&
NVIC_IP_PRI38_MASK
)

	)

12976 
	#NVIC_IP_PRI39_MASK
 0xFFu

	)

12977 
	#NVIC_IP_PRI39_SHIFT
 0

	)

12978 
	#NVIC_IP_PRI39
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI39_SHIFT
))&
NVIC_IP_PRI39_MASK
)

	)

12979 
	#NVIC_IP_PRI40_MASK
 0xFFu

	)

12980 
	#NVIC_IP_PRI40_SHIFT
 0

	)

12981 
	#NVIC_IP_PRI40
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI40_SHIFT
))&
NVIC_IP_PRI40_MASK
)

	)

12982 
	#NVIC_IP_PRI41_MASK
 0xFFu

	)

12983 
	#NVIC_IP_PRI41_SHIFT
 0

	)

12984 
	#NVIC_IP_PRI41
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI41_SHIFT
))&
NVIC_IP_PRI41_MASK
)

	)

12985 
	#NVIC_IP_PRI42_MASK
 0xFFu

	)

12986 
	#NVIC_IP_PRI42_SHIFT
 0

	)

12987 
	#NVIC_IP_PRI42
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI42_SHIFT
))&
NVIC_IP_PRI42_MASK
)

	)

12988 
	#NVIC_IP_PRI43_MASK
 0xFFu

	)

12989 
	#NVIC_IP_PRI43_SHIFT
 0

	)

12990 
	#NVIC_IP_PRI43
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI43_SHIFT
))&
NVIC_IP_PRI43_MASK
)

	)

12991 
	#NVIC_IP_PRI44_MASK
 0xFFu

	)

12992 
	#NVIC_IP_PRI44_SHIFT
 0

	)

12993 
	#NVIC_IP_PRI44
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI44_SHIFT
))&
NVIC_IP_PRI44_MASK
)

	)

12994 
	#NVIC_IP_PRI45_MASK
 0xFFu

	)

12995 
	#NVIC_IP_PRI45_SHIFT
 0

	)

12996 
	#NVIC_IP_PRI45
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI45_SHIFT
))&
NVIC_IP_PRI45_MASK
)

	)

12997 
	#NVIC_IP_PRI46_MASK
 0xFFu

	)

12998 
	#NVIC_IP_PRI46_SHIFT
 0

	)

12999 
	#NVIC_IP_PRI46
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI46_SHIFT
))&
NVIC_IP_PRI46_MASK
)

	)

13000 
	#NVIC_IP_PRI47_MASK
 0xFFu

	)

13001 
	#NVIC_IP_PRI47_SHIFT
 0

	)

13002 
	#NVIC_IP_PRI47
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI47_SHIFT
))&
NVIC_IP_PRI47_MASK
)

	)

13003 
	#NVIC_IP_PRI48_MASK
 0xFFu

	)

13004 
	#NVIC_IP_PRI48_SHIFT
 0

	)

13005 
	#NVIC_IP_PRI48
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI48_SHIFT
))&
NVIC_IP_PRI48_MASK
)

	)

13006 
	#NVIC_IP_PRI49_MASK
 0xFFu

	)

13007 
	#NVIC_IP_PRI49_SHIFT
 0

	)

13008 
	#NVIC_IP_PRI49
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI49_SHIFT
))&
NVIC_IP_PRI49_MASK
)

	)

13009 
	#NVIC_IP_PRI50_MASK
 0xFFu

	)

13010 
	#NVIC_IP_PRI50_SHIFT
 0

	)

13011 
	#NVIC_IP_PRI50
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI50_SHIFT
))&
NVIC_IP_PRI50_MASK
)

	)

13012 
	#NVIC_IP_PRI51_MASK
 0xFFu

	)

13013 
	#NVIC_IP_PRI51_SHIFT
 0

	)

13014 
	#NVIC_IP_PRI51
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI51_SHIFT
))&
NVIC_IP_PRI51_MASK
)

	)

13015 
	#NVIC_IP_PRI52_MASK
 0xFFu

	)

13016 
	#NVIC_IP_PRI52_SHIFT
 0

	)

13017 
	#NVIC_IP_PRI52
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI52_SHIFT
))&
NVIC_IP_PRI52_MASK
)

	)

13018 
	#NVIC_IP_PRI53_MASK
 0xFFu

	)

13019 
	#NVIC_IP_PRI53_SHIFT
 0

	)

13020 
	#NVIC_IP_PRI53
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI53_SHIFT
))&
NVIC_IP_PRI53_MASK
)

	)

13021 
	#NVIC_IP_PRI54_MASK
 0xFFu

	)

13022 
	#NVIC_IP_PRI54_SHIFT
 0

	)

13023 
	#NVIC_IP_PRI54
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI54_SHIFT
))&
NVIC_IP_PRI54_MASK
)

	)

13024 
	#NVIC_IP_PRI55_MASK
 0xFFu

	)

13025 
	#NVIC_IP_PRI55_SHIFT
 0

	)

13026 
	#NVIC_IP_PRI55
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI55_SHIFT
))&
NVIC_IP_PRI55_MASK
)

	)

13027 
	#NVIC_IP_PRI56_MASK
 0xFFu

	)

13028 
	#NVIC_IP_PRI56_SHIFT
 0

	)

13029 
	#NVIC_IP_PRI56
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI56_SHIFT
))&
NVIC_IP_PRI56_MASK
)

	)

13030 
	#NVIC_IP_PRI57_MASK
 0xFFu

	)

13031 
	#NVIC_IP_PRI57_SHIFT
 0

	)

13032 
	#NVIC_IP_PRI57
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI57_SHIFT
))&
NVIC_IP_PRI57_MASK
)

	)

13033 
	#NVIC_IP_PRI58_MASK
 0xFFu

	)

13034 
	#NVIC_IP_PRI58_SHIFT
 0

	)

13035 
	#NVIC_IP_PRI58
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI58_SHIFT
))&
NVIC_IP_PRI58_MASK
)

	)

13036 
	#NVIC_IP_PRI59_MASK
 0xFFu

	)

13037 
	#NVIC_IP_PRI59_SHIFT
 0

	)

13038 
	#NVIC_IP_PRI59
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI59_SHIFT
))&
NVIC_IP_PRI59_MASK
)

	)

13039 
	#NVIC_IP_PRI60_MASK
 0xFFu

	)

13040 
	#NVIC_IP_PRI60_SHIFT
 0

	)

13041 
	#NVIC_IP_PRI60
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI60_SHIFT
))&
NVIC_IP_PRI60_MASK
)

	)

13042 
	#NVIC_IP_PRI61_MASK
 0xFFu

	)

13043 
	#NVIC_IP_PRI61_SHIFT
 0

	)

13044 
	#NVIC_IP_PRI61
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI61_SHIFT
))&
NVIC_IP_PRI61_MASK
)

	)

13045 
	#NVIC_IP_PRI62_MASK
 0xFFu

	)

13046 
	#NVIC_IP_PRI62_SHIFT
 0

	)

13047 
	#NVIC_IP_PRI62
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI62_SHIFT
))&
NVIC_IP_PRI62_MASK
)

	)

13048 
	#NVIC_IP_PRI63_MASK
 0xFFu

	)

13049 
	#NVIC_IP_PRI63_SHIFT
 0

	)

13050 
	#NVIC_IP_PRI63
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI63_SHIFT
))&
NVIC_IP_PRI63_MASK
)

	)

13051 
	#NVIC_IP_PRI64_MASK
 0xFFu

	)

13052 
	#NVIC_IP_PRI64_SHIFT
 0

	)

13053 
	#NVIC_IP_PRI64
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI64_SHIFT
))&
NVIC_IP_PRI64_MASK
)

	)

13054 
	#NVIC_IP_PRI65_MASK
 0xFFu

	)

13055 
	#NVIC_IP_PRI65_SHIFT
 0

	)

13056 
	#NVIC_IP_PRI65
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI65_SHIFT
))&
NVIC_IP_PRI65_MASK
)

	)

13057 
	#NVIC_IP_PRI66_MASK
 0xFFu

	)

13058 
	#NVIC_IP_PRI66_SHIFT
 0

	)

13059 
	#NVIC_IP_PRI66
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI66_SHIFT
))&
NVIC_IP_PRI66_MASK
)

	)

13060 
	#NVIC_IP_PRI67_MASK
 0xFFu

	)

13061 
	#NVIC_IP_PRI67_SHIFT
 0

	)

13062 
	#NVIC_IP_PRI67
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI67_SHIFT
))&
NVIC_IP_PRI67_MASK
)

	)

13063 
	#NVIC_IP_PRI68_MASK
 0xFFu

	)

13064 
	#NVIC_IP_PRI68_SHIFT
 0

	)

13065 
	#NVIC_IP_PRI68
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI68_SHIFT
))&
NVIC_IP_PRI68_MASK
)

	)

13066 
	#NVIC_IP_PRI69_MASK
 0xFFu

	)

13067 
	#NVIC_IP_PRI69_SHIFT
 0

	)

13068 
	#NVIC_IP_PRI69
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI69_SHIFT
))&
NVIC_IP_PRI69_MASK
)

	)

13069 
	#NVIC_IP_PRI70_MASK
 0xFFu

	)

13070 
	#NVIC_IP_PRI70_SHIFT
 0

	)

13071 
	#NVIC_IP_PRI70
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI70_SHIFT
))&
NVIC_IP_PRI70_MASK
)

	)

13072 
	#NVIC_IP_PRI71_MASK
 0xFFu

	)

13073 
	#NVIC_IP_PRI71_SHIFT
 0

	)

13074 
	#NVIC_IP_PRI71
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI71_SHIFT
))&
NVIC_IP_PRI71_MASK
)

	)

13075 
	#NVIC_IP_PRI72_MASK
 0xFFu

	)

13076 
	#NVIC_IP_PRI72_SHIFT
 0

	)

13077 
	#NVIC_IP_PRI72
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI72_SHIFT
))&
NVIC_IP_PRI72_MASK
)

	)

13078 
	#NVIC_IP_PRI73_MASK
 0xFFu

	)

13079 
	#NVIC_IP_PRI73_SHIFT
 0

	)

13080 
	#NVIC_IP_PRI73
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI73_SHIFT
))&
NVIC_IP_PRI73_MASK
)

	)

13081 
	#NVIC_IP_PRI74_MASK
 0xFFu

	)

13082 
	#NVIC_IP_PRI74_SHIFT
 0

	)

13083 
	#NVIC_IP_PRI74
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI74_SHIFT
))&
NVIC_IP_PRI74_MASK
)

	)

13084 
	#NVIC_IP_PRI75_MASK
 0xFFu

	)

13085 
	#NVIC_IP_PRI75_SHIFT
 0

	)

13086 
	#NVIC_IP_PRI75
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI75_SHIFT
))&
NVIC_IP_PRI75_MASK
)

	)

13087 
	#NVIC_IP_PRI76_MASK
 0xFFu

	)

13088 
	#NVIC_IP_PRI76_SHIFT
 0

	)

13089 
	#NVIC_IP_PRI76
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI76_SHIFT
))&
NVIC_IP_PRI76_MASK
)

	)

13090 
	#NVIC_IP_PRI77_MASK
 0xFFu

	)

13091 
	#NVIC_IP_PRI77_SHIFT
 0

	)

13092 
	#NVIC_IP_PRI77
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI77_SHIFT
))&
NVIC_IP_PRI77_MASK
)

	)

13093 
	#NVIC_IP_PRI78_MASK
 0xFFu

	)

13094 
	#NVIC_IP_PRI78_SHIFT
 0

	)

13095 
	#NVIC_IP_PRI78
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI78_SHIFT
))&
NVIC_IP_PRI78_MASK
)

	)

13096 
	#NVIC_IP_PRI79_MASK
 0xFFu

	)

13097 
	#NVIC_IP_PRI79_SHIFT
 0

	)

13098 
	#NVIC_IP_PRI79
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI79_SHIFT
))&
NVIC_IP_PRI79_MASK
)

	)

13099 
	#NVIC_IP_PRI80_MASK
 0xFFu

	)

13100 
	#NVIC_IP_PRI80_SHIFT
 0

	)

13101 
	#NVIC_IP_PRI80
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI80_SHIFT
))&
NVIC_IP_PRI80_MASK
)

	)

13102 
	#NVIC_IP_PRI81_MASK
 0xFFu

	)

13103 
	#NVIC_IP_PRI81_SHIFT
 0

	)

13104 
	#NVIC_IP_PRI81
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI81_SHIFT
))&
NVIC_IP_PRI81_MASK
)

	)

13105 
	#NVIC_IP_PRI82_MASK
 0xFFu

	)

13106 
	#NVIC_IP_PRI82_SHIFT
 0

	)

13107 
	#NVIC_IP_PRI82
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI82_SHIFT
))&
NVIC_IP_PRI82_MASK
)

	)

13108 
	#NVIC_IP_PRI83_MASK
 0xFFu

	)

13109 
	#NVIC_IP_PRI83_SHIFT
 0

	)

13110 
	#NVIC_IP_PRI83
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI83_SHIFT
))&
NVIC_IP_PRI83_MASK
)

	)

13111 
	#NVIC_IP_PRI84_MASK
 0xFFu

	)

13112 
	#NVIC_IP_PRI84_SHIFT
 0

	)

13113 
	#NVIC_IP_PRI84
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI84_SHIFT
))&
NVIC_IP_PRI84_MASK
)

	)

13114 
	#NVIC_IP_PRI85_MASK
 0xFFu

	)

13115 
	#NVIC_IP_PRI85_SHIFT
 0

	)

13116 
	#NVIC_IP_PRI85
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI85_SHIFT
))&
NVIC_IP_PRI85_MASK
)

	)

13117 
	#NVIC_IP_PRI86_MASK
 0xFFu

	)

13118 
	#NVIC_IP_PRI86_SHIFT
 0

	)

13119 
	#NVIC_IP_PRI86
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI86_SHIFT
))&
NVIC_IP_PRI86_MASK
)

	)

13120 
	#NVIC_IP_PRI87_MASK
 0xFFu

	)

13121 
	#NVIC_IP_PRI87_SHIFT
 0

	)

13122 
	#NVIC_IP_PRI87
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI87_SHIFT
))&
NVIC_IP_PRI87_MASK
)

	)

13123 
	#NVIC_IP_PRI88_MASK
 0xFFu

	)

13124 
	#NVIC_IP_PRI88_SHIFT
 0

	)

13125 
	#NVIC_IP_PRI88
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI88_SHIFT
))&
NVIC_IP_PRI88_MASK
)

	)

13126 
	#NVIC_IP_PRI89_MASK
 0xFFu

	)

13127 
	#NVIC_IP_PRI89_SHIFT
 0

	)

13128 
	#NVIC_IP_PRI89
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI89_SHIFT
))&
NVIC_IP_PRI89_MASK
)

	)

13129 
	#NVIC_IP_PRI90_MASK
 0xFFu

	)

13130 
	#NVIC_IP_PRI90_SHIFT
 0

	)

13131 
	#NVIC_IP_PRI90
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI90_SHIFT
))&
NVIC_IP_PRI90_MASK
)

	)

13132 
	#NVIC_IP_PRI91_MASK
 0xFFu

	)

13133 
	#NVIC_IP_PRI91_SHIFT
 0

	)

13134 
	#NVIC_IP_PRI91
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI91_SHIFT
))&
NVIC_IP_PRI91_MASK
)

	)

13135 
	#NVIC_IP_PRI92_MASK
 0xFFu

	)

13136 
	#NVIC_IP_PRI92_SHIFT
 0

	)

13137 
	#NVIC_IP_PRI92
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI92_SHIFT
))&
NVIC_IP_PRI92_MASK
)

	)

13138 
	#NVIC_IP_PRI93_MASK
 0xFFu

	)

13139 
	#NVIC_IP_PRI93_SHIFT
 0

	)

13140 
	#NVIC_IP_PRI93
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI93_SHIFT
))&
NVIC_IP_PRI93_MASK
)

	)

13141 
	#NVIC_IP_PRI94_MASK
 0xFFu

	)

13142 
	#NVIC_IP_PRI94_SHIFT
 0

	)

13143 
	#NVIC_IP_PRI94
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI94_SHIFT
))&
NVIC_IP_PRI94_MASK
)

	)

13144 
	#NVIC_IP_PRI95_MASK
 0xFFu

	)

13145 
	#NVIC_IP_PRI95_SHIFT
 0

	)

13146 
	#NVIC_IP_PRI95
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI95_SHIFT
))&
NVIC_IP_PRI95_MASK
)

	)

13147 
	#NVIC_IP_PRI96_MASK
 0xFFu

	)

13148 
	#NVIC_IP_PRI96_SHIFT
 0

	)

13149 
	#NVIC_IP_PRI96
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI96_SHIFT
))&
NVIC_IP_PRI96_MASK
)

	)

13150 
	#NVIC_IP_PRI97_MASK
 0xFFu

	)

13151 
	#NVIC_IP_PRI97_SHIFT
 0

	)

13152 
	#NVIC_IP_PRI97
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI97_SHIFT
))&
NVIC_IP_PRI97_MASK
)

	)

13153 
	#NVIC_IP_PRI98_MASK
 0xFFu

	)

13154 
	#NVIC_IP_PRI98_SHIFT
 0

	)

13155 
	#NVIC_IP_PRI98
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI98_SHIFT
))&
NVIC_IP_PRI98_MASK
)

	)

13156 
	#NVIC_IP_PRI99_MASK
 0xFFu

	)

13157 
	#NVIC_IP_PRI99_SHIFT
 0

	)

13158 
	#NVIC_IP_PRI99
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI99_SHIFT
))&
NVIC_IP_PRI99_MASK
)

	)

13159 
	#NVIC_IP_PRI100_MASK
 0xFFu

	)

13160 
	#NVIC_IP_PRI100_SHIFT
 0

	)

13161 
	#NVIC_IP_PRI100
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI100_SHIFT
))&
NVIC_IP_PRI100_MASK
)

	)

13162 
	#NVIC_IP_PRI101_MASK
 0xFFu

	)

13163 
	#NVIC_IP_PRI101_SHIFT
 0

	)

13164 
	#NVIC_IP_PRI101
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI101_SHIFT
))&
NVIC_IP_PRI101_MASK
)

	)

13165 
	#NVIC_IP_PRI102_MASK
 0xFFu

	)

13166 
	#NVIC_IP_PRI102_SHIFT
 0

	)

13167 
	#NVIC_IP_PRI102
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI102_SHIFT
))&
NVIC_IP_PRI102_MASK
)

	)

13168 
	#NVIC_IP_PRI103_MASK
 0xFFu

	)

13169 
	#NVIC_IP_PRI103_SHIFT
 0

	)

13170 
	#NVIC_IP_PRI103
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI103_SHIFT
))&
NVIC_IP_PRI103_MASK
)

	)

13171 
	#NVIC_IP_PRI104_MASK
 0xFFu

	)

13172 
	#NVIC_IP_PRI104_SHIFT
 0

	)

13173 
	#NVIC_IP_PRI104
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI104_SHIFT
))&
NVIC_IP_PRI104_MASK
)

	)

13174 
	#NVIC_IP_PRI105_MASK
 0xFFu

	)

13175 
	#NVIC_IP_PRI105_SHIFT
 0

	)

13176 
	#NVIC_IP_PRI105
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI105_SHIFT
))&
NVIC_IP_PRI105_MASK
)

	)

13178 
	#NVIC_STIR_INTID_MASK
 0x1FFu

	)

13179 
	#NVIC_STIR_INTID_SHIFT
 0

	)

13180 
	#NVIC_STIR_INTID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_STIR_INTID_SHIFT
))&
NVIC_STIR_INTID_MASK
)

	)

13189 
	#NVIC_BASE_PTR
 ((
NVIC_MemM­PŒ
)0xE000E100u)

	)

13191 
	#NVIC_BASE_PTRS
 { 
NVIC_BASE_PTR
 }

	)

13205 
	#NVICISER0
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,0)

	)

13206 
	#NVICISER1
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,1)

	)

13207 
	#NVICISER2
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,2)

	)

13208 
	#NVICISER3
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,3)

	)

13209 
	#NVICICER0
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,0)

	)

13210 
	#NVICICER1
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,1)

	)

13211 
	#NVICICER2
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,2)

	)

13212 
	#NVICICER3
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,3)

	)

13213 
	#NVICISPR0
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,0)

	)

13214 
	#NVICISPR1
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,1)

	)

13215 
	#NVICISPR2
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,2)

	)

13216 
	#NVICISPR3
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,3)

	)

13217 
	#NVICICPR0
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,0)

	)

13218 
	#NVICICPR1
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,1)

	)

13219 
	#NVICICPR2
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,2)

	)

13220 
	#NVICICPR3
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,3)

	)

13221 
	#NVICIABR0
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,0)

	)

13222 
	#NVICIABR1
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,1)

	)

13223 
	#NVICIABR2
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,2)

	)

13224 
	#NVICIABR3
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,3)

	)

13225 
	#NVICIP0
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,0)

	)

13226 
	#NVICIP1
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,1)

	)

13227 
	#NVICIP2
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,2)

	)

13228 
	#NVICIP3
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,3)

	)

13229 
	#NVICIP4
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,4)

	)

13230 
	#NVICIP5
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,5)

	)

13231 
	#NVICIP6
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,6)

	)

13232 
	#NVICIP7
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,7)

	)

13233 
	#NVICIP8
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,8)

	)

13234 
	#NVICIP9
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,9)

	)

13235 
	#NVICIP10
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,10)

	)

13236 
	#NVICIP11
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,11)

	)

13237 
	#NVICIP12
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,12)

	)

13238 
	#NVICIP13
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,13)

	)

13239 
	#NVICIP14
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,14)

	)

13240 
	#NVICIP15
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,15)

	)

13241 
	#NVICIP16
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,16)

	)

13242 
	#NVICIP17
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,17)

	)

13243 
	#NVICIP18
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,18)

	)

13244 
	#NVICIP19
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,19)

	)

13245 
	#NVICIP20
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,20)

	)

13246 
	#NVICIP21
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,21)

	)

13247 
	#NVICIP22
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,22)

	)

13248 
	#NVICIP23
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,23)

	)

13249 
	#NVICIP24
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,24)

	)

13250 
	#NVICIP25
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,25)

	)

13251 
	#NVICIP26
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,26)

	)

13252 
	#NVICIP27
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,27)

	)

13253 
	#NVICIP28
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,28)

	)

13254 
	#NVICIP29
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,29)

	)

13255 
	#NVICIP30
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,30)

	)

13256 
	#NVICIP31
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,31)

	)

13257 
	#NVICIP32
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,32)

	)

13258 
	#NVICIP33
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,33)

	)

13259 
	#NVICIP34
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,34)

	)

13260 
	#NVICIP35
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,35)

	)

13261 
	#NVICIP36
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,36)

	)

13262 
	#NVICIP37
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,37)

	)

13263 
	#NVICIP38
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,38)

	)

13264 
	#NVICIP39
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,39)

	)

13265 
	#NVICIP40
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,40)

	)

13266 
	#NVICIP41
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,41)

	)

13267 
	#NVICIP42
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,42)

	)

13268 
	#NVICIP43
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,43)

	)

13269 
	#NVICIP44
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,44)

	)

13270 
	#NVICIP45
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,45)

	)

13271 
	#NVICIP46
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,46)

	)

13272 
	#NVICIP47
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,47)

	)

13273 
	#NVICIP48
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,48)

	)

13274 
	#NVICIP49
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,49)

	)

13275 
	#NVICIP50
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,50)

	)

13276 
	#NVICIP51
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,51)

	)

13277 
	#NVICIP52
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,52)

	)

13278 
	#NVICIP53
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,53)

	)

13279 
	#NVICIP54
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,54)

	)

13280 
	#NVICIP55
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,55)

	)

13281 
	#NVICIP56
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,56)

	)

13282 
	#NVICIP57
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,57)

	)

13283 
	#NVICIP58
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,58)

	)

13284 
	#NVICIP59
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,59)

	)

13285 
	#NVICIP60
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,60)

	)

13286 
	#NVICIP61
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,61)

	)

13287 
	#NVICIP62
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,62)

	)

13288 
	#NVICIP63
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,63)

	)

13289 
	#NVICIP64
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,64)

	)

13290 
	#NVICIP65
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,65)

	)

13291 
	#NVICIP66
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,66)

	)

13292 
	#NVICIP67
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,67)

	)

13293 
	#NVICIP68
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,68)

	)

13294 
	#NVICIP69
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,69)

	)

13295 
	#NVICIP70
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,70)

	)

13296 
	#NVICIP71
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,71)

	)

13297 
	#NVICIP72
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,72)

	)

13298 
	#NVICIP73
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,73)

	)

13299 
	#NVICIP74
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,74)

	)

13300 
	#NVICIP75
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,75)

	)

13301 
	#NVICIP76
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,76)

	)

13302 
	#NVICIP77
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,77)

	)

13303 
	#NVICIP78
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,78)

	)

13304 
	#NVICIP79
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,79)

	)

13305 
	#NVICIP80
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,80)

	)

13306 
	#NVICIP81
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,81)

	)

13307 
	#NVICIP82
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,82)

	)

13308 
	#NVICIP83
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,83)

	)

13309 
	#NVICIP84
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,84)

	)

13310 
	#NVICIP85
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,85)

	)

13311 
	#NVICIP86
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,86)

	)

13312 
	#NVICIP87
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,87)

	)

13313 
	#NVICIP88
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,88)

	)

13314 
	#NVICIP89
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,89)

	)

13315 
	#NVICIP90
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,90)

	)

13316 
	#NVICIP91
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,91)

	)

13317 
	#NVICIP92
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,92)

	)

13318 
	#NVICIP93
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,93)

	)

13319 
	#NVICIP94
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,94)

	)

13320 
	#NVICIP95
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,95)

	)

13321 
	#NVICIP96
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,96)

	)

13322 
	#NVICIP97
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,97)

	)

13323 
	#NVICIP98
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,98)

	)

13324 
	#NVICIP99
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,99)

	)

13325 
	#NVICIP100
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,100)

	)

13326 
	#NVICIP101
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,101)

	)

13327 
	#NVICIP102
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,102)

	)

13328 
	#NVICIP103
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,103)

	)

13329 
	#NVICIP104
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,104)

	)

13330 
	#NVICIP105
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,105)

	)

13331 
	#NVICSTIR
 
	`NVIC_STIR_REG
(
NVIC_BASE_PTR
,0)

	)

13334 
	#NVIC_ISER
(
šdex
è
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,šdex)

	)

13335 
	#NVIC_ICER
(
šdex
è
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,šdex)

	)

13336 
	#NVIC_ISPR
(
šdex
è
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13337 
	#NVIC_ICPR
(
šdex
è
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13338 
	#NVIC_IABR
(
šdex
è
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13339 
	#NVIC_IP
(
šdex
è
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,šdex)

	)

13340 
	#NVIC_STIR
(
šdex
è
	`NVIC_STIR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13362 
	sOSC_MemM­
 {

13363 
ušt8_t
 
	mCR
;

13364 } vÞ©ž*
	tOSC_MemM­PŒ
;

13377 
	#OSC_CR_REG
(
ba£
è((ba£)->
CR
)

	)

13394 
	#OSC_CR_SC16P_MASK
 0x1u

	)

13395 
	#OSC_CR_SC16P_SHIFT
 0

	)

13396 
	#OSC_CR_SC8P_MASK
 0x2u

	)

13397 
	#OSC_CR_SC8P_SHIFT
 1

	)

13398 
	#OSC_CR_SC4P_MASK
 0x4u

	)

13399 
	#OSC_CR_SC4P_SHIFT
 2

	)

13400 
	#OSC_CR_SC2P_MASK
 0x8u

	)

13401 
	#OSC_CR_SC2P_SHIFT
 3

	)

13402 
	#OSC_CR_EREFSTEN_MASK
 0x20u

	)

13403 
	#OSC_CR_EREFSTEN_SHIFT
 5

	)

13404 
	#OSC_CR_ERCLKEN_MASK
 0x80u

	)

13405 
	#OSC_CR_ERCLKEN_SHIFT
 7

	)

13414 
	#OSC0_BASE_PTR
 ((
OSC_MemM­PŒ
)0x40065000u)

	)

13416 
	#OSC1_BASE_PTR
 ((
OSC_MemM­PŒ
)0x400E5000u)

	)

13418 
	#OSC_BASE_PTRS
 { 
OSC0_BASE_PTR
, 
OSC1_BASE_PTR
 }

	)

13432 
	#OSC0_CR
 
	`OSC_CR_REG
(
OSC0_BASE_PTR
)

	)

13434 
	#OSC1_CR
 
	`OSC_CR_REG
(
OSC1_BASE_PTR
)

	)

13456 
	sPDB_MemM­
 {

13457 
ušt32_t
 
	mSC
;

13458 
ušt32_t
 
	mMOD
;

13459 
ušt32_t
 
	mCNT
;

13460 
ušt32_t
 
	mIDLY
;

13462 
ušt32_t
 
	mC1
;

13463 
ušt32_t
 
	mS
;

13464 
ušt32_t
 
	mDLY
[2];

13465 
ušt8_t
 
	mRESERVED_0
[24];

13466 } 
	mCH
[4];

13467 
ušt8_t
 
	mRESERVED_0
[160];

13469 
ušt32_t
 
	mINTC
;

13470 
ušt32_t
 
	mINT
;

13471 } 
	mDAC
[2];

13472 
ušt8_t
 
	mRESERVED_1
[48];

13473 
ušt32_t
 
	mPOEN
;

13474 
ušt32_t
 
	mPODLY
[4];

13475 } vÞ©ž*
	tPDB_MemM­PŒ
;

13488 
	#PDB_SC_REG
(
ba£
è((ba£)->
SC
)

	)

13489 
	#PDB_MOD_REG
(
ba£
è((ba£)->
MOD
)

	)

13490 
	#PDB_CNT_REG
(
ba£
è((ba£)->
CNT
)

	)

13491 
	#PDB_IDLY_REG
(
ba£
è((ba£)->
IDLY
)

	)

13492 
	#PDB_C1_REG
(
ba£
,
šdex
è((ba£)->
CH
[šdex].
C1
)

	)

13493 
	#PDB_S_REG
(
ba£
,
šdex
è((ba£)->
CH
[šdex].
S
)

	)

13494 
	#PDB_DLY_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
CH
[šdex].
DLY
[šdex2])

	)

13495 
	#PDB_INTC_REG
(
ba£
,
šdex
è((ba£)->
DAC
[šdex].
INTC
)

	)

13496 
	#PDB_INT_REG
(
ba£
,
šdex
è((ba£)->
DAC
[šdex].
INT
)

	)

13497 
	#PDB_POEN_REG
(
ba£
è((ba£)->
POEN
)

	)

13498 
	#PDB_PODLY_REG
(
ba£
,
šdex
è((ba£)->
PODLY
[šdex])

	)

13515 
	#PDB_SC_LDOK_MASK
 0x1u

	)

13516 
	#PDB_SC_LDOK_SHIFT
 0

	)

13517 
	#PDB_SC_CONT_MASK
 0x2u

	)

13518 
	#PDB_SC_CONT_SHIFT
 1

	)

13519 
	#PDB_SC_MULT_MASK
 0xCu

	)

13520 
	#PDB_SC_MULT_SHIFT
 2

	)

13521 
	#PDB_SC_MULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_MULT_SHIFT
))&
PDB_SC_MULT_MASK
)

	)

13522 
	#PDB_SC_PDBIE_MASK
 0x20u

	)

13523 
	#PDB_SC_PDBIE_SHIFT
 5

	)

13524 
	#PDB_SC_PDBIF_MASK
 0x40u

	)

13525 
	#PDB_SC_PDBIF_SHIFT
 6

	)

13526 
	#PDB_SC_PDBEN_MASK
 0x80u

	)

13527 
	#PDB_SC_PDBEN_SHIFT
 7

	)

13528 
	#PDB_SC_TRGSEL_MASK
 0xF00u

	)

13529 
	#PDB_SC_TRGSEL_SHIFT
 8

	)

13530 
	#PDB_SC_TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_TRGSEL_SHIFT
))&
PDB_SC_TRGSEL_MASK
)

	)

13531 
	#PDB_SC_PRESCALER_MASK
 0x7000u

	)

13532 
	#PDB_SC_PRESCALER_SHIFT
 12

	)

13533 
	#PDB_SC_PRESCALER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_PRESCALER_SHIFT
))&
PDB_SC_PRESCALER_MASK
)

	)

13534 
	#PDB_SC_DMAEN_MASK
 0x8000u

	)

13535 
	#PDB_SC_DMAEN_SHIFT
 15

	)

13536 
	#PDB_SC_SWTRIG_MASK
 0x10000u

	)

13537 
	#PDB_SC_SWTRIG_SHIFT
 16

	)

13538 
	#PDB_SC_PDBEIE_MASK
 0x20000u

	)

13539 
	#PDB_SC_PDBEIE_SHIFT
 17

	)

13540 
	#PDB_SC_LDMOD_MASK
 0xC0000u

	)

13541 
	#PDB_SC_LDMOD_SHIFT
 18

	)

13542 
	#PDB_SC_LDMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_LDMOD_SHIFT
))&
PDB_SC_LDMOD_MASK
)

	)

13544 
	#PDB_MOD_MOD_MASK
 0xFFFFu

	)

13545 
	#PDB_MOD_MOD_SHIFT
 0

	)

13546 
	#PDB_MOD_MOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_MOD_MOD_SHIFT
))&
PDB_MOD_MOD_MASK
)

	)

13548 
	#PDB_CNT_CNT_MASK
 0xFFFFu

	)

13549 
	#PDB_CNT_CNT_SHIFT
 0

	)

13550 
	#PDB_CNT_CNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_CNT_CNT_SHIFT
))&
PDB_CNT_CNT_MASK
)

	)

13552 
	#PDB_IDLY_IDLY_MASK
 0xFFFFu

	)

13553 
	#PDB_IDLY_IDLY_SHIFT
 0

	)

13554 
	#PDB_IDLY_IDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_IDLY_IDLY_SHIFT
))&
PDB_IDLY_IDLY_MASK
)

	)

13556 
	#PDB_C1_EN_MASK
 0xFFu

	)

13557 
	#PDB_C1_EN_SHIFT
 0

	)

13558 
	#PDB_C1_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_EN_SHIFT
))&
PDB_C1_EN_MASK
)

	)

13559 
	#PDB_C1_TOS_MASK
 0xFF00u

	)

13560 
	#PDB_C1_TOS_SHIFT
 8

	)

13561 
	#PDB_C1_TOS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_TOS_SHIFT
))&
PDB_C1_TOS_MASK
)

	)

13562 
	#PDB_C1_BB_MASK
 0xFF0000u

	)

13563 
	#PDB_C1_BB_SHIFT
 16

	)

13564 
	#PDB_C1_BB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_BB_SHIFT
))&
PDB_C1_BB_MASK
)

	)

13566 
	#PDB_S_ERR_MASK
 0xFFu

	)

13567 
	#PDB_S_ERR_SHIFT
 0

	)

13568 
	#PDB_S_ERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_S_ERR_SHIFT
))&
PDB_S_ERR_MASK
)

	)

13569 
	#PDB_S_CF_MASK
 0xFF0000u

	)

13570 
	#PDB_S_CF_SHIFT
 16

	)

13571 
	#PDB_S_CF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_S_CF_SHIFT
))&
PDB_S_CF_MASK
)

	)

13573 
	#PDB_DLY_DLY_MASK
 0xFFFFu

	)

13574 
	#PDB_DLY_DLY_SHIFT
 0

	)

13575 
	#PDB_DLY_DLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_DLY_DLY_SHIFT
))&
PDB_DLY_DLY_MASK
)

	)

13577 
	#PDB_INTC_TOE_MASK
 0x1u

	)

13578 
	#PDB_INTC_TOE_SHIFT
 0

	)

13579 
	#PDB_INTC_EXT_MASK
 0x2u

	)

13580 
	#PDB_INTC_EXT_SHIFT
 1

	)

13582 
	#PDB_INT_INT_MASK
 0xFFFFu

	)

13583 
	#PDB_INT_INT_SHIFT
 0

	)

13584 
	#PDB_INT_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_INT_INT_SHIFT
))&
PDB_INT_INT_MASK
)

	)

13586 
	#PDB_POEN_POEN_MASK
 0xFFu

	)

13587 
	#PDB_POEN_POEN_SHIFT
 0

	)

13588 
	#PDB_POEN_POEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_POEN_POEN_SHIFT
))&
PDB_POEN_POEN_MASK
)

	)

13590 
	#PDB_PODLY_DLY2_MASK
 0xFFFFu

	)

13591 
	#PDB_PODLY_DLY2_SHIFT
 0

	)

13592 
	#PDB_PODLY_DLY2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_PODLY_DLY2_SHIFT
))&
PDB_PODLY_DLY2_MASK
)

	)

13593 
	#PDB_PODLY_DLY1_MASK
 0xFFFF0000u

	)

13594 
	#PDB_PODLY_DLY1_SHIFT
 16

	)

13595 
	#PDB_PODLY_DLY1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_PODLY_DLY1_SHIFT
))&
PDB_PODLY_DLY1_MASK
)

	)

13604 
	#PDB0_BASE_PTR
 ((
PDB_MemM­PŒ
)0x40036000u)

	)

13606 
	#PDB_BASE_PTRS
 { 
PDB0_BASE_PTR
 }

	)

13620 
	#PDB0_SC
 
	`PDB_SC_REG
(
PDB0_BASE_PTR
)

	)

13621 
	#PDB0_MOD
 
	`PDB_MOD_REG
(
PDB0_BASE_PTR
)

	)

13622 
	#PDB0_CNT
 
	`PDB_CNT_REG
(
PDB0_BASE_PTR
)

	)

13623 
	#PDB0_IDLY
 
	`PDB_IDLY_REG
(
PDB0_BASE_PTR
)

	)

13624 
	#PDB0_CH0C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,0)

	)

13625 
	#PDB0_CH0S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,0)

	)

13626 
	#PDB0_CH0DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,0,0)

	)

13627 
	#PDB0_CH0DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,0,1)

	)

13628 
	#PDB0_CH1C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,1)

	)

13629 
	#PDB0_CH1S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,1)

	)

13630 
	#PDB0_CH1DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,1,0)

	)

13631 
	#PDB0_CH1DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,1,1)

	)

13632 
	#PDB0_CH2C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,2)

	)

13633 
	#PDB0_CH2S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,2)

	)

13634 
	#PDB0_CH2DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,2,0)

	)

13635 
	#PDB0_CH2DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,2,1)

	)

13636 
	#PDB0_CH3C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,3)

	)

13637 
	#PDB0_CH3S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,3)

	)

13638 
	#PDB0_CH3DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,3,0)

	)

13639 
	#PDB0_CH3DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,3,1)

	)

13640 
	#PDB0_DACINTC0
 
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,0)

	)

13641 
	#PDB0_DACINT0
 
	`PDB_INT_REG
(
PDB0_BASE_PTR
,0)

	)

13642 
	#PDB0_DACINTC1
 
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,1)

	)

13643 
	#PDB0_DACINT1
 
	`PDB_INT_REG
(
PDB0_BASE_PTR
,1)

	)

13644 
	#PDB0_POEN
 
	`PDB_POEN_REG
(
PDB0_BASE_PTR
)

	)

13645 
	#PDB0_PO0DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,0)

	)

13646 
	#PDB0_PO1DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,1)

	)

13647 
	#PDB0_PO2DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,2)

	)

13648 
	#PDB0_PO3DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,3)

	)

13651 
	#PDB0_C1
(
šdex
è
	`PDB_C1_REG
(
PDB0_BASE_PTR
,šdex)

	)

13652 
	#PDB0_S
(
šdex
è
	`PDB_S_REG
(
PDB0_BASE_PTR
,šdex)

	)

13653 
	#PDB0_DLY
(
šdex
,
šdex2
è
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,šdex,šdex2)

	)

13654 
	#PDB0_INTC
(
šdex
è
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,šdex)

	)

13655 
	#PDB0_INT
(
šdex
è
	`PDB_INT_REG
(
PDB0_BASE_PTR
,šdex)

	)

13656 
	#PDB0_PODLY
(
šdex
è
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,šdex)

	)

13678 
	sPIT_MemM­
 {

13679 
ušt32_t
 
	mMCR
;

13680 
ušt8_t
 
	mRESERVED_0
[252];

13682 
ušt32_t
 
	mLDVAL
;

13683 
ušt32_t
 
	mCVAL
;

13684 
ušt32_t
 
	mTCTRL
;

13685 
ušt32_t
 
	mTFLG
;

13686 } 
	mCHANNEL
[4];

13687 } vÞ©ž*
	tPIT_MemM­PŒ
;

13700 
	#PIT_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

13701 
	#PIT_LDVAL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
LDVAL
)

	)

13702 
	#PIT_CVAL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
CVAL
)

	)

13703 
	#PIT_TCTRL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCTRL
)

	)

13704 
	#PIT_TFLG_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TFLG
)

	)

13721 
	#PIT_MCR_FRZ_MASK
 0x1u

	)

13722 
	#PIT_MCR_FRZ_SHIFT
 0

	)

13723 
	#PIT_MCR_MDIS_MASK
 0x2u

	)

13724 
	#PIT_MCR_MDIS_SHIFT
 1

	)

13726 
	#PIT_LDVAL_TSV_MASK
 0xFFFFFFFFu

	)

13727 
	#PIT_LDVAL_TSV_SHIFT
 0

	)

13728 
	#PIT_LDVAL_TSV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PIT_LDVAL_TSV_SHIFT
))&
PIT_LDVAL_TSV_MASK
)

	)

13730 
	#PIT_CVAL_TVL_MASK
 0xFFFFFFFFu

	)

13731 
	#PIT_CVAL_TVL_SHIFT
 0

	)

13732 
	#PIT_CVAL_TVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PIT_CVAL_TVL_SHIFT
))&
PIT_CVAL_TVL_MASK
)

	)

13734 
	#PIT_TCTRL_TEN_MASK
 0x1u

	)

13735 
	#PIT_TCTRL_TEN_SHIFT
 0

	)

13736 
	#PIT_TCTRL_TIE_MASK
 0x2u

	)

13737 
	#PIT_TCTRL_TIE_SHIFT
 1

	)

13739 
	#PIT_TFLG_TIF_MASK
 0x1u

	)

13740 
	#PIT_TFLG_TIF_SHIFT
 0

	)

13749 
	#PIT_BASE_PTR
 ((
PIT_MemM­PŒ
)0x40037000u)

	)

13751 
	#PIT_BASE_PTRS
 { 
PIT_BASE_PTR
 }

	)

13765 
	#PIT_MCR
 
	`PIT_MCR_REG
(
PIT_BASE_PTR
)

	)

13766 
	#PIT_LDVAL0
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,0)

	)

13767 
	#PIT_CVAL0
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,0)

	)

13768 
	#PIT_TCTRL0
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,0)

	)

13769 
	#PIT_TFLG0
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,0)

	)

13770 
	#PIT_LDVAL1
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,1)

	)

13771 
	#PIT_CVAL1
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,1)

	)

13772 
	#PIT_TCTRL1
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,1)

	)

13773 
	#PIT_TFLG1
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,1)

	)

13774 
	#PIT_LDVAL2
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,2)

	)

13775 
	#PIT_CVAL2
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,2)

	)

13776 
	#PIT_TCTRL2
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,2)

	)

13777 
	#PIT_TFLG2
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,2)

	)

13778 
	#PIT_LDVAL3
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,3)

	)

13779 
	#PIT_CVAL3
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,3)

	)

13780 
	#PIT_TCTRL3
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,3)

	)

13781 
	#PIT_TFLG3
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,3)

	)

13784 
	#PIT_LDVAL
(
šdex
è
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,šdex)

	)

13785 
	#PIT_CVAL
(
šdex
è
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,šdex)

	)

13786 
	#PIT_TCTRL
(
šdex
è
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,šdex)

	)

13787 
	#PIT_TFLG
(
šdex
è
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,šdex)

	)

13809 
	sPMC_MemM­
 {

13810 
ušt8_t
 
	mLVDSC1
;

13811 
ušt8_t
 
	mLVDSC2
;

13812 
ušt8_t
 
	mREGSC
;

13813 } vÞ©ž*
	tPMC_MemM­PŒ
;

13826 
	#PMC_LVDSC1_REG
(
ba£
è((ba£)->
LVDSC1
)

	)

13827 
	#PMC_LVDSC2_REG
(
ba£
è((ba£)->
LVDSC2
)

	)

13828 
	#PMC_REGSC_REG
(
ba£
è((ba£)->
REGSC
)

	)

13845 
	#PMC_LVDSC1_LVDV_MASK
 0x3u

	)

13846 
	#PMC_LVDSC1_LVDV_SHIFT
 0

	)

13847 
	#PMC_LVDSC1_LVDV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
PMC_LVDSC1_LVDV_SHIFT
))&
PMC_LVDSC1_LVDV_MASK
)

	)

13848 
	#PMC_LVDSC1_LVDRE_MASK
 0x10u

	)

13849 
	#PMC_LVDSC1_LVDRE_SHIFT
 4

	)

13850 
	#PMC_LVDSC1_LVDIE_MASK
 0x20u

	)

13851 
	#PMC_LVDSC1_LVDIE_SHIFT
 5

	)

13852 
	#PMC_LVDSC1_LVDACK_MASK
 0x40u

	)

13853 
	#PMC_LVDSC1_LVDACK_SHIFT
 6

	)

13854 
	#PMC_LVDSC1_LVDF_MASK
 0x80u

	)

13855 
	#PMC_LVDSC1_LVDF_SHIFT
 7

	)

13857 
	#PMC_LVDSC2_LVWV_MASK
 0x3u

	)

13858 
	#PMC_LVDSC2_LVWV_SHIFT
 0

	)

13859 
	#PMC_LVDSC2_LVWV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
PMC_LVDSC2_LVWV_SHIFT
))&
PMC_LVDSC2_LVWV_MASK
)

	)

13860 
	#PMC_LVDSC2_LVWIE_MASK
 0x20u

	)

13861 
	#PMC_LVDSC2_LVWIE_SHIFT
 5

	)

13862 
	#PMC_LVDSC2_LVWACK_MASK
 0x40u

	)

13863 
	#PMC_LVDSC2_LVWACK_SHIFT
 6

	)

13864 
	#PMC_LVDSC2_LVWF_MASK
 0x80u

	)

13865 
	#PMC_LVDSC2_LVWF_SHIFT
 7

	)

13867 
	#PMC_REGSC_BGBE_MASK
 0x1u

	)

13868 
	#PMC_REGSC_BGBE_SHIFT
 0

	)

13869 
	#PMC_REGSC_REGONS_MASK
 0x4u

	)

13870 
	#PMC_REGSC_REGONS_SHIFT
 2

	)

13871 
	#PMC_REGSC_ACKISO_MASK
 0x8u

	)

13872 
	#PMC_REGSC_ACKISO_SHIFT
 3

	)

13881 
	#PMC_BASE_PTR
 ((
PMC_MemM­PŒ
)0x4007D000u)

	)

13883 
	#PMC_BASE_PTRS
 { 
PMC_BASE_PTR
 }

	)

13897 
	#PMC_LVDSC1
 
	`PMC_LVDSC1_REG
(
PMC_BASE_PTR
)

	)

13898 
	#PMC_LVDSC2
 
	`PMC_LVDSC2_REG
(
PMC_BASE_PTR
)

	)

13899 
	#PMC_REGSC
 
	`PMC_REGSC_REG
(
PMC_BASE_PTR
)

	)

13921 
	sPORT_MemM­
 {

13922 
ušt32_t
 
	mPCR
[32];

13923 
ušt32_t
 
	mGPCLR
;

13924 
ušt32_t
 
	mGPCHR
;

13925 
ušt8_t
 
	mRESERVED_0
[24];

13926 
ušt32_t
 
	mISFR
;

13927 
ušt8_t
 
	mRESERVED_1
[28];

13928 
ušt32_t
 
	mDFER
;

13929 
ušt32_t
 
	mDFCR
;

13930 
ušt32_t
 
	mDFWR
;

13931 } vÞ©ž*
	tPORT_MemM­PŒ
;

13944 
	#PORT_PCR_REG
(
ba£
,
šdex
è((ba£)->
PCR
[šdex])

	)

13945 
	#PORT_GPCLR_REG
(
ba£
è((ba£)->
GPCLR
)

	)

13946 
	#PORT_GPCHR_REG
(
ba£
è((ba£)->
GPCHR
)

	)

13947 
	#PORT_ISFR_REG
(
ba£
è((ba£)->
ISFR
)

	)

13948 
	#PORT_DFER_REG
(
ba£
è((ba£)->
DFER
)

	)

13949 
	#PORT_DFCR_REG
(
ba£
è((ba£)->
DFCR
)

	)

13950 
	#PORT_DFWR_REG
(
ba£
è((ba£)->
DFWR
)

	)

13967 
	#PORT_PCR_PS_MASK
 0x1u

	)

13968 
	#PORT_PCR_PS_SHIFT
 0

	)

13969 
	#PORT_PCR_PE_MASK
 0x2u

	)

13970 
	#PORT_PCR_PE_SHIFT
 1

	)

13971 
	#PORT_PCR_SRE_MASK
 0x4u

	)

13972 
	#PORT_PCR_SRE_SHIFT
 2

	)

13973 
	#PORT_PCR_PFE_MASK
 0x10u

	)

13974 
	#PORT_PCR_PFE_SHIFT
 4

	)

13975 
	#PORT_PCR_ODE_MASK
 0x20u

	)

13976 
	#PORT_PCR_ODE_SHIFT
 5

	)

13977 
	#PORT_PCR_DSE_MASK
 0x40u

	)

13978 
	#PORT_PCR_DSE_SHIFT
 6

	)

13979 
	#PORT_PCR_MUX_MASK
 0x700u

	)

13980 
	#PORT_PCR_MUX_SHIFT
 8

	)

13981 
	#PORT_PCR_MUX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_PCR_MUX_SHIFT
))&
PORT_PCR_MUX_MASK
)

	)

13982 
	#PORT_PCR_LK_MASK
 0x8000u

	)

13983 
	#PORT_PCR_LK_SHIFT
 15

	)

13984 
	#PORT_PCR_IRQC_MASK
 0xF0000u

	)

13985 
	#PORT_PCR_IRQC_SHIFT
 16

	)

13986 
	#PORT_PCR_IRQC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_PCR_IRQC_SHIFT
))&
PORT_PCR_IRQC_MASK
)

	)

13987 
	#PORT_PCR_ISF_MASK
 0x1000000u

	)

13988 
	#PORT_PCR_ISF_SHIFT
 24

	)

13990 
	#PORT_GPCLR_GPWD_MASK
 0xFFFFu

	)

13991 
	#PORT_GPCLR_GPWD_SHIFT
 0

	)

13992 
	#PORT_GPCLR_GPWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCLR_GPWD_SHIFT
))&
PORT_GPCLR_GPWD_MASK
)

	)

13993 
	#PORT_GPCLR_GPWE_MASK
 0xFFFF0000u

	)

13994 
	#PORT_GPCLR_GPWE_SHIFT
 16

	)

13995 
	#PORT_GPCLR_GPWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCLR_GPWE_SHIFT
))&
PORT_GPCLR_GPWE_MASK
)

	)

13997 
	#PORT_GPCHR_GPWD_MASK
 0xFFFFu

	)

13998 
	#PORT_GPCHR_GPWD_SHIFT
 0

	)

13999 
	#PORT_GPCHR_GPWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCHR_GPWD_SHIFT
))&
PORT_GPCHR_GPWD_MASK
)

	)

14000 
	#PORT_GPCHR_GPWE_MASK
 0xFFFF0000u

	)

14001 
	#PORT_GPCHR_GPWE_SHIFT
 16

	)

14002 
	#PORT_GPCHR_GPWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCHR_GPWE_SHIFT
))&
PORT_GPCHR_GPWE_MASK
)

	)

14004 
	#PORT_ISFR_ISF_MASK
 0xFFFFFFFFu

	)

14005 
	#PORT_ISFR_ISF_SHIFT
 0

	)

14006 
	#PORT_ISFR_ISF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_ISFR_ISF_SHIFT
))&
PORT_ISFR_ISF_MASK
)

	)

14008 
	#PORT_DFER_DFE_MASK
 0xFFFFFFFFu

	)

14009 
	#PORT_DFER_DFE_SHIFT
 0

	)

14010 
	#PORT_DFER_DFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_DFER_DFE_SHIFT
))&
PORT_DFER_DFE_MASK
)

	)

14012 
	#PORT_DFCR_CS_MASK
 0x1u

	)

14013 
	#PORT_DFCR_CS_SHIFT
 0

	)

14015 
	#PORT_DFWR_FILT_MASK
 0x1Fu

	)

14016 
	#PORT_DFWR_FILT_SHIFT
 0

	)

14017 
	#PORT_DFWR_FILT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_DFWR_FILT_SHIFT
))&
PORT_DFWR_FILT_MASK
)

	)

14026 
	#PORTA_BASE_PTR
 ((
PORT_MemM­PŒ
)0x40049000u)

	)

14028 
	#PORTB_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004A000u)

	)

14030 
	#PORTC_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004B000u)

	)

14032 
	#PORTD_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004C000u)

	)

14034 
	#PORTE_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004D000u)

	)

14036 
	#PORTF_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004E000u)

	)

14038 
	#PORT_BASE_PTRS
 { 
PORTA_BASE_PTR
, 
PORTB_BASE_PTR
, 
PORTC_BASE_PTR
, 
PORTD_BASE_PTR
, 
PORTE_BASE_PTR
, 
PORTF_BASE_PTR
 }

	)

14052 
	#PORTA_PCR0
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,0)

	)

14053 
	#PORTA_PCR1
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,1)

	)

14054 
	#PORTA_PCR2
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,2)

	)

14055 
	#PORTA_PCR3
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,3)

	)

14056 
	#PORTA_PCR4
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,4)

	)

14057 
	#PORTA_PCR5
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,5)

	)

14058 
	#PORTA_PCR6
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,6)

	)

14059 
	#PORTA_PCR7
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,7)

	)

14060 
	#PORTA_PCR8
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,8)

	)

14061 
	#PORTA_PCR9
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,9)

	)

14062 
	#PORTA_PCR10
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,10)

	)

14063 
	#PORTA_PCR11
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,11)

	)

14064 
	#PORTA_PCR12
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,12)

	)

14065 
	#PORTA_PCR13
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,13)

	)

14066 
	#PORTA_PCR14
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,14)

	)

14067 
	#PORTA_PCR15
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,15)

	)

14068 
	#PORTA_PCR16
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,16)

	)

14069 
	#PORTA_PCR17
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,17)

	)

14070 
	#PORTA_PCR18
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,18)

	)

14071 
	#PORTA_PCR19
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,19)

	)

14072 
	#PORTA_PCR20
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,20)

	)

14073 
	#PORTA_PCR21
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,21)

	)

14074 
	#PORTA_PCR22
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,22)

	)

14075 
	#PORTA_PCR23
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,23)

	)

14076 
	#PORTA_PCR24
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,24)

	)

14077 
	#PORTA_PCR25
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,25)

	)

14078 
	#PORTA_PCR26
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,26)

	)

14079 
	#PORTA_PCR27
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,27)

	)

14080 
	#PORTA_PCR28
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,28)

	)

14081 
	#PORTA_PCR29
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,29)

	)

14082 
	#PORTA_PCR30
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,30)

	)

14083 
	#PORTA_PCR31
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,31)

	)

14084 
	#PORTA_GPCLR
 
	`PORT_GPCLR_REG
(
PORTA_BASE_PTR
)

	)

14085 
	#PORTA_GPCHR
 
	`PORT_GPCHR_REG
(
PORTA_BASE_PTR
)

	)

14086 
	#PORTA_ISFR
 
	`PORT_ISFR_REG
(
PORTA_BASE_PTR
)

	)

14087 
	#PORTA_DFER
 
	`PORT_DFER_REG
(
PORTA_BASE_PTR
)

	)

14088 
	#PORTA_DFCR
 
	`PORT_DFCR_REG
(
PORTA_BASE_PTR
)

	)

14089 
	#PORTA_DFWR
 
	`PORT_DFWR_REG
(
PORTA_BASE_PTR
)

	)

14091 
	#PORTB_PCR0
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,0)

	)

14092 
	#PORTB_PCR1
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,1)

	)

14093 
	#PORTB_PCR2
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,2)

	)

14094 
	#PORTB_PCR3
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,3)

	)

14095 
	#PORTB_PCR4
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,4)

	)

14096 
	#PORTB_PCR5
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,5)

	)

14097 
	#PORTB_PCR6
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,6)

	)

14098 
	#PORTB_PCR7
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,7)

	)

14099 
	#PORTB_PCR8
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,8)

	)

14100 
	#PORTB_PCR9
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,9)

	)

14101 
	#PORTB_PCR10
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,10)

	)

14102 
	#PORTB_PCR11
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,11)

	)

14103 
	#PORTB_PCR12
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,12)

	)

14104 
	#PORTB_PCR13
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,13)

	)

14105 
	#PORTB_PCR14
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,14)

	)

14106 
	#PORTB_PCR15
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,15)

	)

14107 
	#PORTB_PCR16
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,16)

	)

14108 
	#PORTB_PCR17
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,17)

	)

14109 
	#PORTB_PCR18
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,18)

	)

14110 
	#PORTB_PCR19
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,19)

	)

14111 
	#PORTB_PCR20
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,20)

	)

14112 
	#PORTB_PCR21
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,21)

	)

14113 
	#PORTB_PCR22
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,22)

	)

14114 
	#PORTB_PCR23
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,23)

	)

14115 
	#PORTB_PCR24
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,24)

	)

14116 
	#PORTB_PCR25
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,25)

	)

14117 
	#PORTB_PCR26
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,26)

	)

14118 
	#PORTB_PCR27
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,27)

	)

14119 
	#PORTB_PCR28
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,28)

	)

14120 
	#PORTB_PCR29
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,29)

	)

14121 
	#PORTB_PCR30
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,30)

	)

14122 
	#PORTB_PCR31
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,31)

	)

14123 
	#PORTB_GPCLR
 
	`PORT_GPCLR_REG
(
PORTB_BASE_PTR
)

	)

14124 
	#PORTB_GPCHR
 
	`PORT_GPCHR_REG
(
PORTB_BASE_PTR
)

	)

14125 
	#PORTB_ISFR
 
	`PORT_ISFR_REG
(
PORTB_BASE_PTR
)

	)

14126 
	#PORTB_DFER
 
	`PORT_DFER_REG
(
PORTB_BASE_PTR
)

	)

14127 
	#PORTB_DFCR
 
	`PORT_DFCR_REG
(
PORTB_BASE_PTR
)

	)

14128 
	#PORTB_DFWR
 
	`PORT_DFWR_REG
(
PORTB_BASE_PTR
)

	)

14130 
	#PORTC_PCR0
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,0)

	)

14131 
	#PORTC_PCR1
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,1)

	)

14132 
	#PORTC_PCR2
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,2)

	)

14133 
	#PORTC_PCR3
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,3)

	)

14134 
	#PORTC_PCR4
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,4)

	)

14135 
	#PORTC_PCR5
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,5)

	)

14136 
	#PORTC_PCR6
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,6)

	)

14137 
	#PORTC_PCR7
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,7)

	)

14138 
	#PORTC_PCR8
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,8)

	)

14139 
	#PORTC_PCR9
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,9)

	)

14140 
	#PORTC_PCR10
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,10)

	)

14141 
	#PORTC_PCR11
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,11)

	)

14142 
	#PORTC_PCR12
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,12)

	)

14143 
	#PORTC_PCR13
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,13)

	)

14144 
	#PORTC_PCR14
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,14)

	)

14145 
	#PORTC_PCR15
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,15)

	)

14146 
	#PORTC_PCR16
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,16)

	)

14147 
	#PORTC_PCR17
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,17)

	)

14148 
	#PORTC_PCR18
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,18)

	)

14149 
	#PORTC_PCR19
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,19)

	)

14150 
	#PORTC_PCR20
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,20)

	)

14151 
	#PORTC_PCR21
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,21)

	)

14152 
	#PORTC_PCR22
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,22)

	)

14153 
	#PORTC_PCR23
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,23)

	)

14154 
	#PORTC_PCR24
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,24)

	)

14155 
	#PORTC_PCR25
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,25)

	)

14156 
	#PORTC_PCR26
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,26)

	)

14157 
	#PORTC_PCR27
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,27)

	)

14158 
	#PORTC_PCR28
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,28)

	)

14159 
	#PORTC_PCR29
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,29)

	)

14160 
	#PORTC_PCR30
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,30)

	)

14161 
	#PORTC_PCR31
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,31)

	)

14162 
	#PORTC_GPCLR
 
	`PORT_GPCLR_REG
(
PORTC_BASE_PTR
)

	)

14163 
	#PORTC_GPCHR
 
	`PORT_GPCHR_REG
(
PORTC_BASE_PTR
)

	)

14164 
	#PORTC_ISFR
 
	`PORT_ISFR_REG
(
PORTC_BASE_PTR
)

	)

14165 
	#PORTC_DFER
 
	`PORT_DFER_REG
(
PORTC_BASE_PTR
)

	)

14166 
	#PORTC_DFCR
 
	`PORT_DFCR_REG
(
PORTC_BASE_PTR
)

	)

14167 
	#PORTC_DFWR
 
	`PORT_DFWR_REG
(
PORTC_BASE_PTR
)

	)

14169 
	#PORTD_PCR0
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,0)

	)

14170 
	#PORTD_PCR1
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,1)

	)

14171 
	#PORTD_PCR2
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,2)

	)

14172 
	#PORTD_PCR3
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,3)

	)

14173 
	#PORTD_PCR4
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,4)

	)

14174 
	#PORTD_PCR5
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,5)

	)

14175 
	#PORTD_PCR6
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,6)

	)

14176 
	#PORTD_PCR7
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,7)

	)

14177 
	#PORTD_PCR8
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,8)

	)

14178 
	#PORTD_PCR9
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,9)

	)

14179 
	#PORTD_PCR10
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,10)

	)

14180 
	#PORTD_PCR11
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,11)

	)

14181 
	#PORTD_PCR12
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,12)

	)

14182 
	#PORTD_PCR13
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,13)

	)

14183 
	#PORTD_PCR14
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,14)

	)

14184 
	#PORTD_PCR15
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,15)

	)

14185 
	#PORTD_PCR16
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,16)

	)

14186 
	#PORTD_PCR17
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,17)

	)

14187 
	#PORTD_PCR18
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,18)

	)

14188 
	#PORTD_PCR19
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,19)

	)

14189 
	#PORTD_PCR20
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,20)

	)

14190 
	#PORTD_PCR21
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,21)

	)

14191 
	#PORTD_PCR22
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,22)

	)

14192 
	#PORTD_PCR23
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,23)

	)

14193 
	#PORTD_PCR24
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,24)

	)

14194 
	#PORTD_PCR25
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,25)

	)

14195 
	#PORTD_PCR26
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,26)

	)

14196 
	#PORTD_PCR27
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,27)

	)

14197 
	#PORTD_PCR28
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,28)

	)

14198 
	#PORTD_PCR29
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,29)

	)

14199 
	#PORTD_PCR30
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,30)

	)

14200 
	#PORTD_PCR31
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,31)

	)

14201 
	#PORTD_GPCLR
 
	`PORT_GPCLR_REG
(
PORTD_BASE_PTR
)

	)

14202 
	#PORTD_GPCHR
 
	`PORT_GPCHR_REG
(
PORTD_BASE_PTR
)

	)

14203 
	#PORTD_ISFR
 
	`PORT_ISFR_REG
(
PORTD_BASE_PTR
)

	)

14204 
	#PORTD_DFER
 
	`PORT_DFER_REG
(
PORTD_BASE_PTR
)

	)

14205 
	#PORTD_DFCR
 
	`PORT_DFCR_REG
(
PORTD_BASE_PTR
)

	)

14206 
	#PORTD_DFWR
 
	`PORT_DFWR_REG
(
PORTD_BASE_PTR
)

	)

14208 
	#PORTE_PCR0
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,0)

	)

14209 
	#PORTE_PCR1
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,1)

	)

14210 
	#PORTE_PCR2
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,2)

	)

14211 
	#PORTE_PCR3
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,3)

	)

14212 
	#PORTE_PCR4
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,4)

	)

14213 
	#PORTE_PCR5
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,5)

	)

14214 
	#PORTE_PCR6
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,6)

	)

14215 
	#PORTE_PCR7
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,7)

	)

14216 
	#PORTE_PCR8
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,8)

	)

14217 
	#PORTE_PCR9
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,9)

	)

14218 
	#PORTE_PCR10
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,10)

	)

14219 
	#PORTE_PCR11
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,11)

	)

14220 
	#PORTE_PCR12
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,12)

	)

14221 
	#PORTE_PCR13
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,13)

	)

14222 
	#PORTE_PCR14
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,14)

	)

14223 
	#PORTE_PCR15
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,15)

	)

14224 
	#PORTE_PCR16
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,16)

	)

14225 
	#PORTE_PCR17
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,17)

	)

14226 
	#PORTE_PCR18
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,18)

	)

14227 
	#PORTE_PCR19
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,19)

	)

14228 
	#PORTE_PCR20
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,20)

	)

14229 
	#PORTE_PCR21
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,21)

	)

14230 
	#PORTE_PCR22
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,22)

	)

14231 
	#PORTE_PCR23
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,23)

	)

14232 
	#PORTE_PCR24
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,24)

	)

14233 
	#PORTE_PCR25
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,25)

	)

14234 
	#PORTE_PCR26
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,26)

	)

14235 
	#PORTE_PCR27
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,27)

	)

14236 
	#PORTE_PCR28
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,28)

	)

14237 
	#PORTE_PCR29
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,29)

	)

14238 
	#PORTE_PCR30
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,30)

	)

14239 
	#PORTE_PCR31
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,31)

	)

14240 
	#PORTE_GPCLR
 
	`PORT_GPCLR_REG
(
PORTE_BASE_PTR
)

	)

14241 
	#PORTE_GPCHR
 
	`PORT_GPCHR_REG
(
PORTE_BASE_PTR
)

	)

14242 
	#PORTE_ISFR
 
	`PORT_ISFR_REG
(
PORTE_BASE_PTR
)

	)

14243 
	#PORTE_DFER
 
	`PORT_DFER_REG
(
PORTE_BASE_PTR
)

	)

14244 
	#PORTE_DFCR
 
	`PORT_DFCR_REG
(
PORTE_BASE_PTR
)

	)

14245 
	#PORTE_DFWR
 
	`PORT_DFWR_REG
(
PORTE_BASE_PTR
)

	)

14247 
	#PORTF_PCR0
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,0)

	)

14248 
	#PORTF_PCR1
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,1)

	)

14249 
	#PORTF_PCR2
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,2)

	)

14250 
	#PORTF_PCR3
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,3)

	)

14251 
	#PORTF_PCR4
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,4)

	)

14252 
	#PORTF_PCR5
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,5)

	)

14253 
	#PORTF_PCR6
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,6)

	)

14254 
	#PORTF_PCR7
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,7)

	)

14255 
	#PORTF_PCR8
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,8)

	)

14256 
	#PORTF_PCR9
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,9)

	)

14257 
	#PORTF_PCR10
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,10)

	)

14258 
	#PORTF_PCR11
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,11)

	)

14259 
	#PORTF_PCR12
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,12)

	)

14260 
	#PORTF_PCR13
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,13)

	)

14261 
	#PORTF_PCR14
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,14)

	)

14262 
	#PORTF_PCR15
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,15)

	)

14263 
	#PORTF_PCR16
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,16)

	)

14264 
	#PORTF_PCR17
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,17)

	)

14265 
	#PORTF_PCR18
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,18)

	)

14266 
	#PORTF_PCR19
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,19)

	)

14267 
	#PORTF_PCR20
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,20)

	)

14268 
	#PORTF_PCR21
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,21)

	)

14269 
	#PORTF_PCR22
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,22)

	)

14270 
	#PORTF_PCR23
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,23)

	)

14271 
	#PORTF_PCR24
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,24)

	)

14272 
	#PORTF_PCR25
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,25)

	)

14273 
	#PORTF_PCR26
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,26)

	)

14274 
	#PORTF_PCR27
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,27)

	)

14275 
	#PORTF_PCR28
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,28)

	)

14276 
	#PORTF_PCR29
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,29)

	)

14277 
	#PORTF_PCR30
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,30)

	)

14278 
	#PORTF_PCR31
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,31)

	)

14279 
	#PORTF_GPCLR
 
	`PORT_GPCLR_REG
(
PORTF_BASE_PTR
)

	)

14280 
	#PORTF_GPCHR
 
	`PORT_GPCHR_REG
(
PORTF_BASE_PTR
)

	)

14281 
	#PORTF_ISFR
 
	`PORT_ISFR_REG
(
PORTF_BASE_PTR
)

	)

14282 
	#PORTF_DFER
 
	`PORT_DFER_REG
(
PORTF_BASE_PTR
)

	)

14283 
	#PORTF_DFCR
 
	`PORT_DFCR_REG
(
PORTF_BASE_PTR
)

	)

14284 
	#PORTF_DFWR
 
	`PORT_DFWR_REG
(
PORTF_BASE_PTR
)

	)

14287 
	#PORTA_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,šdex)

	)

14288 
	#PORTB_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,šdex)

	)

14289 
	#PORTC_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,šdex)

	)

14290 
	#PORTD_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,šdex)

	)

14291 
	#PORTE_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,šdex)

	)

14292 
	#PORTF_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,šdex)

	)

14314 
	sRCM_MemM­
 {

14315 
ušt8_t
 
	mSRS0
;

14316 
ušt8_t
 
	mSRS1
;

14317 
ušt8_t
 
	mRESERVED_0
[2];

14318 
ušt8_t
 
	mRPFC
;

14319 
ušt8_t
 
	mRPFW
;

14320 
ušt8_t
 
	mRESERVED_1
[1];

14321 
ušt8_t
 
	mMR
;

14322 } vÞ©ž*
	tRCM_MemM­PŒ
;

14335 
	#RCM_SRS0_REG
(
ba£
è((ba£)->
SRS0
)

	)

14336 
	#RCM_SRS1_REG
(
ba£
è((ba£)->
SRS1
)

	)

14337 
	#RCM_RPFC_REG
(
ba£
è((ba£)->
RPFC
)

	)

14338 
	#RCM_RPFW_REG
(
ba£
è((ba£)->
RPFW
)

	)

14339 
	#RCM_MR_REG
(
ba£
è((ba£)->
MR
)

	)

14356 
	#RCM_SRS0_WAKEUP_MASK
 0x1u

	)

14357 
	#RCM_SRS0_WAKEUP_SHIFT
 0

	)

14358 
	#RCM_SRS0_LVD_MASK
 0x2u

	)

14359 
	#RCM_SRS0_LVD_SHIFT
 1

	)

14360 
	#RCM_SRS0_LOC_MASK
 0x4u

	)

14361 
	#RCM_SRS0_LOC_SHIFT
 2

	)

14362 
	#RCM_SRS0_WDOG_MASK
 0x20u

	)

14363 
	#RCM_SRS0_WDOG_SHIFT
 5

	)

14364 
	#RCM_SRS0_PIN_MASK
 0x40u

	)

14365 
	#RCM_SRS0_PIN_SHIFT
 6

	)

14366 
	#RCM_SRS0_POR_MASK
 0x80u

	)

14367 
	#RCM_SRS0_POR_SHIFT
 7

	)

14369 
	#RCM_SRS1_JTAG_MASK
 0x1u

	)

14370 
	#RCM_SRS1_JTAG_SHIFT
 0

	)

14371 
	#RCM_SRS1_LOCKUP_MASK
 0x2u

	)

14372 
	#RCM_SRS1_LOCKUP_SHIFT
 1

	)

14373 
	#RCM_SRS1_SW_MASK
 0x4u

	)

14374 
	#RCM_SRS1_SW_SHIFT
 2

	)

14375 
	#RCM_SRS1_MDM_AP_MASK
 0x8u

	)

14376 
	#RCM_SRS1_MDM_AP_SHIFT
 3

	)

14377 
	#RCM_SRS1_EZPT_MASK
 0x10u

	)

14378 
	#RCM_SRS1_EZPT_SHIFT
 4

	)

14379 
	#RCM_SRS1_SACKERR_MASK
 0x20u

	)

14380 
	#RCM_SRS1_SACKERR_SHIFT
 5

	)

14381 
	#RCM_SRS1_TAMPER_MASK
 0x80u

	)

14382 
	#RCM_SRS1_TAMPER_SHIFT
 7

	)

14384 
	#RCM_RPFC_RSTFLTSRW_MASK
 0x3u

	)

14385 
	#RCM_RPFC_RSTFLTSRW_SHIFT
 0

	)

14386 
	#RCM_RPFC_RSTFLTSRW
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
RCM_RPFC_RSTFLTSRW_SHIFT
))&
RCM_RPFC_RSTFLTSRW_MASK
)

	)

14387 
	#RCM_RPFC_RSTFLTSS_MASK
 0x4u

	)

14388 
	#RCM_RPFC_RSTFLTSS_SHIFT
 2

	)

14390 
	#RCM_RPFW_RSTFLTSEL_MASK
 0x1Fu

	)

14391 
	#RCM_RPFW_RSTFLTSEL_SHIFT
 0

	)

14392 
	#RCM_RPFW_RSTFLTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
RCM_RPFW_RSTFLTSEL_SHIFT
))&
RCM_RPFW_RSTFLTSEL_MASK
)

	)

14394 
	#RCM_MR_EZP_MS_MASK
 0x2u

	)

14395 
	#RCM_MR_EZP_MS_SHIFT
 1

	)

14404 
	#RCM_BASE_PTR
 ((
RCM_MemM­PŒ
)0x4007F000u)

	)

14406 
	#RCM_BASE_PTRS
 { 
RCM_BASE_PTR
 }

	)

14420 
	#RCM_SRS0
 
	`RCM_SRS0_REG
(
RCM_BASE_PTR
)

	)

14421 
	#RCM_SRS1
 
	`RCM_SRS1_REG
(
RCM_BASE_PTR
)

	)

14422 
	#RCM_RPFC
 
	`RCM_RPFC_REG
(
RCM_BASE_PTR
)

	)

14423 
	#RCM_RPFW
 
	`RCM_RPFW_REG
(
RCM_BASE_PTR
)

	)

14424 
	#RCM_MR
 
	`RCM_MR_REG
(
RCM_BASE_PTR
)

	)

14446 
	sRFSYS_MemM­
 {

14447 
ušt32_t
 
	mREG
[8];

14448 } vÞ©ž*
	tRFSYS_MemM­PŒ
;

14461 
	#RFSYS_REG_REG
(
ba£
,
šdex
è((ba£)->
REG
[šdex])

	)

14478 
	#RFSYS_REG_LL_MASK
 0xFFu

	)

14479 
	#RFSYS_REG_LL_SHIFT
 0

	)

14480 
	#RFSYS_REG_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_LL_SHIFT
))&
RFSYS_REG_LL_MASK
)

	)

14481 
	#RFSYS_REG_LH_MASK
 0xFF00u

	)

14482 
	#RFSYS_REG_LH_SHIFT
 8

	)

14483 
	#RFSYS_REG_LH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_LH_SHIFT
))&
RFSYS_REG_LH_MASK
)

	)

14484 
	#RFSYS_REG_HL_MASK
 0xFF0000u

	)

14485 
	#RFSYS_REG_HL_SHIFT
 16

	)

14486 
	#RFSYS_REG_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_HL_SHIFT
))&
RFSYS_REG_HL_MASK
)

	)

14487 
	#RFSYS_REG_HH_MASK
 0xFF000000u

	)

14488 
	#RFSYS_REG_HH_SHIFT
 24

	)

14489 
	#RFSYS_REG_HH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_HH_SHIFT
))&
RFSYS_REG_HH_MASK
)

	)

14498 
	#RFSYS_BASE_PTR
 ((
RFSYS_MemM­PŒ
)0x40041000u)

	)

14500 
	#RFSYS_BASE_PTRS
 { 
RFSYS_BASE_PTR
 }

	)

14514 
	#RFSYS_REG0
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,0)

	)

14515 
	#RFSYS_REG1
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,1)

	)

14516 
	#RFSYS_REG2
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,2)

	)

14517 
	#RFSYS_REG3
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,3)

	)

14518 
	#RFSYS_REG4
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,4)

	)

14519 
	#RFSYS_REG5
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,5)

	)

14520 
	#RFSYS_REG6
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,6)

	)

14521 
	#RFSYS_REG7
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,7)

	)

14524 
	#RFSYS_REG
(
šdex
è
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,šdex)

	)

14546 
	sRFVBAT_MemM­
 {

14547 
ušt32_t
 
	mREG
[8];

14548 } vÞ©ž*
	tRFVBAT_MemM­PŒ
;

14561 
	#RFVBAT_REG_REG
(
ba£
,
šdex
è((ba£)->
REG
[šdex])

	)

14578 
	#RFVBAT_REG_LL_MASK
 0xFFu

	)

14579 
	#RFVBAT_REG_LL_SHIFT
 0

	)

14580 
	#RFVBAT_REG_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_LL_SHIFT
))&
RFVBAT_REG_LL_MASK
)

	)

14581 
	#RFVBAT_REG_LH_MASK
 0xFF00u

	)

14582 
	#RFVBAT_REG_LH_SHIFT
 8

	)

14583 
	#RFVBAT_REG_LH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_LH_SHIFT
))&
RFVBAT_REG_LH_MASK
)

	)

14584 
	#RFVBAT_REG_HL_MASK
 0xFF0000u

	)

14585 
	#RFVBAT_REG_HL_SHIFT
 16

	)

14586 
	#RFVBAT_REG_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_HL_SHIFT
))&
RFVBAT_REG_HL_MASK
)

	)

14587 
	#RFVBAT_REG_HH_MASK
 0xFF000000u

	)

14588 
	#RFVBAT_REG_HH_SHIFT
 24

	)

14589 
	#RFVBAT_REG_HH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_HH_SHIFT
))&
RFVBAT_REG_HH_MASK
)

	)

14598 
	#RFVBAT_BASE_PTR
 ((
RFVBAT_MemM­PŒ
)0x4003E000u)

	)

14600 
	#RFVBAT_BASE_PTRS
 { 
RFVBAT_BASE_PTR
 }

	)

14614 
	#RFVBAT_REG0
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,0)

	)

14615 
	#RFVBAT_REG1
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,1)

	)

14616 
	#RFVBAT_REG2
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,2)

	)

14617 
	#RFVBAT_REG3
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,3)

	)

14618 
	#RFVBAT_REG4
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,4)

	)

14619 
	#RFVBAT_REG5
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,5)

	)

14620 
	#RFVBAT_REG6
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,6)

	)

14621 
	#RFVBAT_REG7
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,7)

	)

14624 
	#RFVBAT_REG
(
šdex
è
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,šdex)

	)

14646 
	sRNG_MemM­
 {

14647 
ušt32_t
 
	mCR
;

14648 
ušt32_t
 
	mSR
;

14649 
ušt32_t
 
	mER
;

14650 
ušt32_t
 
	mOR
;

14651 } vÞ©ž*
	tRNG_MemM­PŒ
;

14664 
	#RNG_CR_REG
(
ba£
è((ba£)->
CR
)

	)

14665 
	#RNG_SR_REG
(
ba£
è((ba£)->
SR
)

	)

14666 
	#RNG_ER_REG
(
ba£
è((ba£)->
ER
)

	)

14667 
	#RNG_OR_REG
(
ba£
è((ba£)->
OR
)

	)

14684 
	#RNG_CR_GO_MASK
 0x1u

	)

14685 
	#RNG_CR_GO_SHIFT
 0

	)

14686 
	#RNG_CR_HA_MASK
 0x2u

	)

14687 
	#RNG_CR_HA_SHIFT
 1

	)

14688 
	#RNG_CR_INTM_MASK
 0x4u

	)

14689 
	#RNG_CR_INTM_SHIFT
 2

	)

14690 
	#RNG_CR_CLRI_MASK
 0x8u

	)

14691 
	#RNG_CR_CLRI_SHIFT
 3

	)

14692 
	#RNG_CR_SLP_MASK
 0x10u

	)

14693 
	#RNG_CR_SLP_SHIFT
 4

	)

14695 
	#RNG_SR_SECV_MASK
 0x1u

	)

14696 
	#RNG_SR_SECV_SHIFT
 0

	)

14697 
	#RNG_SR_LRS_MASK
 0x2u

	)

14698 
	#RNG_SR_LRS_SHIFT
 1

	)

14699 
	#RNG_SR_ORU_MASK
 0x4u

	)

14700 
	#RNG_SR_ORU_SHIFT
 2

	)

14701 
	#RNG_SR_ERRI_MASK
 0x8u

	)

14702 
	#RNG_SR_ERRI_SHIFT
 3

	)

14703 
	#RNG_SR_SLP_MASK
 0x10u

	)

14704 
	#RNG_SR_SLP_SHIFT
 4

	)

14705 
	#RNG_SR_OREG_LVL_MASK
 0xFF00u

	)

14706 
	#RNG_SR_OREG_LVL_SHIFT
 8

	)

14707 
	#RNG_SR_OREG_LVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_SR_OREG_LVL_SHIFT
))&
RNG_SR_OREG_LVL_MASK
)

	)

14708 
	#RNG_SR_OREG_SIZE_MASK
 0xFF0000u

	)

14709 
	#RNG_SR_OREG_SIZE_SHIFT
 16

	)

14710 
	#RNG_SR_OREG_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_SR_OREG_SIZE_SHIFT
))&
RNG_SR_OREG_SIZE_MASK
)

	)

14712 
	#RNG_ER_EXT_ENT_MASK
 0xFFFFFFFFu

	)

14713 
	#RNG_ER_EXT_ENT_SHIFT
 0

	)

14714 
	#RNG_ER_EXT_ENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_ER_EXT_ENT_SHIFT
))&
RNG_ER_EXT_ENT_MASK
)

	)

14716 
	#RNG_OR_RANDOUT_MASK
 0xFFFFFFFFu

	)

14717 
	#RNG_OR_RANDOUT_SHIFT
 0

	)

14718 
	#RNG_OR_RANDOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_OR_RANDOUT_SHIFT
))&
RNG_OR_RANDOUT_MASK
)

	)

14727 
	#RNG_BASE_PTR
 ((
RNG_MemM­PŒ
)0x400A0000u)

	)

14729 
	#RNG_BASE_PTRS
 { 
RNG_BASE_PTR
 }

	)

14743 
	#RNG_CR
 
	`RNG_CR_REG
(
RNG_BASE_PTR
)

	)

14744 
	#RNG_SR
 
	`RNG_SR_REG
(
RNG_BASE_PTR
)

	)

14745 
	#RNG_ER
 
	`RNG_ER_REG
(
RNG_BASE_PTR
)

	)

14746 
	#RNG_OR
 
	`RNG_OR_REG
(
RNG_BASE_PTR
)

	)

14768 
	sRTC_MemM­
 {

14769 
ušt32_t
 
	mTSR
;

14770 
ušt32_t
 
	mTPR
;

14771 
ušt32_t
 
	mTAR
;

14772 
ušt32_t
 
	mTCR
;

14773 
ušt32_t
 
	mCR
;

14774 
ušt32_t
 
	mSR
;

14775 
ušt32_t
 
	mLR
;

14776 
ušt32_t
 
	mIER
;

14777 
ušt32_t
 
	mTTSR
;

14778 
ušt32_t
 
	mMER
;

14779 
ušt32_t
 
	mMCLR
;

14780 
ušt32_t
 
	mMCHR
;

14781 
ušt8_t
 
	mRESERVED_0
[2000];

14782 
ušt32_t
 
	mWAR
;

14783 
ušt32_t
 
	mRAR
;

14784 } vÞ©ž*
	tRTC_MemM­PŒ
;

14797 
	#RTC_TSR_REG
(
ba£
è((ba£)->
TSR
)

	)

14798 
	#RTC_TPR_REG
(
ba£
è((ba£)->
TPR
)

	)

14799 
	#RTC_TAR_REG
(
ba£
è((ba£)->
TAR
)

	)

14800 
	#RTC_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

14801 
	#RTC_CR_REG
(
ba£
è((ba£)->
CR
)

	)

14802 
	#RTC_SR_REG
(
ba£
è((ba£)->
SR
)

	)

14803 
	#RTC_LR_REG
(
ba£
è((ba£)->
LR
)

	)

14804 
	#RTC_IER_REG
(
ba£
è((ba£)->
IER
)

	)

14805 
	#RTC_TTSR_REG
(
ba£
è((ba£)->
TTSR
)

	)

14806 
	#RTC_MER_REG
(
ba£
è((ba£)->
MER
)

	)

14807 
	#RTC_MCLR_REG
(
ba£
è((ba£)->
MCLR
)

	)

14808 
	#RTC_MCHR_REG
(
ba£
è((ba£)->
MCHR
)

	)

14809 
	#RTC_WAR_REG
(
ba£
è((ba£)->
WAR
)

	)

14810 
	#RTC_RAR_REG
(
ba£
è((ba£)->
RAR
)

	)

14827 
	#RTC_TSR_TSR_MASK
 0xFFFFFFFFu

	)

14828 
	#RTC_TSR_TSR_SHIFT
 0

	)

14829 
	#RTC_TSR_TSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TSR_TSR_SHIFT
))&
RTC_TSR_TSR_MASK
)

	)

14831 
	#RTC_TPR_TPR_MASK
 0xFFFFu

	)

14832 
	#RTC_TPR_TPR_SHIFT
 0

	)

14833 
	#RTC_TPR_TPR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TPR_TPR_SHIFT
))&
RTC_TPR_TPR_MASK
)

	)

14835 
	#RTC_TAR_TAR_MASK
 0xFFFFFFFFu

	)

14836 
	#RTC_TAR_TAR_SHIFT
 0

	)

14837 
	#RTC_TAR_TAR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TAR_TAR_SHIFT
))&
RTC_TAR_TAR_MASK
)

	)

14839 
	#RTC_TCR_TCR_MASK
 0xFFu

	)

14840 
	#RTC_TCR_TCR_SHIFT
 0

	)

14841 
	#RTC_TCR_TCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_TCR_SHIFT
))&
RTC_TCR_TCR_MASK
)

	)

14842 
	#RTC_TCR_CIR_MASK
 0xFF00u

	)

14843 
	#RTC_TCR_CIR_SHIFT
 8

	)

14844 
	#RTC_TCR_CIR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_CIR_SHIFT
))&
RTC_TCR_CIR_MASK
)

	)

14845 
	#RTC_TCR_TCV_MASK
 0xFF0000u

	)

14846 
	#RTC_TCR_TCV_SHIFT
 16

	)

14847 
	#RTC_TCR_TCV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_TCV_SHIFT
))&
RTC_TCR_TCV_MASK
)

	)

14848 
	#RTC_TCR_CIC_MASK
 0xFF000000u

	)

14849 
	#RTC_TCR_CIC_SHIFT
 24

	)

14850 
	#RTC_TCR_CIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_CIC_SHIFT
))&
RTC_TCR_CIC_MASK
)

	)

14852 
	#RTC_CR_SWR_MASK
 0x1u

	)

14853 
	#RTC_CR_SWR_SHIFT
 0

	)

14854 
	#RTC_CR_WPE_MASK
 0x2u

	)

14855 
	#RTC_CR_WPE_SHIFT
 1

	)

14856 
	#RTC_CR_SUP_MASK
 0x4u

	)

14857 
	#RTC_CR_SUP_SHIFT
 2

	)

14858 
	#RTC_CR_UM_MASK
 0x8u

	)

14859 
	#RTC_CR_UM_SHIFT
 3

	)

14860 
	#RTC_CR_OSCE_MASK
 0x100u

	)

14861 
	#RTC_CR_OSCE_SHIFT
 8

	)

14862 
	#RTC_CR_CLKO_MASK
 0x200u

	)

14863 
	#RTC_CR_CLKO_SHIFT
 9

	)

14864 
	#RTC_CR_SC16P_MASK
 0x400u

	)

14865 
	#RTC_CR_SC16P_SHIFT
 10

	)

14866 
	#RTC_CR_SC8P_MASK
 0x800u

	)

14867 
	#RTC_CR_SC8P_SHIFT
 11

	)

14868 
	#RTC_CR_SC4P_MASK
 0x1000u

	)

14869 
	#RTC_CR_SC4P_SHIFT
 12

	)

14870 
	#RTC_CR_SC2P_MASK
 0x2000u

	)

14871 
	#RTC_CR_SC2P_SHIFT
 13

	)

14873 
	#RTC_SR_TIF_MASK
 0x1u

	)

14874 
	#RTC_SR_TIF_SHIFT
 0

	)

14875 
	#RTC_SR_TOF_MASK
 0x2u

	)

14876 
	#RTC_SR_TOF_SHIFT
 1

	)

14877 
	#RTC_SR_TAF_MASK
 0x4u

	)

14878 
	#RTC_SR_TAF_SHIFT
 2

	)

14879 
	#RTC_SR_MOF_MASK
 0x8u

	)

14880 
	#RTC_SR_MOF_SHIFT
 3

	)

14881 
	#RTC_SR_TCE_MASK
 0x10u

	)

14882 
	#RTC_SR_TCE_SHIFT
 4

	)

14884 
	#RTC_LR_TCL_MASK
 0x8u

	)

14885 
	#RTC_LR_TCL_SHIFT
 3

	)

14886 
	#RTC_LR_CRL_MASK
 0x10u

	)

14887 
	#RTC_LR_CRL_SHIFT
 4

	)

14888 
	#RTC_LR_SRL_MASK
 0x20u

	)

14889 
	#RTC_LR_SRL_SHIFT
 5

	)

14890 
	#RTC_LR_LRL_MASK
 0x40u

	)

14891 
	#RTC_LR_LRL_SHIFT
 6

	)

14892 
	#RTC_LR_TTSL_MASK
 0x100u

	)

14893 
	#RTC_LR_TTSL_SHIFT
 8

	)

14894 
	#RTC_LR_MEL_MASK
 0x200u

	)

14895 
	#RTC_LR_MEL_SHIFT
 9

	)

14896 
	#RTC_LR_MCLL_MASK
 0x400u

	)

14897 
	#RTC_LR_MCLL_SHIFT
 10

	)

14898 
	#RTC_LR_MCHL_MASK
 0x800u

	)

14899 
	#RTC_LR_MCHL_SHIFT
 11

	)

14901 
	#RTC_IER_TIIE_MASK
 0x1u

	)

14902 
	#RTC_IER_TIIE_SHIFT
 0

	)

14903 
	#RTC_IER_TOIE_MASK
 0x2u

	)

14904 
	#RTC_IER_TOIE_SHIFT
 1

	)

14905 
	#RTC_IER_TAIE_MASK
 0x4u

	)

14906 
	#RTC_IER_TAIE_SHIFT
 2

	)

14907 
	#RTC_IER_MOIE_MASK
 0x8u

	)

14908 
	#RTC_IER_MOIE_SHIFT
 3

	)

14909 
	#RTC_IER_TSIE_MASK
 0x10u

	)

14910 
	#RTC_IER_TSIE_SHIFT
 4

	)

14912 
	#RTC_TTSR_TTS_MASK
 0xFFFFFFFFu

	)

14913 
	#RTC_TTSR_TTS_SHIFT
 0

	)

14914 
	#RTC_TTSR_TTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TTSR_TTS_SHIFT
))&
RTC_TTSR_TTS_MASK
)

	)

14916 
	#RTC_MER_MCE_MASK
 0x10u

	)

14917 
	#RTC_MER_MCE_SHIFT
 4

	)

14919 
	#RTC_MCLR_MCL_MASK
 0xFFFFFFFFu

	)

14920 
	#RTC_MCLR_MCL_SHIFT
 0

	)

14921 
	#RTC_MCLR_MCL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_MCLR_MCL_SHIFT
))&
RTC_MCLR_MCL_MASK
)

	)

14923 
	#RTC_MCHR_MCH_MASK
 0xFFFFFFFFu

	)

14924 
	#RTC_MCHR_MCH_SHIFT
 0

	)

14925 
	#RTC_MCHR_MCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_MCHR_MCH_SHIFT
))&
RTC_MCHR_MCH_MASK
)

	)

14927 
	#RTC_WAR_TSRW_MASK
 0x1u

	)

14928 
	#RTC_WAR_TSRW_SHIFT
 0

	)

14929 
	#RTC_WAR_TPRW_MASK
 0x2u

	)

14930 
	#RTC_WAR_TPRW_SHIFT
 1

	)

14931 
	#RTC_WAR_TARW_MASK
 0x4u

	)

14932 
	#RTC_WAR_TARW_SHIFT
 2

	)

14933 
	#RTC_WAR_TCRW_MASK
 0x8u

	)

14934 
	#RTC_WAR_TCRW_SHIFT
 3

	)

14935 
	#RTC_WAR_CRW_MASK
 0x10u

	)

14936 
	#RTC_WAR_CRW_SHIFT
 4

	)

14937 
	#RTC_WAR_SRW_MASK
 0x20u

	)

14938 
	#RTC_WAR_SRW_SHIFT
 5

	)

14939 
	#RTC_WAR_LRW_MASK
 0x40u

	)

14940 
	#RTC_WAR_LRW_SHIFT
 6

	)

14941 
	#RTC_WAR_IERW_MASK
 0x80u

	)

14942 
	#RTC_WAR_IERW_SHIFT
 7

	)

14943 
	#RTC_WAR_TTSW_MASK
 0x100u

	)

14944 
	#RTC_WAR_TTSW_SHIFT
 8

	)

14945 
	#RTC_WAR_MERW_MASK
 0x200u

	)

14946 
	#RTC_WAR_MERW_SHIFT
 9

	)

14947 
	#RTC_WAR_MCLW_MASK
 0x400u

	)

14948 
	#RTC_WAR_MCLW_SHIFT
 10

	)

14949 
	#RTC_WAR_MCHW_MASK
 0x800u

	)

14950 
	#RTC_WAR_MCHW_SHIFT
 11

	)

14952 
	#RTC_RAR_TSRR_MASK
 0x1u

	)

14953 
	#RTC_RAR_TSRR_SHIFT
 0

	)

14954 
	#RTC_RAR_TPRR_MASK
 0x2u

	)

14955 
	#RTC_RAR_TPRR_SHIFT
 1

	)

14956 
	#RTC_RAR_TARR_MASK
 0x4u

	)

14957 
	#RTC_RAR_TARR_SHIFT
 2

	)

14958 
	#RTC_RAR_TCRR_MASK
 0x8u

	)

14959 
	#RTC_RAR_TCRR_SHIFT
 3

	)

14960 
	#RTC_RAR_CRR_MASK
 0x10u

	)

14961 
	#RTC_RAR_CRR_SHIFT
 4

	)

14962 
	#RTC_RAR_SRR_MASK
 0x20u

	)

14963 
	#RTC_RAR_SRR_SHIFT
 5

	)

14964 
	#RTC_RAR_LRR_MASK
 0x40u

	)

14965 
	#RTC_RAR_LRR_SHIFT
 6

	)

14966 
	#RTC_RAR_IERR_MASK
 0x80u

	)

14967 
	#RTC_RAR_IERR_SHIFT
 7

	)

14968 
	#RTC_RAR_TTSR_MASK
 0x100u

	)

14969 
	#RTC_RAR_TTSR_SHIFT
 8

	)

14970 
	#RTC_RAR_MERR_MASK
 0x200u

	)

14971 
	#RTC_RAR_MERR_SHIFT
 9

	)

14972 
	#RTC_RAR_MCLR_MASK
 0x400u

	)

14973 
	#RTC_RAR_MCLR_SHIFT
 10

	)

14974 
	#RTC_RAR_MCHR_MASK
 0x800u

	)

14975 
	#RTC_RAR_MCHR_SHIFT
 11

	)

14984 
	#RTC_BASE_PTR
 ((
RTC_MemM­PŒ
)0x4003D000u)

	)

14986 
	#RTC_BASE_PTRS
 { 
RTC_BASE_PTR
 }

	)

15000 
	#RTC_TSR
 
	`RTC_TSR_REG
(
RTC_BASE_PTR
)

	)

15001 
	#RTC_TPR
 
	`RTC_TPR_REG
(
RTC_BASE_PTR
)

	)

15002 
	#RTC_TAR
 
	`RTC_TAR_REG
(
RTC_BASE_PTR
)

	)

15003 
	#RTC_TCR
 
	`RTC_TCR_REG
(
RTC_BASE_PTR
)

	)

15004 
	#RTC_CR
 
	`RTC_CR_REG
(
RTC_BASE_PTR
)

	)

15005 
	#RTC_SR
 
	`RTC_SR_REG
(
RTC_BASE_PTR
)

	)

15006 
	#RTC_LR
 
	`RTC_LR_REG
(
RTC_BASE_PTR
)

	)

15007 
	#RTC_IER
 
	`RTC_IER_REG
(
RTC_BASE_PTR
)

	)

15008 
	#RTC_TTSR
 
	`RTC_TTSR_REG
(
RTC_BASE_PTR
)

	)

15009 
	#RTC_MER
 
	`RTC_MER_REG
(
RTC_BASE_PTR
)

	)

15010 
	#RTC_MCLR
 
	`RTC_MCLR_REG
(
RTC_BASE_PTR
)

	)

15011 
	#RTC_MCHR
 
	`RTC_MCHR_REG
(
RTC_BASE_PTR
)

	)

15012 
	#RTC_WAR
 
	`RTC_WAR_REG
(
RTC_BASE_PTR
)

	)

15013 
	#RTC_RAR
 
	`RTC_RAR_REG
(
RTC_BASE_PTR
)

	)

15035 
	sSCB_MemM­
 {

15036 
ušt8_t
 
	mRESERVED_0
[8];

15037 
ušt32_t
 
	mACTLR
;

15038 
ušt8_t
 
	mRESERVED_1
[3316];

15039 
ušt32_t
 
	mCPUID
;

15040 
ušt32_t
 
	mICSR
;

15041 
ušt32_t
 
	mVTOR
;

15042 
ušt32_t
 
	mAIRCR
;

15043 
ušt32_t
 
	mSCR
;

15044 
ušt32_t
 
	mCCR
;

15045 
ušt32_t
 
	mSHPR1
;

15046 
ušt32_t
 
	mSHPR2
;

15047 
ušt32_t
 
	mSHPR3
;

15048 
ušt32_t
 
	mSHCSR
;

15049 
ušt32_t
 
	mCFSR
;

15050 
ušt32_t
 
	mHFSR
;

15051 
ušt32_t
 
	mDFSR
;

15052 
ušt32_t
 
	mMMFAR
;

15053 
ušt32_t
 
	mBFAR
;

15054 
ušt32_t
 
	mAFSR
;

15055 
ušt8_t
 
	mRESERVED_2
[72];

15056 
ušt32_t
 
	mCPACR
;

15057 } vÞ©ž*
	tSCB_MemM­PŒ
;

15070 
	#SCB_ACTLR_REG
(
ba£
è((ba£)->
ACTLR
)

	)

15071 
	#SCB_CPUID_REG
(
ba£
è((ba£)->
CPUID
)

	)

15072 
	#SCB_ICSR_REG
(
ba£
è((ba£)->
ICSR
)

	)

15073 
	#SCB_VTOR_REG
(
ba£
è((ba£)->
VTOR
)

	)

15074 
	#SCB_AIRCR_REG
(
ba£
è((ba£)->
AIRCR
)

	)

15075 
	#SCB_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

15076 
	#SCB_CCR_REG
(
ba£
è((ba£)->
CCR
)

	)

15077 
	#SCB_SHPR1_REG
(
ba£
è((ba£)->
SHPR1
)

	)

15078 
	#SCB_SHPR2_REG
(
ba£
è((ba£)->
SHPR2
)

	)

15079 
	#SCB_SHPR3_REG
(
ba£
è((ba£)->
SHPR3
)

	)

15080 
	#SCB_SHCSR_REG
(
ba£
è((ba£)->
SHCSR
)

	)

15081 
	#SCB_CFSR_REG
(
ba£
è((ba£)->
CFSR
)

	)

15082 
	#SCB_HFSR_REG
(
ba£
è((ba£)->
HFSR
)

	)

15083 
	#SCB_DFSR_REG
(
ba£
è((ba£)->
DFSR
)

	)

15084 
	#SCB_MMFAR_REG
(
ba£
è((ba£)->
MMFAR
)

	)

15085 
	#SCB_BFAR_REG
(
ba£
è((ba£)->
BFAR
)

	)

15086 
	#SCB_AFSR_REG
(
ba£
è((ba£)->
AFSR
)

	)

15087 
	#SCB_CPACR_REG
(
ba£
è((ba£)->
CPACR
)

	)

15104 
	#SCB_ACTLR_DISMCYCINT_MASK
 0x1u

	)

15105 
	#SCB_ACTLR_DISMCYCINT_SHIFT
 0

	)

15106 
	#SCB_ACTLR_DISDEFWBUF_MASK
 0x2u

	)

15107 
	#SCB_ACTLR_DISDEFWBUF_SHIFT
 1

	)

15108 
	#SCB_ACTLR_DISFOLD_MASK
 0x4u

	)

15109 
	#SCB_ACTLR_DISFOLD_SHIFT
 2

	)

15111 
	#SCB_CPUID_REVISION_MASK
 0xFu

	)

15112 
	#SCB_CPUID_REVISION_SHIFT
 0

	)

15113 
	#SCB_CPUID_REVISION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_REVISION_SHIFT
))&
SCB_CPUID_REVISION_MASK
)

	)

15114 
	#SCB_CPUID_PARTNO_MASK
 0xFFF0u

	)

15115 
	#SCB_CPUID_PARTNO_SHIFT
 4

	)

15116 
	#SCB_CPUID_PARTNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_PARTNO_SHIFT
))&
SCB_CPUID_PARTNO_MASK
)

	)

15117 
	#SCB_CPUID_VARIANT_MASK
 0xF00000u

	)

15118 
	#SCB_CPUID_VARIANT_SHIFT
 20

	)

15119 
	#SCB_CPUID_VARIANT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_VARIANT_SHIFT
))&
SCB_CPUID_VARIANT_MASK
)

	)

15120 
	#SCB_CPUID_IMPLEMENTER_MASK
 0xFF000000u

	)

15121 
	#SCB_CPUID_IMPLEMENTER_SHIFT
 24

	)

15122 
	#SCB_CPUID_IMPLEMENTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_IMPLEMENTER_SHIFT
))&
SCB_CPUID_IMPLEMENTER_MASK
)

	)

15124 
	#SCB_ICSR_VECTACTIVE_MASK
 0x1FFu

	)

15125 
	#SCB_ICSR_VECTACTIVE_SHIFT
 0

	)

15126 
	#SCB_ICSR_VECTACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_ICSR_VECTACTIVE_SHIFT
))&
SCB_ICSR_VECTACTIVE_MASK
)

	)

15127 
	#SCB_ICSR_RETTOBASE_MASK
 0x800u

	)

15128 
	#SCB_ICSR_RETTOBASE_SHIFT
 11

	)

15129 
	#SCB_ICSR_VECTPENDING_MASK
 0x3F000u

	)

15130 
	#SCB_ICSR_VECTPENDING_SHIFT
 12

	)

15131 
	#SCB_ICSR_VECTPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_ICSR_VECTPENDING_SHIFT
))&
SCB_ICSR_VECTPENDING_MASK
)

	)

15132 
	#SCB_ICSR_ISRPENDING_MASK
 0x400000u

	)

15133 
	#SCB_ICSR_ISRPENDING_SHIFT
 22

	)

15134 
	#SCB_ICSR_ISRPREEMPT_MASK
 0x800000u

	)

15135 
	#SCB_ICSR_ISRPREEMPT_SHIFT
 23

	)

15136 
	#SCB_ICSR_PENDSTCLR_MASK
 0x2000000u

	)

15137 
	#SCB_ICSR_PENDSTCLR_SHIFT
 25

	)

15138 
	#SCB_ICSR_PENDSTSET_MASK
 0x4000000u

	)

15139 
	#SCB_ICSR_PENDSTSET_SHIFT
 26

	)

15140 
	#SCB_ICSR_PENDSVCLR_MASK
 0x8000000u

	)

15141 
	#SCB_ICSR_PENDSVCLR_SHIFT
 27

	)

15142 
	#SCB_ICSR_PENDSVSET_MASK
 0x10000000u

	)

15143 
	#SCB_ICSR_PENDSVSET_SHIFT
 28

	)

15144 
	#SCB_ICSR_NMIPENDSET_MASK
 0x80000000u

	)

15145 
	#SCB_ICSR_NMIPENDSET_SHIFT
 31

	)

15147 
	#SCB_VTOR_TBLOFF_MASK
 0xFFFFFF80u

	)

15148 
	#SCB_VTOR_TBLOFF_SHIFT
 7

	)

15149 
	#SCB_VTOR_TBLOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_VTOR_TBLOFF_SHIFT
))&
SCB_VTOR_TBLOFF_MASK
)

	)

15151 
	#SCB_AIRCR_VECTRESET_MASK
 0x1u

	)

15152 
	#SCB_AIRCR_VECTRESET_SHIFT
 0

	)

15153 
	#SCB_AIRCR_VECTCLRACTIVE_MASK
 0x2u

	)

15154 
	#SCB_AIRCR_VECTCLRACTIVE_SHIFT
 1

	)

15155 
	#SCB_AIRCR_SYSRESETREQ_MASK
 0x4u

	)

15156 
	#SCB_AIRCR_SYSRESETREQ_SHIFT
 2

	)

15157 
	#SCB_AIRCR_PRIGROUP_MASK
 0x700u

	)

15158 
	#SCB_AIRCR_PRIGROUP_SHIFT
 8

	)

15159 
	#SCB_AIRCR_PRIGROUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AIRCR_PRIGROUP_SHIFT
))&
SCB_AIRCR_PRIGROUP_MASK
)

	)

15160 
	#SCB_AIRCR_ENDIANNESS_MASK
 0x8000u

	)

15161 
	#SCB_AIRCR_ENDIANNESS_SHIFT
 15

	)

15162 
	#SCB_AIRCR_VECTKEY_MASK
 0xFFFF0000u

	)

15163 
	#SCB_AIRCR_VECTKEY_SHIFT
 16

	)

15164 
	#SCB_AIRCR_VECTKEY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AIRCR_VECTKEY_SHIFT
))&
SCB_AIRCR_VECTKEY_MASK
)

	)

15166 
	#SCB_SCR_SLEEPONEXIT_MASK
 0x2u

	)

15167 
	#SCB_SCR_SLEEPONEXIT_SHIFT
 1

	)

15168 
	#SCB_SCR_SLEEPDEEP_MASK
 0x4u

	)

15169 
	#SCB_SCR_SLEEPDEEP_SHIFT
 2

	)

15170 
	#SCB_SCR_SEVONPEND_MASK
 0x10u

	)

15171 
	#SCB_SCR_SEVONPEND_SHIFT
 4

	)

15173 
	#SCB_CCR_NONBASETHRDENA_MASK
 0x1u

	)

15174 
	#SCB_CCR_NONBASETHRDENA_SHIFT
 0

	)

15175 
	#SCB_CCR_USERSETMPEND_MASK
 0x2u

	)

15176 
	#SCB_CCR_USERSETMPEND_SHIFT
 1

	)

15177 
	#SCB_CCR_UNALIGN_TRP_MASK
 0x8u

	)

15178 
	#SCB_CCR_UNALIGN_TRP_SHIFT
 3

	)

15179 
	#SCB_CCR_DIV_0_TRP_MASK
 0x10u

	)

15180 
	#SCB_CCR_DIV_0_TRP_SHIFT
 4

	)

15181 
	#SCB_CCR_BFHFNMIGN_MASK
 0x100u

	)

15182 
	#SCB_CCR_BFHFNMIGN_SHIFT
 8

	)

15183 
	#SCB_CCR_STKALIGN_MASK
 0x200u

	)

15184 
	#SCB_CCR_STKALIGN_SHIFT
 9

	)

15186 
	#SCB_SHPR1_PRI_4_MASK
 0xFFu

	)

15187 
	#SCB_SHPR1_PRI_4_SHIFT
 0

	)

15188 
	#SCB_SHPR1_PRI_4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_4_SHIFT
))&
SCB_SHPR1_PRI_4_MASK
)

	)

15189 
	#SCB_SHPR1_PRI_5_MASK
 0xFF00u

	)

15190 
	#SCB_SHPR1_PRI_5_SHIFT
 8

	)

15191 
	#SCB_SHPR1_PRI_5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_5_SHIFT
))&
SCB_SHPR1_PRI_5_MASK
)

	)

15192 
	#SCB_SHPR1_PRI_6_MASK
 0xFF0000u

	)

15193 
	#SCB_SHPR1_PRI_6_SHIFT
 16

	)

15194 
	#SCB_SHPR1_PRI_6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_6_SHIFT
))&
SCB_SHPR1_PRI_6_MASK
)

	)

15196 
	#SCB_SHPR2_PRI_11_MASK
 0xFF000000u

	)

15197 
	#SCB_SHPR2_PRI_11_SHIFT
 24

	)

15198 
	#SCB_SHPR2_PRI_11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR2_PRI_11_SHIFT
))&
SCB_SHPR2_PRI_11_MASK
)

	)

15200 
	#SCB_SHPR3_PRI_14_MASK
 0xFF0000u

	)

15201 
	#SCB_SHPR3_PRI_14_SHIFT
 16

	)

15202 
	#SCB_SHPR3_PRI_14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR3_PRI_14_SHIFT
))&
SCB_SHPR3_PRI_14_MASK
)

	)

15203 
	#SCB_SHPR3_PRI_15_MASK
 0xFF000000u

	)

15204 
	#SCB_SHPR3_PRI_15_SHIFT
 24

	)

15205 
	#SCB_SHPR3_PRI_15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR3_PRI_15_SHIFT
))&
SCB_SHPR3_PRI_15_MASK
)

	)

15207 
	#SCB_SHCSR_MEMFAULTACT_MASK
 0x1u

	)

15208 
	#SCB_SHCSR_MEMFAULTACT_SHIFT
 0

	)

15209 
	#SCB_SHCSR_BUSFAULTACT_MASK
 0x2u

	)

15210 
	#SCB_SHCSR_BUSFAULTACT_SHIFT
 1

	)

15211 
	#SCB_SHCSR_USGFAULTACT_MASK
 0x8u

	)

15212 
	#SCB_SHCSR_USGFAULTACT_SHIFT
 3

	)

15213 
	#SCB_SHCSR_SVCALLACT_MASK
 0x80u

	)

15214 
	#SCB_SHCSR_SVCALLACT_SHIFT
 7

	)

15215 
	#SCB_SHCSR_MONITORACT_MASK
 0x100u

	)

15216 
	#SCB_SHCSR_MONITORACT_SHIFT
 8

	)

15217 
	#SCB_SHCSR_PENDSVACT_MASK
 0x400u

	)

15218 
	#SCB_SHCSR_PENDSVACT_SHIFT
 10

	)

15219 
	#SCB_SHCSR_SYSTICKACT_MASK
 0x800u

	)

15220 
	#SCB_SHCSR_SYSTICKACT_SHIFT
 11

	)

15221 
	#SCB_SHCSR_USGFAULTPENDED_MASK
 0x1000u

	)

15222 
	#SCB_SHCSR_USGFAULTPENDED_SHIFT
 12

	)

15223 
	#SCB_SHCSR_MEMFAULTPENDED_MASK
 0x2000u

	)

15224 
	#SCB_SHCSR_MEMFAULTPENDED_SHIFT
 13

	)

15225 
	#SCB_SHCSR_BUSFAULTPENDED_MASK
 0x4000u

	)

15226 
	#SCB_SHCSR_BUSFAULTPENDED_SHIFT
 14

	)

15227 
	#SCB_SHCSR_SVCALLPENDED_MASK
 0x8000u

	)

15228 
	#SCB_SHCSR_SVCALLPENDED_SHIFT
 15

	)

15229 
	#SCB_SHCSR_MEMFAULTENA_MASK
 0x10000u

	)

15230 
	#SCB_SHCSR_MEMFAULTENA_SHIFT
 16

	)

15231 
	#SCB_SHCSR_BUSFAULTENA_MASK
 0x20000u

	)

15232 
	#SCB_SHCSR_BUSFAULTENA_SHIFT
 17

	)

15233 
	#SCB_SHCSR_USGFAULTENA_MASK
 0x40000u

	)

15234 
	#SCB_SHCSR_USGFAULTENA_SHIFT
 18

	)

15236 
	#SCB_CFSR_IACCVIOL_MASK
 0x1u

	)

15237 
	#SCB_CFSR_IACCVIOL_SHIFT
 0

	)

15238 
	#SCB_CFSR_DACCVIOL_MASK
 0x2u

	)

15239 
	#SCB_CFSR_DACCVIOL_SHIFT
 1

	)

15240 
	#SCB_CFSR_MUNSTKERR_MASK
 0x8u

	)

15241 
	#SCB_CFSR_MUNSTKERR_SHIFT
 3

	)

15242 
	#SCB_CFSR_MSTKERR_MASK
 0x10u

	)

15243 
	#SCB_CFSR_MSTKERR_SHIFT
 4

	)

15244 
	#SCB_CFSR_MLSPERR_MASK
 0x20u

	)

15245 
	#SCB_CFSR_MLSPERR_SHIFT
 5

	)

15246 
	#SCB_CFSR_MMARVALID_MASK
 0x80u

	)

15247 
	#SCB_CFSR_MMARVALID_SHIFT
 7

	)

15248 
	#SCB_CFSR_IBUSERR_MASK
 0x100u

	)

15249 
	#SCB_CFSR_IBUSERR_SHIFT
 8

	)

15250 
	#SCB_CFSR_PRECISERR_MASK
 0x200u

	)

15251 
	#SCB_CFSR_PRECISERR_SHIFT
 9

	)

15252 
	#SCB_CFSR_IMPRECISERR_MASK
 0x400u

	)

15253 
	#SCB_CFSR_IMPRECISERR_SHIFT
 10

	)

15254 
	#SCB_CFSR_UNSTKERR_MASK
 0x800u

	)

15255 
	#SCB_CFSR_UNSTKERR_SHIFT
 11

	)

15256 
	#SCB_CFSR_STKERR_MASK
 0x1000u

	)

15257 
	#SCB_CFSR_STKERR_SHIFT
 12

	)

15258 
	#SCB_CFSR_LSPERR_MASK
 0x2000u

	)

15259 
	#SCB_CFSR_LSPERR_SHIFT
 13

	)

15260 
	#SCB_CFSR_BFARVALID_MASK
 0x8000u

	)

15261 
	#SCB_CFSR_BFARVALID_SHIFT
 15

	)

15262 
	#SCB_CFSR_UNDEFINSTR_MASK
 0x10000u

	)

15263 
	#SCB_CFSR_UNDEFINSTR_SHIFT
 16

	)

15264 
	#SCB_CFSR_INVSTATE_MASK
 0x20000u

	)

15265 
	#SCB_CFSR_INVSTATE_SHIFT
 17

	)

15266 
	#SCB_CFSR_INVPC_MASK
 0x40000u

	)

15267 
	#SCB_CFSR_INVPC_SHIFT
 18

	)

15268 
	#SCB_CFSR_NOCP_MASK
 0x80000u

	)

15269 
	#SCB_CFSR_NOCP_SHIFT
 19

	)

15270 
	#SCB_CFSR_UNALIGNED_MASK
 0x1000000u

	)

15271 
	#SCB_CFSR_UNALIGNED_SHIFT
 24

	)

15272 
	#SCB_CFSR_DIVBYZERO_MASK
 0x2000000u

	)

15273 
	#SCB_CFSR_DIVBYZERO_SHIFT
 25

	)

15275 
	#SCB_HFSR_VECTTBL_MASK
 0x2u

	)

15276 
	#SCB_HFSR_VECTTBL_SHIFT
 1

	)

15277 
	#SCB_HFSR_FORCED_MASK
 0x40000000u

	)

15278 
	#SCB_HFSR_FORCED_SHIFT
 30

	)

15279 
	#SCB_HFSR_DEBUGEVT_MASK
 0x80000000u

	)

15280 
	#SCB_HFSR_DEBUGEVT_SHIFT
 31

	)

15282 
	#SCB_DFSR_HALTED_MASK
 0x1u

	)

15283 
	#SCB_DFSR_HALTED_SHIFT
 0

	)

15284 
	#SCB_DFSR_BKPT_MASK
 0x2u

	)

15285 
	#SCB_DFSR_BKPT_SHIFT
 1

	)

15286 
	#SCB_DFSR_DWTTRAP_MASK
 0x4u

	)

15287 
	#SCB_DFSR_DWTTRAP_SHIFT
 2

	)

15288 
	#SCB_DFSR_VCATCH_MASK
 0x8u

	)

15289 
	#SCB_DFSR_VCATCH_SHIFT
 3

	)

15290 
	#SCB_DFSR_EXTERNAL_MASK
 0x10u

	)

15291 
	#SCB_DFSR_EXTERNAL_SHIFT
 4

	)

15293 
	#SCB_MMFAR_ADDRESS_MASK
 0xFFFFFFFFu

	)

15294 
	#SCB_MMFAR_ADDRESS_SHIFT
 0

	)

15295 
	#SCB_MMFAR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_MMFAR_ADDRESS_SHIFT
))&
SCB_MMFAR_ADDRESS_MASK
)

	)

15297 
	#SCB_BFAR_ADDRESS_MASK
 0xFFFFFFFFu

	)

15298 
	#SCB_BFAR_ADDRESS_SHIFT
 0

	)

15299 
	#SCB_BFAR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_BFAR_ADDRESS_SHIFT
))&
SCB_BFAR_ADDRESS_MASK
)

	)

15301 
	#SCB_AFSR_AUXFAULT_MASK
 0xFFFFFFFFu

	)

15302 
	#SCB_AFSR_AUXFAULT_SHIFT
 0

	)

15303 
	#SCB_AFSR_AUXFAULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AFSR_AUXFAULT_SHIFT
))&
SCB_AFSR_AUXFAULT_MASK
)

	)

15305 
	#SCB_CPACR_CP10_MASK
 0x300000u

	)

15306 
	#SCB_CPACR_CP10_SHIFT
 20

	)

15307 
	#SCB_CPACR_CP10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPACR_CP10_SHIFT
))&
SCB_CPACR_CP10_MASK
)

	)

15308 
	#SCB_CPACR_CP11_MASK
 0xC00000u

	)

15309 
	#SCB_CPACR_CP11_SHIFT
 22

	)

15310 
	#SCB_CPACR_CP11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPACR_CP11_SHIFT
))&
SCB_CPACR_CP11_MASK
)

	)

15319 
	#Sy¡emCÚŒÞ_BASE_PTR
 ((
SCB_MemM­PŒ
)0xE000E000u)

	)

15321 
	#SCB_BASE_PTRS
 { 
Sy¡emCÚŒÞ_BASE_PTR
 }

	)

15335 
	#SCB_ACTLR
 
	`SCB_ACTLR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15336 
	#SCB_CPUID
 
	`SCB_CPUID_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15337 
	#SCB_ICSR
 
	`SCB_ICSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15338 
	#SCB_VTOR
 
	`SCB_VTOR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15339 
	#SCB_AIRCR
 
	`SCB_AIRCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15340 
	#SCB_SCR
 
	`SCB_SCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15341 
	#SCB_CCR
 
	`SCB_CCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15342 
	#SCB_SHPR1
 
	`SCB_SHPR1_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15343 
	#SCB_SHPR2
 
	`SCB_SHPR2_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15344 
	#SCB_SHPR3
 
	`SCB_SHPR3_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15345 
	#SCB_SHCSR
 
	`SCB_SHCSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15346 
	#SCB_CFSR
 
	`SCB_CFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15347 
	#SCB_HFSR
 
	`SCB_HFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15348 
	#SCB_DFSR
 
	`SCB_DFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15349 
	#SCB_MMFAR
 
	`SCB_MMFAR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15350 
	#SCB_BFAR
 
	`SCB_BFAR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15351 
	#SCB_AFSR
 
	`SCB_AFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15352 
	#SCB_CPACR
 
	`SCB_CPACR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15374 
	sSDHC_MemM­
 {

15375 
ušt32_t
 
	mDSADDR
;

15376 
ušt32_t
 
	mBLKATTR
;

15377 
ušt32_t
 
	mCMDARG
;

15378 
ušt32_t
 
	mXFERTYP
;

15379 
ušt32_t
 
	mCMDRSP
[4];

15380 
ušt32_t
 
	mDATPORT
;

15381 
ušt32_t
 
	mPRSSTAT
;

15382 
ušt32_t
 
	mPROCTL
;

15383 
ušt32_t
 
	mSYSCTL
;

15384 
ušt32_t
 
	mIRQSTAT
;

15385 
ušt32_t
 
	mIRQSTATEN
;

15386 
ušt32_t
 
	mIRQSIGEN
;

15387 
ušt32_t
 
	mAC12ERR
;

15388 
ušt32_t
 
	mHTCAPBLT
;

15389 
ušt32_t
 
	mWML
;

15390 
ušt8_t
 
	mRESERVED_0
[8];

15391 
ušt32_t
 
	mFEVT
;

15392 
ušt32_t
 
	mADMAES
;

15393 
ušt32_t
 
	mADSADDR
;

15394 
ušt8_t
 
	mRESERVED_1
[100];

15395 
ušt32_t
 
	mVENDOR
;

15396 
ušt32_t
 
	mMMCBOOT
;

15397 
ušt8_t
 
	mRESERVED_2
[52];

15398 
ušt32_t
 
	mHOSTVER
;

15399 } vÞ©ž*
	tSDHC_MemM­PŒ
;

15412 
	#SDHC_DSADDR_REG
(
ba£
è((ba£)->
DSADDR
)

	)

15413 
	#SDHC_BLKATTR_REG
(
ba£
è((ba£)->
BLKATTR
)

	)

15414 
	#SDHC_CMDARG_REG
(
ba£
è((ba£)->
CMDARG
)

	)

15415 
	#SDHC_XFERTYP_REG
(
ba£
è((ba£)->
XFERTYP
)

	)

15416 
	#SDHC_CMDRSP_REG
(
ba£
,
šdex
è((ba£)->
CMDRSP
[šdex])

	)

15417 
	#SDHC_DATPORT_REG
(
ba£
è((ba£)->
DATPORT
)

	)

15418 
	#SDHC_PRSSTAT_REG
(
ba£
è((ba£)->
PRSSTAT
)

	)

15419 
	#SDHC_PROCTL_REG
(
ba£
è((ba£)->
PROCTL
)

	)

15420 
	#SDHC_SYSCTL_REG
(
ba£
è((ba£)->
SYSCTL
)

	)

15421 
	#SDHC_IRQSTAT_REG
(
ba£
è((ba£)->
IRQSTAT
)

	)

15422 
	#SDHC_IRQSTATEN_REG
(
ba£
è((ba£)->
IRQSTATEN
)

	)

15423 
	#SDHC_IRQSIGEN_REG
(
ba£
è((ba£)->
IRQSIGEN
)

	)

15424 
	#SDHC_AC12ERR_REG
(
ba£
è((ba£)->
AC12ERR
)

	)

15425 
	#SDHC_HTCAPBLT_REG
(
ba£
è((ba£)->
HTCAPBLT
)

	)

15426 
	#SDHC_WML_REG
(
ba£
è((ba£)->
WML
)

	)

15427 
	#SDHC_FEVT_REG
(
ba£
è((ba£)->
FEVT
)

	)

15428 
	#SDHC_ADMAES_REG
(
ba£
è((ba£)->
ADMAES
)

	)

15429 
	#SDHC_ADSADDR_REG
(
ba£
è((ba£)->
ADSADDR
)

	)

15430 
	#SDHC_VENDOR_REG
(
ba£
è((ba£)->
VENDOR
)

	)

15431 
	#SDHC_MMCBOOT_REG
(
ba£
è((ba£)->
MMCBOOT
)

	)

15432 
	#SDHC_HOSTVER_REG
(
ba£
è((ba£)->
HOSTVER
)

	)

15449 
	#SDHC_DSADDR_DSADDR_MASK
 0xFFFFFFFCu

	)

15450 
	#SDHC_DSADDR_DSADDR_SHIFT
 2

	)

15451 
	#SDHC_DSADDR_DSADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_DSADDR_DSADDR_SHIFT
))&
SDHC_DSADDR_DSADDR_MASK
)

	)

15453 
	#SDHC_BLKATTR_BLKSIZE_MASK
 0x1FFFu

	)

15454 
	#SDHC_BLKATTR_BLKSIZE_SHIFT
 0

	)

15455 
	#SDHC_BLKATTR_BLKSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_BLKATTR_BLKSIZE_SHIFT
))&
SDHC_BLKATTR_BLKSIZE_MASK
)

	)

15456 
	#SDHC_BLKATTR_BLKCNT_MASK
 0xFFFF0000u

	)

15457 
	#SDHC_BLKATTR_BLKCNT_SHIFT
 16

	)

15458 
	#SDHC_BLKATTR_BLKCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_BLKATTR_BLKCNT_SHIFT
))&
SDHC_BLKATTR_BLKCNT_MASK
)

	)

15460 
	#SDHC_CMDARG_CMDARG_MASK
 0xFFFFFFFFu

	)

15461 
	#SDHC_CMDARG_CMDARG_SHIFT
 0

	)

15462 
	#SDHC_CMDARG_CMDARG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDARG_CMDARG_SHIFT
))&
SDHC_CMDARG_CMDARG_MASK
)

	)

15464 
	#SDHC_XFERTYP_DMAEN_MASK
 0x1u

	)

15465 
	#SDHC_XFERTYP_DMAEN_SHIFT
 0

	)

15466 
	#SDHC_XFERTYP_BCEN_MASK
 0x2u

	)

15467 
	#SDHC_XFERTYP_BCEN_SHIFT
 1

	)

15468 
	#SDHC_XFERTYP_AC12EN_MASK
 0x4u

	)

15469 
	#SDHC_XFERTYP_AC12EN_SHIFT
 2

	)

15470 
	#SDHC_XFERTYP_DTDSEL_MASK
 0x10u

	)

15471 
	#SDHC_XFERTYP_DTDSEL_SHIFT
 4

	)

15472 
	#SDHC_XFERTYP_MSBSEL_MASK
 0x20u

	)

15473 
	#SDHC_XFERTYP_MSBSEL_SHIFT
 5

	)

15474 
	#SDHC_XFERTYP_RSPTYP_MASK
 0x30000u

	)

15475 
	#SDHC_XFERTYP_RSPTYP_SHIFT
 16

	)

15476 
	#SDHC_XFERTYP_RSPTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_RSPTYP_SHIFT
))&
SDHC_XFERTYP_RSPTYP_MASK
)

	)

15477 
	#SDHC_XFERTYP_CCCEN_MASK
 0x80000u

	)

15478 
	#SDHC_XFERTYP_CCCEN_SHIFT
 19

	)

15479 
	#SDHC_XFERTYP_CICEN_MASK
 0x100000u

	)

15480 
	#SDHC_XFERTYP_CICEN_SHIFT
 20

	)

15481 
	#SDHC_XFERTYP_DPSEL_MASK
 0x200000u

	)

15482 
	#SDHC_XFERTYP_DPSEL_SHIFT
 21

	)

15483 
	#SDHC_XFERTYP_CMDTYP_MASK
 0xC00000u

	)

15484 
	#SDHC_XFERTYP_CMDTYP_SHIFT
 22

	)

15485 
	#SDHC_XFERTYP_CMDTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_CMDTYP_SHIFT
))&
SDHC_XFERTYP_CMDTYP_MASK
)

	)

15486 
	#SDHC_XFERTYP_CMDINX_MASK
 0x3F000000u

	)

15487 
	#SDHC_XFERTYP_CMDINX_SHIFT
 24

	)

15488 
	#SDHC_XFERTYP_CMDINX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_CMDINX_SHIFT
))&
SDHC_XFERTYP_CMDINX_MASK
)

	)

15490 
	#SDHC_CMDRSP_CMDRSP0_MASK
 0xFFFFFFFFu

	)

15491 
	#SDHC_CMDRSP_CMDRSP0_SHIFT
 0

	)

15492 
	#SDHC_CMDRSP_CMDRSP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP0_SHIFT
))&
SDHC_CMDRSP_CMDRSP0_MASK
)

	)

15493 
	#SDHC_CMDRSP_CMDRSP1_MASK
 0xFFFFFFFFu

	)

15494 
	#SDHC_CMDRSP_CMDRSP1_SHIFT
 0

	)

15495 
	#SDHC_CMDRSP_CMDRSP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP1_SHIFT
))&
SDHC_CMDRSP_CMDRSP1_MASK
)

	)

15496 
	#SDHC_CMDRSP_CMDRSP2_MASK
 0xFFFFFFFFu

	)

15497 
	#SDHC_CMDRSP_CMDRSP2_SHIFT
 0

	)

15498 
	#SDHC_CMDRSP_CMDRSP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP2_SHIFT
))&
SDHC_CMDRSP_CMDRSP2_MASK
)

	)

15499 
	#SDHC_CMDRSP_CMDRSP3_MASK
 0xFFFFFFFFu

	)

15500 
	#SDHC_CMDRSP_CMDRSP3_SHIFT
 0

	)

15501 
	#SDHC_CMDRSP_CMDRSP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP3_SHIFT
))&
SDHC_CMDRSP_CMDRSP3_MASK
)

	)

15503 
	#SDHC_DATPORT_DATCONT_MASK
 0xFFFFFFFFu

	)

15504 
	#SDHC_DATPORT_DATCONT_SHIFT
 0

	)

15505 
	#SDHC_DATPORT_DATCONT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_DATPORT_DATCONT_SHIFT
))&
SDHC_DATPORT_DATCONT_MASK
)

	)

15507 
	#SDHC_PRSSTAT_CIHB_MASK
 0x1u

	)

15508 
	#SDHC_PRSSTAT_CIHB_SHIFT
 0

	)

15509 
	#SDHC_PRSSTAT_CDIHB_MASK
 0x2u

	)

15510 
	#SDHC_PRSSTAT_CDIHB_SHIFT
 1

	)

15511 
	#SDHC_PRSSTAT_DLA_MASK
 0x4u

	)

15512 
	#SDHC_PRSSTAT_DLA_SHIFT
 2

	)

15513 
	#SDHC_PRSSTAT_SDSTB_MASK
 0x8u

	)

15514 
	#SDHC_PRSSTAT_SDSTB_SHIFT
 3

	)

15515 
	#SDHC_PRSSTAT_IPGOFF_MASK
 0x10u

	)

15516 
	#SDHC_PRSSTAT_IPGOFF_SHIFT
 4

	)

15517 
	#SDHC_PRSSTAT_HCKOFF_MASK
 0x20u

	)

15518 
	#SDHC_PRSSTAT_HCKOFF_SHIFT
 5

	)

15519 
	#SDHC_PRSSTAT_PEROFF_MASK
 0x40u

	)

15520 
	#SDHC_PRSSTAT_PEROFF_SHIFT
 6

	)

15521 
	#SDHC_PRSSTAT_SDOFF_MASK
 0x80u

	)

15522 
	#SDHC_PRSSTAT_SDOFF_SHIFT
 7

	)

15523 
	#SDHC_PRSSTAT_WTA_MASK
 0x100u

	)

15524 
	#SDHC_PRSSTAT_WTA_SHIFT
 8

	)

15525 
	#SDHC_PRSSTAT_RTA_MASK
 0x200u

	)

15526 
	#SDHC_PRSSTAT_RTA_SHIFT
 9

	)

15527 
	#SDHC_PRSSTAT_BWEN_MASK
 0x400u

	)

15528 
	#SDHC_PRSSTAT_BWEN_SHIFT
 10

	)

15529 
	#SDHC_PRSSTAT_BREN_MASK
 0x800u

	)

15530 
	#SDHC_PRSSTAT_BREN_SHIFT
 11

	)

15531 
	#SDHC_PRSSTAT_CINS_MASK
 0x10000u

	)

15532 
	#SDHC_PRSSTAT_CINS_SHIFT
 16

	)

15533 
	#SDHC_PRSSTAT_CLSL_MASK
 0x800000u

	)

15534 
	#SDHC_PRSSTAT_CLSL_SHIFT
 23

	)

15535 
	#SDHC_PRSSTAT_DLSL_MASK
 0xFF000000u

	)

15536 
	#SDHC_PRSSTAT_DLSL_SHIFT
 24

	)

15537 
	#SDHC_PRSSTAT_DLSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PRSSTAT_DLSL_SHIFT
))&
SDHC_PRSSTAT_DLSL_MASK
)

	)

15539 
	#SDHC_PROCTL_LCTL_MASK
 0x1u

	)

15540 
	#SDHC_PROCTL_LCTL_SHIFT
 0

	)

15541 
	#SDHC_PROCTL_DTW_MASK
 0x6u

	)

15542 
	#SDHC_PROCTL_DTW_SHIFT
 1

	)

15543 
	#SDHC_PROCTL_DTW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_DTW_SHIFT
))&
SDHC_PROCTL_DTW_MASK
)

	)

15544 
	#SDHC_PROCTL_D3CD_MASK
 0x8u

	)

15545 
	#SDHC_PROCTL_D3CD_SHIFT
 3

	)

15546 
	#SDHC_PROCTL_EMODE_MASK
 0x30u

	)

15547 
	#SDHC_PROCTL_EMODE_SHIFT
 4

	)

15548 
	#SDHC_PROCTL_EMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_EMODE_SHIFT
))&
SDHC_PROCTL_EMODE_MASK
)

	)

15549 
	#SDHC_PROCTL_CDTL_MASK
 0x40u

	)

15550 
	#SDHC_PROCTL_CDTL_SHIFT
 6

	)

15551 
	#SDHC_PROCTL_CDSS_MASK
 0x80u

	)

15552 
	#SDHC_PROCTL_CDSS_SHIFT
 7

	)

15553 
	#SDHC_PROCTL_DMAS_MASK
 0x300u

	)

15554 
	#SDHC_PROCTL_DMAS_SHIFT
 8

	)

15555 
	#SDHC_PROCTL_DMAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_DMAS_SHIFT
))&
SDHC_PROCTL_DMAS_MASK
)

	)

15556 
	#SDHC_PROCTL_SABGREQ_MASK
 0x10000u

	)

15557 
	#SDHC_PROCTL_SABGREQ_SHIFT
 16

	)

15558 
	#SDHC_PROCTL_CREQ_MASK
 0x20000u

	)

15559 
	#SDHC_PROCTL_CREQ_SHIFT
 17

	)

15560 
	#SDHC_PROCTL_RWCTL_MASK
 0x40000u

	)

15561 
	#SDHC_PROCTL_RWCTL_SHIFT
 18

	)

15562 
	#SDHC_PROCTL_IABG_MASK
 0x80000u

	)

15563 
	#SDHC_PROCTL_IABG_SHIFT
 19

	)

15564 
	#SDHC_PROCTL_WECINT_MASK
 0x1000000u

	)

15565 
	#SDHC_PROCTL_WECINT_SHIFT
 24

	)

15566 
	#SDHC_PROCTL_WECINS_MASK
 0x2000000u

	)

15567 
	#SDHC_PROCTL_WECINS_SHIFT
 25

	)

15568 
	#SDHC_PROCTL_WECRM_MASK
 0x4000000u

	)

15569 
	#SDHC_PROCTL_WECRM_SHIFT
 26

	)

15571 
	#SDHC_SYSCTL_IPGEN_MASK
 0x1u

	)

15572 
	#SDHC_SYSCTL_IPGEN_SHIFT
 0

	)

15573 
	#SDHC_SYSCTL_HCKEN_MASK
 0x2u

	)

15574 
	#SDHC_SYSCTL_HCKEN_SHIFT
 1

	)

15575 
	#SDHC_SYSCTL_PEREN_MASK
 0x4u

	)

15576 
	#SDHC_SYSCTL_PEREN_SHIFT
 2

	)

15577 
	#SDHC_SYSCTL_SDCLKEN_MASK
 0x8u

	)

15578 
	#SDHC_SYSCTL_SDCLKEN_SHIFT
 3

	)

15579 
	#SDHC_SYSCTL_DVS_MASK
 0xF0u

	)

15580 
	#SDHC_SYSCTL_DVS_SHIFT
 4

	)

15581 
	#SDHC_SYSCTL_DVS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_DVS_SHIFT
))&
SDHC_SYSCTL_DVS_MASK
)

	)

15582 
	#SDHC_SYSCTL_SDCLKFS_MASK
 0xFF00u

	)

15583 
	#SDHC_SYSCTL_SDCLKFS_SHIFT
 8

	)

15584 
	#SDHC_SYSCTL_SDCLKFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_SDCLKFS_SHIFT
))&
SDHC_SYSCTL_SDCLKFS_MASK
)

	)

15585 
	#SDHC_SYSCTL_DTOCV_MASK
 0xF0000u

	)

15586 
	#SDHC_SYSCTL_DTOCV_SHIFT
 16

	)

15587 
	#SDHC_SYSCTL_DTOCV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_DTOCV_SHIFT
))&
SDHC_SYSCTL_DTOCV_MASK
)

	)

15588 
	#SDHC_SYSCTL_RSTA_MASK
 0x1000000u

	)

15589 
	#SDHC_SYSCTL_RSTA_SHIFT
 24

	)

15590 
	#SDHC_SYSCTL_RSTC_MASK
 0x2000000u

	)

15591 
	#SDHC_SYSCTL_RSTC_SHIFT
 25

	)

15592 
	#SDHC_SYSCTL_RSTD_MASK
 0x4000000u

	)

15593 
	#SDHC_SYSCTL_RSTD_SHIFT
 26

	)

15594 
	#SDHC_SYSCTL_INITA_MASK
 0x8000000u

	)

15595 
	#SDHC_SYSCTL_INITA_SHIFT
 27

	)

15597 
	#SDHC_IRQSTAT_CC_MASK
 0x1u

	)

15598 
	#SDHC_IRQSTAT_CC_SHIFT
 0

	)

15599 
	#SDHC_IRQSTAT_TC_MASK
 0x2u

	)

15600 
	#SDHC_IRQSTAT_TC_SHIFT
 1

	)

15601 
	#SDHC_IRQSTAT_BGE_MASK
 0x4u

	)

15602 
	#SDHC_IRQSTAT_BGE_SHIFT
 2

	)

15603 
	#SDHC_IRQSTAT_DINT_MASK
 0x8u

	)

15604 
	#SDHC_IRQSTAT_DINT_SHIFT
 3

	)

15605 
	#SDHC_IRQSTAT_BWR_MASK
 0x10u

	)

15606 
	#SDHC_IRQSTAT_BWR_SHIFT
 4

	)

15607 
	#SDHC_IRQSTAT_BRR_MASK
 0x20u

	)

15608 
	#SDHC_IRQSTAT_BRR_SHIFT
 5

	)

15609 
	#SDHC_IRQSTAT_CINS_MASK
 0x40u

	)

15610 
	#SDHC_IRQSTAT_CINS_SHIFT
 6

	)

15611 
	#SDHC_IRQSTAT_CRM_MASK
 0x80u

	)

15612 
	#SDHC_IRQSTAT_CRM_SHIFT
 7

	)

15613 
	#SDHC_IRQSTAT_CINT_MASK
 0x100u

	)

15614 
	#SDHC_IRQSTAT_CINT_SHIFT
 8

	)

15615 
	#SDHC_IRQSTAT_CTOE_MASK
 0x10000u

	)

15616 
	#SDHC_IRQSTAT_CTOE_SHIFT
 16

	)

15617 
	#SDHC_IRQSTAT_CCE_MASK
 0x20000u

	)

15618 
	#SDHC_IRQSTAT_CCE_SHIFT
 17

	)

15619 
	#SDHC_IRQSTAT_CEBE_MASK
 0x40000u

	)

15620 
	#SDHC_IRQSTAT_CEBE_SHIFT
 18

	)

15621 
	#SDHC_IRQSTAT_CIE_MASK
 0x80000u

	)

15622 
	#SDHC_IRQSTAT_CIE_SHIFT
 19

	)

15623 
	#SDHC_IRQSTAT_DTOE_MASK
 0x100000u

	)

15624 
	#SDHC_IRQSTAT_DTOE_SHIFT
 20

	)

15625 
	#SDHC_IRQSTAT_DCE_MASK
 0x200000u

	)

15626 
	#SDHC_IRQSTAT_DCE_SHIFT
 21

	)

15627 
	#SDHC_IRQSTAT_DEBE_MASK
 0x400000u

	)

15628 
	#SDHC_IRQSTAT_DEBE_SHIFT
 22

	)

15629 
	#SDHC_IRQSTAT_AC12E_MASK
 0x1000000u

	)

15630 
	#SDHC_IRQSTAT_AC12E_SHIFT
 24

	)

15631 
	#SDHC_IRQSTAT_DMAE_MASK
 0x10000000u

	)

15632 
	#SDHC_IRQSTAT_DMAE_SHIFT
 28

	)

15634 
	#SDHC_IRQSTATEN_CCSEN_MASK
 0x1u

	)

15635 
	#SDHC_IRQSTATEN_CCSEN_SHIFT
 0

	)

15636 
	#SDHC_IRQSTATEN_TCSEN_MASK
 0x2u

	)

15637 
	#SDHC_IRQSTATEN_TCSEN_SHIFT
 1

	)

15638 
	#SDHC_IRQSTATEN_BGESEN_MASK
 0x4u

	)

15639 
	#SDHC_IRQSTATEN_BGESEN_SHIFT
 2

	)

15640 
	#SDHC_IRQSTATEN_DINTSEN_MASK
 0x8u

	)

15641 
	#SDHC_IRQSTATEN_DINTSEN_SHIFT
 3

	)

15642 
	#SDHC_IRQSTATEN_BWRSEN_MASK
 0x10u

	)

15643 
	#SDHC_IRQSTATEN_BWRSEN_SHIFT
 4

	)

15644 
	#SDHC_IRQSTATEN_BRRSEN_MASK
 0x20u

	)

15645 
	#SDHC_IRQSTATEN_BRRSEN_SHIFT
 5

	)

15646 
	#SDHC_IRQSTATEN_CINSEN_MASK
 0x40u

	)

15647 
	#SDHC_IRQSTATEN_CINSEN_SHIFT
 6

	)

15648 
	#SDHC_IRQSTATEN_CRMSEN_MASK
 0x80u

	)

15649 
	#SDHC_IRQSTATEN_CRMSEN_SHIFT
 7

	)

15650 
	#SDHC_IRQSTATEN_CINTSEN_MASK
 0x100u

	)

15651 
	#SDHC_IRQSTATEN_CINTSEN_SHIFT
 8

	)

15652 
	#SDHC_IRQSTATEN_CTOESEN_MASK
 0x10000u

	)

15653 
	#SDHC_IRQSTATEN_CTOESEN_SHIFT
 16

	)

15654 
	#SDHC_IRQSTATEN_CCESEN_MASK
 0x20000u

	)

15655 
	#SDHC_IRQSTATEN_CCESEN_SHIFT
 17

	)

15656 
	#SDHC_IRQSTATEN_CEBESEN_MASK
 0x40000u

	)

15657 
	#SDHC_IRQSTATEN_CEBESEN_SHIFT
 18

	)

15658 
	#SDHC_IRQSTATEN_CIESEN_MASK
 0x80000u

	)

15659 
	#SDHC_IRQSTATEN_CIESEN_SHIFT
 19

	)

15660 
	#SDHC_IRQSTATEN_DTOESEN_MASK
 0x100000u

	)

15661 
	#SDHC_IRQSTATEN_DTOESEN_SHIFT
 20

	)

15662 
	#SDHC_IRQSTATEN_DCESEN_MASK
 0x200000u

	)

15663 
	#SDHC_IRQSTATEN_DCESEN_SHIFT
 21

	)

15664 
	#SDHC_IRQSTATEN_DEBESEN_MASK
 0x400000u

	)

15665 
	#SDHC_IRQSTATEN_DEBESEN_SHIFT
 22

	)

15666 
	#SDHC_IRQSTATEN_AC12ESEN_MASK
 0x1000000u

	)

15667 
	#SDHC_IRQSTATEN_AC12ESEN_SHIFT
 24

	)

15668 
	#SDHC_IRQSTATEN_DMAESEN_MASK
 0x10000000u

	)

15669 
	#SDHC_IRQSTATEN_DMAESEN_SHIFT
 28

	)

15671 
	#SDHC_IRQSIGEN_CCIEN_MASK
 0x1u

	)

15672 
	#SDHC_IRQSIGEN_CCIEN_SHIFT
 0

	)

15673 
	#SDHC_IRQSIGEN_TCIEN_MASK
 0x2u

	)

15674 
	#SDHC_IRQSIGEN_TCIEN_SHIFT
 1

	)

15675 
	#SDHC_IRQSIGEN_BGEIEN_MASK
 0x4u

	)

15676 
	#SDHC_IRQSIGEN_BGEIEN_SHIFT
 2

	)

15677 
	#SDHC_IRQSIGEN_DINTIEN_MASK
 0x8u

	)

15678 
	#SDHC_IRQSIGEN_DINTIEN_SHIFT
 3

	)

15679 
	#SDHC_IRQSIGEN_BWRIEN_MASK
 0x10u

	)

15680 
	#SDHC_IRQSIGEN_BWRIEN_SHIFT
 4

	)

15681 
	#SDHC_IRQSIGEN_BRRIEN_MASK
 0x20u

	)

15682 
	#SDHC_IRQSIGEN_BRRIEN_SHIFT
 5

	)

15683 
	#SDHC_IRQSIGEN_CINSIEN_MASK
 0x40u

	)

15684 
	#SDHC_IRQSIGEN_CINSIEN_SHIFT
 6

	)

15685 
	#SDHC_IRQSIGEN_CRMIEN_MASK
 0x80u

	)

15686 
	#SDHC_IRQSIGEN_CRMIEN_SHIFT
 7

	)

15687 
	#SDHC_IRQSIGEN_CINTIEN_MASK
 0x100u

	)

15688 
	#SDHC_IRQSIGEN_CINTIEN_SHIFT
 8

	)

15689 
	#SDHC_IRQSIGEN_CTOEIEN_MASK
 0x10000u

	)

15690 
	#SDHC_IRQSIGEN_CTOEIEN_SHIFT
 16

	)

15691 
	#SDHC_IRQSIGEN_CCEIEN_MASK
 0x20000u

	)

15692 
	#SDHC_IRQSIGEN_CCEIEN_SHIFT
 17

	)

15693 
	#SDHC_IRQSIGEN_CEBEIEN_MASK
 0x40000u

	)

15694 
	#SDHC_IRQSIGEN_CEBEIEN_SHIFT
 18

	)

15695 
	#SDHC_IRQSIGEN_CIEIEN_MASK
 0x80000u

	)

15696 
	#SDHC_IRQSIGEN_CIEIEN_SHIFT
 19

	)

15697 
	#SDHC_IRQSIGEN_DTOEIEN_MASK
 0x100000u

	)

15698 
	#SDHC_IRQSIGEN_DTOEIEN_SHIFT
 20

	)

15699 
	#SDHC_IRQSIGEN_DCEIEN_MASK
 0x200000u

	)

15700 
	#SDHC_IRQSIGEN_DCEIEN_SHIFT
 21

	)

15701 
	#SDHC_IRQSIGEN_DEBEIEN_MASK
 0x400000u

	)

15702 
	#SDHC_IRQSIGEN_DEBEIEN_SHIFT
 22

	)

15703 
	#SDHC_IRQSIGEN_AC12EIEN_MASK
 0x1000000u

	)

15704 
	#SDHC_IRQSIGEN_AC12EIEN_SHIFT
 24

	)

15705 
	#SDHC_IRQSIGEN_DMAEIEN_MASK
 0x10000000u

	)

15706 
	#SDHC_IRQSIGEN_DMAEIEN_SHIFT
 28

	)

15708 
	#SDHC_AC12ERR_AC12NE_MASK
 0x1u

	)

15709 
	#SDHC_AC12ERR_AC12NE_SHIFT
 0

	)

15710 
	#SDHC_AC12ERR_AC12TOE_MASK
 0x2u

	)

15711 
	#SDHC_AC12ERR_AC12TOE_SHIFT
 1

	)

15712 
	#SDHC_AC12ERR_AC12EBE_MASK
 0x4u

	)

15713 
	#SDHC_AC12ERR_AC12EBE_SHIFT
 2

	)

15714 
	#SDHC_AC12ERR_AC12CE_MASK
 0x8u

	)

15715 
	#SDHC_AC12ERR_AC12CE_SHIFT
 3

	)

15716 
	#SDHC_AC12ERR_AC12IE_MASK
 0x10u

	)

15717 
	#SDHC_AC12ERR_AC12IE_SHIFT
 4

	)

15718 
	#SDHC_AC12ERR_CNIBAC12E_MASK
 0x80u

	)

15719 
	#SDHC_AC12ERR_CNIBAC12E_SHIFT
 7

	)

15721 
	#SDHC_HTCAPBLT_MBL_MASK
 0x70000u

	)

15722 
	#SDHC_HTCAPBLT_MBL_SHIFT
 16

	)

15723 
	#SDHC_HTCAPBLT_MBL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HTCAPBLT_MBL_SHIFT
))&
SDHC_HTCAPBLT_MBL_MASK
)

	)

15724 
	#SDHC_HTCAPBLT_ADMAS_MASK
 0x100000u

	)

15725 
	#SDHC_HTCAPBLT_ADMAS_SHIFT
 20

	)

15726 
	#SDHC_HTCAPBLT_HSS_MASK
 0x200000u

	)

15727 
	#SDHC_HTCAPBLT_HSS_SHIFT
 21

	)

15728 
	#SDHC_HTCAPBLT_DMAS_MASK
 0x400000u

	)

15729 
	#SDHC_HTCAPBLT_DMAS_SHIFT
 22

	)

15730 
	#SDHC_HTCAPBLT_SRS_MASK
 0x800000u

	)

15731 
	#SDHC_HTCAPBLT_SRS_SHIFT
 23

	)

15732 
	#SDHC_HTCAPBLT_VS33_MASK
 0x1000000u

	)

15733 
	#SDHC_HTCAPBLT_VS33_SHIFT
 24

	)

15734 
	#SDHC_HTCAPBLT_VS30_MASK
 0x2000000u

	)

15735 
	#SDHC_HTCAPBLT_VS30_SHIFT
 25

	)

15736 
	#SDHC_HTCAPBLT_VS18_MASK
 0x4000000u

	)

15737 
	#SDHC_HTCAPBLT_VS18_SHIFT
 26

	)

15739 
	#SDHC_WML_RDWML_MASK
 0xFFu

	)

15740 
	#SDHC_WML_RDWML_SHIFT
 0

	)

15741 
	#SDHC_WML_RDWML
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_RDWML_SHIFT
))&
SDHC_WML_RDWML_MASK
)

	)

15742 
	#SDHC_WML_WRWML_MASK
 0xFF0000u

	)

15743 
	#SDHC_WML_WRWML_SHIFT
 16

	)

15744 
	#SDHC_WML_WRWML
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_WRWML_SHIFT
))&
SDHC_WML_WRWML_MASK
)

	)

15745 
	#SDHC_WML_WRBRSTLEN_MASK
 0x1F000000u

	)

15746 
	#SDHC_WML_WRBRSTLEN_SHIFT
 24

	)

15747 
	#SDHC_WML_WRBRSTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_WRBRSTLEN_SHIFT
))&
SDHC_WML_WRBRSTLEN_MASK
)

	)

15749 
	#SDHC_FEVT_AC12NE_MASK
 0x1u

	)

15750 
	#SDHC_FEVT_AC12NE_SHIFT
 0

	)

15751 
	#SDHC_FEVT_AC12TOE_MASK
 0x2u

	)

15752 
	#SDHC_FEVT_AC12TOE_SHIFT
 1

	)

15753 
	#SDHC_FEVT_AC12CE_MASK
 0x4u

	)

15754 
	#SDHC_FEVT_AC12CE_SHIFT
 2

	)

15755 
	#SDHC_FEVT_AC12EBE_MASK
 0x8u

	)

15756 
	#SDHC_FEVT_AC12EBE_SHIFT
 3

	)

15757 
	#SDHC_FEVT_AC12IE_MASK
 0x10u

	)

15758 
	#SDHC_FEVT_AC12IE_SHIFT
 4

	)

15759 
	#SDHC_FEVT_CNIBAC12E_MASK
 0x80u

	)

15760 
	#SDHC_FEVT_CNIBAC12E_SHIFT
 7

	)

15761 
	#SDHC_FEVT_CTOE_MASK
 0x10000u

	)

15762 
	#SDHC_FEVT_CTOE_SHIFT
 16

	)

15763 
	#SDHC_FEVT_CCE_MASK
 0x20000u

	)

15764 
	#SDHC_FEVT_CCE_SHIFT
 17

	)

15765 
	#SDHC_FEVT_CEBE_MASK
 0x40000u

	)

15766 
	#SDHC_FEVT_CEBE_SHIFT
 18

	)

15767 
	#SDHC_FEVT_CIE_MASK
 0x80000u

	)

15768 
	#SDHC_FEVT_CIE_SHIFT
 19

	)

15769 
	#SDHC_FEVT_DTOE_MASK
 0x100000u

	)

15770 
	#SDHC_FEVT_DTOE_SHIFT
 20

	)

15771 
	#SDHC_FEVT_DCE_MASK
 0x200000u

	)

15772 
	#SDHC_FEVT_DCE_SHIFT
 21

	)

15773 
	#SDHC_FEVT_DEBE_MASK
 0x400000u

	)

15774 
	#SDHC_FEVT_DEBE_SHIFT
 22

	)

15775 
	#SDHC_FEVT_AC12E_MASK
 0x1000000u

	)

15776 
	#SDHC_FEVT_AC12E_SHIFT
 24

	)

15777 
	#SDHC_FEVT_DMAE_MASK
 0x10000000u

	)

15778 
	#SDHC_FEVT_DMAE_SHIFT
 28

	)

15779 
	#SDHC_FEVT_CINT_MASK
 0x80000000u

	)

15780 
	#SDHC_FEVT_CINT_SHIFT
 31

	)

15782 
	#SDHC_ADMAES_ADMAES_MASK
 0x3u

	)

15783 
	#SDHC_ADMAES_ADMAES_SHIFT
 0

	)

15784 
	#SDHC_ADMAES_ADMAES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_ADMAES_ADMAES_SHIFT
))&
SDHC_ADMAES_ADMAES_MASK
)

	)

15785 
	#SDHC_ADMAES_ADMALME_MASK
 0x4u

	)

15786 
	#SDHC_ADMAES_ADMALME_SHIFT
 2

	)

15787 
	#SDHC_ADMAES_ADMADCE_MASK
 0x8u

	)

15788 
	#SDHC_ADMAES_ADMADCE_SHIFT
 3

	)

15790 
	#SDHC_ADSADDR_ADSADDR_MASK
 0xFFFFFFFCu

	)

15791 
	#SDHC_ADSADDR_ADSADDR_SHIFT
 2

	)

15792 
	#SDHC_ADSADDR_ADSADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_ADSADDR_ADSADDR_SHIFT
))&
SDHC_ADSADDR_ADSADDR_MASK
)

	)

15794 
	#SDHC_VENDOR_EXTDMAEN_MASK
 0x1u

	)

15795 
	#SDHC_VENDOR_EXTDMAEN_SHIFT
 0

	)

15796 
	#SDHC_VENDOR_EXBLKNU_MASK
 0x2u

	)

15797 
	#SDHC_VENDOR_EXBLKNU_SHIFT
 1

	)

15798 
	#SDHC_VENDOR_INTSTVAL_MASK
 0xFF0000u

	)

15799 
	#SDHC_VENDOR_INTSTVAL_SHIFT
 16

	)

15800 
	#SDHC_VENDOR_INTSTVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_VENDOR_INTSTVAL_SHIFT
))&
SDHC_VENDOR_INTSTVAL_MASK
)

	)

15802 
	#SDHC_MMCBOOT_DTOCVACK_MASK
 0xFu

	)

15803 
	#SDHC_MMCBOOT_DTOCVACK_SHIFT
 0

	)

15804 
	#SDHC_MMCBOOT_DTOCVACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_MMCBOOT_DTOCVACK_SHIFT
))&
SDHC_MMCBOOT_DTOCVACK_MASK
)

	)

15805 
	#SDHC_MMCBOOT_BOOTACK_MASK
 0x10u

	)

15806 
	#SDHC_MMCBOOT_BOOTACK_SHIFT
 4

	)

15807 
	#SDHC_MMCBOOT_BOOTMODE_MASK
 0x20u

	)

15808 
	#SDHC_MMCBOOT_BOOTMODE_SHIFT
 5

	)

15809 
	#SDHC_MMCBOOT_BOOTEN_MASK
 0x40u

	)

15810 
	#SDHC_MMCBOOT_BOOTEN_SHIFT
 6

	)

15811 
	#SDHC_MMCBOOT_AUTOSABGEN_MASK
 0x80u

	)

15812 
	#SDHC_MMCBOOT_AUTOSABGEN_SHIFT
 7

	)

15813 
	#SDHC_MMCBOOT_BOOTBLKCNT_MASK
 0xFFFF0000u

	)

15814 
	#SDHC_MMCBOOT_BOOTBLKCNT_SHIFT
 16

	)

15815 
	#SDHC_MMCBOOT_BOOTBLKCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_MMCBOOT_BOOTBLKCNT_SHIFT
))&
SDHC_MMCBOOT_BOOTBLKCNT_MASK
)

	)

15817 
	#SDHC_HOSTVER_SVN_MASK
 0xFFu

	)

15818 
	#SDHC_HOSTVER_SVN_SHIFT
 0

	)

15819 
	#SDHC_HOSTVER_SVN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HOSTVER_SVN_SHIFT
))&
SDHC_HOSTVER_SVN_MASK
)

	)

15820 
	#SDHC_HOSTVER_VVN_MASK
 0xFF00u

	)

15821 
	#SDHC_HOSTVER_VVN_SHIFT
 8

	)

15822 
	#SDHC_HOSTVER_VVN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HOSTVER_VVN_SHIFT
))&
SDHC_HOSTVER_VVN_MASK
)

	)

15831 
	#SDHC_BASE_PTR
 ((
SDHC_MemM­PŒ
)0x400B1000u)

	)

15833 
	#SDHC_BASE_PTRS
 { 
SDHC_BASE_PTR
 }

	)

15847 
	#SDHC_DSADDR
 
	`SDHC_DSADDR_REG
(
SDHC_BASE_PTR
)

	)

15848 
	#SDHC_BLKATTR
 
	`SDHC_BLKATTR_REG
(
SDHC_BASE_PTR
)

	)

15849 
	#SDHC_CMDARG
 
	`SDHC_CMDARG_REG
(
SDHC_BASE_PTR
)

	)

15850 
	#SDHC_XFERTYP
 
	`SDHC_XFERTYP_REG
(
SDHC_BASE_PTR
)

	)

15851 
	#SDHC_CMDRSP0
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,0)

	)

15852 
	#SDHC_CMDRSP1
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,1)

	)

15853 
	#SDHC_CMDRSP2
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,2)

	)

15854 
	#SDHC_CMDRSP3
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,3)

	)

15855 
	#SDHC_DATPORT
 
	`SDHC_DATPORT_REG
(
SDHC_BASE_PTR
)

	)

15856 
	#SDHC_PRSSTAT
 
	`SDHC_PRSSTAT_REG
(
SDHC_BASE_PTR
)

	)

15857 
	#SDHC_PROCTL
 
	`SDHC_PROCTL_REG
(
SDHC_BASE_PTR
)

	)

15858 
	#SDHC_SYSCTL
 
	`SDHC_SYSCTL_REG
(
SDHC_BASE_PTR
)

	)

15859 
	#SDHC_IRQSTAT
 
	`SDHC_IRQSTAT_REG
(
SDHC_BASE_PTR
)

	)

15860 
	#SDHC_IRQSTATEN
 
	`SDHC_IRQSTATEN_REG
(
SDHC_BASE_PTR
)

	)

15861 
	#SDHC_IRQSIGEN
 
	`SDHC_IRQSIGEN_REG
(
SDHC_BASE_PTR
)

	)

15862 
	#SDHC_AC12ERR
 
	`SDHC_AC12ERR_REG
(
SDHC_BASE_PTR
)

	)

15863 
	#SDHC_HTCAPBLT
 
	`SDHC_HTCAPBLT_REG
(
SDHC_BASE_PTR
)

	)

15864 
	#SDHC_WML
 
	`SDHC_WML_REG
(
SDHC_BASE_PTR
)

	)

15865 
	#SDHC_FEVT
 
	`SDHC_FEVT_REG
(
SDHC_BASE_PTR
)

	)

15866 
	#SDHC_ADMAES
 
	`SDHC_ADMAES_REG
(
SDHC_BASE_PTR
)

	)

15867 
	#SDHC_ADSADDR
 
	`SDHC_ADSADDR_REG
(
SDHC_BASE_PTR
)

	)

15868 
	#SDHC_VENDOR
 
	`SDHC_VENDOR_REG
(
SDHC_BASE_PTR
)

	)

15869 
	#SDHC_MMCBOOT
 
	`SDHC_MMCBOOT_REG
(
SDHC_BASE_PTR
)

	)

15870 
	#SDHC_HOSTVER
 
	`SDHC_HOSTVER_REG
(
SDHC_BASE_PTR
)

	)

15873 
	#SDHC_CMDRSP
(
šdex
è
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,šdex)

	)

15895 
	sSIM_MemM­
 {

15896 
ušt32_t
 
	mSOPT1
;

15897 
ušt32_t
 
	mSOPT1CFG
;

15898 
ušt8_t
 
	mRESERVED_0
[4092];

15899 
ušt32_t
 
	mSOPT2
;

15900 
ušt8_t
 
	mRESERVED_1
[4];

15901 
ušt32_t
 
	mSOPT4
;

15902 
ušt32_t
 
	mSOPT5
;

15903 
ušt32_t
 
	mSOPT6
;

15904 
ušt32_t
 
	mSOPT7
;

15905 
ušt8_t
 
	mRESERVED_2
[8];

15906 
ušt32_t
 
	mSDID
;

15907 
ušt32_t
 
	mSCGC1
;

15908 
ušt32_t
 
	mSCGC2
;

15909 
ušt32_t
 
	mSCGC3
;

15910 
ušt32_t
 
	mSCGC4
;

15911 
ušt32_t
 
	mSCGC5
;

15912 
ušt32_t
 
	mSCGC6
;

15913 
ušt32_t
 
	mSCGC7
;

15914 
ušt32_t
 
	mCLKDIV1
;

15915 
ušt32_t
 
	mCLKDIV2
;

15916 
ušt32_t
 
	mFCFG1
;

15917 
ušt32_t
 
	mFCFG2
;

15918 
ušt32_t
 
	mUIDH
;

15919 
ušt32_t
 
	mUIDMH
;

15920 
ušt32_t
 
	mUIDML
;

15921 
ušt32_t
 
	mUIDL
;

15922 
ušt32_t
 
	mCLKDIV3
;

15923 
ušt32_t
 
	mCLKDIV4
;

15924 
ušt32_t
 
	mMCR
;

15925 } vÞ©ž*
	tSIM_MemM­PŒ
;

15938 
	#SIM_SOPT1_REG
(
ba£
è((ba£)->
SOPT1
)

	)

15939 
	#SIM_SOPT1CFG_REG
(
ba£
è((ba£)->
SOPT1CFG
)

	)

15940 
	#SIM_SOPT2_REG
(
ba£
è((ba£)->
SOPT2
)

	)

15941 
	#SIM_SOPT4_REG
(
ba£
è((ba£)->
SOPT4
)

	)

15942 
	#SIM_SOPT5_REG
(
ba£
è((ba£)->
SOPT5
)

	)

15943 
	#SIM_SOPT6_REG
(
ba£
è((ba£)->
SOPT6
)

	)

15944 
	#SIM_SOPT7_REG
(
ba£
è((ba£)->
SOPT7
)

	)

15945 
	#SIM_SDID_REG
(
ba£
è((ba£)->
SDID
)

	)

15946 
	#SIM_SCGC1_REG
(
ba£
è((ba£)->
SCGC1
)

	)

15947 
	#SIM_SCGC2_REG
(
ba£
è((ba£)->
SCGC2
)

	)

15948 
	#SIM_SCGC3_REG
(
ba£
è((ba£)->
SCGC3
)

	)

15949 
	#SIM_SCGC4_REG
(
ba£
è((ba£)->
SCGC4
)

	)

15950 
	#SIM_SCGC5_REG
(
ba£
è((ba£)->
SCGC5
)

	)

15951 
	#SIM_SCGC6_REG
(
ba£
è((ba£)->
SCGC6
)

	)

15952 
	#SIM_SCGC7_REG
(
ba£
è((ba£)->
SCGC7
)

	)

15953 
	#SIM_CLKDIV1_REG
(
ba£
è((ba£)->
CLKDIV1
)

	)

15954 
	#SIM_CLKDIV2_REG
(
ba£
è((ba£)->
CLKDIV2
)

	)

15955 
	#SIM_FCFG1_REG
(
ba£
è((ba£)->
FCFG1
)

	)

15956 
	#SIM_FCFG2_REG
(
ba£
è((ba£)->
FCFG2
)

	)

15957 
	#SIM_UIDH_REG
(
ba£
è((ba£)->
UIDH
)

	)

15958 
	#SIM_UIDMH_REG
(
ba£
è((ba£)->
UIDMH
)

	)

15959 
	#SIM_UIDML_REG
(
ba£
è((ba£)->
UIDML
)

	)

15960 
	#SIM_UIDL_REG
(
ba£
è((ba£)->
UIDL
)

	)

15961 
	#SIM_CLKDIV3_REG
(
ba£
è((ba£)->
CLKDIV3
)

	)

15962 
	#SIM_CLKDIV4_REG
(
ba£
è((ba£)->
CLKDIV4
)

	)

15963 
	#SIM_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

15980 
	#SIM_SOPT1_RAMSIZE_MASK
 0xF000u

	)

15981 
	#SIM_SOPT1_RAMSIZE_SHIFT
 12

	)

15982 
	#SIM_SOPT1_RAMSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT1_RAMSIZE_SHIFT
))&
SIM_SOPT1_RAMSIZE_MASK
)

	)

15983 
	#SIM_SOPT1_OSC32KSEL_MASK
 0x80000u

	)

15984 
	#SIM_SOPT1_OSC32KSEL_SHIFT
 19

	)

15985 
	#SIM_SOPT1_USBVSTBY_MASK
 0x20000000u

	)

15986 
	#SIM_SOPT1_USBVSTBY_SHIFT
 29

	)

15987 
	#SIM_SOPT1_USBSSTBY_MASK
 0x40000000u

	)

15988 
	#SIM_SOPT1_USBSSTBY_SHIFT
 30

	)

15989 
	#SIM_SOPT1_USBREGEN_MASK
 0x80000000u

	)

15990 
	#SIM_SOPT1_USBREGEN_SHIFT
 31

	)

15992 
	#SIM_SOPT1CFG_URWE_MASK
 0x1000000u

	)

15993 
	#SIM_SOPT1CFG_URWE_SHIFT
 24

	)

15994 
	#SIM_SOPT1CFG_UVSWE_MASK
 0x2000000u

	)

15995 
	#SIM_SOPT1CFG_UVSWE_SHIFT
 25

	)

15996 
	#SIM_SOPT1CFG_USSWE_MASK
 0x4000000u

	)

15997 
	#SIM_SOPT1CFG_USSWE_SHIFT
 26

	)

15999 
	#SIM_SOPT2_USBHSRC_MASK
 0xCu

	)

16000 
	#SIM_SOPT2_USBHSRC_SHIFT
 2

	)

16001 
	#SIM_SOPT2_USBHSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_USBHSRC_SHIFT
))&
SIM_SOPT2_USBHSRC_MASK
)

	)

16002 
	#SIM_SOPT2_RTCCLKOUTSEL_MASK
 0x10u

	)

16003 
	#SIM_SOPT2_RTCCLKOUTSEL_SHIFT
 4

	)

16004 
	#SIM_SOPT2_CLKOUTSEL_MASK
 0xE0u

	)

16005 
	#SIM_SOPT2_CLKOUTSEL_SHIFT
 5

	)

16006 
	#SIM_SOPT2_CLKOUTSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_CLKOUTSEL_SHIFT
))&
SIM_SOPT2_CLKOUTSEL_MASK
)

	)

16007 
	#SIM_SOPT2_FBSL_MASK
 0x300u

	)

16008 
	#SIM_SOPT2_FBSL_SHIFT
 8

	)

16009 
	#SIM_SOPT2_FBSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_FBSL_SHIFT
))&
SIM_SOPT2_FBSL_MASK
)

	)

16010 
	#SIM_SOPT2_CMTUARTPAD_MASK
 0x800u

	)

16011 
	#SIM_SOPT2_CMTUARTPAD_SHIFT
 11

	)

16012 
	#SIM_SOPT2_TRACECLKSEL_MASK
 0x1000u

	)

16013 
	#SIM_SOPT2_TRACECLKSEL_SHIFT
 12

	)

16014 
	#SIM_SOPT2_LCDC_CLKSEL_MASK
 0x4000u

	)

16015 
	#SIM_SOPT2_LCDC_CLKSEL_SHIFT
 14

	)

16016 
	#SIM_SOPT2_NFC_CLKSEL_MASK
 0x8000u

	)

16017 
	#SIM_SOPT2_NFC_CLKSEL_SHIFT
 15

	)

16018 
	#SIM_SOPT2_PLLFLLSEL_MASK
 0x30000u

	)

16019 
	#SIM_SOPT2_PLLFLLSEL_SHIFT
 16

	)

16020 
	#SIM_SOPT2_PLLFLLSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_PLLFLLSEL_SHIFT
))&
SIM_SOPT2_PLLFLLSEL_MASK
)

	)

16021 
	#SIM_SOPT2_USBF_CLKSEL_MASK
 0x40000u

	)

16022 
	#SIM_SOPT2_USBF_CLKSEL_SHIFT
 18

	)

16023 
	#SIM_SOPT2_TIMESRC_MASK
 0x300000u

	)

16024 
	#SIM_SOPT2_TIMESRC_SHIFT
 20

	)

16025 
	#SIM_SOPT2_TIMESRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_TIMESRC_SHIFT
))&
SIM_SOPT2_TIMESRC_MASK
)

	)

16026 
	#SIM_SOPT2_USBFSRC_MASK
 0xC00000u

	)

16027 
	#SIM_SOPT2_USBFSRC_SHIFT
 22

	)

16028 
	#SIM_SOPT2_USBFSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_USBFSRC_SHIFT
))&
SIM_SOPT2_USBFSRC_MASK
)

	)

16029 
	#SIM_SOPT2_LCDCSRC_MASK
 0xC000000u

	)

16030 
	#SIM_SOPT2_LCDCSRC_SHIFT
 26

	)

16031 
	#SIM_SOPT2_LCDCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_LCDCSRC_SHIFT
))&
SIM_SOPT2_LCDCSRC_MASK
)

	)

16032 
	#SIM_SOPT2_ESDHCSRC_MASK
 0x30000000u

	)

16033 
	#SIM_SOPT2_ESDHCSRC_SHIFT
 28

	)

16034 
	#SIM_SOPT2_ESDHCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_ESDHCSRC_SHIFT
))&
SIM_SOPT2_ESDHCSRC_MASK
)

	)

16035 
	#SIM_SOPT2_NFCSRC_MASK
 0xC0000000u

	)

16036 
	#SIM_SOPT2_NFCSRC_SHIFT
 30

	)

16037 
	#SIM_SOPT2_NFCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_NFCSRC_SHIFT
))&
SIM_SOPT2_NFCSRC_MASK
)

	)

16039 
	#SIM_SOPT4_FTM0FLT0_MASK
 0x1u

	)

16040 
	#SIM_SOPT4_FTM0FLT0_SHIFT
 0

	)

16041 
	#SIM_SOPT4_FTM0FLT1_MASK
 0x2u

	)

16042 
	#SIM_SOPT4_FTM0FLT1_SHIFT
 1

	)

16043 
	#SIM_SOPT4_FTM0FLT2_MASK
 0x4u

	)

16044 
	#SIM_SOPT4_FTM0FLT2_SHIFT
 2

	)

16045 
	#SIM_SOPT4_FTM0FLT3_MASK
 0x8u

	)

16046 
	#SIM_SOPT4_FTM0FLT3_SHIFT
 3

	)

16047 
	#SIM_SOPT4_FTM1FLT0_MASK
 0x10u

	)

16048 
	#SIM_SOPT4_FTM1FLT0_SHIFT
 4

	)

16049 
	#SIM_SOPT4_FTM2FLT0_MASK
 0x100u

	)

16050 
	#SIM_SOPT4_FTM2FLT0_SHIFT
 8

	)

16051 
	#SIM_SOPT4_FTM3FLT0_MASK
 0x1000u

	)

16052 
	#SIM_SOPT4_FTM3FLT0_SHIFT
 12

	)

16053 
	#SIM_SOPT4_FTM1CH0SRC_MASK
 0xC0000u

	)

16054 
	#SIM_SOPT4_FTM1CH0SRC_SHIFT
 18

	)

16055 
	#SIM_SOPT4_FTM1CH0SRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT4_FTM1CH0SRC_SHIFT
))&
SIM_SOPT4_FTM1CH0SRC_MASK
)

	)

16056 
	#SIM_SOPT4_FTM2CH0SRC_MASK
 0x300000u

	)

16057 
	#SIM_SOPT4_FTM2CH0SRC_SHIFT
 20

	)

16058 
	#SIM_SOPT4_FTM2CH0SRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT4_FTM2CH0SRC_SHIFT
))&
SIM_SOPT4_FTM2CH0SRC_MASK
)

	)

16059 
	#SIM_SOPT4_FTM0CLKSEL_MASK
 0x1000000u

	)

16060 
	#SIM_SOPT4_FTM0CLKSEL_SHIFT
 24

	)

16061 
	#SIM_SOPT4_FTM1CLKSEL_MASK
 0x2000000u

	)

16062 
	#SIM_SOPT4_FTM1CLKSEL_SHIFT
 25

	)

16063 
	#SIM_SOPT4_FTM2CLKSEL_MASK
 0x4000000u

	)

16064 
	#SIM_SOPT4_FTM2CLKSEL_SHIFT
 26

	)

16065 
	#SIM_SOPT4_FTM3CLKSEL_MASK
 0x8000000u

	)

16066 
	#SIM_SOPT4_FTM3CLKSEL_SHIFT
 27

	)

16067 
	#SIM_SOPT4_FTM0TRG0SRC_MASK
 0x10000000u

	)

16068 
	#SIM_SOPT4_FTM0TRG0SRC_SHIFT
 28

	)

16069 
	#SIM_SOPT4_FTM0TRG1SRC_MASK
 0x20000000u

	)

16070 
	#SIM_SOPT4_FTM0TRG1SRC_SHIFT
 29

	)

16071 
	#SIM_SOPT4_FTM3TRG0SRC_MASK
 0x40000000u

	)

16072 
	#SIM_SOPT4_FTM3TRG0SRC_SHIFT
 30

	)

16073 
	#SIM_SOPT4_FTM3TRG1SRC_MASK
 0x80000000u

	)

16074 
	#SIM_SOPT4_FTM3TRG1SRC_SHIFT
 31

	)

16076 
	#SIM_SOPT5_UART0TXSRC_MASK
 0x3u

	)

16077 
	#SIM_SOPT5_UART0TXSRC_SHIFT
 0

	)

16078 
	#SIM_SOPT5_UART0TXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART0TXSRC_SHIFT
))&
SIM_SOPT5_UART0TXSRC_MASK
)

	)

16079 
	#SIM_SOPT5_UART0RXSRC_MASK
 0xCu

	)

16080 
	#SIM_SOPT5_UART0RXSRC_SHIFT
 2

	)

16081 
	#SIM_SOPT5_UART0RXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART0RXSRC_SHIFT
))&
SIM_SOPT5_UART0RXSRC_MASK
)

	)

16082 
	#SIM_SOPT5_UART1TXSRC_MASK
 0x30u

	)

16083 
	#SIM_SOPT5_UART1TXSRC_SHIFT
 4

	)

16084 
	#SIM_SOPT5_UART1TXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART1TXSRC_SHIFT
))&
SIM_SOPT5_UART1TXSRC_MASK
)

	)

16085 
	#SIM_SOPT5_UART1RXSRC_MASK
 0xC0u

	)

16086 
	#SIM_SOPT5_UART1RXSRC_SHIFT
 6

	)

16087 
	#SIM_SOPT5_UART1RXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART1RXSRC_SHIFT
))&
SIM_SOPT5_UART1RXSRC_MASK
)

	)

16089 
	#SIM_SOPT6_MCC_MASK
 0xFFFFu

	)

16090 
	#SIM_SOPT6_MCC_SHIFT
 0

	)

16091 
	#SIM_SOPT6_MCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT6_MCC_SHIFT
))&
SIM_SOPT6_MCC_MASK
)

	)

16092 
	#SIM_SOPT6_PCR_MASK
 0xF0000u

	)

16093 
	#SIM_SOPT6_PCR_SHIFT
 16

	)

16094 
	#SIM_SOPT6_PCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT6_PCR_SHIFT
))&
SIM_SOPT6_PCR_MASK
)

	)

16096 
	#SIM_SOPT7_ADC0TRGSEL_MASK
 0xFu

	)

16097 
	#SIM_SOPT7_ADC0TRGSEL_SHIFT
 0

	)

16098 
	#SIM_SOPT7_ADC0TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC0TRGSEL_SHIFT
))&
SIM_SOPT7_ADC0TRGSEL_MASK
)

	)

16099 
	#SIM_SOPT7_ADC0PRETRGSEL_MASK
 0x10u

	)

16100 
	#SIM_SOPT7_ADC0PRETRGSEL_SHIFT
 4

	)

16101 
	#SIM_SOPT7_ADC0ALTTRGEN_MASK
 0x80u

	)

16102 
	#SIM_SOPT7_ADC0ALTTRGEN_SHIFT
 7

	)

16103 
	#SIM_SOPT7_ADC1TRGSEL_MASK
 0xF00u

	)

16104 
	#SIM_SOPT7_ADC1TRGSEL_SHIFT
 8

	)

16105 
	#SIM_SOPT7_ADC1TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC1TRGSEL_SHIFT
))&
SIM_SOPT7_ADC1TRGSEL_MASK
)

	)

16106 
	#SIM_SOPT7_ADC1PRETRGSEL_MASK
 0x1000u

	)

16107 
	#SIM_SOPT7_ADC1PRETRGSEL_SHIFT
 12

	)

16108 
	#SIM_SOPT7_ADC1ALTTRGEN_MASK
 0x8000u

	)

16109 
	#SIM_SOPT7_ADC1ALTTRGEN_SHIFT
 15

	)

16110 
	#SIM_SOPT7_ADC2TRGSEL_MASK
 0xF0000u

	)

16111 
	#SIM_SOPT7_ADC2TRGSEL_SHIFT
 16

	)

16112 
	#SIM_SOPT7_ADC2TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC2TRGSEL_SHIFT
))&
SIM_SOPT7_ADC2TRGSEL_MASK
)

	)

16113 
	#SIM_SOPT7_ADC2PRETRGSEL_MASK
 0x100000u

	)

16114 
	#SIM_SOPT7_ADC2PRETRGSEL_SHIFT
 20

	)

16115 
	#SIM_SOPT7_ADC2ALTTRGEN_MASK
 0x800000u

	)

16116 
	#SIM_SOPT7_ADC2ALTTRGEN_SHIFT
 23

	)

16117 
	#SIM_SOPT7_ADC3TRGSEL_MASK
 0xF000000u

	)

16118 
	#SIM_SOPT7_ADC3TRGSEL_SHIFT
 24

	)

16119 
	#SIM_SOPT7_ADC3TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC3TRGSEL_SHIFT
))&
SIM_SOPT7_ADC3TRGSEL_MASK
)

	)

16120 
	#SIM_SOPT7_ADC3PRETRGSEL_MASK
 0x10000000u

	)

16121 
	#SIM_SOPT7_ADC3PRETRGSEL_SHIFT
 28

	)

16122 
	#SIM_SOPT7_ADC3ALTTRGEN_MASK
 0x80000000u

	)

16123 
	#SIM_SOPT7_ADC3ALTTRGEN_SHIFT
 31

	)

16125 
	#SIM_SDID_PINID_MASK
 0xFu

	)

16126 
	#SIM_SDID_PINID_SHIFT
 0

	)

16127 
	#SIM_SDID_PINID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_PINID_SHIFT
))&
SIM_SDID_PINID_MASK
)

	)

16128 
	#SIM_SDID_FAMID_MASK
 0x70u

	)

16129 
	#SIM_SDID_FAMID_SHIFT
 4

	)

16130 
	#SIM_SDID_FAMID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_FAMID_SHIFT
))&
SIM_SDID_FAMID_MASK
)

	)

16131 
	#SIM_SDID_REVID_MASK
 0xF000u

	)

16132 
	#SIM_SDID_REVID_SHIFT
 12

	)

16133 
	#SIM_SDID_REVID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_REVID_SHIFT
))&
SIM_SDID_REVID_MASK
)

	)

16135 
	#SIM_SCGC1_OSC1_MASK
 0x20u

	)

16136 
	#SIM_SCGC1_OSC1_SHIFT
 5

	)

16137 
	#SIM_SCGC1_UART4_MASK
 0x400u

	)

16138 
	#SIM_SCGC1_UART4_SHIFT
 10

	)

16139 
	#SIM_SCGC1_UART5_MASK
 0x800u

	)

16140 
	#SIM_SCGC1_UART5_SHIFT
 11

	)

16142 
	#SIM_SCGC2_ENET_MASK
 0x1u

	)

16143 
	#SIM_SCGC2_ENET_SHIFT
 0

	)

16144 
	#SIM_SCGC2_DAC0_MASK
 0x1000u

	)

16145 
	#SIM_SCGC2_DAC0_SHIFT
 12

	)

16146 
	#SIM_SCGC2_DAC1_MASK
 0x2000u

	)

16147 
	#SIM_SCGC2_DAC1_SHIFT
 13

	)

16149 
	#SIM_SCGC3_RNGA_MASK
 0x1u

	)

16150 
	#SIM_SCGC3_RNGA_SHIFT
 0

	)

16151 
	#SIM_SCGC3_FLEXCAN1_MASK
 0x10u

	)

16152 
	#SIM_SCGC3_FLEXCAN1_SHIFT
 4

	)

16153 
	#SIM_SCGC3_NFC_MASK
 0x100u

	)

16154 
	#SIM_SCGC3_NFC_SHIFT
 8

	)

16155 
	#SIM_SCGC3_DSPI2_MASK
 0x1000u

	)

16156 
	#SIM_SCGC3_DSPI2_SHIFT
 12

	)

16157 
	#SIM_SCGC3_DDR_MASK
 0x4000u

	)

16158 
	#SIM_SCGC3_DDR_SHIFT
 14

	)

16159 
	#SIM_SCGC3_SAI1_MASK
 0x8000u

	)

16160 
	#SIM_SCGC3_SAI1_SHIFT
 15

	)

16161 
	#SIM_SCGC3_ESDHC_MASK
 0x20000u

	)

16162 
	#SIM_SCGC3_ESDHC_SHIFT
 17

	)

16163 
	#SIM_SCGC3_LCDC_MASK
 0x400000u

	)

16164 
	#SIM_SCGC3_LCDC_SHIFT
 22

	)

16165 
	#SIM_SCGC3_FTM2_MASK
 0x1000000u

	)

16166 
	#SIM_SCGC3_FTM2_SHIFT
 24

	)

16167 
	#SIM_SCGC3_FTM3_MASK
 0x2000000u

	)

16168 
	#SIM_SCGC3_FTM3_SHIFT
 25

	)

16169 
	#SIM_SCGC3_ADC1_MASK
 0x8000000u

	)

16170 
	#SIM_SCGC3_ADC1_SHIFT
 27

	)

16171 
	#SIM_SCGC3_ADC3_MASK
 0x10000000u

	)

16172 
	#SIM_SCGC3_ADC3_SHIFT
 28

	)

16174 
	#SIM_SCGC4_EWM_MASK
 0x2u

	)

16175 
	#SIM_SCGC4_EWM_SHIFT
 1

	)

16176 
	#SIM_SCGC4_CMT_MASK
 0x4u

	)

16177 
	#SIM_SCGC4_CMT_SHIFT
 2

	)

16178 
	#SIM_SCGC4_IIC0_MASK
 0x40u

	)

16179 
	#SIM_SCGC4_IIC0_SHIFT
 6

	)

16180 
	#SIM_SCGC4_IIC1_MASK
 0x80u

	)

16181 
	#SIM_SCGC4_IIC1_SHIFT
 7

	)

16182 
	#SIM_SCGC4_UART0_MASK
 0x400u

	)

16183 
	#SIM_SCGC4_UART0_SHIFT
 10

	)

16184 
	#SIM_SCGC4_UART1_MASK
 0x800u

	)

16185 
	#SIM_SCGC4_UART1_SHIFT
 11

	)

16186 
	#SIM_SCGC4_UART2_MASK
 0x1000u

	)

16187 
	#SIM_SCGC4_UART2_SHIFT
 12

	)

16188 
	#SIM_SCGC4_UART3_MASK
 0x2000u

	)

16189 
	#SIM_SCGC4_UART3_SHIFT
 13

	)

16190 
	#SIM_SCGC4_USBFS_MASK
 0x40000u

	)

16191 
	#SIM_SCGC4_USBFS_SHIFT
 18

	)

16192 
	#SIM_SCGC4_CMP_MASK
 0x80000u

	)

16193 
	#SIM_SCGC4_CMP_SHIFT
 19

	)

16194 
	#SIM_SCGC4_VREF_MASK
 0x100000u

	)

16195 
	#SIM_SCGC4_VREF_SHIFT
 20

	)

16196 
	#SIM_SCGC4_LLWU_MASK
 0x10000000u

	)

16197 
	#SIM_SCGC4_LLWU_SHIFT
 28

	)

16199 
	#SIM_SCGC5_LPTIMER_MASK
 0x1u

	)

16200 
	#SIM_SCGC5_LPTIMER_SHIFT
 0

	)

16201 
	#SIM_SCGC5_REGFILE_MASK
 0x2u

	)

16202 
	#SIM_SCGC5_REGFILE_SHIFT
 1

	)

16203 
	#SIM_SCGC5_DRYICE_MASK
 0x4u

	)

16204 
	#SIM_SCGC5_DRYICE_SHIFT
 2

	)

16205 
	#SIM_SCGC5_DRYICESECREG_MASK
 0x8u

	)

16206 
	#SIM_SCGC5_DRYICESECREG_SHIFT
 3

	)

16207 
	#SIM_SCGC5_TSI_MASK
 0x20u

	)

16208 
	#SIM_SCGC5_TSI_SHIFT
 5

	)

16209 
	#SIM_SCGC5_PORTA_MASK
 0x200u

	)

16210 
	#SIM_SCGC5_PORTA_SHIFT
 9

	)

16211 
	#SIM_SCGC5_PORTB_MASK
 0x400u

	)

16212 
	#SIM_SCGC5_PORTB_SHIFT
 10

	)

16213 
	#SIM_SCGC5_PORTC_MASK
 0x800u

	)

16214 
	#SIM_SCGC5_PORTC_SHIFT
 11

	)

16215 
	#SIM_SCGC5_PORTD_MASK
 0x1000u

	)

16216 
	#SIM_SCGC5_PORTD_SHIFT
 12

	)

16217 
	#SIM_SCGC5_PORTE_MASK
 0x2000u

	)

16218 
	#SIM_SCGC5_PORTE_SHIFT
 13

	)

16219 
	#SIM_SCGC5_PORTF_MASK
 0x4000u

	)

16220 
	#SIM_SCGC5_PORTF_SHIFT
 14

	)

16222 
	#SIM_SCGC6_DMAMUX0_MASK
 0x2u

	)

16223 
	#SIM_SCGC6_DMAMUX0_SHIFT
 1

	)

16224 
	#SIM_SCGC6_DMAMUX1_MASK
 0x4u

	)

16225 
	#SIM_SCGC6_DMAMUX1_SHIFT
 2

	)

16226 
	#SIM_SCGC6_FLEXCAN0_MASK
 0x10u

	)

16227 
	#SIM_SCGC6_FLEXCAN0_SHIFT
 4

	)

16228 
	#SIM_SCGC6_DSPI0_MASK
 0x1000u

	)

16229 
	#SIM_SCGC6_DSPI0_SHIFT
 12

	)

16230 
	#SIM_SCGC6_DSPI1_MASK
 0x2000u

	)

16231 
	#SIM_SCGC6_DSPI1_SHIFT
 13

	)

16232 
	#SIM_SCGC6_SAI0_MASK
 0x8000u

	)

16233 
	#SIM_SCGC6_SAI0_SHIFT
 15

	)

16234 
	#SIM_SCGC6_CRC_MASK
 0x40000u

	)

16235 
	#SIM_SCGC6_CRC_SHIFT
 18

	)

16236 
	#SIM_SCGC6_USBHS_MASK
 0x100000u

	)

16237 
	#SIM_SCGC6_USBHS_SHIFT
 20

	)

16238 
	#SIM_SCGC6_USBDCD_MASK
 0x200000u

	)

16239 
	#SIM_SCGC6_USBDCD_SHIFT
 21

	)

16240 
	#SIM_SCGC6_PDB_MASK
 0x400000u

	)

16241 
	#SIM_SCGC6_PDB_SHIFT
 22

	)

16242 
	#SIM_SCGC6_PIT_MASK
 0x800000u

	)

16243 
	#SIM_SCGC6_PIT_SHIFT
 23

	)

16244 
	#SIM_SCGC6_FTM0_MASK
 0x1000000u

	)

16245 
	#SIM_SCGC6_FTM0_SHIFT
 24

	)

16246 
	#SIM_SCGC6_FTM1_MASK
 0x2000000u

	)

16247 
	#SIM_SCGC6_FTM1_SHIFT
 25

	)

16248 
	#SIM_SCGC6_ADC0_MASK
 0x8000000u

	)

16249 
	#SIM_SCGC6_ADC0_SHIFT
 27

	)

16250 
	#SIM_SCGC6_ADC2_MASK
 0x10000000u

	)

16251 
	#SIM_SCGC6_ADC2_SHIFT
 28

	)

16252 
	#SIM_SCGC6_RTC_MASK
 0x20000000u

	)

16253 
	#SIM_SCGC6_RTC_SHIFT
 29

	)

16255 
	#SIM_SCGC7_FLEXBUS_MASK
 0x1u

	)

16256 
	#SIM_SCGC7_FLEXBUS_SHIFT
 0

	)

16257 
	#SIM_SCGC7_DMA_MASK
 0x2u

	)

16258 
	#SIM_SCGC7_DMA_SHIFT
 1

	)

16259 
	#SIM_SCGC7_MPU_MASK
 0x4u

	)

16260 
	#SIM_SCGC7_MPU_SHIFT
 2

	)

16262 
	#SIM_CLKDIV1_OUTDIV4_MASK
 0xF0000u

	)

16263 
	#SIM_CLKDIV1_OUTDIV4_SHIFT
 16

	)

16264 
	#SIM_CLKDIV1_OUTDIV4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV4_SHIFT
))&
SIM_CLKDIV1_OUTDIV4_MASK
)

	)

16265 
	#SIM_CLKDIV1_OUTDIV3_MASK
 0xF00000u

	)

16266 
	#SIM_CLKDIV1_OUTDIV3_SHIFT
 20

	)

16267 
	#SIM_CLKDIV1_OUTDIV3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV3_SHIFT
))&
SIM_CLKDIV1_OUTDIV3_MASK
)

	)

16268 
	#SIM_CLKDIV1_OUTDIV2_MASK
 0xF000000u

	)

16269 
	#SIM_CLKDIV1_OUTDIV2_SHIFT
 24

	)

16270 
	#SIM_CLKDIV1_OUTDIV2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV2_SHIFT
))&
SIM_CLKDIV1_OUTDIV2_MASK
)

	)

16271 
	#SIM_CLKDIV1_OUTDIV1_MASK
 0xF0000000u

	)

16272 
	#SIM_CLKDIV1_OUTDIV1_SHIFT
 28

	)

16273 
	#SIM_CLKDIV1_OUTDIV1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV1_SHIFT
))&
SIM_CLKDIV1_OUTDIV1_MASK
)

	)

16275 
	#SIM_CLKDIV2_USBFSFRAC_MASK
 0x1u

	)

16276 
	#SIM_CLKDIV2_USBFSFRAC_SHIFT
 0

	)

16277 
	#SIM_CLKDIV2_USBFSDIV_MASK
 0xEu

	)

16278 
	#SIM_CLKDIV2_USBFSDIV_SHIFT
 1

	)

16279 
	#SIM_CLKDIV2_USBFSDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV2_USBFSDIV_SHIFT
))&
SIM_CLKDIV2_USBFSDIV_MASK
)

	)

16280 
	#SIM_CLKDIV2_USBHSFRAC_MASK
 0x100u

	)

16281 
	#SIM_CLKDIV2_USBHSFRAC_SHIFT
 8

	)

16282 
	#SIM_CLKDIV2_USBHSDIV_MASK
 0xE00u

	)

16283 
	#SIM_CLKDIV2_USBHSDIV_SHIFT
 9

	)

16284 
	#SIM_CLKDIV2_USBHSDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV2_USBHSDIV_SHIFT
))&
SIM_CLKDIV2_USBHSDIV_MASK
)

	)

16286 
	#SIM_FCFG1_FTFDIS_MASK
 0x1u

	)

16287 
	#SIM_FCFG1_FTFDIS_SHIFT
 0

	)

16288 
	#SIM_FCFG1_DEPART_MASK
 0xF00u

	)

16289 
	#SIM_FCFG1_DEPART_SHIFT
 8

	)

16290 
	#SIM_FCFG1_DEPART
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_DEPART_SHIFT
))&
SIM_FCFG1_DEPART_MASK
)

	)

16291 
	#SIM_FCFG1_EESIZE_MASK
 0xF0000u

	)

16292 
	#SIM_FCFG1_EESIZE_SHIFT
 16

	)

16293 
	#SIM_FCFG1_EESIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_EESIZE_SHIFT
))&
SIM_FCFG1_EESIZE_MASK
)

	)

16294 
	#SIM_FCFG1_PFSIZE_MASK
 0xF000000u

	)

16295 
	#SIM_FCFG1_PFSIZE_SHIFT
 24

	)

16296 
	#SIM_FCFG1_PFSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_PFSIZE_SHIFT
))&
SIM_FCFG1_PFSIZE_MASK
)

	)

16297 
	#SIM_FCFG1_NVMSIZE_MASK
 0xF0000000u

	)

16298 
	#SIM_FCFG1_NVMSIZE_SHIFT
 28

	)

16299 
	#SIM_FCFG1_NVMSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_NVMSIZE_SHIFT
))&
SIM_FCFG1_NVMSIZE_MASK
)

	)

16301 
	#SIM_FCFG2_MAXADDR23_MASK
 0x3F0000u

	)

16302 
	#SIM_FCFG2_MAXADDR23_SHIFT
 16

	)

16303 
	#SIM_FCFG2_MAXADDR23
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG2_MAXADDR23_SHIFT
))&
SIM_FCFG2_MAXADDR23_MASK
)

	)

16304 
	#SIM_FCFG2_MAXADDR01_MASK
 0x3F000000u

	)

16305 
	#SIM_FCFG2_MAXADDR01_SHIFT
 24

	)

16306 
	#SIM_FCFG2_MAXADDR01
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG2_MAXADDR01_SHIFT
))&
SIM_FCFG2_MAXADDR01_MASK
)

	)

16308 
	#SIM_UIDH_UID_MASK
 0xFFFFFFFFu

	)

16309 
	#SIM_UIDH_UID_SHIFT
 0

	)

16310 
	#SIM_UIDH_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDH_UID_SHIFT
))&
SIM_UIDH_UID_MASK
)

	)

16312 
	#SIM_UIDMH_UID_MASK
 0xFFFFFFFFu

	)

16313 
	#SIM_UIDMH_UID_SHIFT
 0

	)

16314 
	#SIM_UIDMH_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDMH_UID_SHIFT
))&
SIM_UIDMH_UID_MASK
)

	)

16316 
	#SIM_UIDML_UID_MASK
 0xFFFFFFFFu

	)

16317 
	#SIM_UIDML_UID_SHIFT
 0

	)

16318 
	#SIM_UIDML_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDML_UID_SHIFT
))&
SIM_UIDML_UID_MASK
)

	)

16320 
	#SIM_UIDL_UID_MASK
 0xFFFFFFFFu

	)

16321 
	#SIM_UIDL_UID_SHIFT
 0

	)

16322 
	#SIM_UIDL_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDL_UID_SHIFT
))&
SIM_UIDL_UID_MASK
)

	)

16324 
	#SIM_CLKDIV3_LCDCFRAC_MASK
 0xFF00u

	)

16325 
	#SIM_CLKDIV3_LCDCFRAC_SHIFT
 8

	)

16326 
	#SIM_CLKDIV3_LCDCFRAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV3_LCDCFRAC_SHIFT
))&
SIM_CLKDIV3_LCDCFRAC_MASK
)

	)

16327 
	#SIM_CLKDIV3_LCDCDIV_MASK
 0xFFF0000u

	)

16328 
	#SIM_CLKDIV3_LCDCDIV_SHIFT
 16

	)

16329 
	#SIM_CLKDIV3_LCDCDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV3_LCDCDIV_SHIFT
))&
SIM_CLKDIV3_LCDCDIV_MASK
)

	)

16331 
	#SIM_CLKDIV4_TRACEFRAC_MASK
 0x1u

	)

16332 
	#SIM_CLKDIV4_TRACEFRAC_SHIFT
 0

	)

16333 
	#SIM_CLKDIV4_TRACEDIV_MASK
 0xEu

	)

16334 
	#SIM_CLKDIV4_TRACEDIV_SHIFT
 1

	)

16335 
	#SIM_CLKDIV4_TRACEDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_TRACEDIV_SHIFT
))&
SIM_CLKDIV4_TRACEDIV_MASK
)

	)

16336 
	#SIM_CLKDIV4_NFCFRAC_MASK
 0x7000000u

	)

16337 
	#SIM_CLKDIV4_NFCFRAC_SHIFT
 24

	)

16338 
	#SIM_CLKDIV4_NFCFRAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_NFCFRAC_SHIFT
))&
SIM_CLKDIV4_NFCFRAC_MASK
)

	)

16339 
	#SIM_CLKDIV4_NFCDIV_MASK
 0xF8000000u

	)

16340 
	#SIM_CLKDIV4_NFCDIV_SHIFT
 27

	)

16341 
	#SIM_CLKDIV4_NFCDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_NFCDIV_SHIFT
))&
SIM_CLKDIV4_NFCDIV_MASK
)

	)

16343 
	#SIM_MCR_DDRSREN_MASK
 0x1u

	)

16344 
	#SIM_MCR_DDRSREN_SHIFT
 0

	)

16345 
	#SIM_MCR_DDRS_MASK
 0x2u

	)

16346 
	#SIM_MCR_DDRS_SHIFT
 1

	)

16347 
	#SIM_MCR_DDRPEN_MASK
 0x4u

	)

16348 
	#SIM_MCR_DDRPEN_SHIFT
 2

	)

16349 
	#SIM_MCR_DDRDQSDIS_MASK
 0x8u

	)

16350 
	#SIM_MCR_DDRDQSDIS_SHIFT
 3

	)

16351 
	#SIM_MCR_DDRCFG_MASK
 0xE0u

	)

16352 
	#SIM_MCR_DDRCFG_SHIFT
 5

	)

16353 
	#SIM_MCR_DDRCFG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_MCR_DDRCFG_SHIFT
))&
SIM_MCR_DDRCFG_MASK
)

	)

16354 
	#SIM_MCR_RCRRSTEN_MASK
 0x100u

	)

16355 
	#SIM_MCR_RCRRSTEN_SHIFT
 8

	)

16356 
	#SIM_MCR_RCRRST_MASK
 0x200u

	)

16357 
	#SIM_MCR_RCRRST_SHIFT
 9

	)

16358 
	#SIM_MCR_LCDSTART_MASK
 0x10000u

	)

16359 
	#SIM_MCR_LCDSTART_SHIFT
 16

	)

16360 
	#SIM_MCR_PDBLOOP_MASK
 0x20000000u

	)

16361 
	#SIM_MCR_PDBLOOP_SHIFT
 29

	)

16362 
	#SIM_MCR_ULPICLKOBE_MASK
 0x40000000u

	)

16363 
	#SIM_MCR_ULPICLKOBE_SHIFT
 30

	)

16364 
	#SIM_MCR_TRACECLKDIS_MASK
 0x80000000u

	)

16365 
	#SIM_MCR_TRACECLKDIS_SHIFT
 31

	)

16374 
	#SIM_BASE_PTR
 ((
SIM_MemM­PŒ
)0x40047000u)

	)

16376 
	#SIM_BASE_PTRS
 { 
SIM_BASE_PTR
 }

	)

16390 
	#SIM_SOPT1
 
	`SIM_SOPT1_REG
(
SIM_BASE_PTR
)

	)

16391 
	#SIM_SOPT1CFG
 
	`SIM_SOPT1CFG_REG
(
SIM_BASE_PTR
)

	)

16392 
	#SIM_SOPT2
 
	`SIM_SOPT2_REG
(
SIM_BASE_PTR
)

	)

16393 
	#SIM_SOPT4
 
	`SIM_SOPT4_REG
(
SIM_BASE_PTR
)

	)

16394 
	#SIM_SOPT5
 
	`SIM_SOPT5_REG
(
SIM_BASE_PTR
)

	)

16395 
	#SIM_SOPT6
 
	`SIM_SOPT6_REG
(
SIM_BASE_PTR
)

	)

16396 
	#SIM_SOPT7
 
	`SIM_SOPT7_REG
(
SIM_BASE_PTR
)

	)

16397 
	#SIM_SDID
 
	`SIM_SDID_REG
(
SIM_BASE_PTR
)

	)

16398 
	#SIM_SCGC1
 
	`SIM_SCGC1_REG
(
SIM_BASE_PTR
)

	)

16399 
	#SIM_SCGC2
 
	`SIM_SCGC2_REG
(
SIM_BASE_PTR
)

	)

16400 
	#SIM_SCGC3
 
	`SIM_SCGC3_REG
(
SIM_BASE_PTR
)

	)

16401 
	#SIM_SCGC4
 
	`SIM_SCGC4_REG
(
SIM_BASE_PTR
)

	)

16402 
	#SIM_SCGC5
 
	`SIM_SCGC5_REG
(
SIM_BASE_PTR
)

	)

16403 
	#SIM_SCGC6
 
	`SIM_SCGC6_REG
(
SIM_BASE_PTR
)

	)

16404 
	#SIM_SCGC7
 
	`SIM_SCGC7_REG
(
SIM_BASE_PTR
)

	)

16405 
	#SIM_CLKDIV1
 
	`SIM_CLKDIV1_REG
(
SIM_BASE_PTR
)

	)

16406 
	#SIM_CLKDIV2
 
	`SIM_CLKDIV2_REG
(
SIM_BASE_PTR
)

	)

16407 
	#SIM_FCFG1
 
	`SIM_FCFG1_REG
(
SIM_BASE_PTR
)

	)

16408 
	#SIM_FCFG2
 
	`SIM_FCFG2_REG
(
SIM_BASE_PTR
)

	)

16409 
	#SIM_UIDH
 
	`SIM_UIDH_REG
(
SIM_BASE_PTR
)

	)

16410 
	#SIM_UIDMH
 
	`SIM_UIDMH_REG
(
SIM_BASE_PTR
)

	)

16411 
	#SIM_UIDML
 
	`SIM_UIDML_REG
(
SIM_BASE_PTR
)

	)

16412 
	#SIM_UIDL
 
	`SIM_UIDL_REG
(
SIM_BASE_PTR
)

	)

16413 
	#SIM_CLKDIV3
 
	`SIM_CLKDIV3_REG
(
SIM_BASE_PTR
)

	)

16414 
	#SIM_CLKDIV4
 
	`SIM_CLKDIV4_REG
(
SIM_BASE_PTR
)

	)

16415 
	#SIM_MCR
 
	`SIM_MCR_REG
(
SIM_BASE_PTR
)

	)

16437 
	sSMC_MemM­
 {

16438 
ušt8_t
 
	mPMPROT
;

16439 
ušt8_t
 
	mPMCTRL
;

16440 
ušt8_t
 
	mVLLSCTRL
;

16441 
ušt8_t
 
	mPMSTAT
;

16442 } vÞ©ž*
	tSMC_MemM­PŒ
;

16455 
	#SMC_PMPROT_REG
(
ba£
è((ba£)->
PMPROT
)

	)

16456 
	#SMC_PMCTRL_REG
(
ba£
è((ba£)->
PMCTRL
)

	)

16457 
	#SMC_VLLSCTRL_REG
(
ba£
è((ba£)->
VLLSCTRL
)

	)

16458 
	#SMC_PMSTAT_REG
(
ba£
è((ba£)->
PMSTAT
)

	)

16475 
	#SMC_PMPROT_AVLLS_MASK
 0x2u

	)

16476 
	#SMC_PMPROT_AVLLS_SHIFT
 1

	)

16477 
	#SMC_PMPROT_ALLS_MASK
 0x8u

	)

16478 
	#SMC_PMPROT_ALLS_SHIFT
 3

	)

16479 
	#SMC_PMPROT_AVLP_MASK
 0x20u

	)

16480 
	#SMC_PMPROT_AVLP_SHIFT
 5

	)

16482 
	#SMC_PMCTRL_STOPM_MASK
 0x7u

	)

16483 
	#SMC_PMCTRL_STOPM_SHIFT
 0

	)

16484 
	#SMC_PMCTRL_STOPM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMCTRL_STOPM_SHIFT
))&
SMC_PMCTRL_STOPM_MASK
)

	)

16485 
	#SMC_PMCTRL_STOPA_MASK
 0x8u

	)

16486 
	#SMC_PMCTRL_STOPA_SHIFT
 3

	)

16487 
	#SMC_PMCTRL_RUNM_MASK
 0x60u

	)

16488 
	#SMC_PMCTRL_RUNM_SHIFT
 5

	)

16489 
	#SMC_PMCTRL_RUNM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMCTRL_RUNM_SHIFT
))&
SMC_PMCTRL_RUNM_MASK
)

	)

16490 
	#SMC_PMCTRL_LPWUI_MASK
 0x80u

	)

16491 
	#SMC_PMCTRL_LPWUI_SHIFT
 7

	)

16493 
	#SMC_VLLSCTRL_VLLSM_MASK
 0x7u

	)

16494 
	#SMC_VLLSCTRL_VLLSM_SHIFT
 0

	)

16495 
	#SMC_VLLSCTRL_VLLSM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_VLLSCTRL_VLLSM_SHIFT
))&
SMC_VLLSCTRL_VLLSM_MASK
)

	)

16497 
	#SMC_PMSTAT_PMSTAT_MASK
 0x7Fu

	)

16498 
	#SMC_PMSTAT_PMSTAT_SHIFT
 0

	)

16499 
	#SMC_PMSTAT_PMSTAT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMSTAT_PMSTAT_SHIFT
))&
SMC_PMSTAT_PMSTAT_MASK
)

	)

16508 
	#SMC_BASE_PTR
 ((
SMC_MemM­PŒ
)0x4007E000u)

	)

16510 
	#SMC_BASE_PTRS
 { 
SMC_BASE_PTR
 }

	)

16524 
	#SMC_PMPROT
 
	`SMC_PMPROT_REG
(
SMC_BASE_PTR
)

	)

16525 
	#SMC_PMCTRL
 
	`SMC_PMCTRL_REG
(
SMC_BASE_PTR
)

	)

16526 
	#SMC_VLLSCTRL
 
	`SMC_VLLSCTRL_REG
(
SMC_BASE_PTR
)

	)

16527 
	#SMC_PMSTAT
 
	`SMC_PMSTAT_REG
(
SMC_BASE_PTR
)

	)

16549 
	sSPI_MemM­
 {

16550 
ušt32_t
 
	mMCR
;

16551 
ušt8_t
 
	mRESERVED_0
[4];

16552 
ušt32_t
 
	mTCR
;

16554 
ušt32_t
 
	mCTAR
[2];

16555 
ušt32_t
 
	mCTAR_SLAVE
[1];

16557 
ušt8_t
 
	mRESERVED_1
[24];

16558 
ušt32_t
 
	mSR
;

16559 
ušt32_t
 
	mRSER
;

16561 
ušt32_t
 
	mPUSHR
;

16562 
ušt32_t
 
	mPUSHR_SLAVE
;

16564 
ušt32_t
 
	mPOPR
;

16565 
ušt32_t
 
	mTXFR0
;

16566 
ušt32_t
 
	mTXFR1
;

16567 
ušt32_t
 
	mTXFR2
;

16568 
ušt32_t
 
	mTXFR3
;

16569 
ušt8_t
 
	mRESERVED_2
[48];

16570 
ušt32_t
 
	mRXFR0
;

16571 
ušt32_t
 
	mRXFR1
;

16572 
ušt32_t
 
	mRXFR2
;

16573 
ušt32_t
 
	mRXFR3
;

16574 } vÞ©ž*
	tSPI_MemM­PŒ
;

16587 
	#SPI_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

16588 
	#SPI_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

16589 
	#SPI_CTAR_REG
(
ba£
,
šdex2
è((ba£)->
CTAR
[šdex2])

	)

16590 
	#SPI_CTAR_SLAVE_REG
(
ba£
,
šdex2
è((ba£)->
CTAR_SLAVE
[šdex2])

	)

16591 
	#SPI_SR_REG
(
ba£
è((ba£)->
SR
)

	)

16592 
	#SPI_RSER_REG
(
ba£
è((ba£)->
RSER
)

	)

16593 
	#SPI_PUSHR_REG
(
ba£
è((ba£)->
PUSHR
)

	)

16594 
	#SPI_PUSHR_SLAVE_REG
(
ba£
è((ba£)->
PUSHR_SLAVE
)

	)

16595 
	#SPI_POPR_REG
(
ba£
è((ba£)->
POPR
)

	)

16596 
	#SPI_TXFR0_REG
(
ba£
è((ba£)->
TXFR0
)

	)

16597 
	#SPI_TXFR1_REG
(
ba£
è((ba£)->
TXFR1
)

	)

16598 
	#SPI_TXFR2_REG
(
ba£
è((ba£)->
TXFR2
)

	)

16599 
	#SPI_TXFR3_REG
(
ba£
è((ba£)->
TXFR3
)

	)

16600 
	#SPI_RXFR0_REG
(
ba£
è((ba£)->
RXFR0
)

	)

16601 
	#SPI_RXFR1_REG
(
ba£
è((ba£)->
RXFR1
)

	)

16602 
	#SPI_RXFR2_REG
(
ba£
è((ba£)->
RXFR2
)

	)

16603 
	#SPI_RXFR3_REG
(
ba£
è((ba£)->
RXFR3
)

	)

16620 
	#SPI_MCR_HALT_MASK
 0x1u

	)

16621 
	#SPI_MCR_HALT_SHIFT
 0

	)

16622 
	#SPI_MCR_SMPL_PT_MASK
 0x300u

	)

16623 
	#SPI_MCR_SMPL_PT_SHIFT
 8

	)

16624 
	#SPI_MCR_SMPL_PT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_SMPL_PT_SHIFT
))&
SPI_MCR_SMPL_PT_MASK
)

	)

16625 
	#SPI_MCR_CLR_RXF_MASK
 0x400u

	)

16626 
	#SPI_MCR_CLR_RXF_SHIFT
 10

	)

16627 
	#SPI_MCR_CLR_TXF_MASK
 0x800u

	)

16628 
	#SPI_MCR_CLR_TXF_SHIFT
 11

	)

16629 
	#SPI_MCR_DIS_RXF_MASK
 0x1000u

	)

16630 
	#SPI_MCR_DIS_RXF_SHIFT
 12

	)

16631 
	#SPI_MCR_DIS_TXF_MASK
 0x2000u

	)

16632 
	#SPI_MCR_DIS_TXF_SHIFT
 13

	)

16633 
	#SPI_MCR_MDIS_MASK
 0x4000u

	)

16634 
	#SPI_MCR_MDIS_SHIFT
 14

	)

16635 
	#SPI_MCR_DOZE_MASK
 0x8000u

	)

16636 
	#SPI_MCR_DOZE_SHIFT
 15

	)

16637 
	#SPI_MCR_PCSIS_MASK
 0x3F0000u

	)

16638 
	#SPI_MCR_PCSIS_SHIFT
 16

	)

16639 
	#SPI_MCR_PCSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_PCSIS_SHIFT
))&
SPI_MCR_PCSIS_MASK
)

	)

16640 
	#SPI_MCR_ROOE_MASK
 0x1000000u

	)

16641 
	#SPI_MCR_ROOE_SHIFT
 24

	)

16642 
	#SPI_MCR_PCSSE_MASK
 0x2000000u

	)

16643 
	#SPI_MCR_PCSSE_SHIFT
 25

	)

16644 
	#SPI_MCR_MTFE_MASK
 0x4000000u

	)

16645 
	#SPI_MCR_MTFE_SHIFT
 26

	)

16646 
	#SPI_MCR_FRZ_MASK
 0x8000000u

	)

16647 
	#SPI_MCR_FRZ_SHIFT
 27

	)

16648 
	#SPI_MCR_DCONF_MASK
 0x30000000u

	)

16649 
	#SPI_MCR_DCONF_SHIFT
 28

	)

16650 
	#SPI_MCR_DCONF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_DCONF_SHIFT
))&
SPI_MCR_DCONF_MASK
)

	)

16651 
	#SPI_MCR_CONT_SCKE_MASK
 0x40000000u

	)

16652 
	#SPI_MCR_CONT_SCKE_SHIFT
 30

	)

16653 
	#SPI_MCR_MSTR_MASK
 0x80000000u

	)

16654 
	#SPI_MCR_MSTR_SHIFT
 31

	)

16656 
	#SPI_TCR_SPI_TCNT_MASK
 0xFFFF0000u

	)

16657 
	#SPI_TCR_SPI_TCNT_SHIFT
 16

	)

16658 
	#SPI_TCR_SPI_TCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TCR_SPI_TCNT_SHIFT
))&
SPI_TCR_SPI_TCNT_MASK
)

	)

16660 
	#SPI_CTAR_BR_MASK
 0xFu

	)

16661 
	#SPI_CTAR_BR_SHIFT
 0

	)

16662 
	#SPI_CTAR_BR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_BR_SHIFT
))&
SPI_CTAR_BR_MASK
)

	)

16663 
	#SPI_CTAR_DT_MASK
 0xF0u

	)

16664 
	#SPI_CTAR_DT_SHIFT
 4

	)

16665 
	#SPI_CTAR_DT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_DT_SHIFT
))&
SPI_CTAR_DT_MASK
)

	)

16666 
	#SPI_CTAR_ASC_MASK
 0xF00u

	)

16667 
	#SPI_CTAR_ASC_SHIFT
 8

	)

16668 
	#SPI_CTAR_ASC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_ASC_SHIFT
))&
SPI_CTAR_ASC_MASK
)

	)

16669 
	#SPI_CTAR_CSSCK_MASK
 0xF000u

	)

16670 
	#SPI_CTAR_CSSCK_SHIFT
 12

	)

16671 
	#SPI_CTAR_CSSCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_CSSCK_SHIFT
))&
SPI_CTAR_CSSCK_MASK
)

	)

16672 
	#SPI_CTAR_PBR_MASK
 0x30000u

	)

16673 
	#SPI_CTAR_PBR_SHIFT
 16

	)

16674 
	#SPI_CTAR_PBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PBR_SHIFT
))&
SPI_CTAR_PBR_MASK
)

	)

16675 
	#SPI_CTAR_PDT_MASK
 0xC0000u

	)

16676 
	#SPI_CTAR_PDT_SHIFT
 18

	)

16677 
	#SPI_CTAR_PDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PDT_SHIFT
))&
SPI_CTAR_PDT_MASK
)

	)

16678 
	#SPI_CTAR_PASC_MASK
 0x300000u

	)

16679 
	#SPI_CTAR_PASC_SHIFT
 20

	)

16680 
	#SPI_CTAR_PASC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PASC_SHIFT
))&
SPI_CTAR_PASC_MASK
)

	)

16681 
	#SPI_CTAR_PCSSCK_MASK
 0xC00000u

	)

16682 
	#SPI_CTAR_PCSSCK_SHIFT
 22

	)

16683 
	#SPI_CTAR_PCSSCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PCSSCK_SHIFT
))&
SPI_CTAR_PCSSCK_MASK
)

	)

16684 
	#SPI_CTAR_LSBFE_MASK
 0x1000000u

	)

16685 
	#SPI_CTAR_LSBFE_SHIFT
 24

	)

16686 
	#SPI_CTAR_CPHA_MASK
 0x2000000u

	)

16687 
	#SPI_CTAR_CPHA_SHIFT
 25

	)

16688 
	#SPI_CTAR_CPOL_MASK
 0x4000000u

	)

16689 
	#SPI_CTAR_CPOL_SHIFT
 26

	)

16690 
	#SPI_CTAR_FMSZ_MASK
 0x78000000u

	)

16691 
	#SPI_CTAR_FMSZ_SHIFT
 27

	)

16692 
	#SPI_CTAR_FMSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_FMSZ_SHIFT
))&
SPI_CTAR_FMSZ_MASK
)

	)

16693 
	#SPI_CTAR_DBR_MASK
 0x80000000u

	)

16694 
	#SPI_CTAR_DBR_SHIFT
 31

	)

16696 
	#SPI_CTAR_SLAVE_CPHA_MASK
 0x2000000u

	)

16697 
	#SPI_CTAR_SLAVE_CPHA_SHIFT
 25

	)

16698 
	#SPI_CTAR_SLAVE_CPOL_MASK
 0x4000000u

	)

16699 
	#SPI_CTAR_SLAVE_CPOL_SHIFT
 26

	)

16700 
	#SPI_CTAR_SLAVE_FMSZ_MASK
 0xF8000000u

	)

16701 
	#SPI_CTAR_SLAVE_FMSZ_SHIFT
 27

	)

16702 
	#SPI_CTAR_SLAVE_FMSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_SLAVE_FMSZ_SHIFT
))&
SPI_CTAR_SLAVE_FMSZ_MASK
)

	)

16704 
	#SPI_SR_POPNXTPTR_MASK
 0xFu

	)

16705 
	#SPI_SR_POPNXTPTR_SHIFT
 0

	)

16706 
	#SPI_SR_POPNXTPTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_POPNXTPTR_SHIFT
))&
SPI_SR_POPNXTPTR_MASK
)

	)

16707 
	#SPI_SR_RXCTR_MASK
 0xF0u

	)

16708 
	#SPI_SR_RXCTR_SHIFT
 4

	)

16709 
	#SPI_SR_RXCTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_RXCTR_SHIFT
))&
SPI_SR_RXCTR_MASK
)

	)

16710 
	#SPI_SR_TXNXTPTR_MASK
 0xF00u

	)

16711 
	#SPI_SR_TXNXTPTR_SHIFT
 8

	)

16712 
	#SPI_SR_TXNXTPTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_TXNXTPTR_SHIFT
))&
SPI_SR_TXNXTPTR_MASK
)

	)

16713 
	#SPI_SR_TXCTR_MASK
 0xF000u

	)

16714 
	#SPI_SR_TXCTR_SHIFT
 12

	)

16715 
	#SPI_SR_TXCTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_TXCTR_SHIFT
))&
SPI_SR_TXCTR_MASK
)

	)

16716 
	#SPI_SR_RFDF_MASK
 0x20000u

	)

16717 
	#SPI_SR_RFDF_SHIFT
 17

	)

16718 
	#SPI_SR_RFOF_MASK
 0x80000u

	)

16719 
	#SPI_SR_RFOF_SHIFT
 19

	)

16720 
	#SPI_SR_TFFF_MASK
 0x2000000u

	)

16721 
	#SPI_SR_TFFF_SHIFT
 25

	)

16722 
	#SPI_SR_TFUF_MASK
 0x8000000u

	)

16723 
	#SPI_SR_TFUF_SHIFT
 27

	)

16724 
	#SPI_SR_EOQF_MASK
 0x10000000u

	)

16725 
	#SPI_SR_EOQF_SHIFT
 28

	)

16726 
	#SPI_SR_TXRXS_MASK
 0x40000000u

	)

16727 
	#SPI_SR_TXRXS_SHIFT
 30

	)

16728 
	#SPI_SR_TCF_MASK
 0x80000000u

	)

16729 
	#SPI_SR_TCF_SHIFT
 31

	)

16731 
	#SPI_RSER_RFDF_DIRS_MASK
 0x10000u

	)

16732 
	#SPI_RSER_RFDF_DIRS_SHIFT
 16

	)

16733 
	#SPI_RSER_RFDF_RE_MASK
 0x20000u

	)

16734 
	#SPI_RSER_RFDF_RE_SHIFT
 17

	)

16735 
	#SPI_RSER_RFOF_RE_MASK
 0x80000u

	)

16736 
	#SPI_RSER_RFOF_RE_SHIFT
 19

	)

16737 
	#SPI_RSER_TFFF_DIRS_MASK
 0x1000000u

	)

16738 
	#SPI_RSER_TFFF_DIRS_SHIFT
 24

	)

16739 
	#SPI_RSER_TFFF_RE_MASK
 0x2000000u

	)

16740 
	#SPI_RSER_TFFF_RE_SHIFT
 25

	)

16741 
	#SPI_RSER_TFUF_RE_MASK
 0x8000000u

	)

16742 
	#SPI_RSER_TFUF_RE_SHIFT
 27

	)

16743 
	#SPI_RSER_EOQF_RE_MASK
 0x10000000u

	)

16744 
	#SPI_RSER_EOQF_RE_SHIFT
 28

	)

16745 
	#SPI_RSER_TCF_RE_MASK
 0x80000000u

	)

16746 
	#SPI_RSER_TCF_RE_SHIFT
 31

	)

16748 
	#SPI_PUSHR_TXDATA_MASK
 0xFFFFu

	)

16749 
	#SPI_PUSHR_TXDATA_SHIFT
 0

	)

16750 
	#SPI_PUSHR_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_TXDATA_SHIFT
))&
SPI_PUSHR_TXDATA_MASK
)

	)

16751 
	#SPI_PUSHR_PCS_MASK
 0x3F0000u

	)

16752 
	#SPI_PUSHR_PCS_SHIFT
 16

	)

16753 
	#SPI_PUSHR_PCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_PCS_SHIFT
))&
SPI_PUSHR_PCS_MASK
)

	)

16754 
	#SPI_PUSHR_CTCNT_MASK
 0x4000000u

	)

16755 
	#SPI_PUSHR_CTCNT_SHIFT
 26

	)

16756 
	#SPI_PUSHR_EOQ_MASK
 0x8000000u

	)

16757 
	#SPI_PUSHR_EOQ_SHIFT
 27

	)

16758 
	#SPI_PUSHR_CTAS_MASK
 0x70000000u

	)

16759 
	#SPI_PUSHR_CTAS_SHIFT
 28

	)

16760 
	#SPI_PUSHR_CTAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_CTAS_SHIFT
))&
SPI_PUSHR_CTAS_MASK
)

	)

16761 
	#SPI_PUSHR_CONT_MASK
 0x80000000u

	)

16762 
	#SPI_PUSHR_CONT_SHIFT
 31

	)

16764 
	#SPI_PUSHR_SLAVE_TXDATA_MASK
 0xFFFFu

	)

16765 
	#SPI_PUSHR_SLAVE_TXDATA_SHIFT
 0

	)

16766 
	#SPI_PUSHR_SLAVE_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_SLAVE_TXDATA_SHIFT
))&
SPI_PUSHR_SLAVE_TXDATA_MASK
)

	)

16768 
	#SPI_POPR_RXDATA_MASK
 0xFFFFFFFFu

	)

16769 
	#SPI_POPR_RXDATA_SHIFT
 0

	)

16770 
	#SPI_POPR_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_POPR_RXDATA_SHIFT
))&
SPI_POPR_RXDATA_MASK
)

	)

16772 
	#SPI_TXFR0_TXDATA_MASK
 0xFFFFu

	)

16773 
	#SPI_TXFR0_TXDATA_SHIFT
 0

	)

16774 
	#SPI_TXFR0_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR0_TXDATA_SHIFT
))&
SPI_TXFR0_TXDATA_MASK
)

	)

16775 
	#SPI_TXFR0_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16776 
	#SPI_TXFR0_TXCMD_TXDATA_SHIFT
 16

	)

16777 
	#SPI_TXFR0_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR0_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR0_TXCMD_TXDATA_MASK
)

	)

16779 
	#SPI_TXFR1_TXDATA_MASK
 0xFFFFu

	)

16780 
	#SPI_TXFR1_TXDATA_SHIFT
 0

	)

16781 
	#SPI_TXFR1_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR1_TXDATA_SHIFT
))&
SPI_TXFR1_TXDATA_MASK
)

	)

16782 
	#SPI_TXFR1_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16783 
	#SPI_TXFR1_TXCMD_TXDATA_SHIFT
 16

	)

16784 
	#SPI_TXFR1_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR1_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR1_TXCMD_TXDATA_MASK
)

	)

16786 
	#SPI_TXFR2_TXDATA_MASK
 0xFFFFu

	)

16787 
	#SPI_TXFR2_TXDATA_SHIFT
 0

	)

16788 
	#SPI_TXFR2_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR2_TXDATA_SHIFT
))&
SPI_TXFR2_TXDATA_MASK
)

	)

16789 
	#SPI_TXFR2_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16790 
	#SPI_TXFR2_TXCMD_TXDATA_SHIFT
 16

	)

16791 
	#SPI_TXFR2_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR2_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR2_TXCMD_TXDATA_MASK
)

	)

16793 
	#SPI_TXFR3_TXDATA_MASK
 0xFFFFu

	)

16794 
	#SPI_TXFR3_TXDATA_SHIFT
 0

	)

16795 
	#SPI_TXFR3_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR3_TXDATA_SHIFT
))&
SPI_TXFR3_TXDATA_MASK
)

	)

16796 
	#SPI_TXFR3_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16797 
	#SPI_TXFR3_TXCMD_TXDATA_SHIFT
 16

	)

16798 
	#SPI_TXFR3_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR3_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR3_TXCMD_TXDATA_MASK
)

	)

16800 
	#SPI_RXFR0_RXDATA_MASK
 0xFFFFFFFFu

	)

16801 
	#SPI_RXFR0_RXDATA_SHIFT
 0

	)

16802 
	#SPI_RXFR0_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR0_RXDATA_SHIFT
))&
SPI_RXFR0_RXDATA_MASK
)

	)

16804 
	#SPI_RXFR1_RXDATA_MASK
 0xFFFFFFFFu

	)

16805 
	#SPI_RXFR1_RXDATA_SHIFT
 0

	)

16806 
	#SPI_RXFR1_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR1_RXDATA_SHIFT
))&
SPI_RXFR1_RXDATA_MASK
)

	)

16808 
	#SPI_RXFR2_RXDATA_MASK
 0xFFFFFFFFu

	)

16809 
	#SPI_RXFR2_RXDATA_SHIFT
 0

	)

16810 
	#SPI_RXFR2_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR2_RXDATA_SHIFT
))&
SPI_RXFR2_RXDATA_MASK
)

	)

16812 
	#SPI_RXFR3_RXDATA_MASK
 0xFFFFFFFFu

	)

16813 
	#SPI_RXFR3_RXDATA_SHIFT
 0

	)

16814 
	#SPI_RXFR3_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR3_RXDATA_SHIFT
))&
SPI_RXFR3_RXDATA_MASK
)

	)

16823 
	#SPI0_BASE_PTR
 ((
SPI_MemM­PŒ
)0x4002C000u)

	)

16825 
	#SPI1_BASE_PTR
 ((
SPI_MemM­PŒ
)0x4002D000u)

	)

16827 
	#SPI2_BASE_PTR
 ((
SPI_MemM­PŒ
)0x400AC000u)

	)

16829 
	#SPI_BASE_PTRS
 { 
SPI0_BASE_PTR
, 
SPI1_BASE_PTR
, 
SPI2_BASE_PTR
 }

	)

16843 
	#SPI0_MCR
 
	`SPI_MCR_REG
(
SPI0_BASE_PTR
)

	)

16844 
	#SPI0_TCR
 
	`SPI_TCR_REG
(
SPI0_BASE_PTR
)

	)

16845 
	#SPI0_CTAR0
 
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,0)

	)

16846 
	#SPI0_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI0_BASE_PTR
,0)

	)

16847 
	#SPI0_CTAR1
 
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,1)

	)

16848 
	#SPI0_SR
 
	`SPI_SR_REG
(
SPI0_BASE_PTR
)

	)

16849 
	#SPI0_RSER
 
	`SPI_RSER_REG
(
SPI0_BASE_PTR
)

	)

16850 
	#SPI0_PUSHR
 
	`SPI_PUSHR_REG
(
SPI0_BASE_PTR
)

	)

16851 
	#SPI0_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI0_BASE_PTR
)

	)

16852 
	#SPI0_POPR
 
	`SPI_POPR_REG
(
SPI0_BASE_PTR
)

	)

16853 
	#SPI0_TXFR0
 
	`SPI_TXFR0_REG
(
SPI0_BASE_PTR
)

	)

16854 
	#SPI0_TXFR1
 
	`SPI_TXFR1_REG
(
SPI0_BASE_PTR
)

	)

16855 
	#SPI0_TXFR2
 
	`SPI_TXFR2_REG
(
SPI0_BASE_PTR
)

	)

16856 
	#SPI0_TXFR3
 
	`SPI_TXFR3_REG
(
SPI0_BASE_PTR
)

	)

16857 
	#SPI0_RXFR0
 
	`SPI_RXFR0_REG
(
SPI0_BASE_PTR
)

	)

16858 
	#SPI0_RXFR1
 
	`SPI_RXFR1_REG
(
SPI0_BASE_PTR
)

	)

16859 
	#SPI0_RXFR2
 
	`SPI_RXFR2_REG
(
SPI0_BASE_PTR
)

	)

16860 
	#SPI0_RXFR3
 
	`SPI_RXFR3_REG
(
SPI0_BASE_PTR
)

	)

16862 
	#SPI1_MCR
 
	`SPI_MCR_REG
(
SPI1_BASE_PTR
)

	)

16863 
	#SPI1_TCR
 
	`SPI_TCR_REG
(
SPI1_BASE_PTR
)

	)

16864 
	#SPI1_CTAR0
 
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,0)

	)

16865 
	#SPI1_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI1_BASE_PTR
,0)

	)

16866 
	#SPI1_CTAR1
 
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,1)

	)

16867 
	#SPI1_SR
 
	`SPI_SR_REG
(
SPI1_BASE_PTR
)

	)

16868 
	#SPI1_RSER
 
	`SPI_RSER_REG
(
SPI1_BASE_PTR
)

	)

16869 
	#SPI1_PUSHR
 
	`SPI_PUSHR_REG
(
SPI1_BASE_PTR
)

	)

16870 
	#SPI1_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI1_BASE_PTR
)

	)

16871 
	#SPI1_POPR
 
	`SPI_POPR_REG
(
SPI1_BASE_PTR
)

	)

16872 
	#SPI1_TXFR0
 
	`SPI_TXFR0_REG
(
SPI1_BASE_PTR
)

	)

16873 
	#SPI1_TXFR1
 
	`SPI_TXFR1_REG
(
SPI1_BASE_PTR
)

	)

16874 
	#SPI1_TXFR2
 
	`SPI_TXFR2_REG
(
SPI1_BASE_PTR
)

	)

16875 
	#SPI1_TXFR3
 
	`SPI_TXFR3_REG
(
SPI1_BASE_PTR
)

	)

16876 
	#SPI1_RXFR0
 
	`SPI_RXFR0_REG
(
SPI1_BASE_PTR
)

	)

16877 
	#SPI1_RXFR1
 
	`SPI_RXFR1_REG
(
SPI1_BASE_PTR
)

	)

16878 
	#SPI1_RXFR2
 
	`SPI_RXFR2_REG
(
SPI1_BASE_PTR
)

	)

16879 
	#SPI1_RXFR3
 
	`SPI_RXFR3_REG
(
SPI1_BASE_PTR
)

	)

16881 
	#SPI2_MCR
 
	`SPI_MCR_REG
(
SPI2_BASE_PTR
)

	)

16882 
	#SPI2_TCR
 
	`SPI_TCR_REG
(
SPI2_BASE_PTR
)

	)

16883 
	#SPI2_CTAR0
 
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,0)

	)

16884 
	#SPI2_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI2_BASE_PTR
,0)

	)

16885 
	#SPI2_CTAR1
 
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,1)

	)

16886 
	#SPI2_SR
 
	`SPI_SR_REG
(
SPI2_BASE_PTR
)

	)

16887 
	#SPI2_RSER
 
	`SPI_RSER_REG
(
SPI2_BASE_PTR
)

	)

16888 
	#SPI2_PUSHR
 
	`SPI_PUSHR_REG
(
SPI2_BASE_PTR
)

	)

16889 
	#SPI2_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI2_BASE_PTR
)

	)

16890 
	#SPI2_POPR
 
	`SPI_POPR_REG
(
SPI2_BASE_PTR
)

	)

16891 
	#SPI2_TXFR0
 
	`SPI_TXFR0_REG
(
SPI2_BASE_PTR
)

	)

16892 
	#SPI2_TXFR1
 
	`SPI_TXFR1_REG
(
SPI2_BASE_PTR
)

	)

16893 
	#SPI2_TXFR2
 
	`SPI_TXFR2_REG
(
SPI2_BASE_PTR
)

	)

16894 
	#SPI2_TXFR3
 
	`SPI_TXFR3_REG
(
SPI2_BASE_PTR
)

	)

16895 
	#SPI2_RXFR0
 
	`SPI_RXFR0_REG
(
SPI2_BASE_PTR
)

	)

16896 
	#SPI2_RXFR1
 
	`SPI_RXFR1_REG
(
SPI2_BASE_PTR
)

	)

16897 
	#SPI2_RXFR2
 
	`SPI_RXFR2_REG
(
SPI2_BASE_PTR
)

	)

16898 
	#SPI2_RXFR3
 
	`SPI_RXFR3_REG
(
SPI2_BASE_PTR
)

	)

16901 
	#SPI0_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,šdex2)

	)

16902 
	#SPI1_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,šdex2)

	)

16903 
	#SPI2_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,šdex2)

	)

16904 
	#SPI0_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI0_BASE_PTR
,šdex2)

	)

16905 
	#SPI1_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI1_BASE_PTR
,šdex2)

	)

16906 
	#SPI2_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI2_BASE_PTR
,šdex2)

	)

16928 
	sSysTick_MemM­
 {

16929 
ušt32_t
 
	mCSR
;

16930 
ušt32_t
 
	mRVR
;

16931 
ušt32_t
 
	mCVR
;

16932 
ušt32_t
 
	mCALIB
;

16933 } vÞ©ž*
	tSysTick_MemM­PŒ
;

16946 
	#SysTick_CSR_REG
(
ba£
è((ba£)->
CSR
)

	)

16947 
	#SysTick_RVR_REG
(
ba£
è((ba£)->
RVR
)

	)

16948 
	#SysTick_CVR_REG
(
ba£
è((ba£)->
CVR
)

	)

16949 
	#SysTick_CALIB_REG
(
ba£
è((ba£)->
CALIB
)

	)

16966 
	#SysTick_CSR_ENABLE_MASK
 0x1u

	)

16967 
	#SysTick_CSR_ENABLE_SHIFT
 0

	)

16968 
	#SysTick_CSR_TICKINT_MASK
 0x2u

	)

16969 
	#SysTick_CSR_TICKINT_SHIFT
 1

	)

16970 
	#SysTick_CSR_CLKSOURCE_MASK
 0x4u

	)

16971 
	#SysTick_CSR_CLKSOURCE_SHIFT
 2

	)

16972 
	#SysTick_CSR_COUNTFLAG_MASK
 0x10000u

	)

16973 
	#SysTick_CSR_COUNTFLAG_SHIFT
 16

	)

16975 
	#SysTick_RVR_RELOAD_MASK
 0xFFFFFFu

	)

16976 
	#SysTick_RVR_RELOAD_SHIFT
 0

	)

16977 
	#SysTick_RVR_RELOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_RVR_RELOAD_SHIFT
))&
SysTick_RVR_RELOAD_MASK
)

	)

16979 
	#SysTick_CVR_CURRENT_MASK
 0xFFFFFFu

	)

16980 
	#SysTick_CVR_CURRENT_SHIFT
 0

	)

16981 
	#SysTick_CVR_CURRENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_CVR_CURRENT_SHIFT
))&
SysTick_CVR_CURRENT_MASK
)

	)

16983 
	#SysTick_CALIB_TENMS_MASK
 0xFFFFFFu

	)

16984 
	#SysTick_CALIB_TENMS_SHIFT
 0

	)

16985 
	#SysTick_CALIB_TENMS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_CALIB_TENMS_SHIFT
))&
SysTick_CALIB_TENMS_MASK
)

	)

16986 
	#SysTick_CALIB_SKEW_MASK
 0x40000000u

	)

16987 
	#SysTick_CALIB_SKEW_SHIFT
 30

	)

16988 
	#SysTick_CALIB_NOREF_MASK
 0x80000000u

	)

16989 
	#SysTick_CALIB_NOREF_SHIFT
 31

	)

16998 
	#SysTick_BASE_PTR
 ((
SysTick_MemM­PŒ
)0xE000E010u)

	)

17000 
	#SysTick_BASE_PTRS
 { 
SysTick_BASE_PTR
 }

	)

17014 
	#SYST_CSR
 
	`SysTick_CSR_REG
(
SysTick_BASE_PTR
)

	)

17015 
	#SYST_RVR
 
	`SysTick_RVR_REG
(
SysTick_BASE_PTR
)

	)

17016 
	#SYST_CVR
 
	`SysTick_CVR_REG
(
SysTick_BASE_PTR
)

	)

17017 
	#SYST_CALIB
 
	`SysTick_CALIB_REG
(
SysTick_BASE_PTR
)

	)

17039 
	sTPIU_MemM­
 {

17040 
ušt32_t
 
	mSSPSR
;

17041 
ušt32_t
 
	mCSPSR
;

17042 
ušt8_t
 
	mRESERVED_0
[8];

17043 
ušt32_t
 
	mACPR
;

17044 
ušt8_t
 
	mRESERVED_1
[220];

17045 
ušt32_t
 
	mSPPR
;

17046 
ušt8_t
 
	mRESERVED_2
[524];

17047 
ušt32_t
 
	mFFSR
;

17048 
ušt32_t
 
	mFFCR
;

17049 
ušt32_t
 
	mFSCR
;

17050 
ušt8_t
 
	mRESERVED_3
[3036];

17051 
ušt32_t
 
	mTRIGGER
;

17052 
ušt32_t
 
	mFIFODATA0
;

17053 
ušt32_t
 
	mITATBCTR2
;

17054 
ušt8_t
 
	mRESERVED_4
[4];

17055 
ušt32_t
 
	mITATBCTR0
;

17056 
ušt32_t
 
	mFIFODATA1
;

17057 
ušt32_t
 
	mITCTRL
;

17058 
ušt8_t
 
	mRESERVED_5
[156];

17059 
ušt32_t
 
	mCLAIMSET
;

17060 
ušt32_t
 
	mCLAIMCLR
;

17061 
ušt8_t
 
	mRESERVED_6
[32];

17062 
ušt32_t
 
	mDEVID
;

17063 
ušt8_t
 
	mRESERVED_7
[4];

17064 
ušt32_t
 
	mPID4
;

17065 
ušt32_t
 
	mPID5
;

17066 
ušt32_t
 
	mPID6
;

17067 
ušt32_t
 
	mPID7
;

17068 
ušt32_t
 
	mPID0
;

17069 
ušt32_t
 
	mPID1
;

17070 
ušt32_t
 
	mPID2
;

17071 
ušt32_t
 
	mPID3
;

17072 
ušt32_t
 
	mCID0
;

17073 
ušt32_t
 
	mCID1
;

17074 
ušt32_t
 
	mCID2
;

17075 
ušt32_t
 
	mCID4
;

17076 } vÞ©ž*
	tTPIU_MemM­PŒ
;

17089 
	#TPIU_SSPSR_REG
(
ba£
è((ba£)->
SSPSR
)

	)

17090 
	#TPIU_CSPSR_REG
(
ba£
è((ba£)->
CSPSR
)

	)

17091 
	#TPIU_ACPR_REG
(
ba£
è((ba£)->
ACPR
)

	)

17092 
	#TPIU_SPPR_REG
(
ba£
è((ba£)->
SPPR
)

	)

17093 
	#TPIU_FFSR_REG
(
ba£
è((ba£)->
FFSR
)

	)

17094 
	#TPIU_FFCR_REG
(
ba£
è((ba£)->
FFCR
)

	)

17095 
	#TPIU_FSCR_REG
(
ba£
è((ba£)->
FSCR
)

	)

17096 
	#TPIU_TRIGGER_REG
(
ba£
è((ba£)->
TRIGGER
)

	)

17097 
	#TPIU_FIFODATA0_REG
(
ba£
è((ba£)->
FIFODATA0
)

	)

17098 
	#TPIU_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

17099 
	#TPIU_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

17100 
	#TPIU_FIFODATA1_REG
(
ba£
è((ba£)->
FIFODATA1
)

	)

17101 
	#TPIU_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

17102 
	#TPIU_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

17103 
	#TPIU_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

17104 
	#TPIU_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

17105 
	#TPIU_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

17106 
	#TPIU_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

17107 
	#TPIU_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

17108 
	#TPIU_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

17109 
	#TPIU_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

17110 
	#TPIU_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

17111 
	#TPIU_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

17112 
	#TPIU_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

17113 
	#TPIU_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

17114 
	#TPIU_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

17115 
	#TPIU_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

17116 
	#TPIU_CID4_REG
(
ba£
è((ba£)->
CID4
)

	)

17140 
	#TPIU_BASE_PTR
 ((
TPIU_MemM­PŒ
)0xE0040000u)

	)

17142 
	#TPIU_BASE_PTRS
 { 
TPIU_BASE_PTR
 }

	)

17156 
	#TPIU_SSPSR
 
	`TPIU_SSPSR_REG
(
TPIU_BASE_PTR
)

	)

17157 
	#TPIU_CSPSR
 
	`TPIU_CSPSR_REG
(
TPIU_BASE_PTR
)

	)

17158 
	#TPIU_ACPR
 
	`TPIU_ACPR_REG
(
TPIU_BASE_PTR
)

	)

17159 
	#TPIU_SPPR
 
	`TPIU_SPPR_REG
(
TPIU_BASE_PTR
)

	)

17160 
	#TPIU_FFSR
 
	`TPIU_FFSR_REG
(
TPIU_BASE_PTR
)

	)

17161 
	#TPIU_FFCR
 
	`TPIU_FFCR_REG
(
TPIU_BASE_PTR
)

	)

17162 
	#TPIU_FSCR
 
	`TPIU_FSCR_REG
(
TPIU_BASE_PTR
)

	)

17163 
	#TPIU_TRIGGER
 
	`TPIU_TRIGGER_REG
(
TPIU_BASE_PTR
)

	)

17164 
	#TPIU_FIFODATA0
 
	`TPIU_FIFODATA0_REG
(
TPIU_BASE_PTR
)

	)

17165 
	#TPIU_ITATBCTR2
 
	`TPIU_ITATBCTR2_REG
(
TPIU_BASE_PTR
)

	)

17166 
	#TPIU_ITATBCTR0
 
	`TPIU_ITATBCTR0_REG
(
TPIU_BASE_PTR
)

	)

17167 
	#TPIU_FIFODATA1
 
	`TPIU_FIFODATA1_REG
(
TPIU_BASE_PTR
)

	)

17168 
	#TPIU_ITCTRL
 
	`TPIU_ITCTRL_REG
(
TPIU_BASE_PTR
)

	)

17169 
	#TPIU_CLAIMSET
 
	`TPIU_CLAIMSET_REG
(
TPIU_BASE_PTR
)

	)

17170 
	#TPIU_CLAIMCLR
 
	`TPIU_CLAIMCLR_REG
(
TPIU_BASE_PTR
)

	)

17171 
	#TPIU_DEVID
 
	`TPIU_DEVID_REG
(
TPIU_BASE_PTR
)

	)

17172 
	#TPIU_PID4
 
	`TPIU_PID4_REG
(
TPIU_BASE_PTR
)

	)

17173 
	#TPIU_PID5
 
	`TPIU_PID5_REG
(
TPIU_BASE_PTR
)

	)

17174 
	#TPIU_PID6
 
	`TPIU_PID6_REG
(
TPIU_BASE_PTR
)

	)

17175 
	#TPIU_PID7
 
	`TPIU_PID7_REG
(
TPIU_BASE_PTR
)

	)

17176 
	#TPIU_PID0
 
	`TPIU_PID0_REG
(
TPIU_BASE_PTR
)

	)

17177 
	#TPIU_PID1
 
	`TPIU_PID1_REG
(
TPIU_BASE_PTR
)

	)

17178 
	#TPIU_PID2
 
	`TPIU_PID2_REG
(
TPIU_BASE_PTR
)

	)

17179 
	#TPIU_PID3
 
	`TPIU_PID3_REG
(
TPIU_BASE_PTR
)

	)

17180 
	#TPIU_CID0
 
	`TPIU_CID0_REG
(
TPIU_BASE_PTR
)

	)

17181 
	#TPIU_CID1
 
	`TPIU_CID1_REG
(
TPIU_BASE_PTR
)

	)

17182 
	#TPIU_CID2
 
	`TPIU_CID2_REG
(
TPIU_BASE_PTR
)

	)

17183 
	#TPIU_CID3
 
	`TPIU_CID4_REG
(
TPIU_BASE_PTR
)

	)

17205 
	sTSI_MemM­
 {

17206 
ušt32_t
 
	mGENCS
;

17207 
ušt32_t
 
	mSCANC
;

17208 
ušt32_t
 
	mPEN
;

17209 
ušt32_t
 
	mWUCNTR
;

17210 
ušt8_t
 
	mRESERVED_0
[240];

17211 
ušt32_t
 
	mCNTR1
;

17212 
ušt32_t
 
	mCNTR3
;

17213 
ušt32_t
 
	mCNTR5
;

17214 
ušt32_t
 
	mCNTR7
;

17215 
ušt32_t
 
	mCNTR9
;

17216 
ušt32_t
 
	mCNTR11
;

17217 
ušt32_t
 
	mCNTR13
;

17218 
ušt32_t
 
	mCNTR15
;

17219 
ušt32_t
 
	mTHRESHOLD
;

17220 } vÞ©ž*
	tTSI_MemM­PŒ
;

17233 
	#TSI_GENCS_REG
(
ba£
è((ba£)->
GENCS
)

	)

17234 
	#TSI_SCANC_REG
(
ba£
è((ba£)->
SCANC
)

	)

17235 
	#TSI_PEN_REG
(
ba£
è((ba£)->
PEN
)

	)

17236 
	#TSI_WUCNTR_REG
(
ba£
è((ba£)->
WUCNTR
)

	)

17237 
	#TSI_CNTR1_REG
(
ba£
è((ba£)->
CNTR1
)

	)

17238 
	#TSI_CNTR3_REG
(
ba£
è((ba£)->
CNTR3
)

	)

17239 
	#TSI_CNTR5_REG
(
ba£
è((ba£)->
CNTR5
)

	)

17240 
	#TSI_CNTR7_REG
(
ba£
è((ba£)->
CNTR7
)

	)

17241 
	#TSI_CNTR9_REG
(
ba£
è((ba£)->
CNTR9
)

	)

17242 
	#TSI_CNTR11_REG
(
ba£
è((ba£)->
CNTR11
)

	)

17243 
	#TSI_CNTR13_REG
(
ba£
è((ba£)->
CNTR13
)

	)

17244 
	#TSI_CNTR15_REG
(
ba£
è((ba£)->
CNTR15
)

	)

17245 
	#TSI_THRESHOLD_REG
(
ba£
è((ba£)->
THRESHOLD
)

	)

17262 
	#TSI_GENCS_STPE_MASK
 0x1u

	)

17263 
	#TSI_GENCS_STPE_SHIFT
 0

	)

17264 
	#TSI_GENCS_STM_MASK
 0x2u

	)

17265 
	#TSI_GENCS_STM_SHIFT
 1

	)

17266 
	#TSI_GENCS_ESOR_MASK
 0x10u

	)

17267 
	#TSI_GENCS_ESOR_SHIFT
 4

	)

17268 
	#TSI_GENCS_ERIE_MASK
 0x20u

	)

17269 
	#TSI_GENCS_ERIE_SHIFT
 5

	)

17270 
	#TSI_GENCS_TSIIE_MASK
 0x40u

	)

17271 
	#TSI_GENCS_TSIIE_SHIFT
 6

	)

17272 
	#TSI_GENCS_TSIEN_MASK
 0x80u

	)

17273 
	#TSI_GENCS_TSIEN_SHIFT
 7

	)

17274 
	#TSI_GENCS_SWTS_MASK
 0x100u

	)

17275 
	#TSI_GENCS_SWTS_SHIFT
 8

	)

17276 
	#TSI_GENCS_SCNIP_MASK
 0x200u

	)

17277 
	#TSI_GENCS_SCNIP_SHIFT
 9

	)

17278 
	#TSI_GENCS_OVRF_MASK
 0x1000u

	)

17279 
	#TSI_GENCS_OVRF_SHIFT
 12

	)

17280 
	#TSI_GENCS_EXTERF_MASK
 0x2000u

	)

17281 
	#TSI_GENCS_EXTERF_SHIFT
 13

	)

17282 
	#TSI_GENCS_OUTRGF_MASK
 0x4000u

	)

17283 
	#TSI_GENCS_OUTRGF_SHIFT
 14

	)

17284 
	#TSI_GENCS_EOSF_MASK
 0x8000u

	)

17285 
	#TSI_GENCS_EOSF_SHIFT
 15

	)

17286 
	#TSI_GENCS_PS_MASK
 0x70000u

	)

17287 
	#TSI_GENCS_PS_SHIFT
 16

	)

17288 
	#TSI_GENCS_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_PS_SHIFT
))&
TSI_GENCS_PS_MASK
)

	)

17289 
	#TSI_GENCS_NSCN_MASK
 0xF80000u

	)

17290 
	#TSI_GENCS_NSCN_SHIFT
 19

	)

17291 
	#TSI_GENCS_NSCN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_NSCN_SHIFT
))&
TSI_GENCS_NSCN_MASK
)

	)

17292 
	#TSI_GENCS_LPSCNITV_MASK
 0xF000000u

	)

17293 
	#TSI_GENCS_LPSCNITV_SHIFT
 24

	)

17294 
	#TSI_GENCS_LPSCNITV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_LPSCNITV_SHIFT
))&
TSI_GENCS_LPSCNITV_MASK
)

	)

17295 
	#TSI_GENCS_LPCLKS_MASK
 0x10000000u

	)

17296 
	#TSI_GENCS_LPCLKS_SHIFT
 28

	)

17298 
	#TSI_SCANC_AMPSC_MASK
 0x7u

	)

17299 
	#TSI_SCANC_AMPSC_SHIFT
 0

	)

17300 
	#TSI_SCANC_AMPSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_AMPSC_SHIFT
))&
TSI_SCANC_AMPSC_MASK
)

	)

17301 
	#TSI_SCANC_AMCLKS_MASK
 0x18u

	)

17302 
	#TSI_SCANC_AMCLKS_SHIFT
 3

	)

17303 
	#TSI_SCANC_AMCLKS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_AMCLKS_SHIFT
))&
TSI_SCANC_AMCLKS_MASK
)

	)

17304 
	#TSI_SCANC_SMOD_MASK
 0xFF00u

	)

17305 
	#TSI_SCANC_SMOD_SHIFT
 8

	)

17306 
	#TSI_SCANC_SMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_SMOD_SHIFT
))&
TSI_SCANC_SMOD_MASK
)

	)

17307 
	#TSI_SCANC_EXTCHRG_MASK
 0xF0000u

	)

17308 
	#TSI_SCANC_EXTCHRG_SHIFT
 16

	)

17309 
	#TSI_SCANC_EXTCHRG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_EXTCHRG_SHIFT
))&
TSI_SCANC_EXTCHRG_MASK
)

	)

17310 
	#TSI_SCANC_REFCHRG_MASK
 0xF000000u

	)

17311 
	#TSI_SCANC_REFCHRG_SHIFT
 24

	)

17312 
	#TSI_SCANC_REFCHRG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_REFCHRG_SHIFT
))&
TSI_SCANC_REFCHRG_MASK
)

	)

17314 
	#TSI_PEN_PEN0_MASK
 0x1u

	)

17315 
	#TSI_PEN_PEN0_SHIFT
 0

	)

17316 
	#TSI_PEN_PEN1_MASK
 0x2u

	)

17317 
	#TSI_PEN_PEN1_SHIFT
 1

	)

17318 
	#TSI_PEN_PEN2_MASK
 0x4u

	)

17319 
	#TSI_PEN_PEN2_SHIFT
 2

	)

17320 
	#TSI_PEN_PEN3_MASK
 0x8u

	)

17321 
	#TSI_PEN_PEN3_SHIFT
 3

	)

17322 
	#TSI_PEN_PEN4_MASK
 0x10u

	)

17323 
	#TSI_PEN_PEN4_SHIFT
 4

	)

17324 
	#TSI_PEN_PEN5_MASK
 0x20u

	)

17325 
	#TSI_PEN_PEN5_SHIFT
 5

	)

17326 
	#TSI_PEN_PEN6_MASK
 0x40u

	)

17327 
	#TSI_PEN_PEN6_SHIFT
 6

	)

17328 
	#TSI_PEN_PEN7_MASK
 0x80u

	)

17329 
	#TSI_PEN_PEN7_SHIFT
 7

	)

17330 
	#TSI_PEN_PEN8_MASK
 0x100u

	)

17331 
	#TSI_PEN_PEN8_SHIFT
 8

	)

17332 
	#TSI_PEN_PEN9_MASK
 0x200u

	)

17333 
	#TSI_PEN_PEN9_SHIFT
 9

	)

17334 
	#TSI_PEN_PEN10_MASK
 0x400u

	)

17335 
	#TSI_PEN_PEN10_SHIFT
 10

	)

17336 
	#TSI_PEN_PEN11_MASK
 0x800u

	)

17337 
	#TSI_PEN_PEN11_SHIFT
 11

	)

17338 
	#TSI_PEN_PEN12_MASK
 0x1000u

	)

17339 
	#TSI_PEN_PEN12_SHIFT
 12

	)

17340 
	#TSI_PEN_PEN13_MASK
 0x2000u

	)

17341 
	#TSI_PEN_PEN13_SHIFT
 13

	)

17342 
	#TSI_PEN_PEN14_MASK
 0x4000u

	)

17343 
	#TSI_PEN_PEN14_SHIFT
 14

	)

17344 
	#TSI_PEN_PEN15_MASK
 0x8000u

	)

17345 
	#TSI_PEN_PEN15_SHIFT
 15

	)

17346 
	#TSI_PEN_LPSP_MASK
 0xF0000u

	)

17347 
	#TSI_PEN_LPSP_SHIFT
 16

	)

17348 
	#TSI_PEN_LPSP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_PEN_LPSP_SHIFT
))&
TSI_PEN_LPSP_MASK
)

	)

17350 
	#TSI_WUCNTR_WUCNT_MASK
 0xFFFFu

	)

17351 
	#TSI_WUCNTR_WUCNT_SHIFT
 0

	)

17352 
	#TSI_WUCNTR_WUCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_WUCNTR_WUCNT_SHIFT
))&
TSI_WUCNTR_WUCNT_MASK
)

	)

17354 
	#TSI_CNTR1_CTN1_MASK
 0xFFFFu

	)

17355 
	#TSI_CNTR1_CTN1_SHIFT
 0

	)

17356 
	#TSI_CNTR1_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR1_CTN1_SHIFT
))&
TSI_CNTR1_CTN1_MASK
)

	)

17357 
	#TSI_CNTR1_CTN_MASK
 0xFFFF0000u

	)

17358 
	#TSI_CNTR1_CTN_SHIFT
 16

	)

17359 
	#TSI_CNTR1_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR1_CTN_SHIFT
))&
TSI_CNTR1_CTN_MASK
)

	)

17361 
	#TSI_CNTR3_CTN1_MASK
 0xFFFFu

	)

17362 
	#TSI_CNTR3_CTN1_SHIFT
 0

	)

17363 
	#TSI_CNTR3_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR3_CTN1_SHIFT
))&
TSI_CNTR3_CTN1_MASK
)

	)

17364 
	#TSI_CNTR3_CTN_MASK
 0xFFFF0000u

	)

17365 
	#TSI_CNTR3_CTN_SHIFT
 16

	)

17366 
	#TSI_CNTR3_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR3_CTN_SHIFT
))&
TSI_CNTR3_CTN_MASK
)

	)

17368 
	#TSI_CNTR5_CTN1_MASK
 0xFFFFu

	)

17369 
	#TSI_CNTR5_CTN1_SHIFT
 0

	)

17370 
	#TSI_CNTR5_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR5_CTN1_SHIFT
))&
TSI_CNTR5_CTN1_MASK
)

	)

17371 
	#TSI_CNTR5_CTN_MASK
 0xFFFF0000u

	)

17372 
	#TSI_CNTR5_CTN_SHIFT
 16

	)

17373 
	#TSI_CNTR5_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR5_CTN_SHIFT
))&
TSI_CNTR5_CTN_MASK
)

	)

17375 
	#TSI_CNTR7_CTN1_MASK
 0xFFFFu

	)

17376 
	#TSI_CNTR7_CTN1_SHIFT
 0

	)

17377 
	#TSI_CNTR7_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR7_CTN1_SHIFT
))&
TSI_CNTR7_CTN1_MASK
)

	)

17378 
	#TSI_CNTR7_CTN_MASK
 0xFFFF0000u

	)

17379 
	#TSI_CNTR7_CTN_SHIFT
 16

	)

17380 
	#TSI_CNTR7_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR7_CTN_SHIFT
))&
TSI_CNTR7_CTN_MASK
)

	)

17382 
	#TSI_CNTR9_CTN1_MASK
 0xFFFFu

	)

17383 
	#TSI_CNTR9_CTN1_SHIFT
 0

	)

17384 
	#TSI_CNTR9_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR9_CTN1_SHIFT
))&
TSI_CNTR9_CTN1_MASK
)

	)

17385 
	#TSI_CNTR9_CTN_MASK
 0xFFFF0000u

	)

17386 
	#TSI_CNTR9_CTN_SHIFT
 16

	)

17387 
	#TSI_CNTR9_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR9_CTN_SHIFT
))&
TSI_CNTR9_CTN_MASK
)

	)

17389 
	#TSI_CNTR11_CTN1_MASK
 0xFFFFu

	)

17390 
	#TSI_CNTR11_CTN1_SHIFT
 0

	)

17391 
	#TSI_CNTR11_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR11_CTN1_SHIFT
))&
TSI_CNTR11_CTN1_MASK
)

	)

17392 
	#TSI_CNTR11_CTN_MASK
 0xFFFF0000u

	)

17393 
	#TSI_CNTR11_CTN_SHIFT
 16

	)

17394 
	#TSI_CNTR11_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR11_CTN_SHIFT
))&
TSI_CNTR11_CTN_MASK
)

	)

17396 
	#TSI_CNTR13_CTN1_MASK
 0xFFFFu

	)

17397 
	#TSI_CNTR13_CTN1_SHIFT
 0

	)

17398 
	#TSI_CNTR13_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR13_CTN1_SHIFT
))&
TSI_CNTR13_CTN1_MASK
)

	)

17399 
	#TSI_CNTR13_CTN_MASK
 0xFFFF0000u

	)

17400 
	#TSI_CNTR13_CTN_SHIFT
 16

	)

17401 
	#TSI_CNTR13_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR13_CTN_SHIFT
))&
TSI_CNTR13_CTN_MASK
)

	)

17403 
	#TSI_CNTR15_CTN1_MASK
 0xFFFFu

	)

17404 
	#TSI_CNTR15_CTN1_SHIFT
 0

	)

17405 
	#TSI_CNTR15_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR15_CTN1_SHIFT
))&
TSI_CNTR15_CTN1_MASK
)

	)

17406 
	#TSI_CNTR15_CTN_MASK
 0xFFFF0000u

	)

17407 
	#TSI_CNTR15_CTN_SHIFT
 16

	)

17408 
	#TSI_CNTR15_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR15_CTN_SHIFT
))&
TSI_CNTR15_CTN_MASK
)

	)

17410 
	#TSI_THRESHOLD_HTHH_MASK
 0xFFFFu

	)

17411 
	#TSI_THRESHOLD_HTHH_SHIFT
 0

	)

17412 
	#TSI_THRESHOLD_HTHH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_THRESHOLD_HTHH_SHIFT
))&
TSI_THRESHOLD_HTHH_MASK
)

	)

17413 
	#TSI_THRESHOLD_LTHH_MASK
 0xFFFF0000u

	)

17414 
	#TSI_THRESHOLD_LTHH_SHIFT
 16

	)

17415 
	#TSI_THRESHOLD_LTHH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_THRESHOLD_LTHH_SHIFT
))&
TSI_THRESHOLD_LTHH_MASK
)

	)

17424 
	#TSI0_BASE_PTR
 ((
TSI_MemM­PŒ
)0x40045000u)

	)

17426 
	#TSI_BASE_PTRS
 { 
TSI0_BASE_PTR
 }

	)

17440 
	#TSI0_GENCS
 
	`TSI_GENCS_REG
(
TSI0_BASE_PTR
)

	)

17441 
	#TSI0_SCANC
 
	`TSI_SCANC_REG
(
TSI0_BASE_PTR
)

	)

17442 
	#TSI0_PEN
 
	`TSI_PEN_REG
(
TSI0_BASE_PTR
)

	)

17443 
	#TSI0_WUCNTR
 
	`TSI_WUCNTR_REG
(
TSI0_BASE_PTR
)

	)

17444 
	#TSI0_CNTR1
 
	`TSI_CNTR1_REG
(
TSI0_BASE_PTR
)

	)

17445 
	#TSI0_CNTR3
 
	`TSI_CNTR3_REG
(
TSI0_BASE_PTR
)

	)

17446 
	#TSI0_CNTR5
 
	`TSI_CNTR5_REG
(
TSI0_BASE_PTR
)

	)

17447 
	#TSI0_CNTR7
 
	`TSI_CNTR7_REG
(
TSI0_BASE_PTR
)

	)

17448 
	#TSI0_CNTR9
 
	`TSI_CNTR9_REG
(
TSI0_BASE_PTR
)

	)

17449 
	#TSI0_CNTR11
 
	`TSI_CNTR11_REG
(
TSI0_BASE_PTR
)

	)

17450 
	#TSI0_CNTR13
 
	`TSI_CNTR13_REG
(
TSI0_BASE_PTR
)

	)

17451 
	#TSI0_CNTR15
 
	`TSI_CNTR15_REG
(
TSI0_BASE_PTR
)

	)

17452 
	#TSI0_THRESHOLD
 
	`TSI_THRESHOLD_REG
(
TSI0_BASE_PTR
)

	)

17474 
	sUART_MemM­
 {

17475 
ušt8_t
 
	mBDH
;

17476 
ušt8_t
 
	mBDL
;

17477 
ušt8_t
 
	mC1
;

17478 
ušt8_t
 
	mC2
;

17479 
ušt8_t
 
	mS1
;

17480 
ušt8_t
 
	mS2
;

17481 
ušt8_t
 
	mC3
;

17482 
ušt8_t
 
	mD
;

17483 
ušt8_t
 
	mMA1
;

17484 
ušt8_t
 
	mMA2
;

17485 
ušt8_t
 
	mC4
;

17486 
ušt8_t
 
	mC5
;

17487 
ušt8_t
 
	mED
;

17488 
ušt8_t
 
	mMODEM
;

17489 
ušt8_t
 
	mIR
;

17490 
ušt8_t
 
	mRESERVED_0
[1];

17491 
ušt8_t
 
	mPFIFO
;

17492 
ušt8_t
 
	mCFIFO
;

17493 
ušt8_t
 
	mSFIFO
;

17494 
ušt8_t
 
	mTWFIFO
;

17495 
ušt8_t
 
	mTCFIFO
;

17496 
ušt8_t
 
	mRWFIFO
;

17497 
ušt8_t
 
	mRCFIFO
;

17498 
ušt8_t
 
	mRESERVED_1
[1];

17499 
ušt8_t
 
	mC7816
;

17500 
ušt8_t
 
	mIE7816
;

17501 
ušt8_t
 
	mIS7816
;

17503 
ušt8_t
 
	mWP7816_T_TYPE0
;

17504 
ušt8_t
 
	mWP7816_T_TYPE1
;

17506 
ušt8_t
 
	mWN7816
;

17507 
ušt8_t
 
	mWF7816
;

17508 
ušt8_t
 
	mET7816
;

17509 
ušt8_t
 
	mTL7816
;

17510 
ušt8_t
 
	mRESERVED_2
[1];

17511 
ušt8_t
 
	mC6
;

17512 
ušt8_t
 
	mPCTH
;

17513 
ušt8_t
 
	mPCTL
;

17514 
ušt8_t
 
	mB1T
;

17515 
ušt8_t
 
	mSDTH
;

17516 
ušt8_t
 
	mSDTL
;

17517 
ušt8_t
 
	mPRE
;

17518 
ušt8_t
 
	mTPL
;

17519 
ušt8_t
 
	mIE
;

17520 
ušt8_t
 
	mWB
;

17521 
ušt8_t
 
	mS3
;

17522 
ušt8_t
 
	mS4
;

17523 
ušt8_t
 
	mRPL
;

17524 
ušt8_t
 
	mRPREL
;

17525 
ušt8_t
 
	mCPW
;

17526 
ušt8_t
 
	mRIDT
;

17527 
ušt8_t
 
	mTIDT
;

17528 } vÞ©ž*
	tUART_MemM­PŒ
;

17541 
	#UART_BDH_REG
(
ba£
è((ba£)->
BDH
)

	)

17542 
	#UART_BDL_REG
(
ba£
è((ba£)->
BDL
)

	)

17543 
	#UART_C1_REG
(
ba£
è((ba£)->
C1
)

	)

17544 
	#UART_C2_REG
(
ba£
è((ba£)->
C2
)

	)

17545 
	#UART_S1_REG
(
ba£
è((ba£)->
S1
)

	)

17546 
	#UART_S2_REG
(
ba£
è((ba£)->
S2
)

	)

17547 
	#UART_C3_REG
(
ba£
è((ba£)->
C3
)

	)

17548 
	#UART_D_REG
(
ba£
è((ba£)->
D
)

	)

17549 
	#UART_MA1_REG
(
ba£
è((ba£)->
MA1
)

	)

17550 
	#UART_MA2_REG
(
ba£
è((ba£)->
MA2
)

	)

17551 
	#UART_C4_REG
(
ba£
è((ba£)->
C4
)

	)

17552 
	#UART_C5_REG
(
ba£
è((ba£)->
C5
)

	)

17553 
	#UART_ED_REG
(
ba£
è((ba£)->
ED
)

	)

17554 
	#UART_MODEM_REG
(
ba£
è((ba£)->
MODEM
)

	)

17555 
	#UART_IR_REG
(
ba£
è((ba£)->
IR
)

	)

17556 
	#UART_PFIFO_REG
(
ba£
è((ba£)->
PFIFO
)

	)

17557 
	#UART_CFIFO_REG
(
ba£
è((ba£)->
CFIFO
)

	)

17558 
	#UART_SFIFO_REG
(
ba£
è((ba£)->
SFIFO
)

	)

17559 
	#UART_TWFIFO_REG
(
ba£
è((ba£)->
TWFIFO
)

	)

17560 
	#UART_TCFIFO_REG
(
ba£
è((ba£)->
TCFIFO
)

	)

17561 
	#UART_RWFIFO_REG
(
ba£
è((ba£)->
RWFIFO
)

	)

17562 
	#UART_RCFIFO_REG
(
ba£
è((ba£)->
RCFIFO
)

	)

17563 
	#UART_C7816_REG
(
ba£
è((ba£)->
C7816
)

	)

17564 
	#UART_IE7816_REG
(
ba£
è((ba£)->
IE7816
)

	)

17565 
	#UART_IS7816_REG
(
ba£
è((ba£)->
IS7816
)

	)

17566 
	#UART_WP7816_T_TYPE0_REG
(
ba£
è((ba£)->
WP7816_T_TYPE0
)

	)

17567 
	#UART_WP7816_T_TYPE1_REG
(
ba£
è((ba£)->
WP7816_T_TYPE1
)

	)

17568 
	#UART_WN7816_REG
(
ba£
è((ba£)->
WN7816
)

	)

17569 
	#UART_WF7816_REG
(
ba£
è((ba£)->
WF7816
)

	)

17570 
	#UART_ET7816_REG
(
ba£
è((ba£)->
ET7816
)

	)

17571 
	#UART_TL7816_REG
(
ba£
è((ba£)->
TL7816
)

	)

17572 
	#UART_C6_REG
(
ba£
è((ba£)->
C6
)

	)

17573 
	#UART_PCTH_REG
(
ba£
è((ba£)->
PCTH
)

	)

17574 
	#UART_PCTL_REG
(
ba£
è((ba£)->
PCTL
)

	)

17575 
	#UART_B1T_REG
(
ba£
è((ba£)->
B1T
)

	)

17576 
	#UART_SDTH_REG
(
ba£
è((ba£)->
SDTH
)

	)

17577 
	#UART_SDTL_REG
(
ba£
è((ba£)->
SDTL
)

	)

17578 
	#UART_PRE_REG
(
ba£
è((ba£)->
PRE
)

	)

17579 
	#UART_TPL_REG
(
ba£
è((ba£)->
TPL
)

	)

17580 
	#UART_IE_REG
(
ba£
è((ba£)->
IE
)

	)

17581 
	#UART_WB_REG
(
ba£
è((ba£)->
WB
)

	)

17582 
	#UART_S3_REG
(
ba£
è((ba£)->
S3
)

	)

17583 
	#UART_S4_REG
(
ba£
è((ba£)->
S4
)

	)

17584 
	#UART_RPL_REG
(
ba£
è((ba£)->
RPL
)

	)

17585 
	#UART_RPREL_REG
(
ba£
è((ba£)->
RPREL
)

	)

17586 
	#UART_CPW_REG
(
ba£
è((ba£)->
CPW
)

	)

17587 
	#UART_RIDT_REG
(
ba£
è((ba£)->
RIDT
)

	)

17588 
	#UART_TIDT_REG
(
ba£
è((ba£)->
TIDT
)

	)

17605 
	#UART_BDH_SBR_MASK
 0x1Fu

	)

17606 
	#UART_BDH_SBR_SHIFT
 0

	)

17607 
	#UART_BDH_SBR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_BDH_SBR_SHIFT
))&
UART_BDH_SBR_MASK
)

	)

17608 
	#UART_BDH_RXEDGIE_MASK
 0x40u

	)

17609 
	#UART_BDH_RXEDGIE_SHIFT
 6

	)

17610 
	#UART_BDH_LBKDIE_MASK
 0x80u

	)

17611 
	#UART_BDH_LBKDIE_SHIFT
 7

	)

17613 
	#UART_BDL_SBR_MASK
 0xFFu

	)

17614 
	#UART_BDL_SBR_SHIFT
 0

	)

17615 
	#UART_BDL_SBR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_BDL_SBR_SHIFT
))&
UART_BDL_SBR_MASK
)

	)

17617 
	#UART_C1_PT_MASK
 0x1u

	)

17618 
	#UART_C1_PT_SHIFT
 0

	)

17619 
	#UART_C1_PE_MASK
 0x2u

	)

17620 
	#UART_C1_PE_SHIFT
 1

	)

17621 
	#UART_C1_ILT_MASK
 0x4u

	)

17622 
	#UART_C1_ILT_SHIFT
 2

	)

17623 
	#UART_C1_WAKE_MASK
 0x8u

	)

17624 
	#UART_C1_WAKE_SHIFT
 3

	)

17625 
	#UART_C1_M_MASK
 0x10u

	)

17626 
	#UART_C1_M_SHIFT
 4

	)

17627 
	#UART_C1_RSRC_MASK
 0x20u

	)

17628 
	#UART_C1_RSRC_SHIFT
 5

	)

17629 
	#UART_C1_UARTSWAI_MASK
 0x40u

	)

17630 
	#UART_C1_UARTSWAI_SHIFT
 6

	)

17631 
	#UART_C1_LOOPS_MASK
 0x80u

	)

17632 
	#UART_C1_LOOPS_SHIFT
 7

	)

17634 
	#UART_C2_SBK_MASK
 0x1u

	)

17635 
	#UART_C2_SBK_SHIFT
 0

	)

17636 
	#UART_C2_RWU_MASK
 0x2u

	)

17637 
	#UART_C2_RWU_SHIFT
 1

	)

17638 
	#UART_C2_RE_MASK
 0x4u

	)

17639 
	#UART_C2_RE_SHIFT
 2

	)

17640 
	#UART_C2_TE_MASK
 0x8u

	)

17641 
	#UART_C2_TE_SHIFT
 3

	)

17642 
	#UART_C2_ILIE_MASK
 0x10u

	)

17643 
	#UART_C2_ILIE_SHIFT
 4

	)

17644 
	#UART_C2_RIE_MASK
 0x20u

	)

17645 
	#UART_C2_RIE_SHIFT
 5

	)

17646 
	#UART_C2_TCIE_MASK
 0x40u

	)

17647 
	#UART_C2_TCIE_SHIFT
 6

	)

17648 
	#UART_C2_TIE_MASK
 0x80u

	)

17649 
	#UART_C2_TIE_SHIFT
 7

	)

17651 
	#UART_S1_PF_MASK
 0x1u

	)

17652 
	#UART_S1_PF_SHIFT
 0

	)

17653 
	#UART_S1_FE_MASK
 0x2u

	)

17654 
	#UART_S1_FE_SHIFT
 1

	)

17655 
	#UART_S1_NF_MASK
 0x4u

	)

17656 
	#UART_S1_NF_SHIFT
 2

	)

17657 
	#UART_S1_OR_MASK
 0x8u

	)

17658 
	#UART_S1_OR_SHIFT
 3

	)

17659 
	#UART_S1_IDLE_MASK
 0x10u

	)

17660 
	#UART_S1_IDLE_SHIFT
 4

	)

17661 
	#UART_S1_RDRF_MASK
 0x20u

	)

17662 
	#UART_S1_RDRF_SHIFT
 5

	)

17663 
	#UART_S1_TC_MASK
 0x40u

	)

17664 
	#UART_S1_TC_SHIFT
 6

	)

17665 
	#UART_S1_TDRE_MASK
 0x80u

	)

17666 
	#UART_S1_TDRE_SHIFT
 7

	)

17668 
	#UART_S2_RAF_MASK
 0x1u

	)

17669 
	#UART_S2_RAF_SHIFT
 0

	)

17670 
	#UART_S2_LBKDE_MASK
 0x2u

	)

17671 
	#UART_S2_LBKDE_SHIFT
 1

	)

17672 
	#UART_S2_BRK13_MASK
 0x4u

	)

17673 
	#UART_S2_BRK13_SHIFT
 2

	)

17674 
	#UART_S2_RWUID_MASK
 0x8u

	)

17675 
	#UART_S2_RWUID_SHIFT
 3

	)

17676 
	#UART_S2_RXINV_MASK
 0x10u

	)

17677 
	#UART_S2_RXINV_SHIFT
 4

	)

17678 
	#UART_S2_MSBF_MASK
 0x20u

	)

17679 
	#UART_S2_MSBF_SHIFT
 5

	)

17680 
	#UART_S2_RXEDGIF_MASK
 0x40u

	)

17681 
	#UART_S2_RXEDGIF_SHIFT
 6

	)

17682 
	#UART_S2_LBKDIF_MASK
 0x80u

	)

17683 
	#UART_S2_LBKDIF_SHIFT
 7

	)

17685 
	#UART_C3_PEIE_MASK
 0x1u

	)

17686 
	#UART_C3_PEIE_SHIFT
 0

	)

17687 
	#UART_C3_FEIE_MASK
 0x2u

	)

17688 
	#UART_C3_FEIE_SHIFT
 1

	)

17689 
	#UART_C3_NEIE_MASK
 0x4u

	)

17690 
	#UART_C3_NEIE_SHIFT
 2

	)

17691 
	#UART_C3_ORIE_MASK
 0x8u

	)

17692 
	#UART_C3_ORIE_SHIFT
 3

	)

17693 
	#UART_C3_TXINV_MASK
 0x10u

	)

17694 
	#UART_C3_TXINV_SHIFT
 4

	)

17695 
	#UART_C3_TXDIR_MASK
 0x20u

	)

17696 
	#UART_C3_TXDIR_SHIFT
 5

	)

17697 
	#UART_C3_T8_MASK
 0x40u

	)

17698 
	#UART_C3_T8_SHIFT
 6

	)

17699 
	#UART_C3_R8_MASK
 0x80u

	)

17700 
	#UART_C3_R8_SHIFT
 7

	)

17702 
	#UART_D_RT_MASK
 0xFFu

	)

17703 
	#UART_D_RT_SHIFT
 0

	)

17704 
	#UART_D_RT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_D_RT_SHIFT
))&
UART_D_RT_MASK
)

	)

17706 
	#UART_MA1_MA_MASK
 0xFFu

	)

17707 
	#UART_MA1_MA_SHIFT
 0

	)

17708 
	#UART_MA1_MA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_MA1_MA_SHIFT
))&
UART_MA1_MA_MASK
)

	)

17710 
	#UART_MA2_MA_MASK
 0xFFu

	)

17711 
	#UART_MA2_MA_SHIFT
 0

	)

17712 
	#UART_MA2_MA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_MA2_MA_SHIFT
))&
UART_MA2_MA_MASK
)

	)

17714 
	#UART_C4_BRFA_MASK
 0x1Fu

	)

17715 
	#UART_C4_BRFA_SHIFT
 0

	)

17716 
	#UART_C4_BRFA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_C4_BRFA_SHIFT
))&
UART_C4_BRFA_MASK
)

	)

17717 
	#UART_C4_M10_MASK
 0x20u

	)

17718 
	#UART_C4_M10_SHIFT
 5

	)

17719 
	#UART_C4_MAEN2_MASK
 0x40u

	)

17720 
	#UART_C4_MAEN2_SHIFT
 6

	)

17721 
	#UART_C4_MAEN1_MASK
 0x80u

	)

17722 
	#UART_C4_MAEN1_SHIFT
 7

	)

17724 
	#UART_C5_RDMAS_MASK
 0x20u

	)

17725 
	#UART_C5_RDMAS_SHIFT
 5

	)

17726 
	#UART_C5_TDMAS_MASK
 0x80u

	)

17727 
	#UART_C5_TDMAS_SHIFT
 7

	)

17729 
	#UART_ED_PARITYE_MASK
 0x40u

	)

17730 
	#UART_ED_PARITYE_SHIFT
 6

	)

17731 
	#UART_ED_NOISY_MASK
 0x80u

	)

17732 
	#UART_ED_NOISY_SHIFT
 7

	)

17734 
	#UART_MODEM_TXCTSE_MASK
 0x1u

	)

17735 
	#UART_MODEM_TXCTSE_SHIFT
 0

	)

17736 
	#UART_MODEM_TXRTSE_MASK
 0x2u

	)

17737 
	#UART_MODEM_TXRTSE_SHIFT
 1

	)

17738 
	#UART_MODEM_TXRTSPOL_MASK
 0x4u

	)

17739 
	#UART_MODEM_TXRTSPOL_SHIFT
 2

	)

17740 
	#UART_MODEM_RXRTSE_MASK
 0x8u

	)

17741 
	#UART_MODEM_RXRTSE_SHIFT
 3

	)

17743 
	#UART_IR_TNP_MASK
 0x3u

	)

17744 
	#UART_IR_TNP_SHIFT
 0

	)

17745 
	#UART_IR_TNP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_IR_TNP_SHIFT
))&
UART_IR_TNP_MASK
)

	)

17746 
	#UART_IR_IREN_MASK
 0x4u

	)

17747 
	#UART_IR_IREN_SHIFT
 2

	)

17749 
	#UART_PFIFO_RXFIFOSIZE_MASK
 0x7u

	)

17750 
	#UART_PFIFO_RXFIFOSIZE_SHIFT
 0

	)

17751 
	#UART_PFIFO_RXFIFOSIZE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PFIFO_RXFIFOSIZE_SHIFT
))&
UART_PFIFO_RXFIFOSIZE_MASK
)

	)

17752 
	#UART_PFIFO_RXFE_MASK
 0x8u

	)

17753 
	#UART_PFIFO_RXFE_SHIFT
 3

	)

17754 
	#UART_PFIFO_TXFIFOSIZE_MASK
 0x70u

	)

17755 
	#UART_PFIFO_TXFIFOSIZE_SHIFT
 4

	)

17756 
	#UART_PFIFO_TXFIFOSIZE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PFIFO_TXFIFOSIZE_SHIFT
))&
UART_PFIFO_TXFIFOSIZE_MASK
)

	)

17757 
	#UART_PFIFO_TXFE_MASK
 0x80u

	)

17758 
	#UART_PFIFO_TXFE_SHIFT
 7

	)

17760 
	#UART_CFIFO_RXUFE_MASK
 0x1u

	)

17761 
	#UART_CFIFO_RXUFE_SHIFT
 0

	)

17762 
	#UART_CFIFO_TXOFE_MASK
 0x2u

	)

17763 
	#UART_CFIFO_TXOFE_SHIFT
 1

	)

17764 
	#UART_CFIFO_RXOFE_MASK
 0x4u

	)

17765 
	#UART_CFIFO_RXOFE_SHIFT
 2

	)

17766 
	#UART_CFIFO_RXFLUSH_MASK
 0x40u

	)

17767 
	#UART_CFIFO_RXFLUSH_SHIFT
 6

	)

17768 
	#UART_CFIFO_TXFLUSH_MASK
 0x80u

	)

17769 
	#UART_CFIFO_TXFLUSH_SHIFT
 7

	)

17771 
	#UART_SFIFO_RXUF_MASK
 0x1u

	)

17772 
	#UART_SFIFO_RXUF_SHIFT
 0

	)

17773 
	#UART_SFIFO_TXOF_MASK
 0x2u

	)

17774 
	#UART_SFIFO_TXOF_SHIFT
 1

	)

17775 
	#UART_SFIFO_RXOF_MASK
 0x4u

	)

17776 
	#UART_SFIFO_RXOF_SHIFT
 2

	)

17777 
	#UART_SFIFO_RXEMPT_MASK
 0x40u

	)

17778 
	#UART_SFIFO_RXEMPT_SHIFT
 6

	)

17779 
	#UART_SFIFO_TXEMPT_MASK
 0x80u

	)

17780 
	#UART_SFIFO_TXEMPT_SHIFT
 7

	)

17782 
	#UART_TWFIFO_TXWATER_MASK
 0xFFu

	)

17783 
	#UART_TWFIFO_TXWATER_SHIFT
 0

	)

17784 
	#UART_TWFIFO_TXWATER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TWFIFO_TXWATER_SHIFT
))&
UART_TWFIFO_TXWATER_MASK
)

	)

17786 
	#UART_TCFIFO_TXCOUNT_MASK
 0xFFu

	)

17787 
	#UART_TCFIFO_TXCOUNT_SHIFT
 0

	)

17788 
	#UART_TCFIFO_TXCOUNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TCFIFO_TXCOUNT_SHIFT
))&
UART_TCFIFO_TXCOUNT_MASK
)

	)

17790 
	#UART_RWFIFO_RXWATER_MASK
 0xFFu

	)

17791 
	#UART_RWFIFO_RXWATER_SHIFT
 0

	)

17792 
	#UART_RWFIFO_RXWATER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RWFIFO_RXWATER_SHIFT
))&
UART_RWFIFO_RXWATER_MASK
)

	)

17794 
	#UART_RCFIFO_RXCOUNT_MASK
 0xFFu

	)

17795 
	#UART_RCFIFO_RXCOUNT_SHIFT
 0

	)

17796 
	#UART_RCFIFO_RXCOUNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RCFIFO_RXCOUNT_SHIFT
))&
UART_RCFIFO_RXCOUNT_MASK
)

	)

17798 
	#UART_C7816_ISO_7816E_MASK
 0x1u

	)

17799 
	#UART_C7816_ISO_7816E_SHIFT
 0

	)

17800 
	#UART_C7816_TTYPE_MASK
 0x2u

	)

17801 
	#UART_C7816_TTYPE_SHIFT
 1

	)

17802 
	#UART_C7816_INIT_MASK
 0x4u

	)

17803 
	#UART_C7816_INIT_SHIFT
 2

	)

17804 
	#UART_C7816_ANACK_MASK
 0x8u

	)

17805 
	#UART_C7816_ANACK_SHIFT
 3

	)

17806 
	#UART_C7816_ONACK_MASK
 0x10u

	)

17807 
	#UART_C7816_ONACK_SHIFT
 4

	)

17809 
	#UART_IE7816_RXTE_MASK
 0x1u

	)

17810 
	#UART_IE7816_RXTE_SHIFT
 0

	)

17811 
	#UART_IE7816_TXTE_MASK
 0x2u

	)

17812 
	#UART_IE7816_TXTE_SHIFT
 1

	)

17813 
	#UART_IE7816_GTVE_MASK
 0x4u

	)

17814 
	#UART_IE7816_GTVE_SHIFT
 2

	)

17815 
	#UART_IE7816_INITDE_MASK
 0x10u

	)

17816 
	#UART_IE7816_INITDE_SHIFT
 4

	)

17817 
	#UART_IE7816_BWTE_MASK
 0x20u

	)

17818 
	#UART_IE7816_BWTE_SHIFT
 5

	)

17819 
	#UART_IE7816_CWTE_MASK
 0x40u

	)

17820 
	#UART_IE7816_CWTE_SHIFT
 6

	)

17821 
	#UART_IE7816_WTE_MASK
 0x80u

	)

17822 
	#UART_IE7816_WTE_SHIFT
 7

	)

17824 
	#UART_IS7816_RXT_MASK
 0x1u

	)

17825 
	#UART_IS7816_RXT_SHIFT
 0

	)

17826 
	#UART_IS7816_TXT_MASK
 0x2u

	)

17827 
	#UART_IS7816_TXT_SHIFT
 1

	)

17828 
	#UART_IS7816_GTV_MASK
 0x4u

	)

17829 
	#UART_IS7816_GTV_SHIFT
 2

	)

17830 
	#UART_IS7816_INITD_MASK
 0x10u

	)

17831 
	#UART_IS7816_INITD_SHIFT
 4

	)

17832 
	#UART_IS7816_BWT_MASK
 0x20u

	)

17833 
	#UART_IS7816_BWT_SHIFT
 5

	)

17834 
	#UART_IS7816_CWT_MASK
 0x40u

	)

17835 
	#UART_IS7816_CWT_SHIFT
 6

	)

17836 
	#UART_IS7816_WT_MASK
 0x80u

	)

17837 
	#UART_IS7816_WT_SHIFT
 7

	)

17839 
	#UART_WP7816_T_TYPE0_WI_MASK
 0xFFu

	)

17840 
	#UART_WP7816_T_TYPE0_WI_SHIFT
 0

	)

17841 
	#UART_WP7816_T_TYPE0_WI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE0_WI_SHIFT
))&
UART_WP7816_T_TYPE0_WI_MASK
)

	)

17843 
	#UART_WP7816_T_TYPE1_BWI_MASK
 0xFu

	)

17844 
	#UART_WP7816_T_TYPE1_BWI_SHIFT
 0

	)

17845 
	#UART_WP7816_T_TYPE1_BWI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE1_BWI_SHIFT
))&
UART_WP7816_T_TYPE1_BWI_MASK
)

	)

17846 
	#UART_WP7816_T_TYPE1_CWI_MASK
 0xF0u

	)

17847 
	#UART_WP7816_T_TYPE1_CWI_SHIFT
 4

	)

17848 
	#UART_WP7816_T_TYPE1_CWI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE1_CWI_SHIFT
))&
UART_WP7816_T_TYPE1_CWI_MASK
)

	)

17850 
	#UART_WN7816_GTN_MASK
 0xFFu

	)

17851 
	#UART_WN7816_GTN_SHIFT
 0

	)

17852 
	#UART_WN7816_GTN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WN7816_GTN_SHIFT
))&
UART_WN7816_GTN_MASK
)

	)

17854 
	#UART_WF7816_GTFD_MASK
 0xFFu

	)

17855 
	#UART_WF7816_GTFD_SHIFT
 0

	)

17856 
	#UART_WF7816_GTFD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WF7816_GTFD_SHIFT
))&
UART_WF7816_GTFD_MASK
)

	)

17858 
	#UART_ET7816_RXTHRESHOLD_MASK
 0xFu

	)

17859 
	#UART_ET7816_RXTHRESHOLD_SHIFT
 0

	)

17860 
	#UART_ET7816_RXTHRESHOLD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_ET7816_RXTHRESHOLD_SHIFT
))&
UART_ET7816_RXTHRESHOLD_MASK
)

	)

17861 
	#UART_ET7816_TXTHRESHOLD_MASK
 0xF0u

	)

17862 
	#UART_ET7816_TXTHRESHOLD_SHIFT
 4

	)

17863 
	#UART_ET7816_TXTHRESHOLD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_ET7816_TXTHRESHOLD_SHIFT
))&
UART_ET7816_TXTHRESHOLD_MASK
)

	)

17865 
	#UART_TL7816_TLEN_MASK
 0xFFu

	)

17866 
	#UART_TL7816_TLEN_SHIFT
 0

	)

17867 
	#UART_TL7816_TLEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TL7816_TLEN_SHIFT
))&
UART_TL7816_TLEN_MASK
)

	)

17869 
	#UART_C6_CP_MASK
 0x10u

	)

17870 
	#UART_C6_CP_SHIFT
 4

	)

17871 
	#UART_C6_CE_MASK
 0x20u

	)

17872 
	#UART_C6_CE_SHIFT
 5

	)

17873 
	#UART_C6_TX709_MASK
 0x40u

	)

17874 
	#UART_C6_TX709_SHIFT
 6

	)

17875 
	#UART_C6_EN709_MASK
 0x80u

	)

17876 
	#UART_C6_EN709_SHIFT
 7

	)

17878 
	#UART_PCTH_PCTH_MASK
 0xFFu

	)

17879 
	#UART_PCTH_PCTH_SHIFT
 0

	)

17880 
	#UART_PCTH_PCTH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PCTH_PCTH_SHIFT
))&
UART_PCTH_PCTH_MASK
)

	)

17882 
	#UART_PCTL_PCTL_MASK
 0xFFu

	)

17883 
	#UART_PCTL_PCTL_SHIFT
 0

	)

17884 
	#UART_PCTL_PCTL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PCTL_PCTL_SHIFT
))&
UART_PCTL_PCTL_MASK
)

	)

17886 
	#UART_B1T_B1T_MASK
 0xFFu

	)

17887 
	#UART_B1T_B1T_SHIFT
 0

	)

17888 
	#UART_B1T_B1T
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_B1T_B1T_SHIFT
))&
UART_B1T_B1T_MASK
)

	)

17890 
	#UART_SDTH_SDTH_MASK
 0xFFu

	)

17891 
	#UART_SDTH_SDTH_SHIFT
 0

	)

17892 
	#UART_SDTH_SDTH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_SDTH_SDTH_SHIFT
))&
UART_SDTH_SDTH_MASK
)

	)

17894 
	#UART_SDTL_SDTL_MASK
 0xFFu

	)

17895 
	#UART_SDTL_SDTL_SHIFT
 0

	)

17896 
	#UART_SDTL_SDTL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_SDTL_SDTL_SHIFT
))&
UART_SDTL_SDTL_MASK
)

	)

17898 
	#UART_PRE_PREAMBLE_MASK
 0xFFu

	)

17899 
	#UART_PRE_PREAMBLE_SHIFT
 0

	)

17900 
	#UART_PRE_PREAMBLE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PRE_PREAMBLE_SHIFT
))&
UART_PRE_PREAMBLE_MASK
)

	)

17902 
	#UART_TPL_TPL_MASK
 0xFFu

	)

17903 
	#UART_TPL_TPL_SHIFT
 0

	)

17904 
	#UART_TPL_TPL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TPL_TPL_SHIFT
))&
UART_TPL_TPL_MASK
)

	)

17906 
	#UART_IE_TXFIE_MASK
 0x1u

	)

17907 
	#UART_IE_TXFIE_SHIFT
 0

	)

17908 
	#UART_IE_PSIE_MASK
 0x2u

	)

17909 
	#UART_IE_PSIE_SHIFT
 1

	)

17910 
	#UART_IE_PCTEIE_MASK
 0x4u

	)

17911 
	#UART_IE_PCTEIE_SHIFT
 2

	)

17912 
	#UART_IE_PTXIE_MASK
 0x8u

	)

17913 
	#UART_IE_PTXIE_SHIFT
 3

	)

17914 
	#UART_IE_PRXIE_MASK
 0x10u

	)

17915 
	#UART_IE_PRXIE_SHIFT
 4

	)

17916 
	#UART_IE_ISDIE_MASK
 0x20u

	)

17917 
	#UART_IE_ISDIE_SHIFT
 5

	)

17918 
	#UART_IE_WBEIE_MASK
 0x40u

	)

17919 
	#UART_IE_WBEIE_SHIFT
 6

	)

17921 
	#UART_WB_WBASE_MASK
 0xFFu

	)

17922 
	#UART_WB_WBASE_SHIFT
 0

	)

17923 
	#UART_WB_WBASE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WB_WBASE_SHIFT
))&
UART_WB_WBASE_MASK
)

	)

17925 
	#UART_S3_TXFF_MASK
 0x1u

	)

17926 
	#UART_S3_TXFF_SHIFT
 0

	)

17927 
	#UART_S3_PSF_MASK
 0x2u

	)

17928 
	#UART_S3_PSF_SHIFT
 1

	)

17929 
	#UART_S3_PCTEF_MASK
 0x4u

	)

17930 
	#UART_S3_PCTEF_SHIFT
 2

	)

17931 
	#UART_S3_PTXF_MASK
 0x8u

	)

17932 
	#UART_S3_PTXF_SHIFT
 3

	)

17933 
	#UART_S3_PRXF_MASK
 0x10u

	)

17934 
	#UART_S3_PRXF_SHIFT
 4

	)

17935 
	#UART_S3_ISD_MASK
 0x20u

	)

17936 
	#UART_S3_ISD_SHIFT
 5

	)

17937 
	#UART_S3_WBEF_MASK
 0x40u

	)

17938 
	#UART_S3_WBEF_SHIFT
 6

	)

17939 
	#UART_S3_PEF_MASK
 0x80u

	)

17940 
	#UART_S3_PEF_SHIFT
 7

	)

17942 
	#UART_S4_FE_MASK
 0x1u

	)

17943 
	#UART_S4_FE_SHIFT
 0

	)

17944 
	#UART_S4_ILCV_MASK
 0x2u

	)

17945 
	#UART_S4_ILCV_SHIFT
 1

	)

17946 
	#UART_S4_CDET_MASK
 0xCu

	)

17947 
	#UART_S4_CDET_SHIFT
 2

	)

17948 
	#UART_S4_CDET
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_S4_CDET_SHIFT
))&
UART_S4_CDET_MASK
)

	)

17949 
	#UART_S4_INITF_MASK
 0x10u

	)

17950 
	#UART_S4_INITF_SHIFT
 4

	)

17952 
	#UART_RPL_RPL_MASK
 0xFFu

	)

17953 
	#UART_RPL_RPL_SHIFT
 0

	)

17954 
	#UART_RPL_RPL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RPL_RPL_SHIFT
))&
UART_RPL_RPL_MASK
)

	)

17956 
	#UART_RPREL_RPREL_MASK
 0xFFu

	)

17957 
	#UART_RPREL_RPREL_SHIFT
 0

	)

17958 
	#UART_RPREL_RPREL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RPREL_RPREL_SHIFT
))&
UART_RPREL_RPREL_MASK
)

	)

17960 
	#UART_CPW_CPW_MASK
 0xFFu

	)

17961 
	#UART_CPW_CPW_SHIFT
 0

	)

17962 
	#UART_CPW_CPW
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_CPW_CPW_SHIFT
))&
UART_CPW_CPW_MASK
)

	)

17964 
	#UART_RIDT_RIDT_MASK
 0xFFu

	)

17965 
	#UART_RIDT_RIDT_SHIFT
 0

	)

17966 
	#UART_RIDT_RIDT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RIDT_RIDT_SHIFT
))&
UART_RIDT_RIDT_MASK
)

	)

17968 
	#UART_TIDT_TIDT_MASK
 0xFFu

	)

17969 
	#UART_TIDT_TIDT_SHIFT
 0

	)

17970 
	#UART_TIDT_TIDT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TIDT_TIDT_SHIFT
))&
UART_TIDT_TIDT_MASK
)

	)

17979 
	#UART0_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006A000u)

	)

17981 
	#UART1_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006B000u)

	)

17983 
	#UART2_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006C000u)

	)

17985 
	#UART3_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006D000u)

	)

17987 
	#UART4_BASE_PTR
 ((
UART_MemM­PŒ
)0x400EA000u)

	)

17989 
	#UART5_BASE_PTR
 ((
UART_MemM­PŒ
)0x400EB000u)

	)

17991 
	#UART_BASE_PTRS
 { 
UART0_BASE_PTR
, 
UART1_BASE_PTR
, 
UART2_BASE_PTR
, 
UART3_BASE_PTR
, 
UART4_BASE_PTR
, 
UART5_BASE_PTR
 }

	)

18005 
	#UART0_BDH
 
	`UART_BDH_REG
(
UART0_BASE_PTR
)

	)

18006 
	#UART0_BDL
 
	`UART_BDL_REG
(
UART0_BASE_PTR
)

	)

18007 
	#UART0_C1
 
	`UART_C1_REG
(
UART0_BASE_PTR
)

	)

18008 
	#UART0_C2
 
	`UART_C2_REG
(
UART0_BASE_PTR
)

	)

18009 
	#UART0_S1
 
	`UART_S1_REG
(
UART0_BASE_PTR
)

	)

18010 
	#UART0_S2
 
	`UART_S2_REG
(
UART0_BASE_PTR
)

	)

18011 
	#UART0_C3
 
	`UART_C3_REG
(
UART0_BASE_PTR
)

	)

18012 
	#UART0_D
 
	`UART_D_REG
(
UART0_BASE_PTR
)

	)

18013 
	#UART0_MA1
 
	`UART_MA1_REG
(
UART0_BASE_PTR
)

	)

18014 
	#UART0_MA2
 
	`UART_MA2_REG
(
UART0_BASE_PTR
)

	)

18015 
	#UART0_C4
 
	`UART_C4_REG
(
UART0_BASE_PTR
)

	)

18016 
	#UART0_C5
 
	`UART_C5_REG
(
UART0_BASE_PTR
)

	)

18017 
	#UART0_ED
 
	`UART_ED_REG
(
UART0_BASE_PTR
)

	)

18018 
	#UART0_MODEM
 
	`UART_MODEM_REG
(
UART0_BASE_PTR
)

	)

18019 
	#UART0_IR
 
	`UART_IR_REG
(
UART0_BASE_PTR
)

	)

18020 
	#UART0_PFIFO
 
	`UART_PFIFO_REG
(
UART0_BASE_PTR
)

	)

18021 
	#UART0_CFIFO
 
	`UART_CFIFO_REG
(
UART0_BASE_PTR
)

	)

18022 
	#UART0_SFIFO
 
	`UART_SFIFO_REG
(
UART0_BASE_PTR
)

	)

18023 
	#UART0_TWFIFO
 
	`UART_TWFIFO_REG
(
UART0_BASE_PTR
)

	)

18024 
	#UART0_TCFIFO
 
	`UART_TCFIFO_REG
(
UART0_BASE_PTR
)

	)

18025 
	#UART0_RWFIFO
 
	`UART_RWFIFO_REG
(
UART0_BASE_PTR
)

	)

18026 
	#UART0_RCFIFO
 
	`UART_RCFIFO_REG
(
UART0_BASE_PTR
)

	)

18027 
	#UART0_C7816
 
	`UART_C7816_REG
(
UART0_BASE_PTR
)

	)

18028 
	#UART0_IE7816
 
	`UART_IE7816_REG
(
UART0_BASE_PTR
)

	)

18029 
	#UART0_IS7816
 
	`UART_IS7816_REG
(
UART0_BASE_PTR
)

	)

18030 
	#UART0_WP7816T0
 
	`UART_WP7816_T_TYPE0_REG
(
UART0_BASE_PTR
)

	)

18031 
	#UART0_WP7816T1
 
	`UART_WP7816_T_TYPE1_REG
(
UART0_BASE_PTR
)

	)

18032 
	#UART0_WN7816
 
	`UART_WN7816_REG
(
UART0_BASE_PTR
)

	)

18033 
	#UART0_WF7816
 
	`UART_WF7816_REG
(
UART0_BASE_PTR
)

	)

18034 
	#UART0_ET7816
 
	`UART_ET7816_REG
(
UART0_BASE_PTR
)

	)

18035 
	#UART0_TL7816
 
	`UART_TL7816_REG
(
UART0_BASE_PTR
)

	)

18036 
	#UART0_C6
 
	`UART_C6_REG
(
UART0_BASE_PTR
)

	)

18037 
	#UART0_PCTH
 
	`UART_PCTH_REG
(
UART0_BASE_PTR
)

	)

18038 
	#UART0_PCTL
 
	`UART_PCTL_REG
(
UART0_BASE_PTR
)

	)

18039 
	#UART0_B1T
 
	`UART_B1T_REG
(
UART0_BASE_PTR
)

	)

18040 
	#UART0_SDTH
 
	`UART_SDTH_REG
(
UART0_BASE_PTR
)

	)

18041 
	#UART0_SDTL
 
	`UART_SDTL_REG
(
UART0_BASE_PTR
)

	)

18042 
	#UART0_PRE
 
	`UART_PRE_REG
(
UART0_BASE_PTR
)

	)

18043 
	#UART0_TPL
 
	`UART_TPL_REG
(
UART0_BASE_PTR
)

	)

18044 
	#UART0_IE
 
	`UART_IE_REG
(
UART0_BASE_PTR
)

	)

18045 
	#UART0_WB
 
	`UART_WB_REG
(
UART0_BASE_PTR
)

	)

18046 
	#UART0_S3
 
	`UART_S3_REG
(
UART0_BASE_PTR
)

	)

18047 
	#UART0_S4
 
	`UART_S4_REG
(
UART0_BASE_PTR
)

	)

18048 
	#UART0_RPL
 
	`UART_RPL_REG
(
UART0_BASE_PTR
)

	)

18049 
	#UART0_RPREL
 
	`UART_RPREL_REG
(
UART0_BASE_PTR
)

	)

18050 
	#UART0_CPW
 
	`UART_CPW_REG
(
UART0_BASE_PTR
)

	)

18051 
	#UART0_RIDT
 
	`UART_RIDT_REG
(
UART0_BASE_PTR
)

	)

18052 
	#UART0_TIDT
 
	`UART_TIDT_REG
(
UART0_BASE_PTR
)

	)

18054 
	#UART1_BDH
 
	`UART_BDH_REG
(
UART1_BASE_PTR
)

	)

18055 
	#UART1_BDL
 
	`UART_BDL_REG
(
UART1_BASE_PTR
)

	)

18056 
	#UART1_C1
 
	`UART_C1_REG
(
UART1_BASE_PTR
)

	)

18057 
	#UART1_C2
 
	`UART_C2_REG
(
UART1_BASE_PTR
)

	)

18058 
	#UART1_S1
 
	`UART_S1_REG
(
UART1_BASE_PTR
)

	)

18059 
	#UART1_S2
 
	`UART_S2_REG
(
UART1_BASE_PTR
)

	)

18060 
	#UART1_C3
 
	`UART_C3_REG
(
UART1_BASE_PTR
)

	)

18061 
	#UART1_D
 
	`UART_D_REG
(
UART1_BASE_PTR
)

	)

18062 
	#UART1_MA1
 
	`UART_MA1_REG
(
UART1_BASE_PTR
)

	)

18063 
	#UART1_MA2
 
	`UART_MA2_REG
(
UART1_BASE_PTR
)

	)

18064 
	#UART1_C4
 
	`UART_C4_REG
(
UART1_BASE_PTR
)

	)

18065 
	#UART1_C5
 
	`UART_C5_REG
(
UART1_BASE_PTR
)

	)

18066 
	#UART1_ED
 
	`UART_ED_REG
(
UART1_BASE_PTR
)

	)

18067 
	#UART1_MODEM
 
	`UART_MODEM_REG
(
UART1_BASE_PTR
)

	)

18068 
	#UART1_IR
 
	`UART_IR_REG
(
UART1_BASE_PTR
)

	)

18069 
	#UART1_PFIFO
 
	`UART_PFIFO_REG
(
UART1_BASE_PTR
)

	)

18070 
	#UART1_CFIFO
 
	`UART_CFIFO_REG
(
UART1_BASE_PTR
)

	)

18071 
	#UART1_SFIFO
 
	`UART_SFIFO_REG
(
UART1_BASE_PTR
)

	)

18072 
	#UART1_TWFIFO
 
	`UART_TWFIFO_REG
(
UART1_BASE_PTR
)

	)

18073 
	#UART1_TCFIFO
 
	`UART_TCFIFO_REG
(
UART1_BASE_PTR
)

	)

18074 
	#UART1_RWFIFO
 
	`UART_RWFIFO_REG
(
UART1_BASE_PTR
)

	)

18075 
	#UART1_RCFIFO
 
	`UART_RCFIFO_REG
(
UART1_BASE_PTR
)

	)

18076 
	#UART1_C7816
 
	`UART_C7816_REG
(
UART1_BASE_PTR
)

	)

18077 
	#UART1_IE7816
 
	`UART_IE7816_REG
(
UART1_BASE_PTR
)

	)

18078 
	#UART1_IS7816
 
	`UART_IS7816_REG
(
UART1_BASE_PTR
)

	)

18079 
	#UART1_WP7816T0
 
	`UART_WP7816_T_TYPE0_REG
(
UART1_BASE_PTR
)

	)

18080 
	#UART1_WP7816T1
 
	`UART_WP7816_T_TYPE1_REG
(
UART1_BASE_PTR
)

	)

18081 
	#UART1_WN7816
 
	`UART_WN7816_REG
(
UART1_BASE_PTR
)

	)

18082 
	#UART1_WF7816
 
	`UART_WF7816_REG
(
UART1_BASE_PTR
)

	)

18083 
	#UART1_ET7816
 
	`UART_ET7816_REG
(
UART1_BASE_PTR
)

	)

18084 
	#UART1_TL7816
 
	`UART_TL7816_REG
(
UART1_BASE_PTR
)

	)

18086 
	#UART2_BDH
 
	`UART_BDH_REG
(
UART2_BASE_PTR
)

	)

18087 
	#UART2_BDL
 
	`UART_BDL_REG
(
UART2_BASE_PTR
)

	)

18088 
	#UART2_C1
 
	`UART_C1_REG
(
UART2_BASE_PTR
)

	)

18089 
	#UART2_C2
 
	`UART_C2_REG
(
UART2_BASE_PTR
)

	)

18090 
	#UART2_S1
 
	`UART_S1_REG
(
UART2_BASE_PTR
)

	)

18091 
	#UART2_S2
 
	`UART_S2_REG
(
UART2_BASE_PTR
)

	)

18092 
	#UART2_C3
 
	`UART_C3_REG
(
UART2_BASE_PTR
)

	)

18093 
	#UART2_D
 
	`UART_D_REG
(
UART2_BASE_PTR
)

	)

18094 
	#UART2_MA1
 
	`UART_MA1_REG
(
UART2_BASE_PTR
)

	)

18095 
	#UART2_MA2
 
	`UART_MA2_REG
(
UART2_BASE_PTR
)

	)

18096 
	#UART2_C4
 
	`UART_C4_REG
(
UART2_BASE_PTR
)

	)

18097 
	#UART2_C5
 
	`UART_C5_REG
(
UART2_BASE_PTR
)

	)

18098 
	#UART2_ED
 
	`UART_ED_REG
(
UART2_BASE_PTR
)

	)

18099 
	#UART2_MODEM
 
	`UART_MODEM_REG
(
UART2_BASE_PTR
)

	)

18100 
	#UART2_IR
 
	`UART_IR_REG
(
UART2_BASE_PTR
)

	)

18101 
	#UART2_PFIFO
 
	`UART_PFIFO_REG
(
UART2_BASE_PTR
)

	)

18102 
	#UART2_CFIFO
 
	`UART_CFIFO_REG
(
UART2_BASE_PTR
)

	)

18103 
	#UART2_SFIFO
 
	`UART_SFIFO_REG
(
UART2_BASE_PTR
)

	)

18104 
	#UART2_TWFIFO
 
	`UART_TWFIFO_REG
(
UART2_BASE_PTR
)

	)

18105 
	#UART2_TCFIFO
 
	`UART_TCFIFO_REG
(
UART2_BASE_PTR
)

	)

18106 
	#UART2_RWFIFO
 
	`UART_RWFIFO_REG
(
UART2_BASE_PTR
)

	)

18107 
	#UART2_RCFIFO
 
	`UART_RCFIFO_REG
(
UART2_BASE_PTR
)

	)

18109 
	#UART3_BDH
 
	`UART_BDH_REG
(
UART3_BASE_PTR
)

	)

18110 
	#UART3_BDL
 
	`UART_BDL_REG
(
UART3_BASE_PTR
)

	)

18111 
	#UART3_C1
 
	`UART_C1_REG
(
UART3_BASE_PTR
)

	)

18112 
	#UART3_C2
 
	`UART_C2_REG
(
UART3_BASE_PTR
)

	)

18113 
	#UART3_S1
 
	`UART_S1_REG
(
UART3_BASE_PTR
)

	)

18114 
	#UART3_S2
 
	`UART_S2_REG
(
UART3_BASE_PTR
)

	)

18115 
	#UART3_C3
 
	`UART_C3_REG
(
UART3_BASE_PTR
)

	)

18116 
	#UART3_D
 
	`UART_D_REG
(
UART3_BASE_PTR
)

	)

18117 
	#UART3_MA1
 
	`UART_MA1_REG
(
UART3_BASE_PTR
)

	)

18118 
	#UART3_MA2
 
	`UART_MA2_REG
(
UART3_BASE_PTR
)

	)

18119 
	#UART3_C4
 
	`UART_C4_REG
(
UART3_BASE_PTR
)

	)

18120 
	#UART3_C5
 
	`UART_C5_REG
(
UART3_BASE_PTR
)

	)

18121 
	#UART3_ED
 
	`UART_ED_REG
(
UART3_BASE_PTR
)

	)

18122 
	#UART3_MODEM
 
	`UART_MODEM_REG
(
UART3_BASE_PTR
)

	)

18123 
	#UART3_IR
 
	`UART_IR_REG
(
UART3_BASE_PTR
)

	)

18124 
	#UART3_PFIFO
 
	`UART_PFIFO_REG
(
UART3_BASE_PTR
)

	)

18125 
	#UART3_CFIFO
 
	`UART_CFIFO_REG
(
UART3_BASE_PTR
)

	)

18126 
	#UART3_SFIFO
 
	`UART_SFIFO_REG
(
UART3_BASE_PTR
)

	)

18127 
	#UART3_TWFIFO
 
	`UART_TWFIFO_REG
(
UART3_BASE_PTR
)

	)

18128 
	#UART3_TCFIFO
 
	`UART_TCFIFO_REG
(
UART3_BASE_PTR
)

	)

18129 
	#UART3_RWFIFO
 
	`UART_RWFIFO_REG
(
UART3_BASE_PTR
)

	)

18130 
	#UART3_RCFIFO
 
	`UART_RCFIFO_REG
(
UART3_BASE_PTR
)

	)

18132 
	#UART4_BDH
 
	`UART_BDH_REG
(
UART4_BASE_PTR
)

	)

18133 
	#UART4_BDL
 
	`UART_BDL_REG
(
UART4_BASE_PTR
)

	)

18134 
	#UART4_C1
 
	`UART_C1_REG
(
UART4_BASE_PTR
)

	)

18135 
	#UART4_C2
 
	`UART_C2_REG
(
UART4_BASE_PTR
)

	)

18136 
	#UART4_S1
 
	`UART_S1_REG
(
UART4_BASE_PTR
)

	)

18137 
	#UART4_S2
 
	`UART_S2_REG
(
UART4_BASE_PTR
)

	)

18138 
	#UART4_C3
 
	`UART_C3_REG
(
UART4_BASE_PTR
)

	)

18139 
	#UART4_D
 
	`UART_D_REG
(
UART4_BASE_PTR
)

	)

18140 
	#UART4_MA1
 
	`UART_MA1_REG
(
UART4_BASE_PTR
)

	)

18141 
	#UART4_MA2
 
	`UART_MA2_REG
(
UART4_BASE_PTR
)

	)

18142 
	#UART4_C4
 
	`UART_C4_REG
(
UART4_BASE_PTR
)

	)

18143 
	#UART4_C5
 
	`UART_C5_REG
(
UART4_BASE_PTR
)

	)

18144 
	#UART4_ED
 
	`UART_ED_REG
(
UART4_BASE_PTR
)

	)

18145 
	#UART4_MODEM
 
	`UART_MODEM_REG
(
UART4_BASE_PTR
)

	)

18146 
	#UART4_IR
 
	`UART_IR_REG
(
UART4_BASE_PTR
)

	)

18147 
	#UART4_PFIFO
 
	`UART_PFIFO_REG
(
UART4_BASE_PTR
)

	)

18148 
	#UART4_CFIFO
 
	`UART_CFIFO_REG
(
UART4_BASE_PTR
)

	)

18149 
	#UART4_SFIFO
 
	`UART_SFIFO_REG
(
UART4_BASE_PTR
)

	)

18150 
	#UART4_TWFIFO
 
	`UART_TWFIFO_REG
(
UART4_BASE_PTR
)

	)

18151 
	#UART4_TCFIFO
 
	`UART_TCFIFO_REG
(
UART4_BASE_PTR
)

	)

18152 
	#UART4_RWFIFO
 
	`UART_RWFIFO_REG
(
UART4_BASE_PTR
)

	)

18153 
	#UART4_RCFIFO
 
	`UART_RCFIFO_REG
(
UART4_BASE_PTR
)

	)

18155 
	#UART5_BDH
 
	`UART_BDH_REG
(
UART5_BASE_PTR
)

	)

18156 
	#UART5_BDL
 
	`UART_BDL_REG
(
UART5_BASE_PTR
)

	)

18157 
	#UART5_C1
 
	`UART_C1_REG
(
UART5_BASE_PTR
)

	)

18158 
	#UART5_C2
 
	`UART_C2_REG
(
UART5_BASE_PTR
)

	)

18159 
	#UART5_S1
 
	`UART_S1_REG
(
UART5_BASE_PTR
)

	)

18160 
	#UART5_S2
 
	`UART_S2_REG
(
UART5_BASE_PTR
)

	)

18161 
	#UART5_C3
 
	`UART_C3_REG
(
UART5_BASE_PTR
)

	)

18162 
	#UART5_D
 
	`UART_D_REG
(
UART5_BASE_PTR
)

	)

18163 
	#UART5_MA1
 
	`UART_MA1_REG
(
UART5_BASE_PTR
)

	)

18164 
	#UART5_MA2
 
	`UART_MA2_REG
(
UART5_BASE_PTR
)

	)

18165 
	#UART5_C4
 
	`UART_C4_REG
(
UART5_BASE_PTR
)

	)

18166 
	#UART5_C5
 
	`UART_C5_REG
(
UART5_BASE_PTR
)

	)

18167 
	#UART5_ED
 
	`UART_ED_REG
(
UART5_BASE_PTR
)

	)

18168 
	#UART5_MODEM
 
	`UART_MODEM_REG
(
UART5_BASE_PTR
)

	)

18169 
	#UART5_IR
 
	`UART_IR_REG
(
UART5_BASE_PTR
)

	)

18170 
	#UART5_PFIFO
 
	`UART_PFIFO_REG
(
UART5_BASE_PTR
)

	)

18171 
	#UART5_CFIFO
 
	`UART_CFIFO_REG
(
UART5_BASE_PTR
)

	)

18172 
	#UART5_SFIFO
 
	`UART_SFIFO_REG
(
UART5_BASE_PTR
)

	)

18173 
	#UART5_TWFIFO
 
	`UART_TWFIFO_REG
(
UART5_BASE_PTR
)

	)

18174 
	#UART5_TCFIFO
 
	`UART_TCFIFO_REG
(
UART5_BASE_PTR
)

	)

18175 
	#UART5_RWFIFO
 
	`UART_RWFIFO_REG
(
UART5_BASE_PTR
)

	)

18176 
	#UART5_RCFIFO
 
	`UART_RCFIFO_REG
(
UART5_BASE_PTR
)

	)

18198 
	sUSB_MemM­
 {

18199 
ušt8_t
 
	mPERID
;

18200 
ušt8_t
 
	mRESERVED_0
[3];

18201 
ušt8_t
 
	mIDCOMP
;

18202 
ušt8_t
 
	mRESERVED_1
[3];

18203 
ušt8_t
 
	mREV
;

18204 
ušt8_t
 
	mRESERVED_2
[3];

18205 
ušt8_t
 
	mADDINFO
;

18206 
ušt8_t
 
	mRESERVED_3
[3];

18207 
ušt8_t
 
	mOTGISTAT
;

18208 
ušt8_t
 
	mRESERVED_4
[3];

18209 
ušt8_t
 
	mOTGICR
;

18210 
ušt8_t
 
	mRESERVED_5
[3];

18211 
ušt8_t
 
	mOTGSTAT
;

18212 
ušt8_t
 
	mRESERVED_6
[3];

18213 
ušt8_t
 
	mOTGCTL
;

18214 
ušt8_t
 
	mRESERVED_7
[99];

18215 
ušt8_t
 
	mISTAT
;

18216 
ušt8_t
 
	mRESERVED_8
[3];

18217 
ušt8_t
 
	mINTEN
;

18218 
ušt8_t
 
	mRESERVED_9
[3];

18219 
ušt8_t
 
	mERRSTAT
;

18220 
ušt8_t
 
	mRESERVED_10
[3];

18221 
ušt8_t
 
	mERREN
;

18222 
ušt8_t
 
	mRESERVED_11
[3];

18223 
ušt8_t
 
	mSTAT
;

18224 
ušt8_t
 
	mRESERVED_12
[3];

18225 
ušt8_t
 
	mCTL
;

18226 
ušt8_t
 
	mRESERVED_13
[3];

18227 
ušt8_t
 
	mADDR
;

18228 
ušt8_t
 
	mRESERVED_14
[3];

18229 
ušt8_t
 
	mBDTPAGE1
;

18230 
ušt8_t
 
	mRESERVED_15
[3];

18231 
ušt8_t
 
	mFRMNUML
;

18232 
ušt8_t
 
	mRESERVED_16
[3];

18233 
ušt8_t
 
	mFRMNUMH
;

18234 
ušt8_t
 
	mRESERVED_17
[3];

18235 
ušt8_t
 
	mTOKEN
;

18236 
ušt8_t
 
	mRESERVED_18
[3];

18237 
ušt8_t
 
	mSOFTHLD
;

18238 
ušt8_t
 
	mRESERVED_19
[3];

18239 
ušt8_t
 
	mBDTPAGE2
;

18240 
ušt8_t
 
	mRESERVED_20
[3];

18241 
ušt8_t
 
	mBDTPAGE3
;

18242 
ušt8_t
 
	mRESERVED_21
[11];

18244 
ušt8_t
 
	mENDPT
;

18245 
ušt8_t
 
	mRESERVED_0
[3];

18246 } 
	mENDPOINT
[16];

18247 
ušt8_t
 
	mUSBCTRL
;

18248 
ušt8_t
 
	mRESERVED_22
[3];

18249 
ušt8_t
 
	mOBSERVE
;

18250 
ušt8_t
 
	mRESERVED_23
[3];

18251 
ušt8_t
 
	mCONTROL
;

18252 
ušt8_t
 
	mRESERVED_24
[3];

18253 
ušt8_t
 
	mUSBTRC0
;

18254 
ušt8_t
 
	mRESERVED_25
[7];

18255 
ušt8_t
 
	mUSBFRMADJUST
;

18256 } vÞ©ž*
	tUSB_MemM­PŒ
;

18269 
	#USB_PERID_REG
(
ba£
è((ba£)->
PERID
)

	)

18270 
	#USB_IDCOMP_REG
(
ba£
è((ba£)->
IDCOMP
)

	)

18271 
	#USB_REV_REG
(
ba£
è((ba£)->
REV
)

	)

18272 
	#USB_ADDINFO_REG
(
ba£
è((ba£)->
ADDINFO
)

	)

18273 
	#USB_OTGISTAT_REG
(
ba£
è((ba£)->
OTGISTAT
)

	)

18274 
	#USB_OTGICR_REG
(
ba£
è((ba£)->
OTGICR
)

	)

18275 
	#USB_OTGSTAT_REG
(
ba£
è((ba£)->
OTGSTAT
)

	)

18276 
	#USB_OTGCTL_REG
(
ba£
è((ba£)->
OTGCTL
)

	)

18277 
	#USB_ISTAT_REG
(
ba£
è((ba£)->
ISTAT
)

	)

18278 
	#USB_INTEN_REG
(
ba£
è((ba£)->
INTEN
)

	)

18279 
	#USB_ERRSTAT_REG
(
ba£
è((ba£)->
ERRSTAT
)

	)

18280 
	#USB_ERREN_REG
(
ba£
è((ba£)->
ERREN
)

	)

18281 
	#USB_STAT_REG
(
ba£
è((ba£)->
STAT
)

	)

18282 
	#USB_CTL_REG
(
ba£
è((ba£)->
CTL
)

	)

18283 
	#USB_ADDR_REG
(
ba£
è((ba£)->
ADDR
)

	)

18284 
	#USB_BDTPAGE1_REG
(
ba£
è((ba£)->
BDTPAGE1
)

	)

18285 
	#USB_FRMNUML_REG
(
ba£
è((ba£)->
FRMNUML
)

	)

18286 
	#USB_FRMNUMH_REG
(
ba£
è((ba£)->
FRMNUMH
)

	)

18287 
	#USB_TOKEN_REG
(
ba£
è((ba£)->
TOKEN
)

	)

18288 
	#USB_SOFTHLD_REG
(
ba£
è((ba£)->
SOFTHLD
)

	)

18289 
	#USB_BDTPAGE2_REG
(
ba£
è((ba£)->
BDTPAGE2
)

	)

18290 
	#USB_BDTPAGE3_REG
(
ba£
è((ba£)->
BDTPAGE3
)

	)

18291 
	#USB_ENDPT_REG
(
ba£
,
šdex
è((ba£)->
ENDPOINT
[šdex].
ENDPT
)

	)

18292 
	#USB_USBCTRL_REG
(
ba£
è((ba£)->
USBCTRL
)

	)

18293 
	#USB_OBSERVE_REG
(
ba£
è((ba£)->
OBSERVE
)

	)

18294 
	#USB_CONTROL_REG
(
ba£
è((ba£)->
CONTROL
)

	)

18295 
	#USB_USBTRC0_REG
(
ba£
è((ba£)->
USBTRC0
)

	)

18296 
	#USB_USBFRMADJUST_REG
(
ba£
è((ba£)->
USBFRMADJUST
)

	)

18313 
	#USB_PERID_ID_MASK
 0x3Fu

	)

18314 
	#USB_PERID_ID_SHIFT
 0

	)

18315 
	#USB_PERID_ID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_PERID_ID_SHIFT
))&
USB_PERID_ID_MASK
)

	)

18317 
	#USB_IDCOMP_NID_MASK
 0x3Fu

	)

18318 
	#USB_IDCOMP_NID_SHIFT
 0

	)

18319 
	#USB_IDCOMP_NID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_IDCOMP_NID_SHIFT
))&
USB_IDCOMP_NID_MASK
)

	)

18321 
	#USB_REV_REV_MASK
 0xFFu

	)

18322 
	#USB_REV_REV_SHIFT
 0

	)

18323 
	#USB_REV_REV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_REV_REV_SHIFT
))&
USB_REV_REV_MASK
)

	)

18325 
	#USB_ADDINFO_IEHOST_MASK
 0x1u

	)

18326 
	#USB_ADDINFO_IEHOST_SHIFT
 0

	)

18327 
	#USB_ADDINFO_IRQNUM_MASK
 0xF8u

	)

18328 
	#USB_ADDINFO_IRQNUM_SHIFT
 3

	)

18329 
	#USB_ADDINFO_IRQNUM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_ADDINFO_IRQNUM_SHIFT
))&
USB_ADDINFO_IRQNUM_MASK
)

	)

18331 
	#USB_OTGISTAT_AVBUSCHG_MASK
 0x1u

	)

18332 
	#USB_OTGISTAT_AVBUSCHG_SHIFT
 0

	)

18333 
	#USB_OTGISTAT_B_SESS_CHG_MASK
 0x4u

	)

18334 
	#USB_OTGISTAT_B_SESS_CHG_SHIFT
 2

	)

18335 
	#USB_OTGISTAT_SESSVLDCHG_MASK
 0x8u

	)

18336 
	#USB_OTGISTAT_SESSVLDCHG_SHIFT
 3

	)

18337 
	#USB_OTGISTAT_LINE_STATE_CHG_MASK
 0x20u

	)

18338 
	#USB_OTGISTAT_LINE_STATE_CHG_SHIFT
 5

	)

18339 
	#USB_OTGISTAT_ONEMSEC_MASK
 0x40u

	)

18340 
	#USB_OTGISTAT_ONEMSEC_SHIFT
 6

	)

18341 
	#USB_OTGISTAT_IDCHG_MASK
 0x80u

	)

18342 
	#USB_OTGISTAT_IDCHG_SHIFT
 7

	)

18344 
	#USB_OTGICR_AVBUSEN_MASK
 0x1u

	)

18345 
	#USB_OTGICR_AVBUSEN_SHIFT
 0

	)

18346 
	#USB_OTGICR_BSESSEN_MASK
 0x4u

	)

18347 
	#USB_OTGICR_BSESSEN_SHIFT
 2

	)

18348 
	#USB_OTGICR_SESSVLDEN_MASK
 0x8u

	)

18349 
	#USB_OTGICR_SESSVLDEN_SHIFT
 3

	)

18350 
	#USB_OTGICR_LINESTATEEN_MASK
 0x20u

	)

18351 
	#USB_OTGICR_LINESTATEEN_SHIFT
 5

	)

18352 
	#USB_OTGICR_ONEMSECEN_MASK
 0x40u

	)

18353 
	#USB_OTGICR_ONEMSECEN_SHIFT
 6

	)

18354 
	#USB_OTGICR_IDEN_MASK
 0x80u

	)

18355 
	#USB_OTGICR_IDEN_SHIFT
 7

	)

18357 
	#USB_OTGSTAT_AVBUSVLD_MASK
 0x1u

	)

18358 
	#USB_OTGSTAT_AVBUSVLD_SHIFT
 0

	)

18359 
	#USB_OTGSTAT_BSESSEND_MASK
 0x4u

	)

18360 
	#USB_OTGSTAT_BSESSEND_SHIFT
 2

	)

18361 
	#USB_OTGSTAT_SESS_VLD_MASK
 0x8u

	)

18362 
	#USB_OTGSTAT_SESS_VLD_SHIFT
 3

	)

18363 
	#USB_OTGSTAT_LINESTATESTABLE_MASK
 0x20u

	)

18364 
	#USB_OTGSTAT_LINESTATESTABLE_SHIFT
 5

	)

18365 
	#USB_OTGSTAT_ONEMSECEN_MASK
 0x40u

	)

18366 
	#USB_OTGSTAT_ONEMSECEN_SHIFT
 6

	)

18367 
	#USB_OTGSTAT_ID_MASK
 0x80u

	)

18368 
	#USB_OTGSTAT_ID_SHIFT
 7

	)

18370 
	#USB_OTGCTL_OTGEN_MASK
 0x4u

	)

18371 
	#USB_OTGCTL_OTGEN_SHIFT
 2

	)

18372 
	#USB_OTGCTL_DMLOW_MASK
 0x10u

	)

18373 
	#USB_OTGCTL_DMLOW_SHIFT
 4

	)

18374 
	#USB_OTGCTL_DPLOW_MASK
 0x20u

	)

18375 
	#USB_OTGCTL_DPLOW_SHIFT
 5

	)

18376 
	#USB_OTGCTL_DPHIGH_MASK
 0x80u

	)

18377 
	#USB_OTGCTL_DPHIGH_SHIFT
 7

	)

18379 
	#USB_ISTAT_USBRST_MASK
 0x1u

	)

18380 
	#USB_ISTAT_USBRST_SHIFT
 0

	)

18381 
	#USB_ISTAT_ERROR_MASK
 0x2u

	)

18382 
	#USB_ISTAT_ERROR_SHIFT
 1

	)

18383 
	#USB_ISTAT_SOFTOK_MASK
 0x4u

	)

18384 
	#USB_ISTAT_SOFTOK_SHIFT
 2

	)

18385 
	#USB_ISTAT_TOKDNE_MASK
 0x8u

	)

18386 
	#USB_ISTAT_TOKDNE_SHIFT
 3

	)

18387 
	#USB_ISTAT_SLEEP_MASK
 0x10u

	)

18388 
	#USB_ISTAT_SLEEP_SHIFT
 4

	)

18389 
	#USB_ISTAT_RESUME_MASK
 0x20u

	)

18390 
	#USB_ISTAT_RESUME_SHIFT
 5

	)

18391 
	#USB_ISTAT_ATTACH_MASK
 0x40u

	)

18392 
	#USB_ISTAT_ATTACH_SHIFT
 6

	)

18393 
	#USB_ISTAT_STALL_MASK
 0x80u

	)

18394 
	#USB_ISTAT_STALL_SHIFT
 7

	)

18396 
	#USB_INTEN_USBRSTEN_MASK
 0x1u

	)

18397 
	#USB_INTEN_USBRSTEN_SHIFT
 0

	)

18398 
	#USB_INTEN_ERROREN_MASK
 0x2u

	)

18399 
	#USB_INTEN_ERROREN_SHIFT
 1

	)

18400 
	#USB_INTEN_SOFTOKEN_MASK
 0x4u

	)

18401 
	#USB_INTEN_SOFTOKEN_SHIFT
 2

	)

18402 
	#USB_INTEN_TOKDNEEN_MASK
 0x8u

	)

18403 
	#USB_INTEN_TOKDNEEN_SHIFT
 3

	)

18404 
	#USB_INTEN_SLEEPEN_MASK
 0x10u

	)

18405 
	#USB_INTEN_SLEEPEN_SHIFT
 4

	)

18406 
	#USB_INTEN_RESUMEEN_MASK
 0x20u

	)

18407 
	#USB_INTEN_RESUMEEN_SHIFT
 5

	)

18408 
	#USB_INTEN_ATTACHEN_MASK
 0x40u

	)

18409 
	#USB_INTEN_ATTACHEN_SHIFT
 6

	)

18410 
	#USB_INTEN_STALLEN_MASK
 0x80u

	)

18411 
	#USB_INTEN_STALLEN_SHIFT
 7

	)

18413 
	#USB_ERRSTAT_PIDERR_MASK
 0x1u

	)

18414 
	#USB_ERRSTAT_PIDERR_SHIFT
 0

	)

18415 
	#USB_ERRSTAT_CRC5EOF_MASK
 0x2u

	)

18416 
	#USB_ERRSTAT_CRC5EOF_SHIFT
 1

	)

18417 
	#USB_ERRSTAT_CRC16_MASK
 0x4u

	)

18418 
	#USB_ERRSTAT_CRC16_SHIFT
 2

	)

18419 
	#USB_ERRSTAT_DFN8_MASK
 0x8u

	)

18420 
	#USB_ERRSTAT_DFN8_SHIFT
 3

	)

18421 
	#USB_ERRSTAT_BTOERR_MASK
 0x10u

	)

18422 
	#USB_ERRSTAT_BTOERR_SHIFT
 4

	)

18423 
	#USB_ERRSTAT_DMAERR_MASK
 0x20u

	)

18424 
	#USB_ERRSTAT_DMAERR_SHIFT
 5

	)

18425 
	#USB_ERRSTAT_BTSERR_MASK
 0x80u

	)

18426 
	#USB_ERRSTAT_BTSERR_SHIFT
 7

	)

18428 
	#USB_ERREN_PIDERREN_MASK
 0x1u

	)

18429 
	#USB_ERREN_PIDERREN_SHIFT
 0

	)

18430 
	#USB_ERREN_CRC5EOFEN_MASK
 0x2u

	)

18431 
	#USB_ERREN_CRC5EOFEN_SHIFT
 1

	)

18432 
	#USB_ERREN_CRC16EN_MASK
 0x4u

	)

18433 
	#USB_ERREN_CRC16EN_SHIFT
 2

	)

18434 
	#USB_ERREN_DFN8EN_MASK
 0x8u

	)

18435 
	#USB_ERREN_DFN8EN_SHIFT
 3

	)

18436 
	#USB_ERREN_BTOERREN_MASK
 0x10u

	)

18437 
	#USB_ERREN_BTOERREN_SHIFT
 4

	)

18438 
	#USB_ERREN_DMAERREN_MASK
 0x20u

	)

18439 
	#USB_ERREN_DMAERREN_SHIFT
 5

	)

18440 
	#USB_ERREN_BTSERREN_MASK
 0x80u

	)

18441 
	#USB_ERREN_BTSERREN_SHIFT
 7

	)

18443 
	#USB_STAT_ODD_MASK
 0x4u

	)

18444 
	#USB_STAT_ODD_SHIFT
 2

	)

18445 
	#USB_STAT_TX_MASK
 0x8u

	)

18446 
	#USB_STAT_TX_SHIFT
 3

	)

18447 
	#USB_STAT_ENDP_MASK
 0xF0u

	)

18448 
	#USB_STAT_ENDP_SHIFT
 4

	)

18449 
	#USB_STAT_ENDP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_STAT_ENDP_SHIFT
))&
USB_STAT_ENDP_MASK
)

	)

18451 
	#USB_CTL_USBENSOFEN_MASK
 0x1u

	)

18452 
	#USB_CTL_USBENSOFEN_SHIFT
 0

	)

18453 
	#USB_CTL_ODDRST_MASK
 0x2u

	)

18454 
	#USB_CTL_ODDRST_SHIFT
 1

	)

18455 
	#USB_CTL_RESUME_MASK
 0x4u

	)

18456 
	#USB_CTL_RESUME_SHIFT
 2

	)

18457 
	#USB_CTL_HOSTMODEEN_MASK
 0x8u

	)

18458 
	#USB_CTL_HOSTMODEEN_SHIFT
 3

	)

18459 
	#USB_CTL_RESET_MASK
 0x10u

	)

18460 
	#USB_CTL_RESET_SHIFT
 4

	)

18461 
	#USB_CTL_TXSUSPENDTOKENBUSY_MASK
 0x20u

	)

18462 
	#USB_CTL_TXSUSPENDTOKENBUSY_SHIFT
 5

	)

18463 
	#USB_CTL_SE0_MASK
 0x40u

	)

18464 
	#USB_CTL_SE0_SHIFT
 6

	)

18465 
	#USB_CTL_JSTATE_MASK
 0x80u

	)

18466 
	#USB_CTL_JSTATE_SHIFT
 7

	)

18468 
	#USB_ADDR_ADDR_MASK
 0x7Fu

	)

18469 
	#USB_ADDR_ADDR_SHIFT
 0

	)

18470 
	#USB_ADDR_ADDR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_ADDR_ADDR_SHIFT
))&
USB_ADDR_ADDR_MASK
)

	)

18471 
	#USB_ADDR_LSEN_MASK
 0x80u

	)

18472 
	#USB_ADDR_LSEN_SHIFT
 7

	)

18474 
	#USB_BDTPAGE1_BDTBA_MASK
 0xFEu

	)

18475 
	#USB_BDTPAGE1_BDTBA_SHIFT
 1

	)

18476 
	#USB_BDTPAGE1_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE1_BDTBA_SHIFT
))&
USB_BDTPAGE1_BDTBA_MASK
)

	)

18478 
	#USB_FRMNUML_FRM_MASK
 0xFFu

	)

18479 
	#USB_FRMNUML_FRM_SHIFT
 0

	)

18480 
	#USB_FRMNUML_FRM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_FRMNUML_FRM_SHIFT
))&
USB_FRMNUML_FRM_MASK
)

	)

18482 
	#USB_FRMNUMH_FRM_MASK
 0x7u

	)

18483 
	#USB_FRMNUMH_FRM_SHIFT
 0

	)

18484 
	#USB_FRMNUMH_FRM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_FRMNUMH_FRM_SHIFT
))&
USB_FRMNUMH_FRM_MASK
)

	)

18486 
	#USB_TOKEN_TOKENENDPT_MASK
 0xFu

	)

18487 
	#USB_TOKEN_TOKENENDPT_SHIFT
 0

	)

18488 
	#USB_TOKEN_TOKENENDPT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_TOKEN_TOKENENDPT_SHIFT
))&
USB_TOKEN_TOKENENDPT_MASK
)

	)

18489 
	#USB_TOKEN_TOKENPID_MASK
 0xF0u

	)

18490 
	#USB_TOKEN_TOKENPID_SHIFT
 4

	)

18491 
	#USB_TOKEN_TOKENPID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_TOKEN_TOKENPID_SHIFT
))&
USB_TOKEN_TOKENPID_MASK
)

	)

18493 
	#USB_SOFTHLD_CNT_MASK
 0xFFu

	)

18494 
	#USB_SOFTHLD_CNT_SHIFT
 0

	)

18495 
	#USB_SOFTHLD_CNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_SOFTHLD_CNT_SHIFT
))&
USB_SOFTHLD_CNT_MASK
)

	)

18497 
	#USB_BDTPAGE2_BDTBA_MASK
 0xFFu

	)

18498 
	#USB_BDTPAGE2_BDTBA_SHIFT
 0

	)

18499 
	#USB_BDTPAGE2_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE2_BDTBA_SHIFT
))&
USB_BDTPAGE2_BDTBA_MASK
)

	)

18501 
	#USB_BDTPAGE3_BDTBA_MASK
 0xFFu

	)

18502 
	#USB_BDTPAGE3_BDTBA_SHIFT
 0

	)

18503 
	#USB_BDTPAGE3_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE3_BDTBA_SHIFT
))&
USB_BDTPAGE3_BDTBA_MASK
)

	)

18505 
	#USB_ENDPT_EPHSHK_MASK
 0x1u

	)

18506 
	#USB_ENDPT_EPHSHK_SHIFT
 0

	)

18507 
	#USB_ENDPT_EPSTALL_MASK
 0x2u

	)

18508 
	#USB_ENDPT_EPSTALL_SHIFT
 1

	)

18509 
	#USB_ENDPT_EPTXEN_MASK
 0x4u

	)

18510 
	#USB_ENDPT_EPTXEN_SHIFT
 2

	)

18511 
	#USB_ENDPT_EPRXEN_MASK
 0x8u

	)

18512 
	#USB_ENDPT_EPRXEN_SHIFT
 3

	)

18513 
	#USB_ENDPT_EPCTLDIS_MASK
 0x10u

	)

18514 
	#USB_ENDPT_EPCTLDIS_SHIFT
 4

	)

18515 
	#USB_ENDPT_RETRYDIS_MASK
 0x40u

	)

18516 
	#USB_ENDPT_RETRYDIS_SHIFT
 6

	)

18517 
	#USB_ENDPT_HOSTWOHUB_MASK
 0x80u

	)

18518 
	#USB_ENDPT_HOSTWOHUB_SHIFT
 7

	)

18520 
	#USB_USBCTRL_PDE_MASK
 0x40u

	)

18521 
	#USB_USBCTRL_PDE_SHIFT
 6

	)

18522 
	#USB_USBCTRL_SUSP_MASK
 0x80u

	)

18523 
	#USB_USBCTRL_SUSP_SHIFT
 7

	)

18525 
	#USB_OBSERVE_DMPD_MASK
 0x10u

	)

18526 
	#USB_OBSERVE_DMPD_SHIFT
 4

	)

18527 
	#USB_OBSERVE_DPPD_MASK
 0x40u

	)

18528 
	#USB_OBSERVE_DPPD_SHIFT
 6

	)

18529 
	#USB_OBSERVE_DPPU_MASK
 0x80u

	)

18530 
	#USB_OBSERVE_DPPU_SHIFT
 7

	)

18532 
	#USB_CONTROL_DPPULLUPNONOTG_MASK
 0x10u

	)

18533 
	#USB_CONTROL_DPPULLUPNONOTG_SHIFT
 4

	)

18535 
	#USB_USBTRC0_USB_RESUME_INT_MASK
 0x1u

	)

18536 
	#USB_USBTRC0_USB_RESUME_INT_SHIFT
 0

	)

18537 
	#USB_USBTRC0_SYNC_DET_MASK
 0x2u

	)

18538 
	#USB_USBTRC0_SYNC_DET_SHIFT
 1

	)

18539 
	#USB_USBTRC0_USBRESMEN_MASK
 0x20u

	)

18540 
	#USB_USBTRC0_USBRESMEN_SHIFT
 5

	)

18541 
	#USB_USBTRC0_USBRESET_MASK
 0x80u

	)

18542 
	#USB_USBTRC0_USBRESET_SHIFT
 7

	)

18544 
	#USB_USBFRMADJUST_ADJ_MASK
 0xFFu

	)

18545 
	#USB_USBFRMADJUST_ADJ_SHIFT
 0

	)

18546 
	#USB_USBFRMADJUST_ADJ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_USBFRMADJUST_ADJ_SHIFT
))&
USB_USBFRMADJUST_ADJ_MASK
)

	)

18555 
	#USB0_BASE_PTR
 ((
USB_MemM­PŒ
)0x40072000u)

	)

18557 
	#USB_BASE_PTRS
 { 
USB0_BASE_PTR
 }

	)

18571 
	#USB0_PERID
 
	`USB_PERID_REG
(
USB0_BASE_PTR
)

	)

18572 
	#USB0_IDCOMP
 
	`USB_IDCOMP_REG
(
USB0_BASE_PTR
)

	)

18573 
	#USB0_REV
 
	`USB_REV_REG
(
USB0_BASE_PTR
)

	)

18574 
	#USB0_ADDINFO
 
	`USB_ADDINFO_REG
(
USB0_BASE_PTR
)

	)

18575 
	#USB0_OTGISTAT
 
	`USB_OTGISTAT_REG
(
USB0_BASE_PTR
)

	)

18576 
	#USB0_OTGICR
 
	`USB_OTGICR_REG
(
USB0_BASE_PTR
)

	)

18577 
	#USB0_OTGSTAT
 
	`USB_OTGSTAT_REG
(
USB0_BASE_PTR
)

	)

18578 
	#USB0_OTGCTL
 
	`USB_OTGCTL_REG
(
USB0_BASE_PTR
)

	)

18579 
	#USB0_ISTAT
 
	`USB_ISTAT_REG
(
USB0_BASE_PTR
)

	)

18580 
	#USB0_INTEN
 
	`USB_INTEN_REG
(
USB0_BASE_PTR
)

	)

18581 
	#USB0_ERRSTAT
 
	`USB_ERRSTAT_REG
(
USB0_BASE_PTR
)

	)

18582 
	#USB0_ERREN
 
	`USB_ERREN_REG
(
USB0_BASE_PTR
)

	)

18583 
	#USB0_STAT
 
	`USB_STAT_REG
(
USB0_BASE_PTR
)

	)

18584 
	#USB0_CTL
 
	`USB_CTL_REG
(
USB0_BASE_PTR
)

	)

18585 
	#USB0_ADDR
 
	`USB_ADDR_REG
(
USB0_BASE_PTR
)

	)

18586 
	#USB0_BDTPAGE1
 
	`USB_BDTPAGE1_REG
(
USB0_BASE_PTR
)

	)

18587 
	#USB0_FRMNUML
 
	`USB_FRMNUML_REG
(
USB0_BASE_PTR
)

	)

18588 
	#USB0_FRMNUMH
 
	`USB_FRMNUMH_REG
(
USB0_BASE_PTR
)

	)

18589 
	#USB0_TOKEN
 
	`USB_TOKEN_REG
(
USB0_BASE_PTR
)

	)

18590 
	#USB0_SOFTHLD
 
	`USB_SOFTHLD_REG
(
USB0_BASE_PTR
)

	)

18591 
	#USB0_BDTPAGE2
 
	`USB_BDTPAGE2_REG
(
USB0_BASE_PTR
)

	)

18592 
	#USB0_BDTPAGE3
 
	`USB_BDTPAGE3_REG
(
USB0_BASE_PTR
)

	)

18593 
	#USB0_ENDPT0
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,0)

	)

18594 
	#USB0_ENDPT1
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,1)

	)

18595 
	#USB0_ENDPT2
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,2)

	)

18596 
	#USB0_ENDPT3
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,3)

	)

18597 
	#USB0_ENDPT4
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,4)

	)

18598 
	#USB0_ENDPT5
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,5)

	)

18599 
	#USB0_ENDPT6
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,6)

	)

18600 
	#USB0_ENDPT7
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,7)

	)

18601 
	#USB0_ENDPT8
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,8)

	)

18602 
	#USB0_ENDPT9
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,9)

	)

18603 
	#USB0_ENDPT10
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,10)

	)

18604 
	#USB0_ENDPT11
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,11)

	)

18605 
	#USB0_ENDPT12
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,12)

	)

18606 
	#USB0_ENDPT13
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,13)

	)

18607 
	#USB0_ENDPT14
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,14)

	)

18608 
	#USB0_ENDPT15
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,15)

	)

18609 
	#USB0_USBCTRL
 
	`USB_USBCTRL_REG
(
USB0_BASE_PTR
)

	)

18610 
	#USB0_OBSERVE
 
	`USB_OBSERVE_REG
(
USB0_BASE_PTR
)

	)

18611 
	#USB0_CONTROL
 
	`USB_CONTROL_REG
(
USB0_BASE_PTR
)

	)

18612 
	#USB0_USBTRC0
 
	`USB_USBTRC0_REG
(
USB0_BASE_PTR
)

	)

18613 
	#USB0_USBFRMADJUST
 
	`USB_USBFRMADJUST_REG
(
USB0_BASE_PTR
)

	)

18616 
	#USB0_ENDPT
(
šdex
è
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,šdex)

	)

18638 
	sUSBDCD_MemM­
 {

18639 
ušt32_t
 
	mCONTROL
;

18640 
ušt32_t
 
	mCLOCK
;

18641 
ušt32_t
 
	mSTATUS
;

18642 
ušt8_t
 
	mRESERVED_0
[4];

18643 
ušt32_t
 
	mTIMER0
;

18644 
ušt32_t
 
	mTIMER1
;

18645 
ušt32_t
 
	mTIMER2
;

18646 } vÞ©ž*
	tUSBDCD_MemM­PŒ
;

18659 
	#USBDCD_CONTROL_REG
(
ba£
è((ba£)->
CONTROL
)

	)

18660 
	#USBDCD_CLOCK_REG
(
ba£
è((ba£)->
CLOCK
)

	)

18661 
	#USBDCD_STATUS_REG
(
ba£
è((ba£)->
STATUS
)

	)

18662 
	#USBDCD_TIMER0_REG
(
ba£
è((ba£)->
TIMER0
)

	)

18663 
	#USBDCD_TIMER1_REG
(
ba£
è((ba£)->
TIMER1
)

	)

18664 
	#USBDCD_TIMER2_REG
(
ba£
è((ba£)->
TIMER2
)

	)

18681 
	#USBDCD_CONTROL_IACK_MASK
 0x1u

	)

18682 
	#USBDCD_CONTROL_IACK_SHIFT
 0

	)

18683 
	#USBDCD_CONTROL_IF_MASK
 0x100u

	)

18684 
	#USBDCD_CONTROL_IF_SHIFT
 8

	)

18685 
	#USBDCD_CONTROL_IE_MASK
 0x10000u

	)

18686 
	#USBDCD_CONTROL_IE_SHIFT
 16

	)

18687 
	#USBDCD_CONTROL_START_MASK
 0x1000000u

	)

18688 
	#USBDCD_CONTROL_START_SHIFT
 24

	)

18689 
	#USBDCD_CONTROL_SR_MASK
 0x2000000u

	)

18690 
	#USBDCD_CONTROL_SR_SHIFT
 25

	)

18692 
	#USBDCD_CLOCK_CLOCK_UNIT_MASK
 0x1u

	)

18693 
	#USBDCD_CLOCK_CLOCK_UNIT_SHIFT
 0

	)

18694 
	#USBDCD_CLOCK_CLOCK_SPEED_MASK
 0xFFCu

	)

18695 
	#USBDCD_CLOCK_CLOCK_SPEED_SHIFT
 2

	)

18696 
	#USBDCD_CLOCK_CLOCK_SPEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_CLOCK_CLOCK_SPEED_SHIFT
))&
USBDCD_CLOCK_CLOCK_SPEED_MASK
)

	)

18698 
	#USBDCD_STATUS_SEQ_RES_MASK
 0x30000u

	)

18699 
	#USBDCD_STATUS_SEQ_RES_SHIFT
 16

	)

18700 
	#USBDCD_STATUS_SEQ_RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_STATUS_SEQ_RES_SHIFT
))&
USBDCD_STATUS_SEQ_RES_MASK
)

	)

18701 
	#USBDCD_STATUS_SEQ_STAT_MASK
 0xC0000u

	)

18702 
	#USBDCD_STATUS_SEQ_STAT_SHIFT
 18

	)

18703 
	#USBDCD_STATUS_SEQ_STAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_STATUS_SEQ_STAT_SHIFT
))&
USBDCD_STATUS_SEQ_STAT_MASK
)

	)

18704 
	#USBDCD_STATUS_ERR_MASK
 0x100000u

	)

18705 
	#USBDCD_STATUS_ERR_SHIFT
 20

	)

18706 
	#USBDCD_STATUS_TO_MASK
 0x200000u

	)

18707 
	#USBDCD_STATUS_TO_SHIFT
 21

	)

18708 
	#USBDCD_STATUS_ACTIVE_MASK
 0x400000u

	)

18709 
	#USBDCD_STATUS_ACTIVE_SHIFT
 22

	)

18711 
	#USBDCD_TIMER0_TUNITCON_MASK
 0xFFFu

	)

18712 
	#USBDCD_TIMER0_TUNITCON_SHIFT
 0

	)

18713 
	#USBDCD_TIMER0_TUNITCON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER0_TUNITCON_SHIFT
))&
USBDCD_TIMER0_TUNITCON_MASK
)

	)

18714 
	#USBDCD_TIMER0_TSEQ_INIT_MASK
 0x3FF0000u

	)

18715 
	#USBDCD_TIMER0_TSEQ_INIT_SHIFT
 16

	)

18716 
	#USBDCD_TIMER0_TSEQ_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER0_TSEQ_INIT_SHIFT
))&
USBDCD_TIMER0_TSEQ_INIT_MASK
)

	)

18718 
	#USBDCD_TIMER1_TVDPSRC_ON_MASK
 0x3FFu

	)

18719 
	#USBDCD_TIMER1_TVDPSRC_ON_SHIFT
 0

	)

18720 
	#USBDCD_TIMER1_TVDPSRC_ON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER1_TVDPSRC_ON_SHIFT
))&
USBDCD_TIMER1_TVDPSRC_ON_MASK
)

	)

18721 
	#USBDCD_TIMER1_TDCD_DBNC_MASK
 0x3FF0000u

	)

18722 
	#USBDCD_TIMER1_TDCD_DBNC_SHIFT
 16

	)

18723 
	#USBDCD_TIMER1_TDCD_DBNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER1_TDCD_DBNC_SHIFT
))&
USBDCD_TIMER1_TDCD_DBNC_MASK
)

	)

18725 
	#USBDCD_TIMER2_CHECK_DM_MASK
 0xFu

	)

18726 
	#USBDCD_TIMER2_CHECK_DM_SHIFT
 0

	)

18727 
	#USBDCD_TIMER2_CHECK_DM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER2_CHECK_DM_SHIFT
))&
USBDCD_TIMER2_CHECK_DM_MASK
)

	)

18728 
	#USBDCD_TIMER2_TVDPSRC_CON_MASK
 0x3FF0000u

	)

18729 
	#USBDCD_TIMER2_TVDPSRC_CON_SHIFT
 16

	)

18730 
	#USBDCD_TIMER2_TVDPSRC_CON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER2_TVDPSRC_CON_SHIFT
))&
USBDCD_TIMER2_TVDPSRC_CON_MASK
)

	)

18739 
	#USBDCD_BASE_PTR
 ((
USBDCD_MemM­PŒ
)0x40035000u)

	)

18741 
	#USBDCD_BASE_PTRS
 { 
USBDCD_BASE_PTR
 }

	)

18755 
	#USBDCD_CONTROL
 
	`USBDCD_CONTROL_REG
(
USBDCD_BASE_PTR
)

	)

18756 
	#USBDCD_CLOCK
 
	`USBDCD_CLOCK_REG
(
USBDCD_BASE_PTR
)

	)

18757 
	#USBDCD_STATUS
 
	`USBDCD_STATUS_REG
(
USBDCD_BASE_PTR
)

	)

18758 
	#USBDCD_TIMER0
 
	`USBDCD_TIMER0_REG
(
USBDCD_BASE_PTR
)

	)

18759 
	#USBDCD_TIMER1
 
	`USBDCD_TIMER1_REG
(
USBDCD_BASE_PTR
)

	)

18760 
	#USBDCD_TIMER2
 
	`USBDCD_TIMER2_REG
(
USBDCD_BASE_PTR
)

	)

18782 
	sUSBHS_MemM­
 {

18783 
ušt32_t
 
	mID
;

18784 
ušt32_t
 
	mHWGENERAL
;

18785 
ušt32_t
 
	mHWHOST
;

18786 
ušt32_t
 
	mHWDEVICE
;

18787 
ušt32_t
 
	mHWTXBUF
;

18788 
ušt32_t
 
	mHWRXBUF
;

18789 
ušt8_t
 
	mRESERVED_0
[104];

18790 
ušt32_t
 
	mGPTIMER0LD
;

18791 
ušt32_t
 
	mGPTIMER0CTL
;

18792 
ušt32_t
 
	mGPTIMER1LD
;

18793 
ušt32_t
 
	mGPTIMER1CTL
;

18794 
ušt32_t
 
	mUSB_SBUSCFG
;

18795 
ušt8_t
 
	mRESERVED_1
[108];

18796 
ušt32_t
 
	mHCIVERSION
;

18797 
ušt32_t
 
	mHCSPARAMS
;

18798 
ušt32_t
 
	mHCCPARAMS
;

18799 
ušt8_t
 
	mRESERVED_2
[22];

18800 
ušt16_t
 
	mDCIVERSION
;

18801 
ušt32_t
 
	mDCCPARAMS
;

18802 
ušt8_t
 
	mRESERVED_3
[24];

18803 
ušt32_t
 
	mUSBCMD
;

18804 
ušt32_t
 
	mUSBSTS
;

18805 
ušt32_t
 
	mUSBINTR
;

18806 
ušt32_t
 
	mFRINDEX
;

18807 
ušt8_t
 
	mRESERVED_4
[4];

18809 
ušt32_t
 
	mDEVICEADDR
;

18810 
ušt32_t
 
	mPERIODICLISTBASE
;

18813 
ušt32_t
 
	mASYNCLISTADDR
;

18814 
ušt32_t
 
	mEPLISTADDR
;

18816 
ušt32_t
 
	mTTCTRL
;

18817 
ušt32_t
 
	mBURSTSIZE
;

18818 
ušt32_t
 
	mTXFILLTUNING
;

18819 
ušt8_t
 
	mRESERVED_5
[8];

18820 
ušt32_t
 
	mULPI_VIEWPORT
;

18821 
ušt8_t
 
	mRESERVED_6
[4];

18822 
ušt32_t
 
	mENDPTNAK
;

18823 
ušt32_t
 
	mENDPTNAKEN
;

18824 
ušt32_t
 
	mCONFIGFLAG
;

18825 
ušt32_t
 
	mPORTSC1
;

18826 
ušt8_t
 
	mRESERVED_7
[28];

18827 
ušt32_t
 
	mOTGSC
;

18828 
ušt32_t
 
	mUSBMODE
;

18829 
ušt32_t
 
	mEPSETUPSR
;

18830 
ušt32_t
 
	mEPPRIME
;

18831 
ušt32_t
 
	mEPFLUSH
;

18832 
ušt32_t
 
	mEPSR
;

18833 
ušt32_t
 
	mEPCOMPLETE
;

18834 
ušt32_t
 
	mEPCR0
;

18835 
ušt32_t
 
	mEPCR
[3];

18836 
ušt8_t
 
	mRESERVED_8
[48];

18837 
ušt32_t
 
	mUSBGENCTRL
;

18838 } vÞ©ž*
	tUSBHS_MemM­PŒ
;

18851 
	#USBHS_ID_REG
(
ba£
è((ba£)->
ID
)

	)

18852 
	#USBHS_HWGENERAL_REG
(
ba£
è((ba£)->
HWGENERAL
)

	)

18853 
	#USBHS_HWHOST_REG
(
ba£
è((ba£)->
HWHOST
)

	)

18854 
	#USBHS_HWDEVICE_REG
(
ba£
è((ba£)->
HWDEVICE
)

	)

18855 
	#USBHS_HWTXBUF_REG
(
ba£
è((ba£)->
HWTXBUF
)

	)

18856 
	#USBHS_HWRXBUF_REG
(
ba£
è((ba£)->
HWRXBUF
)

	)

18857 
	#USBHS_GPTIMER0LD_REG
(
ba£
è((ba£)->
GPTIMER0LD
)

	)

18858 
	#USBHS_GPTIMER0CTL_REG
(
ba£
è((ba£)->
GPTIMER0CTL
)

	)

18859 
	#USBHS_GPTIMER1LD_REG
(
ba£
è((ba£)->
GPTIMER1LD
)

	)

18860 
	#USBHS_GPTIMER1CTL_REG
(
ba£
è((ba£)->
GPTIMER1CTL
)

	)

18861 
	#USBHS_USB_SBUSCFG_REG
(
ba£
è((ba£)->
USB_SBUSCFG
)

	)

18862 
	#USBHS_HCIVERSION_REG
(
ba£
è((ba£)->
HCIVERSION
)

	)

18863 
	#USBHS_HCSPARAMS_REG
(
ba£
è((ba£)->
HCSPARAMS
)

	)

18864 
	#USBHS_HCCPARAMS_REG
(
ba£
è((ba£)->
HCCPARAMS
)

	)

18865 
	#USBHS_DCIVERSION_REG
(
ba£
è((ba£)->
DCIVERSION
)

	)

18866 
	#USBHS_DCCPARAMS_REG
(
ba£
è((ba£)->
DCCPARAMS
)

	)

18867 
	#USBHS_USBCMD_REG
(
ba£
è((ba£)->
USBCMD
)

	)

18868 
	#USBHS_USBSTS_REG
(
ba£
è((ba£)->
USBSTS
)

	)

18869 
	#USBHS_USBINTR_REG
(
ba£
è((ba£)->
USBINTR
)

	)

18870 
	#USBHS_FRINDEX_REG
(
ba£
è((ba£)->
FRINDEX
)

	)

18871 
	#USBHS_DEVICEADDR_REG
(
ba£
è((ba£)->
DEVICEADDR
)

	)

18872 
	#USBHS_PERIODICLISTBASE_REG
(
ba£
è((ba£)->
PERIODICLISTBASE
)

	)

18873 
	#USBHS_ASYNCLISTADDR_REG
(
ba£
è((ba£)->
ASYNCLISTADDR
)

	)

18874 
	#USBHS_EPLISTADDR_REG
(
ba£
è((ba£)->
EPLISTADDR
)

	)

18875 
	#USBHS_TTCTRL_REG
(
ba£
è((ba£)->
TTCTRL
)

	)

18876 
	#USBHS_BURSTSIZE_REG
(
ba£
è((ba£)->
BURSTSIZE
)

	)

18877 
	#USBHS_TXFILLTUNING_REG
(
ba£
è((ba£)->
TXFILLTUNING
)

	)

18878 
	#USBHS_ULPI_VIEWPORT_REG
(
ba£
è((ba£)->
ULPI_VIEWPORT
)

	)

18879 
	#USBHS_ENDPTNAK_REG
(
ba£
è((ba£)->
ENDPTNAK
)

	)

18880 
	#USBHS_ENDPTNAKEN_REG
(
ba£
è((ba£)->
ENDPTNAKEN
)

	)

18881 
	#USBHS_CONFIGFLAG_REG
(
ba£
è((ba£)->
CONFIGFLAG
)

	)

18882 
	#USBHS_PORTSC1_REG
(
ba£
è((ba£)->
PORTSC1
)

	)

18883 
	#USBHS_OTGSC_REG
(
ba£
è((ba£)->
OTGSC
)

	)

18884 
	#USBHS_USBMODE_REG
(
ba£
è((ba£)->
USBMODE
)

	)

18885 
	#USBHS_EPSETUPSR_REG
(
ba£
è((ba£)->
EPSETUPSR
)

	)

18886 
	#USBHS_EPPRIME_REG
(
ba£
è((ba£)->
EPPRIME
)

	)

18887 
	#USBHS_EPFLUSH_REG
(
ba£
è((ba£)->
EPFLUSH
)

	)

18888 
	#USBHS_EPSR_REG
(
ba£
è((ba£)->
EPSR
)

	)

18889 
	#USBHS_EPCOMPLETE_REG
(
ba£
è((ba£)->
EPCOMPLETE
)

	)

18890 
	#USBHS_EPCR0_REG
(
ba£
è((ba£)->
EPCR0
)

	)

18891 
	#USBHS_EPCR_REG
(
ba£
,
šdex
è((ba£)->
EPCR
[šdex])

	)

18892 
	#USBHS_USBGENCTRL_REG
(
ba£
è((ba£)->
USBGENCTRL
)

	)

18909 
	#USBHS_ID_ID_MASK
 0x3Fu

	)

18910 
	#USBHS_ID_ID_SHIFT
 0

	)

18911 
	#USBHS_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_ID_SHIFT
))&
USBHS_ID_ID_MASK
)

	)

18912 
	#USBHS_ID_NID_MASK
 0x3F00u

	)

18913 
	#USBHS_ID_NID_SHIFT
 8

	)

18914 
	#USBHS_ID_NID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_NID_SHIFT
))&
USBHS_ID_NID_MASK
)

	)

18915 
	#USBHS_ID_TAG_MASK
 0x1F0000u

	)

18916 
	#USBHS_ID_TAG_SHIFT
 16

	)

18917 
	#USBHS_ID_TAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_TAG_SHIFT
))&
USBHS_ID_TAG_MASK
)

	)

18918 
	#USBHS_ID_REVISION_MASK
 0x1E00000u

	)

18919 
	#USBHS_ID_REVISION_SHIFT
 21

	)

18920 
	#USBHS_ID_REVISION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_REVISION_SHIFT
))&
USBHS_ID_REVISION_MASK
)

	)

18921 
	#USBHS_ID_VERSION_MASK
 0x1E000000u

	)

18922 
	#USBHS_ID_VERSION_SHIFT
 25

	)

18923 
	#USBHS_ID_VERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_VERSION_SHIFT
))&
USBHS_ID_VERSION_MASK
)

	)

18924 
	#USBHS_ID_VERSIONID_MASK
 0xE0000000u

	)

18925 
	#USBHS_ID_VERSIONID_SHIFT
 29

	)

18926 
	#USBHS_ID_VERSIONID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_VERSIONID_SHIFT
))&
USBHS_ID_VERSIONID_MASK
)

	)

18928 
	#USBHS_HWGENERAL_PHYM_MASK
 0x1C0u

	)

18929 
	#USBHS_HWGENERAL_PHYM_SHIFT
 6

	)

18930 
	#USBHS_HWGENERAL_PHYM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWGENERAL_PHYM_SHIFT
))&
USBHS_HWGENERAL_PHYM_MASK
)

	)

18931 
	#USBHS_HWGENERAL_SM_MASK
 0x600u

	)

18932 
	#USBHS_HWGENERAL_SM_SHIFT
 9

	)

18933 
	#USBHS_HWGENERAL_SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWGENERAL_SM_SHIFT
))&
USBHS_HWGENERAL_SM_MASK
)

	)

18935 
	#USBHS_HWHOST_HC_MASK
 0x1u

	)

18936 
	#USBHS_HWHOST_HC_SHIFT
 0

	)

18937 
	#USBHS_HWHOST_NPORT_MASK
 0xEu

	)

18938 
	#USBHS_HWHOST_NPORT_SHIFT
 1

	)

18939 
	#USBHS_HWHOST_NPORT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_NPORT_SHIFT
))&
USBHS_HWHOST_NPORT_MASK
)

	)

18940 
	#USBHS_HWHOST_TTASY_MASK
 0xFF0000u

	)

18941 
	#USBHS_HWHOST_TTASY_SHIFT
 16

	)

18942 
	#USBHS_HWHOST_TTASY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_TTASY_SHIFT
))&
USBHS_HWHOST_TTASY_MASK
)

	)

18943 
	#USBHS_HWHOST_TTPER_MASK
 0xFF000000u

	)

18944 
	#USBHS_HWHOST_TTPER_SHIFT
 24

	)

18945 
	#USBHS_HWHOST_TTPER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_TTPER_SHIFT
))&
USBHS_HWHOST_TTPER_MASK
)

	)

18947 
	#USBHS_HWDEVICE_DC_MASK
 0x1u

	)

18948 
	#USBHS_HWDEVICE_DC_SHIFT
 0

	)

18949 
	#USBHS_HWDEVICE_DEVEP_MASK
 0x3Eu

	)

18950 
	#USBHS_HWDEVICE_DEVEP_SHIFT
 1

	)

18951 
	#USBHS_HWDEVICE_DEVEP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWDEVICE_DEVEP_SHIFT
))&
USBHS_HWDEVICE_DEVEP_MASK
)

	)

18953 
	#USBHS_HWTXBUF_TXBURST_MASK
 0xFFu

	)

18954 
	#USBHS_HWTXBUF_TXBURST_SHIFT
 0

	)

18955 
	#USBHS_HWTXBUF_TXBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXBURST_SHIFT
))&
USBHS_HWTXBUF_TXBURST_MASK
)

	)

18956 
	#USBHS_HWTXBUF_TXADD_MASK
 0xFF00u

	)

18957 
	#USBHS_HWTXBUF_TXADD_SHIFT
 8

	)

18958 
	#USBHS_HWTXBUF_TXADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXADD_SHIFT
))&
USBHS_HWTXBUF_TXADD_MASK
)

	)

18959 
	#USBHS_HWTXBUF_TXCHANADD_MASK
 0xFF0000u

	)

18960 
	#USBHS_HWTXBUF_TXCHANADD_SHIFT
 16

	)

18961 
	#USBHS_HWTXBUF_TXCHANADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXCHANADD_SHIFT
))&
USBHS_HWTXBUF_TXCHANADD_MASK
)

	)

18962 
	#USBHS_HWTXBUF_TXLC_MASK
 0x80000000u

	)

18963 
	#USBHS_HWTXBUF_TXLC_SHIFT
 31

	)

18965 
	#USBHS_HWRXBUF_RXBURST_MASK
 0xFFu

	)

18966 
	#USBHS_HWRXBUF_RXBURST_SHIFT
 0

	)

18967 
	#USBHS_HWRXBUF_RXBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWRXBUF_RXBURST_SHIFT
))&
USBHS_HWRXBUF_RXBURST_MASK
)

	)

18968 
	#USBHS_HWRXBUF_RXADD_MASK
 0xFF00u

	)

18969 
	#USBHS_HWRXBUF_RXADD_SHIFT
 8

	)

18970 
	#USBHS_HWRXBUF_RXADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWRXBUF_RXADD_SHIFT
))&
USBHS_HWRXBUF_RXADD_MASK
)

	)

18972 
	#USBHS_GPTIMER0LD_GPTLD_MASK
 0xFFFFFFu

	)

18973 
	#USBHS_GPTIMER0LD_GPTLD_SHIFT
 0

	)

18974 
	#USBHS_GPTIMER0LD_GPTLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER0LD_GPTLD_SHIFT
))&
USBHS_GPTIMER0LD_GPTLD_MASK
)

	)

18976 
	#USBHS_GPTIMER0CTL_GPTCNT_MASK
 0xFFFFFFu

	)

18977 
	#USBHS_GPTIMER0CTL_GPTCNT_SHIFT
 0

	)

18978 
	#USBHS_GPTIMER0CTL_GPTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER0CTL_GPTCNT_SHIFT
))&
USBHS_GPTIMER0CTL_GPTCNT_MASK
)

	)

18979 
	#USBHS_GPTIMER0CTL_MODE_MASK
 0x1000000u

	)

18980 
	#USBHS_GPTIMER0CTL_MODE_SHIFT
 24

	)

18981 
	#USBHS_GPTIMER0CTL_RST_MASK
 0x40000000u

	)

18982 
	#USBHS_GPTIMER0CTL_RST_SHIFT
 30

	)

18983 
	#USBHS_GPTIMER0CTL_RUN_MASK
 0x80000000u

	)

18984 
	#USBHS_GPTIMER0CTL_RUN_SHIFT
 31

	)

18986 
	#USBHS_GPTIMER1LD_GPTLD_MASK
 0xFFFFFFu

	)

18987 
	#USBHS_GPTIMER1LD_GPTLD_SHIFT
 0

	)

18988 
	#USBHS_GPTIMER1LD_GPTLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER1LD_GPTLD_SHIFT
))&
USBHS_GPTIMER1LD_GPTLD_MASK
)

	)

18990 
	#USBHS_GPTIMER1CTL_GPTCNT_MASK
 0xFFFFFFu

	)

18991 
	#USBHS_GPTIMER1CTL_GPTCNT_SHIFT
 0

	)

18992 
	#USBHS_GPTIMER1CTL_GPTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER1CTL_GPTCNT_SHIFT
))&
USBHS_GPTIMER1CTL_GPTCNT_MASK
)

	)

18993 
	#USBHS_GPTIMER1CTL_MODE_MASK
 0x1000000u

	)

18994 
	#USBHS_GPTIMER1CTL_MODE_SHIFT
 24

	)

18995 
	#USBHS_GPTIMER1CTL_RST_MASK
 0x40000000u

	)

18996 
	#USBHS_GPTIMER1CTL_RST_SHIFT
 30

	)

18997 
	#USBHS_GPTIMER1CTL_RUN_MASK
 0x80000000u

	)

18998 
	#USBHS_GPTIMER1CTL_RUN_SHIFT
 31

	)

19000 
	#USBHS_USB_SBUSCFG_BURSTMODE_MASK
 0x7u

	)

19001 
	#USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
 0

	)

19002 
	#USBHS_USB_SBUSCFG_BURSTMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
))&
USBHS_USB_SBUSCFG_BURSTMODE_MASK
)

	)

19004 
	#USBHS_HCIVERSION_CAPLENGTH_MASK
 0xFFu

	)

19005 
	#USBHS_HCIVERSION_CAPLENGTH_SHIFT
 0

	)

19006 
	#USBHS_HCIVERSION_CAPLENGTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCIVERSION_CAPLENGTH_SHIFT
))&
USBHS_HCIVERSION_CAPLENGTH_MASK
)

	)

19007 
	#USBHS_HCIVERSION_HCIVERSION_MASK
 0xFFFF0000u

	)

19008 
	#USBHS_HCIVERSION_HCIVERSION_SHIFT
 16

	)

19009 
	#USBHS_HCIVERSION_HCIVERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCIVERSION_HCIVERSION_SHIFT
))&
USBHS_HCIVERSION_HCIVERSION_MASK
)

	)

19011 
	#USBHS_HCSPARAMS_N_PORTS_MASK
 0xFu

	)

19012 
	#USBHS_HCSPARAMS_N_PORTS_SHIFT
 0

	)

19013 
	#USBHS_HCSPARAMS_N_PORTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PORTS_SHIFT
))&
USBHS_HCSPARAMS_N_PORTS_MASK
)

	)

19014 
	#USBHS_HCSPARAMS_PPC_MASK
 0x10u

	)

19015 
	#USBHS_HCSPARAMS_PPC_SHIFT
 4

	)

19016 
	#USBHS_HCSPARAMS_N_PCC_MASK
 0xF00u

	)

19017 
	#USBHS_HCSPARAMS_N_PCC_SHIFT
 8

	)

19018 
	#USBHS_HCSPARAMS_N_PCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PCC_SHIFT
))&
USBHS_HCSPARAMS_N_PCC_MASK
)

	)

19019 
	#USBHS_HCSPARAMS_N_CC_MASK
 0xF000u

	)

19020 
	#USBHS_HCSPARAMS_N_CC_SHIFT
 12

	)

19021 
	#USBHS_HCSPARAMS_N_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_CC_SHIFT
))&
USBHS_HCSPARAMS_N_CC_MASK
)

	)

19022 
	#USBHS_HCSPARAMS_PI_MASK
 0x10000u

	)

19023 
	#USBHS_HCSPARAMS_PI_SHIFT
 16

	)

19024 
	#USBHS_HCSPARAMS_N_PTT_MASK
 0xF00000u

	)

19025 
	#USBHS_HCSPARAMS_N_PTT_SHIFT
 20

	)

19026 
	#USBHS_HCSPARAMS_N_PTT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PTT_SHIFT
))&
USBHS_HCSPARAMS_N_PTT_MASK
)

	)

19027 
	#USBHS_HCSPARAMS_N_TT_MASK
 0xF000000u

	)

19028 
	#USBHS_HCSPARAMS_N_TT_SHIFT
 24

	)

19029 
	#USBHS_HCSPARAMS_N_TT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_TT_SHIFT
))&
USBHS_HCSPARAMS_N_TT_MASK
)

	)

19031 
	#USBHS_HCCPARAMS_ADC_MASK
 0x1u

	)

19032 
	#USBHS_HCCPARAMS_ADC_SHIFT
 0

	)

19033 
	#USBHS_HCCPARAMS_PFL_MASK
 0x2u

	)

19034 
	#USBHS_HCCPARAMS_PFL_SHIFT
 1

	)

19035 
	#USBHS_HCCPARAMS_ASP_MASK
 0x4u

	)

19036 
	#USBHS_HCCPARAMS_ASP_SHIFT
 2

	)

19037 
	#USBHS_HCCPARAMS_IST_MASK
 0xF0u

	)

19038 
	#USBHS_HCCPARAMS_IST_SHIFT
 4

	)

19039 
	#USBHS_HCCPARAMS_IST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCCPARAMS_IST_SHIFT
))&
USBHS_HCCPARAMS_IST_MASK
)

	)

19040 
	#USBHS_HCCPARAMS_EECP_MASK
 0xFF00u

	)

19041 
	#USBHS_HCCPARAMS_EECP_SHIFT
 8

	)

19042 
	#USBHS_HCCPARAMS_EECP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCCPARAMS_EECP_SHIFT
))&
USBHS_HCCPARAMS_EECP_MASK
)

	)

19044 
	#USBHS_DCIVERSION_DCIVERSION_MASK
 0xFFFFu

	)

19045 
	#USBHS_DCIVERSION_DCIVERSION_SHIFT
 0

	)

19046 
	#USBHS_DCIVERSION_DCIVERSION
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
USBHS_DCIVERSION_DCIVERSION_SHIFT
))&
USBHS_DCIVERSION_DCIVERSION_MASK
)

	)

19048 
	#USBHS_DCCPARAMS_DEN_MASK
 0x1Fu

	)

19049 
	#USBHS_DCCPARAMS_DEN_SHIFT
 0

	)

19050 
	#USBHS_DCCPARAMS_DEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_DCCPARAMS_DEN_SHIFT
))&
USBHS_DCCPARAMS_DEN_MASK
)

	)

19051 
	#USBHS_DCCPARAMS_DC_MASK
 0x80u

	)

19052 
	#USBHS_DCCPARAMS_DC_SHIFT
 7

	)

19053 
	#USBHS_DCCPARAMS_HC_MASK
 0x100u

	)

19054 
	#USBHS_DCCPARAMS_HC_SHIFT
 8

	)

19056 
	#USBHS_USBCMD_RS_MASK
 0x1u

	)

19057 
	#USBHS_USBCMD_RS_SHIFT
 0

	)

19058 
	#USBHS_USBCMD_RST_MASK
 0x2u

	)

19059 
	#USBHS_USBCMD_RST_SHIFT
 1

	)

19060 
	#USBHS_USBCMD_FS_MASK
 0xCu

	)

19061 
	#USBHS_USBCMD_FS_SHIFT
 2

	)

19062 
	#USBHS_USBCMD_FS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_FS_SHIFT
))&
USBHS_USBCMD_FS_MASK
)

	)

19063 
	#USBHS_USBCMD_PSE_MASK
 0x10u

	)

19064 
	#USBHS_USBCMD_PSE_SHIFT
 4

	)

19065 
	#USBHS_USBCMD_ASE_MASK
 0x20u

	)

19066 
	#USBHS_USBCMD_ASE_SHIFT
 5

	)

19067 
	#USBHS_USBCMD_IAA_MASK
 0x40u

	)

19068 
	#USBHS_USBCMD_IAA_SHIFT
 6

	)

19069 
	#USBHS_USBCMD_ASP_MASK
 0x300u

	)

19070 
	#USBHS_USBCMD_ASP_SHIFT
 8

	)

19071 
	#USBHS_USBCMD_ASP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_ASP_SHIFT
))&
USBHS_USBCMD_ASP_MASK
)

	)

19072 
	#USBHS_USBCMD_ASPE_MASK
 0x800u

	)

19073 
	#USBHS_USBCMD_ASPE_SHIFT
 11

	)

19074 
	#USBHS_USBCMD_SUTW_MASK
 0x2000u

	)

19075 
	#USBHS_USBCMD_SUTW_SHIFT
 13

	)

19076 
	#USBHS_USBCMD_ATDTW_MASK
 0x4000u

	)

19077 
	#USBHS_USBCMD_ATDTW_SHIFT
 14

	)

19078 
	#USBHS_USBCMD_FS2_MASK
 0x8000u

	)

19079 
	#USBHS_USBCMD_FS2_SHIFT
 15

	)

19080 
	#USBHS_USBCMD_ITC_MASK
 0xFF0000u

	)

19081 
	#USBHS_USBCMD_ITC_SHIFT
 16

	)

19082 
	#USBHS_USBCMD_ITC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_ITC_SHIFT
))&
USBHS_USBCMD_ITC_MASK
)

	)

19084 
	#USBHS_USBSTS_UI_MASK
 0x1u

	)

19085 
	#USBHS_USBSTS_UI_SHIFT
 0

	)

19086 
	#USBHS_USBSTS_UEI_MASK
 0x2u

	)

19087 
	#USBHS_USBSTS_UEI_SHIFT
 1

	)

19088 
	#USBHS_USBSTS_PCI_MASK
 0x4u

	)

19089 
	#USBHS_USBSTS_PCI_SHIFT
 2

	)

19090 
	#USBHS_USBSTS_FRI_MASK
 0x8u

	)

19091 
	#USBHS_USBSTS_FRI_SHIFT
 3

	)

19092 
	#USBHS_USBSTS_SEI_MASK
 0x10u

	)

19093 
	#USBHS_USBSTS_SEI_SHIFT
 4

	)

19094 
	#USBHS_USBSTS_AAI_MASK
 0x20u

	)

19095 
	#USBHS_USBSTS_AAI_SHIFT
 5

	)

19096 
	#USBHS_USBSTS_URI_MASK
 0x40u

	)

19097 
	#USBHS_USBSTS_URI_SHIFT
 6

	)

19098 
	#USBHS_USBSTS_SRI_MASK
 0x80u

	)

19099 
	#USBHS_USBSTS_SRI_SHIFT
 7

	)

19100 
	#USBHS_USBSTS_SLI_MASK
 0x100u

	)

19101 
	#USBHS_USBSTS_SLI_SHIFT
 8

	)

19102 
	#USBHS_USBSTS_ULPII_MASK
 0x400u

	)

19103 
	#USBHS_USBSTS_ULPII_SHIFT
 10

	)

19104 
	#USBHS_USBSTS_HCH_MASK
 0x1000u

	)

19105 
	#USBHS_USBSTS_HCH_SHIFT
 12

	)

19106 
	#USBHS_USBSTS_RCL_MASK
 0x2000u

	)

19107 
	#USBHS_USBSTS_RCL_SHIFT
 13

	)

19108 
	#USBHS_USBSTS_PS_MASK
 0x4000u

	)

19109 
	#USBHS_USBSTS_PS_SHIFT
 14

	)

19110 
	#USBHS_USBSTS_AS_MASK
 0x8000u

	)

19111 
	#USBHS_USBSTS_AS_SHIFT
 15

	)

19112 
	#USBHS_USBSTS_NAKI_MASK
 0x10000u

	)

19113 
	#USBHS_USBSTS_NAKI_SHIFT
 16

	)

19114 
	#USBHS_USBSTS_UAI_MASK
 0x40000u

	)

19115 
	#USBHS_USBSTS_UAI_SHIFT
 18

	)

19116 
	#USBHS_USBSTS_UPI_MASK
 0x80000u

	)

19117 
	#USBHS_USBSTS_UPI_SHIFT
 19

	)

19118 
	#USBHS_USBSTS_TI0_MASK
 0x1000000u

	)

19119 
	#USBHS_USBSTS_TI0_SHIFT
 24

	)

19120 
	#USBHS_USBSTS_TI1_MASK
 0x2000000u

	)

19121 
	#USBHS_USBSTS_TI1_SHIFT
 25

	)

19123 
	#USBHS_USBINTR_UE_MASK
 0x1u

	)

19124 
	#USBHS_USBINTR_UE_SHIFT
 0

	)

19125 
	#USBHS_USBINTR_UEE_MASK
 0x2u

	)

19126 
	#USBHS_USBINTR_UEE_SHIFT
 1

	)

19127 
	#USBHS_USBINTR_PCE_MASK
 0x4u

	)

19128 
	#USBHS_USBINTR_PCE_SHIFT
 2

	)

19129 
	#USBHS_USBINTR_FRE_MASK
 0x8u

	)

19130 
	#USBHS_USBINTR_FRE_SHIFT
 3

	)

19131 
	#USBHS_USBINTR_SEE_MASK
 0x10u

	)

19132 
	#USBHS_USBINTR_SEE_SHIFT
 4

	)

19133 
	#USBHS_USBINTR_AAE_MASK
 0x20u

	)

19134 
	#USBHS_USBINTR_AAE_SHIFT
 5

	)

19135 
	#USBHS_USBINTR_URE_MASK
 0x40u

	)

19136 
	#USBHS_USBINTR_URE_SHIFT
 6

	)

19137 
	#USBHS_USBINTR_SRE_MASK
 0x80u

	)

19138 
	#USBHS_USBINTR_SRE_SHIFT
 7

	)

19139 
	#USBHS_USBINTR_SLE_MASK
 0x100u

	)

19140 
	#USBHS_USBINTR_SLE_SHIFT
 8

	)

19141 
	#USBHS_USBINTR_ULPIE_MASK
 0x400u

	)

19142 
	#USBHS_USBINTR_ULPIE_SHIFT
 10

	)

19143 
	#USBHS_USBINTR_NAKE_MASK
 0x10000u

	)

19144 
	#USBHS_USBINTR_NAKE_SHIFT
 16

	)

19145 
	#USBHS_USBINTR_UAIE_MASK
 0x40000u

	)

19146 
	#USBHS_USBINTR_UAIE_SHIFT
 18

	)

19147 
	#USBHS_USBINTR_UPIE_MASK
 0x80000u

	)

19148 
	#USBHS_USBINTR_UPIE_SHIFT
 19

	)

19149 
	#USBHS_USBINTR_TIE0_MASK
 0x1000000u

	)

19150 
	#USBHS_USBINTR_TIE0_SHIFT
 24

	)

19151 
	#USBHS_USBINTR_TIE1_MASK
 0x2000000u

	)

19152 
	#USBHS_USBINTR_TIE1_SHIFT
 25

	)

19154 
	#USBHS_FRINDEX_FRINDEX_MASK
 0x3FFFu

	)

19155 
	#USBHS_FRINDEX_FRINDEX_SHIFT
 0

	)

19156 
	#USBHS_FRINDEX_FRINDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_FRINDEX_FRINDEX_SHIFT
))&
USBHS_FRINDEX_FRINDEX_MASK
)

	)

19157 
	#USBHS_FRINDEX_R“rved_MASK
 0xFFFFC000u

	)

19158 
	#USBHS_FRINDEX_R“rved_SHIFT
 14

	)

19159 
	#USBHS_FRINDEX_R“rved
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_FRINDEX_R“rved_SHIFT
))&
USBHS_FRINDEX_R“rved_MASK
)

	)

19161 
	#USBHS_DEVICEADDR_USBADRA_MASK
 0x1000000u

	)

19162 
	#USBHS_DEVICEADDR_USBADRA_SHIFT
 24

	)

19163 
	#USBHS_DEVICEADDR_USBADR_MASK
 0xFE000000u

	)

19164 
	#USBHS_DEVICEADDR_USBADR_SHIFT
 25

	)

19165 
	#USBHS_DEVICEADDR_USBADR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_DEVICEADDR_USBADR_SHIFT
))&
USBHS_DEVICEADDR_USBADR_MASK
)

	)

19167 
	#USBHS_PERIODICLISTBASE_PERBASE_MASK
 0xFFFFF000u

	)

19168 
	#USBHS_PERIODICLISTBASE_PERBASE_SHIFT
 12

	)

19169 
	#USBHS_PERIODICLISTBASE_PERBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PERIODICLISTBASE_PERBASE_SHIFT
))&
USBHS_PERIODICLISTBASE_PERBASE_MASK
)

	)

19171 
	#USBHS_ASYNCLISTADDR_ASYBASE_MASK
 0xFFFFFFE0u

	)

19172 
	#USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
 5

	)

19173 
	#USBHS_ASYNCLISTADDR_ASYBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
))&
USBHS_ASYNCLISTADDR_ASYBASE_MASK
)

	)

19175 
	#USBHS_EPLISTADDR_EPBASE_MASK
 0xFFFFF800u

	)

19176 
	#USBHS_EPLISTADDR_EPBASE_SHIFT
 11

	)

19177 
	#USBHS_EPLISTADDR_EPBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPLISTADDR_EPBASE_SHIFT
))&
USBHS_EPLISTADDR_EPBASE_MASK
)

	)

19179 
	#USBHS_TTCTRL_TTHA_MASK
 0x7F000000u

	)

19180 
	#USBHS_TTCTRL_TTHA_SHIFT
 24

	)

19181 
	#USBHS_TTCTRL_TTHA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TTCTRL_TTHA_SHIFT
))&
USBHS_TTCTRL_TTHA_MASK
)

	)

19182 
	#USBHS_TTCTRL_R“rved_MASK
 0x80000000u

	)

19183 
	#USBHS_TTCTRL_R“rved_SHIFT
 31

	)

19185 
	#USBHS_BURSTSIZE_RXPBURST_MASK
 0xFFu

	)

19186 
	#USBHS_BURSTSIZE_RXPBURST_SHIFT
 0

	)

19187 
	#USBHS_BURSTSIZE_RXPBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_BURSTSIZE_RXPBURST_SHIFT
))&
USBHS_BURSTSIZE_RXPBURST_MASK
)

	)

19188 
	#USBHS_BURSTSIZE_TXPBURST_MASK
 0xFF00u

	)

19189 
	#USBHS_BURSTSIZE_TXPBURST_SHIFT
 8

	)

19190 
	#USBHS_BURSTSIZE_TXPBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_BURSTSIZE_TXPBURST_SHIFT
))&
USBHS_BURSTSIZE_TXPBURST_MASK
)

	)

19192 
	#USBHS_TXFILLTUNING_TXSCHOH_MASK
 0x7Fu

	)

19193 
	#USBHS_TXFILLTUNING_TXSCHOH_SHIFT
 0

	)

19194 
	#USBHS_TXFILLTUNING_TXSCHOH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXSCHOH_SHIFT
))&
USBHS_TXFILLTUNING_TXSCHOH_MASK
)

	)

19195 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
 0x1F00u

	)

19196 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
 8

	)

19197 
	#USBHS_TXFILLTUNING_TXSCHHEALTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
))&
USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
)

	)

19198 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
 0x3F0000u

	)

19199 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
 16

	)

19200 
	#USBHS_TXFILLTUNING_TXFIFOTHRES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
))&
USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
)

	)

19202 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK
 0xFFu

	)

19203 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT
 0

	)

19204 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK
)

	)

19205 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK
 0xFF00u

	)

19206 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT
 8

	)

19207 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK
)

	)

19208 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK
 0xFF0000u

	)

19209 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT
 16

	)

19210 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK
)

	)

19211 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK
 0x7000000u

	)

19212 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT
 24

	)

19213 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK
)

	)

19214 
	#USBHS_ULPI_VIEWPORT_ULPI_SS_MASK
 0x8000000u

	)

19215 
	#USBHS_ULPI_VIEWPORT_ULPI_SS_SHIFT
 27

	)

19216 
	#USBHS_ULPI_VIEWPORT_ULPI_RW_MASK
 0x20000000u

	)

19217 
	#USBHS_ULPI_VIEWPORT_ULPI_RW_SHIFT
 29

	)

19218 
	#USBHS_ULPI_VIEWPORT_ULPI_RUN_MASK
 0x40000000u

	)

19219 
	#USBHS_ULPI_VIEWPORT_ULPI_RUN_SHIFT
 30

	)

19220 
	#USBHS_ULPI_VIEWPORT_ULPI_WU_MASK
 0x80000000u

	)

19221 
	#USBHS_ULPI_VIEWPORT_ULPI_WU_SHIFT
 31

	)

19223 
	#USBHS_ENDPTNAK_EPRN_MASK
 0xFu

	)

19224 
	#USBHS_ENDPTNAK_EPRN_SHIFT
 0

	)

19225 
	#USBHS_ENDPTNAK_EPRN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAK_EPRN_SHIFT
))&
USBHS_ENDPTNAK_EPRN_MASK
)

	)

19226 
	#USBHS_ENDPTNAK_EPTN_MASK
 0xF0000u

	)

19227 
	#USBHS_ENDPTNAK_EPTN_SHIFT
 16

	)

19228 
	#USBHS_ENDPTNAK_EPTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAK_EPTN_SHIFT
))&
USBHS_ENDPTNAK_EPTN_MASK
)

	)

19230 
	#USBHS_ENDPTNAKEN_EPRNE_MASK
 0xFu

	)

19231 
	#USBHS_ENDPTNAKEN_EPRNE_SHIFT
 0

	)

19232 
	#USBHS_ENDPTNAKEN_EPRNE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAKEN_EPRNE_SHIFT
))&
USBHS_ENDPTNAKEN_EPRNE_MASK
)

	)

19233 
	#USBHS_ENDPTNAKEN_EPTNE_MASK
 0xF0000u

	)

19234 
	#USBHS_ENDPTNAKEN_EPTNE_SHIFT
 16

	)

19235 
	#USBHS_ENDPTNAKEN_EPTNE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAKEN_EPTNE_SHIFT
))&
USBHS_ENDPTNAKEN_EPTNE_MASK
)

	)

19237 
	#USBHS_PORTSC1_CCS_MASK
 0x1u

	)

19238 
	#USBHS_PORTSC1_CCS_SHIFT
 0

	)

19239 
	#USBHS_PORTSC1_CSC_MASK
 0x2u

	)

19240 
	#USBHS_PORTSC1_CSC_SHIFT
 1

	)

19241 
	#USBHS_PORTSC1_PE_MASK
 0x4u

	)

19242 
	#USBHS_PORTSC1_PE_SHIFT
 2

	)

19243 
	#USBHS_PORTSC1_PEC_MASK
 0x8u

	)

19244 
	#USBHS_PORTSC1_PEC_SHIFT
 3

	)

19245 
	#USBHS_PORTSC1_OCA_MASK
 0x10u

	)

19246 
	#USBHS_PORTSC1_OCA_SHIFT
 4

	)

19247 
	#USBHS_PORTSC1_OCC_MASK
 0x20u

	)

19248 
	#USBHS_PORTSC1_OCC_SHIFT
 5

	)

19249 
	#USBHS_PORTSC1_FPR_MASK
 0x40u

	)

19250 
	#USBHS_PORTSC1_FPR_SHIFT
 6

	)

19251 
	#USBHS_PORTSC1_SUSP_MASK
 0x80u

	)

19252 
	#USBHS_PORTSC1_SUSP_SHIFT
 7

	)

19253 
	#USBHS_PORTSC1_PR_MASK
 0x100u

	)

19254 
	#USBHS_PORTSC1_PR_SHIFT
 8

	)

19255 
	#USBHS_PORTSC1_HSP_MASK
 0x200u

	)

19256 
	#USBHS_PORTSC1_HSP_SHIFT
 9

	)

19257 
	#USBHS_PORTSC1_LS_MASK
 0xC00u

	)

19258 
	#USBHS_PORTSC1_LS_SHIFT
 10

	)

19259 
	#USBHS_PORTSC1_LS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_LS_SHIFT
))&
USBHS_PORTSC1_LS_MASK
)

	)

19260 
	#USBHS_PORTSC1_PP_MASK
 0x1000u

	)

19261 
	#USBHS_PORTSC1_PP_SHIFT
 12

	)

19262 
	#USBHS_PORTSC1_PO_MASK
 0x2000u

	)

19263 
	#USBHS_PORTSC1_PO_SHIFT
 13

	)

19264 
	#USBHS_PORTSC1_PIC_MASK
 0xC000u

	)

19265 
	#USBHS_PORTSC1_PIC_SHIFT
 14

	)

19266 
	#USBHS_PORTSC1_PIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PIC_SHIFT
))&
USBHS_PORTSC1_PIC_MASK
)

	)

19267 
	#USBHS_PORTSC1_PTC_MASK
 0xF0000u

	)

19268 
	#USBHS_PORTSC1_PTC_SHIFT
 16

	)

19269 
	#USBHS_PORTSC1_PTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PTC_SHIFT
))&
USBHS_PORTSC1_PTC_MASK
)

	)

19270 
	#USBHS_PORTSC1_WKCN_MASK
 0x100000u

	)

19271 
	#USBHS_PORTSC1_WKCN_SHIFT
 20

	)

19272 
	#USBHS_PORTSC1_WKDS_MASK
 0x200000u

	)

19273 
	#USBHS_PORTSC1_WKDS_SHIFT
 21

	)

19274 
	#USBHS_PORTSC1_WKOC_MASK
 0x400000u

	)

19275 
	#USBHS_PORTSC1_WKOC_SHIFT
 22

	)

19276 
	#USBHS_PORTSC1_PHCD_MASK
 0x800000u

	)

19277 
	#USBHS_PORTSC1_PHCD_SHIFT
 23

	)

19278 
	#USBHS_PORTSC1_PFSC_MASK
 0x1000000u

	)

19279 
	#USBHS_PORTSC1_PFSC_SHIFT
 24

	)

19280 
	#USBHS_PORTSC1_PSPD_MASK
 0xC000000u

	)

19281 
	#USBHS_PORTSC1_PSPD_SHIFT
 26

	)

19282 
	#USBHS_PORTSC1_PSPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PSPD_SHIFT
))&
USBHS_PORTSC1_PSPD_MASK
)

	)

19283 
	#USBHS_PORTSC1_PTS_MASK
 0xC0000000u

	)

19284 
	#USBHS_PORTSC1_PTS_SHIFT
 30

	)

19285 
	#USBHS_PORTSC1_PTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PTS_SHIFT
))&
USBHS_PORTSC1_PTS_MASK
)

	)

19287 
	#USBHS_OTGSC_VD_MASK
 0x1u

	)

19288 
	#USBHS_OTGSC_VD_SHIFT
 0

	)

19289 
	#USBHS_OTGSC_VC_MASK
 0x2u

	)

19290 
	#USBHS_OTGSC_VC_SHIFT
 1

	)

19291 
	#USBHS_OTGSC_HAAR_MASK
 0x4u

	)

19292 
	#USBHS_OTGSC_HAAR_SHIFT
 2

	)

19293 
	#USBHS_OTGSC_OT_MASK
 0x8u

	)

19294 
	#USBHS_OTGSC_OT_SHIFT
 3

	)

19295 
	#USBHS_OTGSC_DP_MASK
 0x10u

	)

19296 
	#USBHS_OTGSC_DP_SHIFT
 4

	)

19297 
	#USBHS_OTGSC_IDPU_MASK
 0x20u

	)

19298 
	#USBHS_OTGSC_IDPU_SHIFT
 5

	)

19299 
	#USBHS_OTGSC_HABA_MASK
 0x80u

	)

19300 
	#USBHS_OTGSC_HABA_SHIFT
 7

	)

19301 
	#USBHS_OTGSC_ID_MASK
 0x100u

	)

19302 
	#USBHS_OTGSC_ID_SHIFT
 8

	)

19303 
	#USBHS_OTGSC_AVV_MASK
 0x200u

	)

19304 
	#USBHS_OTGSC_AVV_SHIFT
 9

	)

19305 
	#USBHS_OTGSC_ASV_MASK
 0x400u

	)

19306 
	#USBHS_OTGSC_ASV_SHIFT
 10

	)

19307 
	#USBHS_OTGSC_BSV_MASK
 0x800u

	)

19308 
	#USBHS_OTGSC_BSV_SHIFT
 11

	)

19309 
	#USBHS_OTGSC_BSE_MASK
 0x1000u

	)

19310 
	#USBHS_OTGSC_BSE_SHIFT
 12

	)

19311 
	#USBHS_OTGSC_MST_MASK
 0x2000u

	)

19312 
	#USBHS_OTGSC_MST_SHIFT
 13

	)

19313 
	#USBHS_OTGSC_DPS_MASK
 0x4000u

	)

19314 
	#USBHS_OTGSC_DPS_SHIFT
 14

	)

19315 
	#USBHS_OTGSC_IDIS_MASK
 0x10000u

	)

19316 
	#USBHS_OTGSC_IDIS_SHIFT
 16

	)

19317 
	#USBHS_OTGSC_AVVIS_MASK
 0x20000u

	)

19318 
	#USBHS_OTGSC_AVVIS_SHIFT
 17

	)

19319 
	#USBHS_OTGSC_ASVIS_MASK
 0x40000u

	)

19320 
	#USBHS_OTGSC_ASVIS_SHIFT
 18

	)

19321 
	#USBHS_OTGSC_BSVIS_MASK
 0x80000u

	)

19322 
	#USBHS_OTGSC_BSVIS_SHIFT
 19

	)

19323 
	#USBHS_OTGSC_BSEIS_MASK
 0x100000u

	)

19324 
	#USBHS_OTGSC_BSEIS_SHIFT
 20

	)

19325 
	#USBHS_OTGSC_MSS_MASK
 0x200000u

	)

19326 
	#USBHS_OTGSC_MSS_SHIFT
 21

	)

19327 
	#USBHS_OTGSC_DPIS_MASK
 0x400000u

	)

19328 
	#USBHS_OTGSC_DPIS_SHIFT
 22

	)

19329 
	#USBHS_OTGSC_IDIE_MASK
 0x1000000u

	)

19330 
	#USBHS_OTGSC_IDIE_SHIFT
 24

	)

19331 
	#USBHS_OTGSC_AVVIE_MASK
 0x2000000u

	)

19332 
	#USBHS_OTGSC_AVVIE_SHIFT
 25

	)

19333 
	#USBHS_OTGSC_ASVIE_MASK
 0x4000000u

	)

19334 
	#USBHS_OTGSC_ASVIE_SHIFT
 26

	)

19335 
	#USBHS_OTGSC_BSVIE_MASK
 0x8000000u

	)

19336 
	#USBHS_OTGSC_BSVIE_SHIFT
 27

	)

19337 
	#USBHS_OTGSC_BSEIE_MASK
 0x10000000u

	)

19338 
	#USBHS_OTGSC_BSEIE_SHIFT
 28

	)

19339 
	#USBHS_OTGSC_MSE_MASK
 0x20000000u

	)

19340 
	#USBHS_OTGSC_MSE_SHIFT
 29

	)

19341 
	#USBHS_OTGSC_DPIE_MASK
 0x40000000u

	)

19342 
	#USBHS_OTGSC_DPIE_SHIFT
 30

	)

19344 
	#USBHS_USBMODE_CM_MASK
 0x3u

	)

19345 
	#USBHS_USBMODE_CM_SHIFT
 0

	)

19346 
	#USBHS_USBMODE_CM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBMODE_CM_SHIFT
))&
USBHS_USBMODE_CM_MASK
)

	)

19347 
	#USBHS_USBMODE_ES_MASK
 0x4u

	)

19348 
	#USBHS_USBMODE_ES_SHIFT
 2

	)

19349 
	#USBHS_USBMODE_SLOM_MASK
 0x8u

	)

19350 
	#USBHS_USBMODE_SLOM_SHIFT
 3

	)

19351 
	#USBHS_USBMODE_SDIS_MASK
 0x10u

	)

19352 
	#USBHS_USBMODE_SDIS_SHIFT
 4

	)

19353 
	#USBHS_USBMODE_TXHSD_MASK
 0x7000u

	)

19354 
	#USBHS_USBMODE_TXHSD_SHIFT
 12

	)

19355 
	#USBHS_USBMODE_TXHSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBMODE_TXHSD_SHIFT
))&
USBHS_USBMODE_TXHSD_MASK
)

	)

19357 
	#USBHS_EPSETUPSR_EPSETUPSTAT_MASK
 0xFu

	)

19358 
	#USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
 0

	)

19359 
	#USBHS_EPSETUPSR_EPSETUPSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
))&
USBHS_EPSETUPSR_EPSETUPSTAT_MASK
)

	)

19361 
	#USBHS_EPPRIME_PERB_MASK
 0xFu

	)

19362 
	#USBHS_EPPRIME_PERB_SHIFT
 0

	)

19363 
	#USBHS_EPPRIME_PERB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPPRIME_PERB_SHIFT
))&
USBHS_EPPRIME_PERB_MASK
)

	)

19364 
	#USBHS_EPPRIME_PETB_MASK
 0xF0000u

	)

19365 
	#USBHS_EPPRIME_PETB_SHIFT
 16

	)

19366 
	#USBHS_EPPRIME_PETB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPPRIME_PETB_SHIFT
))&
USBHS_EPPRIME_PETB_MASK
)

	)

19368 
	#USBHS_EPFLUSH_FERB_MASK
 0xFu

	)

19369 
	#USBHS_EPFLUSH_FERB_SHIFT
 0

	)

19370 
	#USBHS_EPFLUSH_FERB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPFLUSH_FERB_SHIFT
))&
USBHS_EPFLUSH_FERB_MASK
)

	)

19371 
	#USBHS_EPFLUSH_FETB_MASK
 0xF0000u

	)

19372 
	#USBHS_EPFLUSH_FETB_SHIFT
 16

	)

19373 
	#USBHS_EPFLUSH_FETB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPFLUSH_FETB_SHIFT
))&
USBHS_EPFLUSH_FETB_MASK
)

	)

19375 
	#USBHS_EPSR_ERBR_MASK
 0xFu

	)

19376 
	#USBHS_EPSR_ERBR_SHIFT
 0

	)

19377 
	#USBHS_EPSR_ERBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSR_ERBR_SHIFT
))&
USBHS_EPSR_ERBR_MASK
)

	)

19378 
	#USBHS_EPSR_ETBR_MASK
 0xF0000u

	)

19379 
	#USBHS_EPSR_ETBR_SHIFT
 16

	)

19380 
	#USBHS_EPSR_ETBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSR_ETBR_SHIFT
))&
USBHS_EPSR_ETBR_MASK
)

	)

19382 
	#USBHS_EPCOMPLETE_ERCE_MASK
 0xFu

	)

19383 
	#USBHS_EPCOMPLETE_ERCE_SHIFT
 0

	)

19384 
	#USBHS_EPCOMPLETE_ERCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCOMPLETE_ERCE_SHIFT
))&
USBHS_EPCOMPLETE_ERCE_MASK
)

	)

19385 
	#USBHS_EPCOMPLETE_ETCE_MASK
 0xF0000u

	)

19386 
	#USBHS_EPCOMPLETE_ETCE_SHIFT
 16

	)

19387 
	#USBHS_EPCOMPLETE_ETCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCOMPLETE_ETCE_SHIFT
))&
USBHS_EPCOMPLETE_ETCE_MASK
)

	)

19389 
	#USBHS_EPCR0_RXS_MASK
 0x1u

	)

19390 
	#USBHS_EPCR0_RXS_SHIFT
 0

	)

19391 
	#USBHS_EPCR0_RXT_MASK
 0xCu

	)

19392 
	#USBHS_EPCR0_RXT_SHIFT
 2

	)

19393 
	#USBHS_EPCR0_RXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR0_RXT_SHIFT
))&
USBHS_EPCR0_RXT_MASK
)

	)

19394 
	#USBHS_EPCR0_RXE_MASK
 0x80u

	)

19395 
	#USBHS_EPCR0_RXE_SHIFT
 7

	)

19396 
	#USBHS_EPCR0_TXS_MASK
 0x10000u

	)

19397 
	#USBHS_EPCR0_TXS_SHIFT
 16

	)

19398 
	#USBHS_EPCR0_TXT_MASK
 0xC0000u

	)

19399 
	#USBHS_EPCR0_TXT_SHIFT
 18

	)

19400 
	#USBHS_EPCR0_TXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR0_TXT_SHIFT
))&
USBHS_EPCR0_TXT_MASK
)

	)

19401 
	#USBHS_EPCR0_TXE_MASK
 0x800000u

	)

19402 
	#USBHS_EPCR0_TXE_SHIFT
 23

	)

19404 
	#USBHS_EPCR_RXS_MASK
 0x1u

	)

19405 
	#USBHS_EPCR_RXS_SHIFT
 0

	)

19406 
	#USBHS_EPCR_RXD_MASK
 0x2u

	)

19407 
	#USBHS_EPCR_RXD_SHIFT
 1

	)

19408 
	#USBHS_EPCR_RXT_MASK
 0xCu

	)

19409 
	#USBHS_EPCR_RXT_SHIFT
 2

	)

19410 
	#USBHS_EPCR_RXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR_RXT_SHIFT
))&
USBHS_EPCR_RXT_MASK
)

	)

19411 
	#USBHS_EPCR_RXI_MASK
 0x20u

	)

19412 
	#USBHS_EPCR_RXI_SHIFT
 5

	)

19413 
	#USBHS_EPCR_RXR_MASK
 0x40u

	)

19414 
	#USBHS_EPCR_RXR_SHIFT
 6

	)

19415 
	#USBHS_EPCR_RXE_MASK
 0x80u

	)

19416 
	#USBHS_EPCR_RXE_SHIFT
 7

	)

19417 
	#USBHS_EPCR_TXS_MASK
 0x10000u

	)

19418 
	#USBHS_EPCR_TXS_SHIFT
 16

	)

19419 
	#USBHS_EPCR_TXD_MASK
 0x20000u

	)

19420 
	#USBHS_EPCR_TXD_SHIFT
 17

	)

19421 
	#USBHS_EPCR_TXT_MASK
 0xC0000u

	)

19422 
	#USBHS_EPCR_TXT_SHIFT
 18

	)

19423 
	#USBHS_EPCR_TXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR_TXT_SHIFT
))&
USBHS_EPCR_TXT_MASK
)

	)

19424 
	#USBHS_EPCR_TXI_MASK
 0x200000u

	)

19425 
	#USBHS_EPCR_TXI_SHIFT
 21

	)

19426 
	#USBHS_EPCR_TXR_MASK
 0x400000u

	)

19427 
	#USBHS_EPCR_TXR_SHIFT
 22

	)

19428 
	#USBHS_EPCR_TXE_MASK
 0x800000u

	)

19429 
	#USBHS_EPCR_TXE_SHIFT
 23

	)

19431 
	#USBHS_USBGENCTRL_WU_IE_MASK
 0x1u

	)

19432 
	#USBHS_USBGENCTRL_WU_IE_SHIFT
 0

	)

19433 
	#USBHS_USBGENCTRL_WU_ULPI_EN_MASK
 0x2u

	)

19434 
	#USBHS_USBGENCTRL_WU_ULPI_EN_SHIFT
 1

	)

19435 
	#USBHS_USBGENCTRL_WU_INT_CLR_MASK
 0x20u

	)

19436 
	#USBHS_USBGENCTRL_WU_INT_CLR_SHIFT
 5

	)

19445 
	#USBHS_BASE_PTR
 ((
USBHS_MemM­PŒ
)0x40034000u)

	)

19447 
	#USBHS_BASE_PTRS
 { 
USBHS_BASE_PTR
 }

	)

19461 
	#USBHS_ID
 
	`USBHS_ID_REG
(
USBHS_BASE_PTR
)

	)

19462 
	#USBHS_HWGENERAL
 
	`USBHS_HWGENERAL_REG
(
USBHS_BASE_PTR
)

	)

19463 
	#USBHS_HWHOST
 
	`USBHS_HWHOST_REG
(
USBHS_BASE_PTR
)

	)

19464 
	#USBHS_HWDEVICE
 
	`USBHS_HWDEVICE_REG
(
USBHS_BASE_PTR
)

	)

19465 
	#USBHS_HWTXBUF
 
	`USBHS_HWTXBUF_REG
(
USBHS_BASE_PTR
)

	)

19466 
	#USBHS_HWRXBUF
 
	`USBHS_HWRXBUF_REG
(
USBHS_BASE_PTR
)

	)

19467 
	#USBHS_GPTIMER0LD
 
	`USBHS_GPTIMER0LD_REG
(
USBHS_BASE_PTR
)

	)

19468 
	#USBHS_GPTIMER0CTL
 
	`USBHS_GPTIMER0CTL_REG
(
USBHS_BASE_PTR
)

	)

19469 
	#USBHS_GPTIMER1LD
 
	`USBHS_GPTIMER1LD_REG
(
USBHS_BASE_PTR
)

	)

19470 
	#USBHS_GPTIMER1CTL
 
	`USBHS_GPTIMER1CTL_REG
(
USBHS_BASE_PTR
)

	)

19471 
	#USBHS_USB_SBUSCFG
 
	`USBHS_USB_SBUSCFG_REG
(
USBHS_BASE_PTR
)

	)

19472 
	#USBHS_HCIVERSION
 
	`USBHS_HCIVERSION_REG
(
USBHS_BASE_PTR
)

	)

19473 
	#USBHS_HCSPARAMS
 
	`USBHS_HCSPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19474 
	#USBHS_HCCPARAMS
 
	`USBHS_HCCPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19475 
	#USBHS_DCIVERSION
 
	`USBHS_DCIVERSION_REG
(
USBHS_BASE_PTR
)

	)

19476 
	#USBHS_DCCPARAMS
 
	`USBHS_DCCPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19477 
	#USBHS_USBCMD
 
	`USBHS_USBCMD_REG
(
USBHS_BASE_PTR
)

	)

19478 
	#USBHS_USBSTS
 
	`USBHS_USBSTS_REG
(
USBHS_BASE_PTR
)

	)

19479 
	#USBHS_USBINTR
 
	`USBHS_USBINTR_REG
(
USBHS_BASE_PTR
)

	)

19480 
	#USBHS_FRINDEX
 
	`USBHS_FRINDEX_REG
(
USBHS_BASE_PTR
)

	)

19481 
	#USBHS_DEVICEADDR
 
	`USBHS_DEVICEADDR_REG
(
USBHS_BASE_PTR
)

	)

19482 
	#USBHS_PERIODICLISTBASE
 
	`USBHS_PERIODICLISTBASE_REG
(
USBHS_BASE_PTR
)

	)

19483 
	#USBHS_ASYNCLISTADDR
 
	`USBHS_ASYNCLISTADDR_REG
(
USBHS_BASE_PTR
)

	)

19484 
	#USBHS_EPLISTADDR
 
	`USBHS_EPLISTADDR_REG
(
USBHS_BASE_PTR
)

	)

19485 
	#USBHS_TTCTRL
 
	`USBHS_TTCTRL_REG
(
USBHS_BASE_PTR
)

	)

19486 
	#USBHS_BURSTSIZE
 
	`USBHS_BURSTSIZE_REG
(
USBHS_BASE_PTR
)

	)

19487 
	#USBHS_TXFILLTUNING
 
	`USBHS_TXFILLTUNING_REG
(
USBHS_BASE_PTR
)

	)

19488 
	#USBHS_ULPI_VIEWPORT
 
	`USBHS_ULPI_VIEWPORT_REG
(
USBHS_BASE_PTR
)

	)

19489 
	#USBHS_ENDPTNAK
 
	`USBHS_ENDPTNAK_REG
(
USBHS_BASE_PTR
)

	)

19490 
	#USBHS_ENDPTNAKEN
 
	`USBHS_ENDPTNAKEN_REG
(
USBHS_BASE_PTR
)

	)

19491 
	#USBHS_CONFIGFLAG
 
	`USBHS_CONFIGFLAG_REG
(
USBHS_BASE_PTR
)

	)

19492 
	#USBHS_PORTSC1
 
	`USBHS_PORTSC1_REG
(
USBHS_BASE_PTR
)

	)

19493 
	#USBHS_OTGSC
 
	`USBHS_OTGSC_REG
(
USBHS_BASE_PTR
)

	)

19494 
	#USBHS_USBMODE
 
	`USBHS_USBMODE_REG
(
USBHS_BASE_PTR
)

	)

19495 
	#USBHS_EPSETUPSR
 
	`USBHS_EPSETUPSR_REG
(
USBHS_BASE_PTR
)

	)

19496 
	#USBHS_EPPRIME
 
	`USBHS_EPPRIME_REG
(
USBHS_BASE_PTR
)

	)

19497 
	#USBHS_EPFLUSH
 
	`USBHS_EPFLUSH_REG
(
USBHS_BASE_PTR
)

	)

19498 
	#USBHS_EPSR
 
	`USBHS_EPSR_REG
(
USBHS_BASE_PTR
)

	)

19499 
	#USBHS_EPCOMPLETE
 
	`USBHS_EPCOMPLETE_REG
(
USBHS_BASE_PTR
)

	)

19500 
	#USBHS_EPCR0
 
	`USBHS_EPCR0_REG
(
USBHS_BASE_PTR
)

	)

19501 
	#USBHS_EPCR1
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,0)

	)

19502 
	#USBHS_EPCR2
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,1)

	)

19503 
	#USBHS_EPCR3
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,2)

	)

19504 
	#USBHS_USBGENCTRL
 
	`USBHS_USBGENCTRL_REG
(
USBHS_BASE_PTR
)

	)

19507 
	#USBHS_EPCR
(
šdex
è
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,šdex)

	)

19529 
	sVREF_MemM­
 {

19530 
ušt8_t
 
	mTRM
;

19531 
ušt8_t
 
	mSC
;

19532 } vÞ©ž*
	tVREF_MemM­PŒ
;

19545 
	#VREF_TRM_REG
(
ba£
è((ba£)->
TRM
)

	)

19546 
	#VREF_SC_REG
(
ba£
è((ba£)->
SC
)

	)

19563 
	#VREF_TRM_TRIM_MASK
 0x3Fu

	)

19564 
	#VREF_TRM_TRIM_SHIFT
 0

	)

19565 
	#VREF_TRM_TRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
VREF_TRM_TRIM_SHIFT
))&
VREF_TRM_TRIM_MASK
)

	)

19567 
	#VREF_SC_MODE_LV_MASK
 0x3u

	)

19568 
	#VREF_SC_MODE_LV_SHIFT
 0

	)

19569 
	#VREF_SC_MODE_LV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
VREF_SC_MODE_LV_SHIFT
))&
VREF_SC_MODE_LV_MASK
)

	)

19570 
	#VREF_SC_VREFST_MASK
 0x4u

	)

19571 
	#VREF_SC_VREFST_SHIFT
 2

	)

19572 
	#VREF_SC_REGEN_MASK
 0x40u

	)

19573 
	#VREF_SC_REGEN_SHIFT
 6

	)

19574 
	#VREF_SC_VREFEN_MASK
 0x80u

	)

19575 
	#VREF_SC_VREFEN_SHIFT
 7

	)

19584 
	#VREF_BASE_PTR
 ((
VREF_MemM­PŒ
)0x40074000u)

	)

19586 
	#VREF_BASE_PTRS
 { 
VREF_BASE_PTR
 }

	)

19600 
	#VREF_TRM
 
	`VREF_TRM_REG
(
VREF_BASE_PTR
)

	)

19601 
	#VREF_SC
 
	`VREF_SC_REG
(
VREF_BASE_PTR
)

	)

19623 
	sWDOG_MemM­
 {

19624 
ušt16_t
 
	mSTCTRLH
;

19625 
ušt16_t
 
	mSTCTRLL
;

19626 
ušt16_t
 
	mTOVALH
;

19627 
ušt16_t
 
	mTOVALL
;

19628 
ušt16_t
 
	mWINH
;

19629 
ušt16_t
 
	mWINL
;

19630 
ušt16_t
 
	mREFRESH
;

19631 
ušt16_t
 
	mUNLOCK
;

19632 
ušt16_t
 
	mTMROUTH
;

19633 
ušt16_t
 
	mTMROUTL
;

19634 
ušt16_t
 
	mRSTCNT
;

19635 
ušt16_t
 
	mPRESC
;

19636 } vÞ©ž*
	tWDOG_MemM­PŒ
;

19649 
	#WDOG_STCTRLH_REG
(
ba£
è((ba£)->
STCTRLH
)

	)

19650 
	#WDOG_STCTRLL_REG
(
ba£
è((ba£)->
STCTRLL
)

	)

19651 
	#WDOG_TOVALH_REG
(
ba£
è((ba£)->
TOVALH
)

	)

19652 
	#WDOG_TOVALL_REG
(
ba£
è((ba£)->
TOVALL
)

	)

19653 
	#WDOG_WINH_REG
(
ba£
è((ba£)->
WINH
)

	)

19654 
	#WDOG_WINL_REG
(
ba£
è((ba£)->
WINL
)

	)

19655 
	#WDOG_REFRESH_REG
(
ba£
è((ba£)->
REFRESH
)

	)

19656 
	#WDOG_UNLOCK_REG
(
ba£
è((ba£)->
UNLOCK
)

	)

19657 
	#WDOG_TMROUTH_REG
(
ba£
è((ba£)->
TMROUTH
)

	)

19658 
	#WDOG_TMROUTL_REG
(
ba£
è((ba£)->
TMROUTL
)

	)

19659 
	#WDOG_RSTCNT_REG
(
ba£
è((ba£)->
RSTCNT
)

	)

19660 
	#WDOG_PRESC_REG
(
ba£
è((ba£)->
PRESC
)

	)

19677 
	#WDOG_STCTRLH_WDOGEN_MASK
 0x1u

	)

19678 
	#WDOG_STCTRLH_WDOGEN_SHIFT
 0

	)

19679 
	#WDOG_STCTRLH_CLKSRC_MASK
 0x2u

	)

19680 
	#WDOG_STCTRLH_CLKSRC_SHIFT
 1

	)

19681 
	#WDOG_STCTRLH_IRQRSTEN_MASK
 0x4u

	)

19682 
	#WDOG_STCTRLH_IRQRSTEN_SHIFT
 2

	)

19683 
	#WDOG_STCTRLH_WINEN_MASK
 0x8u

	)

19684 
	#WDOG_STCTRLH_WINEN_SHIFT
 3

	)

19685 
	#WDOG_STCTRLH_ALLOWUPDATE_MASK
 0x10u

	)

19686 
	#WDOG_STCTRLH_ALLOWUPDATE_SHIFT
 4

	)

19687 
	#WDOG_STCTRLH_DBGEN_MASK
 0x20u

	)

19688 
	#WDOG_STCTRLH_DBGEN_SHIFT
 5

	)

19689 
	#WDOG_STCTRLH_STOPEN_MASK
 0x40u

	)

19690 
	#WDOG_STCTRLH_STOPEN_SHIFT
 6

	)

19691 
	#WDOG_STCTRLH_WAITEN_MASK
 0x80u

	)

19692 
	#WDOG_STCTRLH_WAITEN_SHIFT
 7

	)

19693 
	#WDOG_STCTRLH_TESTWDOG_MASK
 0x400u

	)

19694 
	#WDOG_STCTRLH_TESTWDOG_SHIFT
 10

	)

19695 
	#WDOG_STCTRLH_TESTSEL_MASK
 0x800u

	)

19696 
	#WDOG_STCTRLH_TESTSEL_SHIFT
 11

	)

19697 
	#WDOG_STCTRLH_BYTESEL_MASK
 0x3000u

	)

19698 
	#WDOG_STCTRLH_BYTESEL_SHIFT
 12

	)

19699 
	#WDOG_STCTRLH_BYTESEL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_STCTRLH_BYTESEL_SHIFT
))&
WDOG_STCTRLH_BYTESEL_MASK
)

	)

19700 
	#WDOG_STCTRLH_DISTESTWDOG_MASK
 0x4000u

	)

19701 
	#WDOG_STCTRLH_DISTESTWDOG_SHIFT
 14

	)

19703 
	#WDOG_STCTRLL_INTFLG_MASK
 0x8000u

	)

19704 
	#WDOG_STCTRLL_INTFLG_SHIFT
 15

	)

19706 
	#WDOG_TOVALH_TOVALHIGH_MASK
 0xFFFFu

	)

19707 
	#WDOG_TOVALH_TOVALHIGH_SHIFT
 0

	)

19708 
	#WDOG_TOVALH_TOVALHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TOVALH_TOVALHIGH_SHIFT
))&
WDOG_TOVALH_TOVALHIGH_MASK
)

	)

19710 
	#WDOG_TOVALL_TOVALLOW_MASK
 0xFFFFu

	)

19711 
	#WDOG_TOVALL_TOVALLOW_SHIFT
 0

	)

19712 
	#WDOG_TOVALL_TOVALLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TOVALL_TOVALLOW_SHIFT
))&
WDOG_TOVALL_TOVALLOW_MASK
)

	)

19714 
	#WDOG_WINH_WINHIGH_MASK
 0xFFFFu

	)

19715 
	#WDOG_WINH_WINHIGH_SHIFT
 0

	)

19716 
	#WDOG_WINH_WINHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_WINH_WINHIGH_SHIFT
))&
WDOG_WINH_WINHIGH_MASK
)

	)

19718 
	#WDOG_WINL_WINLOW_MASK
 0xFFFFu

	)

19719 
	#WDOG_WINL_WINLOW_SHIFT
 0

	)

19720 
	#WDOG_WINL_WINLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_WINL_WINLOW_SHIFT
))&
WDOG_WINL_WINLOW_MASK
)

	)

19722 
	#WDOG_REFRESH_WDOGREFRESH_MASK
 0xFFFFu

	)

19723 
	#WDOG_REFRESH_WDOGREFRESH_SHIFT
 0

	)

19724 
	#WDOG_REFRESH_WDOGREFRESH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_REFRESH_WDOGREFRESH_SHIFT
))&
WDOG_REFRESH_WDOGREFRESH_MASK
)

	)

19726 
	#WDOG_UNLOCK_WDOGUNLOCK_MASK
 0xFFFFu

	)

19727 
	#WDOG_UNLOCK_WDOGUNLOCK_SHIFT
 0

	)

19728 
	#WDOG_UNLOCK_WDOGUNLOCK
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_UNLOCK_WDOGUNLOCK_SHIFT
))&
WDOG_UNLOCK_WDOGUNLOCK_MASK
)

	)

19730 
	#WDOG_TMROUTH_TIMEROUTHIGH_MASK
 0xFFFFu

	)

19731 
	#WDOG_TMROUTH_TIMEROUTHIGH_SHIFT
 0

	)

19732 
	#WDOG_TMROUTH_TIMEROUTHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TMROUTH_TIMEROUTHIGH_SHIFT
))&
WDOG_TMROUTH_TIMEROUTHIGH_MASK
)

	)

19734 
	#WDOG_TMROUTL_TIMEROUTLOW_MASK
 0xFFFFu

	)

19735 
	#WDOG_TMROUTL_TIMEROUTLOW_SHIFT
 0

	)

19736 
	#WDOG_TMROUTL_TIMEROUTLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TMROUTL_TIMEROUTLOW_SHIFT
))&
WDOG_TMROUTL_TIMEROUTLOW_MASK
)

	)

19738 
	#WDOG_RSTCNT_RSTCNT_MASK
 0xFFFFu

	)

19739 
	#WDOG_RSTCNT_RSTCNT_SHIFT
 0

	)

19740 
	#WDOG_RSTCNT_RSTCNT
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_RSTCNT_RSTCNT_SHIFT
))&
WDOG_RSTCNT_RSTCNT_MASK
)

	)

19742 
	#WDOG_PRESC_PRESCVAL_MASK
 0x700u

	)

19743 
	#WDOG_PRESC_PRESCVAL_SHIFT
 8

	)

19744 
	#WDOG_PRESC_PRESCVAL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_PRESC_PRESCVAL_SHIFT
))&
WDOG_PRESC_PRESCVAL_MASK
)

	)

19753 
	#WDOG_BASE_PTR
 ((
WDOG_MemM­PŒ
)0x40052000u)

	)

19755 
	#WDOG_BASE_PTRS
 { 
WDOG_BASE_PTR
 }

	)

19769 
	#WDOG_STCTRLH
 
	`WDOG_STCTRLH_REG
(
WDOG_BASE_PTR
)

	)

19770 
	#WDOG_STCTRLL
 
	`WDOG_STCTRLL_REG
(
WDOG_BASE_PTR
)

	)

19771 
	#WDOG_TOVALH
 
	`WDOG_TOVALH_REG
(
WDOG_BASE_PTR
)

	)

19772 
	#WDOG_TOVALL
 
	`WDOG_TOVALL_REG
(
WDOG_BASE_PTR
)

	)

19773 
	#WDOG_WINH
 
	`WDOG_WINH_REG
(
WDOG_BASE_PTR
)

	)

19774 
	#WDOG_WINL
 
	`WDOG_WINL_REG
(
WDOG_BASE_PTR
)

	)

19775 
	#WDOG_REFRESH
 
	`WDOG_REFRESH_REG
(
WDOG_BASE_PTR
)

	)

19776 
	#WDOG_UNLOCK
 
	`WDOG_UNLOCK_REG
(
WDOG_BASE_PTR
)

	)

19777 
	#WDOG_TMROUTH
 
	`WDOG_TMROUTH_REG
(
WDOG_BASE_PTR
)

	)

19778 
	#WDOG_TMROUTL
 
	`WDOG_TMROUTL_REG
(
WDOG_BASE_PTR
)

	)

19779 
	#WDOG_RSTCNT
 
	`WDOG_RSTCNT_REG
(
WDOG_BASE_PTR
)

	)

19780 
	#WDOG_PRESC
 
	`WDOG_PRESC_REG
(
WDOG_BASE_PTR
)

	)

19796 #ià
defšed
(
__ARMCC_VERSION
)

19797 #´agm¨
pÝ


19798 #–ià
defšed
(
__CWCC__
)

19799 #´agm¨
pÝ


19800 #–ià
defšed
(
__GNUC__
)

19802 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

19803 #´agm¨
Ïnguage
=

19805 #”rÜ 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


19822 
	#PDB0_PO0EN
 
PDB0_POEN


	)

19823 
	#PMC_REGSC_BGEN_MASK
 0x10u

	)

19824 
	#PMC_REGSC_BGEN_SHIFT
 4

	)

19825 
	#SIM_SCGC4_IIC2_MASK
 
SIM_SCGC4_IIC0_MASK


	)

19826 
	#SIM_SCGC4_IIC2_SHIFT
 
SIM_SCGC4_IIC0_SHIFT


	)

19827 
	#SIM_SCGC6_FTFE_MASK
 0x1u

	)

19828 
	#SIM_SCGC6_FTFE_SHIFT
 0

	)

19829 
	#SIM_SCGC7_PFLEXNVM_MASK
 0x4u

	)

19830 
	#SIM_SCGC7_PFLEXNVM_SHIFT
 2

	)

19831 
	#LCDC_LSR_GWLPM_MASK
 0x10000000u

	)

19832 
	#LCDC_LSR_GWLPM_SHIFT
 28

	)

19833 
	#LCDC_LIER_ERR_RES_EN_MASK
 0x4u

	)

19834 
	#LCDC_LIER_ERR_RES_EN_SHIFT
 2

	)

19835 
	#LCDC_LIER_GW_ERR_RES_EN_MASK
 0x40u

	)

19836 
	#LCDC_LIER_GW_ERR_RES_EN_SHIFT
 6

	)

19837 
	#LCDC_LISR_ERR_RES_MASK
 0x4u

	)

19838 
	#LCDC_LISR_ERR_RES_SHIFT
 2

	)

19839 
	#LCDC_LISR_GW_ERR_RES_MASK
 0x40u

	)

19840 
	#LCDC_LISR_GW_ERR_RES_SHIFT
 6

	)

19849 #ià(
MCU_MEM_MAP_VERSION
 != 0x0100u)

19850 #ià(!
defšed
(
MCU_MEM_MAP_SUPPRESS_VERSION_WARNING
))

19851 #w¬nšg 
Th”e
 
¬e
 
šþuded
 
two
 
nÙ
 
com·tibË
 
v”siÚs
 
of
 
memÜy
 
m­s
. 
PËa£
 
check
 
possibË
 
difã»nûs
.

	@Project_Headers/derivative.h

7 
	~<MK70F12.h
>

	@Project_Settings/Startup_Code/__arm_end.c

21 
	~<ªsi_·rms.h
>

22 
	~<CWCPlusLib.h
>

24 
	g_EWL_BEGIN_EXTERN_C


26 #ià
defšed
(
__SEMIHOSTING
)

27 
sys_ex™
(
¡©us
);

34 
	$_Ex™Proûss
(
¡©us
è
_EWL_WEAK
;

35 
	$_Ex™Proûss
(
¡©us
)

37 #ià
	`defšed
(
__SEMIHOSTING
)

38 
	`sys_ex™
(
¡©us
);

41 
	}
}

	@Project_Settings/Startup_Code/__arm_start.c

25 
	~<¡ršg.h
>

27 
	~<¡dlib.h
>

29 
	~<ruÁime_cÚfigu¿tiÚ.h
>

33 
	g_EWL_BEGIN_EXTERN_C


37 #ià
SUPPORT_SEMIHOST_ARGC_ARGV


39 
	#__MAX_CMDLINE_ARGS
 10

	)

41 *
	g¬gv
[
__MAX_CMDLINE_ARGS
] = { 0 };

45 *
	g¬gv
[] = { 0 };

51 #ià
__GNUC__


53 
	#__ÿÎ_¡©ic_š™Ÿliz”s
 
__š™_ýp


	)

57 #ià
SUPPORT_SEMIHOST_ARGC_ARGV


59 
__¬gc_¬gv
(, **);

65 
__ÿÎ_¡©ic_š™Ÿliz”s
();

67 
maš
(, **);

71 #ifdeà
__VFPV4__


73 
__å_š™
();

79 
__š™_»gi¡”s
();

81 
__š™_h¬dw¬e
();

83 
__š™_u£r
();

87 #ià
defšed
(
__APCS_ROPI
)

89 
__š™_pic
();

95 #ià
defšed
(
__APCS_RWPI
)

97 
__š™_pid
();

103 #ià
defšed
(
__APCS_ROPI
è|| defšed(
__APCS_RWPI
)

105 
__lßd_¡©ic_ba£
();

111 #ià
defšed
(
__SEMIHOSTING
)

113 
	$__š™_£miho¡
(è
_EWL_WEAK
;

119 #ià
SUPPORT_ROM_TO_RAM


121 
	`__cÝy_rom_£ùiÚs_to_¿m
();

123 
__S_romp
[];

129 
	$z”o_fžl_bss
()

133 
__START_BSS
[];

135 
__END_BSS
[];

139 
	`mem£t
(
__START_BSS
, 0, (
__END_BSS
 - __START_BSS));

141 
	}
}

145 #iâdeà
__thumb


147 #”rÜ 
Thumb
 
¡¬tup


155 
	$__Ÿr_´og¿m_¡¬t
(è
_EWL_NAKED
;

157 
	`__thumb_¡¬tup
();

159 
	$__Ÿr_´og¿m_¡¬t
()

163 
	`__thumb_¡¬tup
();

165 
	}
}

171 
	$__thumb_¡¬tup
(è
_EWL_NAKED
;

173 
	$__thumb_¡¬tup
()

179 
	`__š™_»gi¡”s
();

185 
	`__š™_h¬dw¬e
();

191 #ià
	`defšed
(
__APCS_ROPI
è|| defšed(
__APCS_RWPI
)

195 
	`__lßd_¡©ic_ba£
();

199 #ià
	`defšed
(
__APCS_RWPI
)

207 
	`__š™_pid
();

211 #ià
	`defšed
(
__APCS_ROPI
)

217 
	`__š™_pic
();

223 
	`z”o_fžl_bss
();

227 #ià
SUPPORT_ROM_TO_RAM


229 ià(
__S_romp
 != 0L)

231 
	`__cÝy_rom_£ùiÚs_to_¿m
();

241 #ifdeà
__VFPV4__


243 
	`__å_š™
();

251 
	`__ÿÎ_¡©ic_š™Ÿliz”s
();

257 
	`__š™_u£r
();

261 #ià
	`defšed
(
__SEMIHOSTING
)

265 
	`__š™_£miho¡
();

273 #ià
SUPPORT_SEMIHOST_ARGC_ARGV


275 
	`ex™
(
	`maš
(
	`__¬gc_¬gv
(
__MAX_CMDLINE_ARGS
, 
¬gv
),‡rgv));

279 
	`ex™
(
	`maš
(0, 
¬gv
));

291 
	}
}

295 
	g_EWL_END_EXTERN_C


	@Project_Settings/Startup_Code/kinetis_sysinit.c

7 
	~"kš‘is_sysš™.h
"

8 
	~"d”iv©ive.h
"

15 #ià
__ýlu¥lus


18 
ušt32_t
 
__veùÜ_bË
[];

19 
_e¡ack
;

20 
__thumb_¡¬tup
();

21 #ià
__ýlu¥lus


30 
	$DeçuÉ_HªdËr
()

32 
	`__asm
("bkpt");

33 
	}
}

40 
	$__š™_h¬dw¬e
()

42 
SCB_VTOR
 = (
ušt32_t
)
__veùÜ_bË
;

48 
WDOG_UNLOCK
 = 
KINETIS_WDOG_UNLOCK_SEQ_1
;

49 
WDOG_UNLOCK
 = 
KINETIS_WDOG_UNLOCK_SEQ_2
;

50 
WDOG_STCTRLH
 = 
KINETIS_WDOG_DISABLED_CTRL
;

51 
	}
}

54 
	$NMI_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

55 
	$H¬dFauÉ_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

56 
	$MemMªage_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

57 
	$BusFauÉ_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

58 
	$U§geFauÉ_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

59 
	$SVC_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

60 
	$DebugMÚ™Ü_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

61 
	$P’dSV_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

62 
	$SysTick_HªdËr
(è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

63 
	`svcHªdËr
();

66 
	`svcHªdËr
();

67 #ifdeà
__GNUC__


68 
	`__©Œibu‹__
((
Çked
)è
	$svcHªdËr
() {

69 
	`__asm
("\n\

70 
t¡
 
Ì
, #4\
n
\

71 
™e
 
eq
\
n
\

72 
mr£q
 
r0
, 
m¥
\
n
\

73 
mr¢e
 
r0
, 
p¥
\
n
\

74 
push
 {
Ì
}\
n
\

75 
bl
 
svcHªdËrInC
\
n
\

76 
pÝ
 {
pc
}\
n
\

78 
	}
}

80 
__asm
 
	$svcHªdËr
() {

81 
t¡
 
Ì
, #4

82 
mr£q
 
r0
, 
m¥


83 
mr¢e
 
r0
, 
p¥


84 
push
 
Ì


85 
bl
 
svcHªdËrInC


86 
pÝ
 
pc


87 
	}
}

92 (* cÚ¡ 
IÁ”ru±VeùÜ
[])(è
	`__©Œibu‹__
 ((
	`£ùiÚ
(".vectortable"))) = {

94 ((*)()è&
_e¡ack
,

95 
__thumb_¡¬tup
,

96 
NMI_HªdËr
,

97 
H¬dFauÉ_HªdËr
,

98 
MemMªage_HªdËr
,

99 
BusFauÉ_HªdËr
,

100 
U§geFauÉ_HªdËr
,

105 
svcHªdËr
,

106 
DebugMÚ™Ü_HªdËr
,

108 
P’dSV_HªdËr
,

109 
SysTick_HªdËr
,

112 
DeçuÉ_HªdËr
,

113 
DeçuÉ_HªdËr
,

114 
DeçuÉ_HªdËr
,

115 
DeçuÉ_HªdËr
,

116 
DeçuÉ_HªdËr
,

117 
DeçuÉ_HªdËr
,

118 
DeçuÉ_HªdËr
,

119 
DeçuÉ_HªdËr
,

120 
DeçuÉ_HªdËr
,

121 
DeçuÉ_HªdËr
,

122 
DeçuÉ_HªdËr
,

123 
DeçuÉ_HªdËr
,

124 
DeçuÉ_HªdËr
,

125 
DeçuÉ_HªdËr
,

126 
DeçuÉ_HªdËr
,

127 
DeçuÉ_HªdËr
,

128 
DeçuÉ_HªdËr
,

129 
DeçuÉ_HªdËr
,

130 
DeçuÉ_HªdËr
,

131 
DeçuÉ_HªdËr
,

132 
DeçuÉ_HªdËr
,

133 
DeçuÉ_HªdËr
,

134 
DeçuÉ_HªdËr
,

135 
DeçuÉ_HªdËr
,

136 
DeçuÉ_HªdËr
,

137 
DeçuÉ_HªdËr
,

138 
DeçuÉ_HªdËr
,

139 
DeçuÉ_HªdËr
,

140 
DeçuÉ_HªdËr
,

141 
DeçuÉ_HªdËr
,

142 
DeçuÉ_HªdËr
,

143 
DeçuÉ_HªdËr
,

144 
DeçuÉ_HªdËr
,

145 
DeçuÉ_HªdËr
,

146 
DeçuÉ_HªdËr
,

147 
DeçuÉ_HªdËr
,

148 
DeçuÉ_HªdËr
,

149 
DeçuÉ_HªdËr
,

150 
DeçuÉ_HªdËr
,

151 
DeçuÉ_HªdËr
,

152 
DeçuÉ_HªdËr
,

153 
DeçuÉ_HªdËr
,

154 
DeçuÉ_HªdËr
,

155 
DeçuÉ_HªdËr
,

156 
DeçuÉ_HªdËr
,

157 
DeçuÉ_HªdËr
,

158 
DeçuÉ_HªdËr
,

159 
DeçuÉ_HªdËr
,

160 
DeçuÉ_HªdËr
,

161 
DeçuÉ_HªdËr
,

162 
DeçuÉ_HªdËr
,

163 
DeçuÉ_HªdËr
,

164 
DeçuÉ_HªdËr
,

165 
DeçuÉ_HªdËr
,

166 
DeçuÉ_HªdËr
,

167 
DeçuÉ_HªdËr
,

168 
DeçuÉ_HªdËr
,

169 
DeçuÉ_HªdËr
,

170 
DeçuÉ_HªdËr
,

171 
DeçuÉ_HªdËr
,

172 
DeçuÉ_HªdËr
,

173 
DeçuÉ_HªdËr
,

174 
DeçuÉ_HªdËr
,

175 
DeçuÉ_HªdËr
,

176 
DeçuÉ_HªdËr
,

177 
DeçuÉ_HªdËr
,

178 
DeçuÉ_HªdËr
,

179 
DeçuÉ_HªdËr
,

180 
DeçuÉ_HªdËr
,

181 
DeçuÉ_HªdËr
,

182 
DeçuÉ_HªdËr
,

183 
DeçuÉ_HªdËr
,

184 
DeçuÉ_HªdËr
,

185 
DeçuÉ_HªdËr
,

186 
DeçuÉ_HªdËr
,

187 
DeçuÉ_HªdËr
,

188 
DeçuÉ_HªdËr
,

189 
DeçuÉ_HªdËr
,

190 
DeçuÉ_HªdËr
,

191 
DeçuÉ_HªdËr
,

192 
DeçuÉ_HªdËr
,

193 
DeçuÉ_HªdËr
,

194 
DeçuÉ_HªdËr
,

195 
DeçuÉ_HªdËr
,

196 
DeçuÉ_HªdËr
,

197 
DeçuÉ_HªdËr
,

198 
DeçuÉ_HªdËr
,

199 
DeçuÉ_HªdËr
,

200 
DeçuÉ_HªdËr
,

201 
DeçuÉ_HªdËr
,

202 
DeçuÉ_HªdËr
,

203 
DeçuÉ_HªdËr
,

204 
DeçuÉ_HªdËr
,

205 
DeçuÉ_HªdËr
,

206 
DeçuÉ_HªdËr
,

207 
DeçuÉ_HªdËr
,

208 
DeçuÉ_HªdËr
,

209 
DeçuÉ_HªdËr
,

210 
DeçuÉ_HªdËr
,

211 
DeçuÉ_HªdËr
,

212 
DeçuÉ_HªdËr
,

213 
DeçuÉ_HªdËr
,

214 
DeçuÉ_HªdËr
,

215 
DeçuÉ_HªdËr
,

216 
DeçuÉ_HªdËr
,

217 
DeçuÉ_HªdËr
,

218 
	}
};

	@Project_Settings/Startup_Code/kinetis_sysinit.h

7 #iâdeà
KINETIS_SYSINIT_H


8 
	#KINETIS_SYSINIT_H


	)

10 #ifdeà
__ýlu¥lus


15 
	#KINETIS_WDOG_UNLOCK_SEQ_1
 0xC520

	)

16 
	#KINETIS_WDOG_UNLOCK_SEQ_2
 0xD928

	)

19 
	#KINETIS_WDOG_DISABLED_CTRL
 0xD2

	)

24 
__š™_h¬dw¬e
();

34 
DeçuÉ_HªdËr
();

36 #ifdeà
__ýlu¥lus


	@Project_Settings/Startup_Code/runtime_configuration.h

7 #iâdeà
SUPPORT_ROM_TO_RAM


8 
	#SUPPORT_ROM_TO_RAM
 1

	)

11 #iâdeà
SUPPORT_SEMIHOST_ARGC_ARGV


12 
	#SUPPORT_SEMIHOST_ARGC_ARGV
 0

	)

	@Sources/capacitivepads.c

2 
	~"d”iv©ive.h
"

3 
	~<¡dio.h
>

4 
	~<¡dlib.h
>

5 
	~<¡dšt.h
>

6 
	~<as£¹.h
>

7 
	~"ÿ·c™iv•adsdriv”.h
"

8 
	~"ÿ·c™iv•ads.h
"

9 
	tušŒ_t
;

11 
ÿ·c™iv•ad_t
 
	gÿ·c™iv•ads
[
NUM_OF_CAPACITIVEPADS
] = {

12 {
TSI_In™
, 
TSI_C®ib¿‹
, 
–eùrode_š
},

13 {
TSI_In™
, 
TSI_C®ib¿‹
, 
–eùrode_š
},

14 {
TSI_In™
, 
TSI_C®ib¿‹
, 
–eùrode_š
},

15 {
TSI_In™
, 
TSI_C®ib¿‹
, 
–eùrode_š
}

18 
	$ÿ·c™iv•ad_š™
(* 
mšÜ_num
){

19 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

20 
ÿ·c™iv•ads
[
fd
].
	`š™
();

22 
	}
}

24 
	$ÿ·c™iv•ad_ÿlib¿‹
(*
mšÜ_num
){

25 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

26 
ÿ·c™iv•ads
[
fd
].
	`ÿlib¿‹
();

27 
	}
}

29 
	$ÿ·c™iv•ad_»ad
(*
mšÜ_num
){

30 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

31 
ÿ·c™iv•ads
[
fd
].
	`»ad
(fd);

33 
	}
}

	@Sources/capacitivepads.h

3 #iâdeà
_CAPACITIVEPAD_H


4 
	#_CAPACITIVEPAD_H


	)

5 
	#NUM_OF_CAPACITIVEPADS
 4

	)

6 
	s_ÿ·c™iv•ad_t
 {

7 (*
	mš™
)();

8 (*
	mÿlib¿‹
)();

9 (*
	m»ad
)();

10 } 
	tÿ·c™iv•ad_t
;

12 
ÿ·c™iv•ad_š™
(*
mšÜ_num
);

13 
ÿ·c™iv•ad_ÿlib¿‹
(*
mšÜ_num
);

14 
ÿ·c™iv•ad_»ad
(*
mšÜ_num
);

	@Sources/capacitivepadsdriver.c

14 
	~<¡dio.h
>

15 
	~"d”iv©ive.h
"

16 
	~"Ëddriv”.h
"

17 
	~"pushbu‰Údriv”.h
"

19 
	#PORT_PCR_MUX_ANALOG
 0

	)

20 
	#PORT_PCR_MUX_GPIO
 1

	)

22 
	#ELECTRODE_COUNT
 4

	)

23 
	#THRESHOLD_OFFSET
 0x200

	)

36 
	s–eùrodeHW
 {

37 
	mchªÃl
;

38 
ušt32_t
 
	mmask
;

39 
ušt16_t
 
	mth»shÞd
;

40 
ušt16_t
 *
	mcouÁ”Regi¡”
;

41 } 
	g–eùrodeHW
[
ELECTRODE_COUNT
] =

42 {{5, 
TSI_PEN_PEN5_MASK
, 0, (
ušt16_t
 *)&
TSI0_CNTR5
+1},

43 {8, 
TSI_PEN_PEN8_MASK
, 0, (
ušt16_t
 *)&
TSI0_CNTR9
},

44 {7, 
TSI_PEN_PEN7_MASK
, 0, (
ušt16_t
 *)&
TSI0_CNTR7
+1},

45 {9, 
TSI_PEN_PEN9_MASK
, 0, (
ušt16_t
 *)&
TSI0_CNTR9
+1}};

48 
	$TSI_In™
() {

49 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTA_MASK
 | 
SIM_SCGC5_PORTB_MASK
 | 
SIM_SCGC5_TSI_MASK
;

52 
PORTA_PCR4
 = 
	`PORT_PCR_MUX
(0);

53 
PORTB_PCR3
 = 
	`PORT_PCR_MUX
(0);

54 
PORTB_PCR2
 = 
	`PORT_PCR_MUX
(0);

55 
PORTB_PCR16
 = 
	`PORT_PCR_MUX
(0);

57 
TSI0_GENCS
 |ð
TSI_GENCS_EOSF_MASK
;

59 
TSI0_GENCS
 |ð
	`TSI_GENCS_NSCN
(10) |

60 
	`TSI_GENCS_PS
(4) |

61 
TSI_GENCS_STPE_MASK
 |

62 
	`TSI_GENCS_LPSCNITV
(7);

63 
TSI0_SCANC
 |ð(
	`TSI_SCANC_EXTCHRG
(8) |

64 
	`TSI_SCANC_REFCHRG
(15) |

65 
	`TSI_SCANC_SMOD
(10) |

66 
	`TSI_SCANC_AMPSC
(1) |

67 
	`TSI_SCANC_AMCLKS
(0));

72 
	#EËùrode_E1_EN_MASK
 
TSI_PEN_PEN5_MASK


	)

74 
	#EËùrode_E2_EN_MASK
 
TSI_PEN_PEN8_MASK


	)

76 
	#EËùrode_E3_EN_MASK
 
TSI_PEN_PEN7_MASK


	)

78 
	#EËùrode_E4_EN_MASK
 
TSI_PEN_PEN9_MASK


	)

80 
TSI0_PEN
 = 
EËùrode_E1_EN_MASK
 | 
EËùrode_E2_EN_MASK
 |

81 
EËùrode_E3_EN_MASK
 | 
EËùrode_E4_EN_MASK
;

84 
TSI0_PEN
 |ð
	`TSI_PEN_LPSP
(9);

85 
TSI0_GENCS
 |ð
TSI_GENCS_TSIEN_MASK
;

86 
	}
}

89 
	$TSI_C®ib¿‹
() {

90 
i
;

91 
ušt16_t
 
ba£lše
;

93 
TSI0_GENCS
 |ð
TSI_GENCS_SWTS_MASK
;

94 !(
TSI0_GENCS
 & 
TSI_GENCS_EOSF_MASK
)) {

96 
TSI0_GENCS
 |ð
TSI_GENCS_EOSF_MASK
;

98 
i
 = 0; i < 
ELECTRODE_COUNT
; i++) {

99 
ba£lše
 = *(
–eùrodeHW
[
i
].
couÁ”Regi¡”
);

100 
–eùrodeHW
[
i
].
th»shÞd
 = 
ba£lše
 + 
THRESHOLD_OFFSET
;

102 
	}
}

104 
	$–eùrode_š
(
–eùrodeNumb”
) {

105 
ušt16_t
 
oscCouÁ
;

107 
TSI0_GENCS
 |ð
TSI_GENCS_SWTS_MASK
;

108 !(
TSI0_GENCS
 & 
TSI_GENCS_EOSF_MASK
)) {

110 
TSI0_GENCS
 |ð
TSI_GENCS_EOSF_MASK
;

112 
oscCouÁ
 = *(
–eùrodeHW
[
–eùrodeNumb”
].
couÁ”Regi¡”
);

116  
oscCouÁ
 > 
–eùrodeHW
[
–eùrodeNumb”
].
th»shÞd
;

117 
	}
}

119 
	$v”ify
() {

120 
	`´štf
("CapacitivePads Project Starting\n");

121 
	`ËdIn™AÎ
();

122 
	`pushbu‰ÚIn™AÎ
();

123 
	`TSI_In™
();

124 
	`TSI_C®ib¿‹
();

125 !
	`sw2In
()) {

126 if(
	`–eùrode_š
(0)) {

127 
	`ËdO¿ngeOn
();

129 
	`ËdO¿ngeOff
();

131 if(
	`–eùrode_š
(1)) {

132 
	`ËdY–lowOn
();

134 
	`ËdY–lowOff
();

136 if(
	`–eùrode_š
(2)) {

137 
	`ËdG»’On
();

139 
	`ËdG»’Off
();

141 if(
	`–eùrode_š
(3)) {

142 
	`ËdBlueOn
();

144 
	`ËdBlueOff
();

147 
	`´štf
("CapacitivePads Project Completed\n");

149 
	}
}

	@Sources/capacitivepadsdriver.h

1 #iâdeà
_CAPACITIVEPADDRIVER_H


2 
	#_CAPACITIVEPADDRIVER_H


	)

3 
TSI_In™
();

4 
TSI_C®ib¿‹
();

5 
–eùrode_š
(
–eùrodeNumb”
);

	@Sources/common.c

1 
	~"commÚ.h
"

2 
	~<¡dio.h
>

3 
	$myas£¹
(
¡©us
,

4 cÚ¡ *
aùu®
, cÚ¡ *
ex³ùed
){

5 ià(
¡©us
 == 0){

8 
	`´štf
("As£¹iÚ E¼Ü: \nEx³ùed: %s\n", 
ex³ùed
);

10 
	}
}

	@Sources/common.h

1 #iâdeà
_COMMON_H


2 
	#_COMMON_H


	)

3 ’um { 
	mçl£
, 
	mŒue
 } 
	tboÞ—n
;

5 
myas£¹
(
¡©us
, cÚ¡ * 
ex³ùed
, cÚ¡ * 
aùu®
);

	@Sources/delay.c

12 
	~"d–ay.h
"

17 
	$d–ay
(
lim™
) {

18 
i
;

19 
i
 = 0; i < 
lim™
; i++) {

21 
	}
}

29 
asmD–ay
(
lim™
);

30 
__asm
("\n\
.global‡smDelay\n\
:\n\
„0,r0,#-1\n\
‡smDelay\n\
†r\n\
");

	@Sources/delay.h

12 #iâdeà
_DELAY_H


13 
	#_DELAY_H


	)

16 
d–ay
(
lim™
);

22 
asmD–ay
(
lim™
);

	@Sources/derivative.h

75 #ià!
defšed
(
MCU_MK70F12
è&& !defšed(
MCU_MK70F15
)

76 
	#MCU_MK70F12


	)

77 
	#MCU_MK70F15


	)

80 #ià(
defšed
(
MCU_ACTIVE
))

81 #”rÜ 
MK70F12
 
memÜy
 
m­
: 
Th”e
 
is
 
®»ady
 
šþuded
 
ªÙh”
 memÜy m­. 
OÆy
 
Úe
 memÜy m­ 
ÿn
 
be
 included.

83 
	#MCU_ACTIVE


	)

85 
	~<¡dšt.h
>

89 
	#MCU_MEM_MAP_VERSION
 0x0100u

	)

91 
	#MCU_MEM_MAP_VERSION_MINOR
 0x000Bu

	)

100 
	#BITBAND_REG
(
Reg
,
B™
è(*((
ušt32_t
 vÞ©že*)(0x42000000u + (32u*((ušt32_t)&(Regè- (ušt32_t)0x40000000u)è+ (4u*((ušt32_t)(B™))))))

	)

113 
	mINT_In™Ÿl_Sck_Poš‹r
 = 0,

114 
	mINT_In™Ÿl_Prog¿m_CouÁ”
 = 1,

115 
	mINT_NMI
 = 2,

116 
	mINT_H¬d_FauÉ
 = 3,

117 
	mINT_Mem_Mªage_FauÉ
 = 4,

118 
	mINT_Bus_FauÉ
 = 5,

119 
	mINT_U§ge_FauÉ
 = 6,

120 
	mINT_Re£rved7
 = 7,

121 
	mINT_Re£rved8
 = 8,

122 
	mINT_Re£rved9
 = 9,

123 
	mINT_Re£rved10
 = 10,

124 
	mINT_SVC®l
 = 11,

125 
	mINT_DebugMÚ™Ü
 = 12,

126 
	mINT_Re£rved13
 = 13,

127 
	mINT_P’dabËSrvReq
 = 14,

128 
	mINT_SysTick
 = 15,

129 
	mINT_DMA0_DMA16
 = 16,

130 
	mINT_DMA1_DMA17
 = 17,

131 
	mINT_DMA2_DMA18
 = 18,

132 
	mINT_DMA3_DMA19
 = 19,

133 
	mINT_DMA4_DMA20
 = 20,

134 
	mINT_DMA5_DMA21
 = 21,

135 
	mINT_DMA6_DMA22
 = 22,

136 
	mINT_DMA7_DMA23
 = 23,

137 
	mINT_DMA8_DMA24
 = 24,

138 
	mINT_DMA9_DMA25
 = 25,

139 
	mINT_DMA10_DMA26
 = 26,

140 
	mINT_DMA11_DMA27
 = 27,

141 
	mINT_DMA12_DMA28
 = 28,

142 
	mINT_DMA13_DMA29
 = 29,

143 
	mINT_DMA14_DMA30
 = 30,

144 
	mINT_DMA15_DMA31
 = 31,

145 
	mINT_DMA_E¼Ü
 = 32,

146 
	mINT_MCM
 = 33,

147 
	mINT_FTFE
 = 34,

148 
	mINT_R—d_CÞlisiÚ
 = 35,

149 
	mINT_LVD_LVW
 = 36,

150 
	mINT_LLW
 = 37,

151 
	mINT_W©chdog
 = 38,

152 
	mINT_RNG
 = 39,

153 
	mINT_I2C0
 = 40,

154 
	mINT_I2C1
 = 41,

155 
	mINT_SPI0
 = 42,

156 
	mINT_SPI1
 = 43,

157 
	mINT_SPI2
 = 44,

158 
	mINT_CAN0_ORed_Mes§ge_bufãr
 = 45,

159 
	mINT_CAN0_Bus_Off
 = 46,

160 
	mINT_CAN0_E¼Ü
 = 47,

161 
	mINT_CAN0_Tx_W¬nšg
 = 48,

162 
	mINT_CAN0_Rx_W¬nšg
 = 49,

163 
	mINT_CAN0_Wake_Up
 = 50,

164 
	mINT_I2S0_Tx
 = 51,

165 
	mINT_I2S0_Rx
 = 52,

166 
	mINT_CAN1_ORed_Mes§ge_bufãr
 = 53,

167 
	mINT_CAN1_Bus_Off
 = 54,

168 
	mINT_CAN1_E¼Ü
 = 55,

169 
	mINT_CAN1_Tx_W¬nšg
 = 56,

170 
	mINT_CAN1_Rx_W¬nšg
 = 57,

171 
	mINT_CAN1_Wake_Up
 = 58,

172 
	mINT_Re£rved59
 = 59,

173 
	mINT_UART0_LON
 = 60,

174 
	mINT_UART0_RX_TX
 = 61,

175 
	mINT_UART0_ERR
 = 62,

176 
	mINT_UART1_RX_TX
 = 63,

177 
	mINT_UART1_ERR
 = 64,

178 
	mINT_UART2_RX_TX
 = 65,

179 
	mINT_UART2_ERR
 = 66,

180 
	mINT_UART3_RX_TX
 = 67,

181 
	mINT_UART3_ERR
 = 68,

182 
	mINT_UART4_RX_TX
 = 69,

183 
	mINT_UART4_ERR
 = 70,

184 
	mINT_UART5_RX_TX
 = 71,

185 
	mINT_UART5_ERR
 = 72,

186 
	mINT_ADC0
 = 73,

187 
	mINT_ADC1
 = 74,

188 
	mINT_CMP0
 = 75,

189 
	mINT_CMP1
 = 76,

190 
	mINT_CMP2
 = 77,

191 
	mINT_FTM0
 = 78,

192 
	mINT_FTM1
 = 79,

193 
	mINT_FTM2
 = 80,

194 
	mINT_CMT
 = 81,

195 
	mINT_RTC
 = 82,

196 
	mINT_RTC_SecÚds
 = 83,

197 
	mINT_PIT0
 = 84,

198 
	mINT_PIT1
 = 85,

199 
	mINT_PIT2
 = 86,

200 
	mINT_PIT3
 = 87,

201 
	mINT_PDB0
 = 88,

202 
	mINT_USB0
 = 89,

203 
	mINT_USBDCD
 = 90,

204 
	mINT_ENET_1588_Tim”
 = 91,

205 
	mINT_ENET_T¿nsm™
 = 92,

206 
	mINT_ENET_Reûive
 = 93,

207 
	mINT_ENET_E¼Ü
 = 94,

208 
	mINT_Re£rved95
 = 95,

209 
	mINT_SDHC
 = 96,

210 
	mINT_DAC0
 = 97,

211 
	mINT_DAC1
 = 98,

212 
	mINT_TSI0
 = 99,

213 
	mINT_MCG
 = 100,

214 
	mINT_LPTim”
 = 101,

215 
	mINT_Re£rved102
 = 102,

216 
	mINT_PORTA
 = 103,

217 
	mINT_PORTB
 = 104,

218 
	mINT_PORTC
 = 105,

219 
	mINT_PORTD
 = 106,

220 
	mINT_PORTE
 = 107,

221 
	mINT_PORTF
 = 108,

222 
	mINT_DDR
 = 109,

223 
	mINT_SWI
 = 110,

224 
	mINT_NFC
 = 111,

225 
	mINT_USBHS
 = 112,

226 
	mINT_LCD
 = 113,

227 
	mINT_CMP3
 = 114,

228 
	mINT_Re£rved115
 = 115,

229 
	mINT_Re£rved116
 = 116,

230 
	mINT_FTM3
 = 117,

231 
	mINT_ADC2
 = 118,

232 
	mINT_ADC3
 = 119,

233 
	mINT_I2S1_Tx
 = 120,

234 
	mINT_I2S1_Rx
 = 121

235 } 
	tIRQIÁ”ru±Index
;

256 #ià
defšed
(
__ARMCC_VERSION
)

257 #´agm¨
push


258 #´agm¨
ªÚ_uniÚs


259 #–ià
defšed
(
__CWCC__
)

260 #´agm¨
push


261 #´agm¨
ýp_ex‹nsiÚs
 
Ú


262 #–ià
defšed
(
__GNUC__
)

264 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

265 #´agm¨
Ïnguage
=
ex‹nded


267 #”rÜ 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


280 
	sADC_MemM­
 {

281 
ušt32_t
 
	mSC1
[2];

282 
ušt32_t
 
	mCFG1
;

283 
ušt32_t
 
	mCFG2
;

284 
ušt32_t
 
	mR
[2];

285 
ušt32_t
 
	mCV1
;

286 
ušt32_t
 
	mCV2
;

287 
ušt32_t
 
	mSC2
;

288 
ušt32_t
 
	mSC3
;

289 
ušt32_t
 
	mOFS
;

290 
ušt32_t
 
	mPG
;

291 
ušt32_t
 
	mMG
;

292 
ušt32_t
 
	mCLPD
;

293 
ušt32_t
 
	mCLPS
;

294 
ušt32_t
 
	mCLP4
;

295 
ušt32_t
 
	mCLP3
;

296 
ušt32_t
 
	mCLP2
;

297 
ušt32_t
 
	mCLP1
;

298 
ušt32_t
 
	mCLP0
;

299 
ušt32_t
 
	mPGA
;

300 
ušt32_t
 
	mCLMD
;

301 
ušt32_t
 
	mCLMS
;

302 
ušt32_t
 
	mCLM4
;

303 
ušt32_t
 
	mCLM3
;

304 
ušt32_t
 
	mCLM2
;

305 
ušt32_t
 
	mCLM1
;

306 
ušt32_t
 
	mCLM0
;

307 } vÞ©ž*
	tADC_MemM­PŒ
;

320 
	#ADC_SC1_REG
(
ba£
,
šdex
è((ba£)->
SC1
[šdex])

	)

321 
	#ADC_CFG1_REG
(
ba£
è((ba£)->
CFG1
)

	)

322 
	#ADC_CFG2_REG
(
ba£
è((ba£)->
CFG2
)

	)

323 
	#ADC_R_REG
(
ba£
,
šdex
è((ba£)->
R
[šdex])

	)

324 
	#ADC_CV1_REG
(
ba£
è((ba£)->
CV1
)

	)

325 
	#ADC_CV2_REG
(
ba£
è((ba£)->
CV2
)

	)

326 
	#ADC_SC2_REG
(
ba£
è((ba£)->
SC2
)

	)

327 
	#ADC_SC3_REG
(
ba£
è((ba£)->
SC3
)

	)

328 
	#ADC_OFS_REG
(
ba£
è((ba£)->
OFS
)

	)

329 
	#ADC_PG_REG
(
ba£
è((ba£)->
PG
)

	)

330 
	#ADC_MG_REG
(
ba£
è((ba£)->
MG
)

	)

331 
	#ADC_CLPD_REG
(
ba£
è((ba£)->
CLPD
)

	)

332 
	#ADC_CLPS_REG
(
ba£
è((ba£)->
CLPS
)

	)

333 
	#ADC_CLP4_REG
(
ba£
è((ba£)->
CLP4
)

	)

334 
	#ADC_CLP3_REG
(
ba£
è((ba£)->
CLP3
)

	)

335 
	#ADC_CLP2_REG
(
ba£
è((ba£)->
CLP2
)

	)

336 
	#ADC_CLP1_REG
(
ba£
è((ba£)->
CLP1
)

	)

337 
	#ADC_CLP0_REG
(
ba£
è((ba£)->
CLP0
)

	)

338 
	#ADC_PGA_REG
(
ba£
è((ba£)->
PGA
)

	)

339 
	#ADC_CLMD_REG
(
ba£
è((ba£)->
CLMD
)

	)

340 
	#ADC_CLMS_REG
(
ba£
è((ba£)->
CLMS
)

	)

341 
	#ADC_CLM4_REG
(
ba£
è((ba£)->
CLM4
)

	)

342 
	#ADC_CLM3_REG
(
ba£
è((ba£)->
CLM3
)

	)

343 
	#ADC_CLM2_REG
(
ba£
è((ba£)->
CLM2
)

	)

344 
	#ADC_CLM1_REG
(
ba£
è((ba£)->
CLM1
)

	)

345 
	#ADC_CLM0_REG
(
ba£
è((ba£)->
CLM0
)

	)

362 
	#ADC_SC1_ADCH_MASK
 0x1Fu

	)

363 
	#ADC_SC1_ADCH_SHIFT
 0

	)

364 
	#ADC_SC1_ADCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC1_ADCH_SHIFT
))&
ADC_SC1_ADCH_MASK
)

	)

365 
	#ADC_SC1_DIFF_MASK
 0x20u

	)

366 
	#ADC_SC1_DIFF_SHIFT
 5

	)

367 
	#ADC_SC1_AIEN_MASK
 0x40u

	)

368 
	#ADC_SC1_AIEN_SHIFT
 6

	)

369 
	#ADC_SC1_COCO_MASK
 0x80u

	)

370 
	#ADC_SC1_COCO_SHIFT
 7

	)

372 
	#ADC_CFG1_ADICLK_MASK
 0x3u

	)

373 
	#ADC_CFG1_ADICLK_SHIFT
 0

	)

374 
	#ADC_CFG1_ADICLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_ADICLK_SHIFT
))&
ADC_CFG1_ADICLK_MASK
)

	)

375 
	#ADC_CFG1_MODE_MASK
 0xCu

	)

376 
	#ADC_CFG1_MODE_SHIFT
 2

	)

377 
	#ADC_CFG1_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_MODE_SHIFT
))&
ADC_CFG1_MODE_MASK
)

	)

378 
	#ADC_CFG1_ADLSMP_MASK
 0x10u

	)

379 
	#ADC_CFG1_ADLSMP_SHIFT
 4

	)

380 
	#ADC_CFG1_ADIV_MASK
 0x60u

	)

381 
	#ADC_CFG1_ADIV_SHIFT
 5

	)

382 
	#ADC_CFG1_ADIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG1_ADIV_SHIFT
))&
ADC_CFG1_ADIV_MASK
)

	)

383 
	#ADC_CFG1_ADLPC_MASK
 0x80u

	)

384 
	#ADC_CFG1_ADLPC_SHIFT
 7

	)

386 
	#ADC_CFG2_ADLSTS_MASK
 0x3u

	)

387 
	#ADC_CFG2_ADLSTS_SHIFT
 0

	)

388 
	#ADC_CFG2_ADLSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CFG2_ADLSTS_SHIFT
))&
ADC_CFG2_ADLSTS_MASK
)

	)

389 
	#ADC_CFG2_ADHSC_MASK
 0x4u

	)

390 
	#ADC_CFG2_ADHSC_SHIFT
 2

	)

391 
	#ADC_CFG2_ADACKEN_MASK
 0x8u

	)

392 
	#ADC_CFG2_ADACKEN_SHIFT
 3

	)

393 
	#ADC_CFG2_MUXSEL_MASK
 0x10u

	)

394 
	#ADC_CFG2_MUXSEL_SHIFT
 4

	)

396 
	#ADC_R_D_MASK
 0xFFFFu

	)

397 
	#ADC_R_D_SHIFT
 0

	)

398 
	#ADC_R_D
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_R_D_SHIFT
))&
ADC_R_D_MASK
)

	)

400 
	#ADC_CV1_CV_MASK
 0xFFFFu

	)

401 
	#ADC_CV1_CV_SHIFT
 0

	)

402 
	#ADC_CV1_CV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CV1_CV_SHIFT
))&
ADC_CV1_CV_MASK
)

	)

404 
	#ADC_CV2_CV_MASK
 0xFFFFu

	)

405 
	#ADC_CV2_CV_SHIFT
 0

	)

406 
	#ADC_CV2_CV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CV2_CV_SHIFT
))&
ADC_CV2_CV_MASK
)

	)

408 
	#ADC_SC2_REFSEL_MASK
 0x3u

	)

409 
	#ADC_SC2_REFSEL_SHIFT
 0

	)

410 
	#ADC_SC2_REFSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC2_REFSEL_SHIFT
))&
ADC_SC2_REFSEL_MASK
)

	)

411 
	#ADC_SC2_DMAEN_MASK
 0x4u

	)

412 
	#ADC_SC2_DMAEN_SHIFT
 2

	)

413 
	#ADC_SC2_ACREN_MASK
 0x8u

	)

414 
	#ADC_SC2_ACREN_SHIFT
 3

	)

415 
	#ADC_SC2_ACFGT_MASK
 0x10u

	)

416 
	#ADC_SC2_ACFGT_SHIFT
 4

	)

417 
	#ADC_SC2_ACFE_MASK
 0x20u

	)

418 
	#ADC_SC2_ACFE_SHIFT
 5

	)

419 
	#ADC_SC2_ADTRG_MASK
 0x40u

	)

420 
	#ADC_SC2_ADTRG_SHIFT
 6

	)

421 
	#ADC_SC2_ADACT_MASK
 0x80u

	)

422 
	#ADC_SC2_ADACT_SHIFT
 7

	)

424 
	#ADC_SC3_AVGS_MASK
 0x3u

	)

425 
	#ADC_SC3_AVGS_SHIFT
 0

	)

426 
	#ADC_SC3_AVGS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_SC3_AVGS_SHIFT
))&
ADC_SC3_AVGS_MASK
)

	)

427 
	#ADC_SC3_AVGE_MASK
 0x4u

	)

428 
	#ADC_SC3_AVGE_SHIFT
 2

	)

429 
	#ADC_SC3_ADCO_MASK
 0x8u

	)

430 
	#ADC_SC3_ADCO_SHIFT
 3

	)

431 
	#ADC_SC3_CALF_MASK
 0x40u

	)

432 
	#ADC_SC3_CALF_SHIFT
 6

	)

433 
	#ADC_SC3_CAL_MASK
 0x80u

	)

434 
	#ADC_SC3_CAL_SHIFT
 7

	)

436 
	#ADC_OFS_OFS_MASK
 0xFFFFu

	)

437 
	#ADC_OFS_OFS_SHIFT
 0

	)

438 
	#ADC_OFS_OFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_OFS_OFS_SHIFT
))&
ADC_OFS_OFS_MASK
)

	)

440 
	#ADC_PG_PG_MASK
 0xFFFFu

	)

441 
	#ADC_PG_PG_SHIFT
 0

	)

442 
	#ADC_PG_PG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_PG_PG_SHIFT
))&
ADC_PG_PG_MASK
)

	)

444 
	#ADC_MG_MG_MASK
 0xFFFFu

	)

445 
	#ADC_MG_MG_SHIFT
 0

	)

446 
	#ADC_MG_MG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_MG_MG_SHIFT
))&
ADC_MG_MG_MASK
)

	)

448 
	#ADC_CLPD_CLPD_MASK
 0x3Fu

	)

449 
	#ADC_CLPD_CLPD_SHIFT
 0

	)

450 
	#ADC_CLPD_CLPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLPD_CLPD_SHIFT
))&
ADC_CLPD_CLPD_MASK
)

	)

452 
	#ADC_CLPS_CLPS_MASK
 0x3Fu

	)

453 
	#ADC_CLPS_CLPS_SHIFT
 0

	)

454 
	#ADC_CLPS_CLPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLPS_CLPS_SHIFT
))&
ADC_CLPS_CLPS_MASK
)

	)

456 
	#ADC_CLP4_CLP4_MASK
 0x3FFu

	)

457 
	#ADC_CLP4_CLP4_SHIFT
 0

	)

458 
	#ADC_CLP4_CLP4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP4_CLP4_SHIFT
))&
ADC_CLP4_CLP4_MASK
)

	)

460 
	#ADC_CLP3_CLP3_MASK
 0x1FFu

	)

461 
	#ADC_CLP3_CLP3_SHIFT
 0

	)

462 
	#ADC_CLP3_CLP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP3_CLP3_SHIFT
))&
ADC_CLP3_CLP3_MASK
)

	)

464 
	#ADC_CLP2_CLP2_MASK
 0xFFu

	)

465 
	#ADC_CLP2_CLP2_SHIFT
 0

	)

466 
	#ADC_CLP2_CLP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP2_CLP2_SHIFT
))&
ADC_CLP2_CLP2_MASK
)

	)

468 
	#ADC_CLP1_CLP1_MASK
 0x7Fu

	)

469 
	#ADC_CLP1_CLP1_SHIFT
 0

	)

470 
	#ADC_CLP1_CLP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP1_CLP1_SHIFT
))&
ADC_CLP1_CLP1_MASK
)

	)

472 
	#ADC_CLP0_CLP0_MASK
 0x3Fu

	)

473 
	#ADC_CLP0_CLP0_SHIFT
 0

	)

474 
	#ADC_CLP0_CLP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLP0_CLP0_SHIFT
))&
ADC_CLP0_CLP0_MASK
)

	)

476 
	#ADC_PGA_PGAOFSM_MASK
 0x4000u

	)

477 
	#ADC_PGA_PGAOFSM_SHIFT
 14

	)

478 
	#ADC_PGA_PGAG_MASK
 0xF0000u

	)

479 
	#ADC_PGA_PGAG_SHIFT
 16

	)

480 
	#ADC_PGA_PGAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_PGA_PGAG_SHIFT
))&
ADC_PGA_PGAG_MASK
)

	)

481 
	#ADC_PGA_PGALPb_MASK
 0x100000u

	)

482 
	#ADC_PGA_PGALPb_SHIFT
 20

	)

483 
	#ADC_PGA_PGACHPb_MASK
 0x200000u

	)

484 
	#ADC_PGA_PGACHPb_SHIFT
 21

	)

485 
	#ADC_PGA_PGAEN_MASK
 0x800000u

	)

486 
	#ADC_PGA_PGAEN_SHIFT
 23

	)

488 
	#ADC_CLMD_CLMD_MASK
 0x3Fu

	)

489 
	#ADC_CLMD_CLMD_SHIFT
 0

	)

490 
	#ADC_CLMD_CLMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLMD_CLMD_SHIFT
))&
ADC_CLMD_CLMD_MASK
)

	)

492 
	#ADC_CLMS_CLMS_MASK
 0x3Fu

	)

493 
	#ADC_CLMS_CLMS_SHIFT
 0

	)

494 
	#ADC_CLMS_CLMS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLMS_CLMS_SHIFT
))&
ADC_CLMS_CLMS_MASK
)

	)

496 
	#ADC_CLM4_CLM4_MASK
 0x3FFu

	)

497 
	#ADC_CLM4_CLM4_SHIFT
 0

	)

498 
	#ADC_CLM4_CLM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM4_CLM4_SHIFT
))&
ADC_CLM4_CLM4_MASK
)

	)

500 
	#ADC_CLM3_CLM3_MASK
 0x1FFu

	)

501 
	#ADC_CLM3_CLM3_SHIFT
 0

	)

502 
	#ADC_CLM3_CLM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM3_CLM3_SHIFT
))&
ADC_CLM3_CLM3_MASK
)

	)

504 
	#ADC_CLM2_CLM2_MASK
 0xFFu

	)

505 
	#ADC_CLM2_CLM2_SHIFT
 0

	)

506 
	#ADC_CLM2_CLM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM2_CLM2_SHIFT
))&
ADC_CLM2_CLM2_MASK
)

	)

508 
	#ADC_CLM1_CLM1_MASK
 0x7Fu

	)

509 
	#ADC_CLM1_CLM1_SHIFT
 0

	)

510 
	#ADC_CLM1_CLM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM1_CLM1_SHIFT
))&
ADC_CLM1_CLM1_MASK
)

	)

512 
	#ADC_CLM0_CLM0_MASK
 0x3Fu

	)

513 
	#ADC_CLM0_CLM0_SHIFT
 0

	)

514 
	#ADC_CLM0_CLM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ADC_CLM0_CLM0_SHIFT
))&
ADC_CLM0_CLM0_MASK
)

	)

523 
	#ADC0_BASE_PTR
 ((
ADC_MemM­PŒ
)0x4003B000u)

	)

525 
	#ADC1_BASE_PTR
 ((
ADC_MemM­PŒ
)0x400BB000u)

	)

527 
	#ADC2_BASE_PTR
 ((
ADC_MemM­PŒ
)0x4003C000u)

	)

529 
	#ADC3_BASE_PTR
 ((
ADC_MemM­PŒ
)0x400BC000u)

	)

531 
	#ADC_BASE_PTRS
 { 
ADC0_BASE_PTR
, 
ADC1_BASE_PTR
, 
ADC2_BASE_PTR
, 
ADC3_BASE_PTR
 }

	)

545 
	#ADC0_SC1A
 
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,0)

	)

546 
	#ADC0_SC1B
 
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,1)

	)

547 
	#ADC0_CFG1
 
	`ADC_CFG1_REG
(
ADC0_BASE_PTR
)

	)

548 
	#ADC0_CFG2
 
	`ADC_CFG2_REG
(
ADC0_BASE_PTR
)

	)

549 
	#ADC0_RA
 
	`ADC_R_REG
(
ADC0_BASE_PTR
,0)

	)

550 
	#ADC0_RB
 
	`ADC_R_REG
(
ADC0_BASE_PTR
,1)

	)

551 
	#ADC0_CV1
 
	`ADC_CV1_REG
(
ADC0_BASE_PTR
)

	)

552 
	#ADC0_CV2
 
	`ADC_CV2_REG
(
ADC0_BASE_PTR
)

	)

553 
	#ADC0_SC2
 
	`ADC_SC2_REG
(
ADC0_BASE_PTR
)

	)

554 
	#ADC0_SC3
 
	`ADC_SC3_REG
(
ADC0_BASE_PTR
)

	)

555 
	#ADC0_OFS
 
	`ADC_OFS_REG
(
ADC0_BASE_PTR
)

	)

556 
	#ADC0_PG
 
	`ADC_PG_REG
(
ADC0_BASE_PTR
)

	)

557 
	#ADC0_MG
 
	`ADC_MG_REG
(
ADC0_BASE_PTR
)

	)

558 
	#ADC0_CLPD
 
	`ADC_CLPD_REG
(
ADC0_BASE_PTR
)

	)

559 
	#ADC0_CLPS
 
	`ADC_CLPS_REG
(
ADC0_BASE_PTR
)

	)

560 
	#ADC0_CLP4
 
	`ADC_CLP4_REG
(
ADC0_BASE_PTR
)

	)

561 
	#ADC0_CLP3
 
	`ADC_CLP3_REG
(
ADC0_BASE_PTR
)

	)

562 
	#ADC0_CLP2
 
	`ADC_CLP2_REG
(
ADC0_BASE_PTR
)

	)

563 
	#ADC0_CLP1
 
	`ADC_CLP1_REG
(
ADC0_BASE_PTR
)

	)

564 
	#ADC0_CLP0
 
	`ADC_CLP0_REG
(
ADC0_BASE_PTR
)

	)

565 
	#ADC0_PGA
 
	`ADC_PGA_REG
(
ADC0_BASE_PTR
)

	)

566 
	#ADC0_CLMD
 
	`ADC_CLMD_REG
(
ADC0_BASE_PTR
)

	)

567 
	#ADC0_CLMS
 
	`ADC_CLMS_REG
(
ADC0_BASE_PTR
)

	)

568 
	#ADC0_CLM4
 
	`ADC_CLM4_REG
(
ADC0_BASE_PTR
)

	)

569 
	#ADC0_CLM3
 
	`ADC_CLM3_REG
(
ADC0_BASE_PTR
)

	)

570 
	#ADC0_CLM2
 
	`ADC_CLM2_REG
(
ADC0_BASE_PTR
)

	)

571 
	#ADC0_CLM1
 
	`ADC_CLM1_REG
(
ADC0_BASE_PTR
)

	)

572 
	#ADC0_CLM0
 
	`ADC_CLM0_REG
(
ADC0_BASE_PTR
)

	)

574 
	#ADC1_SC1A
 
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,0)

	)

575 
	#ADC1_SC1B
 
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,1)

	)

576 
	#ADC1_CFG1
 
	`ADC_CFG1_REG
(
ADC1_BASE_PTR
)

	)

577 
	#ADC1_CFG2
 
	`ADC_CFG2_REG
(
ADC1_BASE_PTR
)

	)

578 
	#ADC1_RA
 
	`ADC_R_REG
(
ADC1_BASE_PTR
,0)

	)

579 
	#ADC1_RB
 
	`ADC_R_REG
(
ADC1_BASE_PTR
,1)

	)

580 
	#ADC1_CV1
 
	`ADC_CV1_REG
(
ADC1_BASE_PTR
)

	)

581 
	#ADC1_CV2
 
	`ADC_CV2_REG
(
ADC1_BASE_PTR
)

	)

582 
	#ADC1_SC2
 
	`ADC_SC2_REG
(
ADC1_BASE_PTR
)

	)

583 
	#ADC1_SC3
 
	`ADC_SC3_REG
(
ADC1_BASE_PTR
)

	)

584 
	#ADC1_OFS
 
	`ADC_OFS_REG
(
ADC1_BASE_PTR
)

	)

585 
	#ADC1_PG
 
	`ADC_PG_REG
(
ADC1_BASE_PTR
)

	)

586 
	#ADC1_MG
 
	`ADC_MG_REG
(
ADC1_BASE_PTR
)

	)

587 
	#ADC1_CLPD
 
	`ADC_CLPD_REG
(
ADC1_BASE_PTR
)

	)

588 
	#ADC1_CLPS
 
	`ADC_CLPS_REG
(
ADC1_BASE_PTR
)

	)

589 
	#ADC1_CLP4
 
	`ADC_CLP4_REG
(
ADC1_BASE_PTR
)

	)

590 
	#ADC1_CLP3
 
	`ADC_CLP3_REG
(
ADC1_BASE_PTR
)

	)

591 
	#ADC1_CLP2
 
	`ADC_CLP2_REG
(
ADC1_BASE_PTR
)

	)

592 
	#ADC1_CLP1
 
	`ADC_CLP1_REG
(
ADC1_BASE_PTR
)

	)

593 
	#ADC1_CLP0
 
	`ADC_CLP0_REG
(
ADC1_BASE_PTR
)

	)

594 
	#ADC1_PGA
 
	`ADC_PGA_REG
(
ADC1_BASE_PTR
)

	)

595 
	#ADC1_CLMD
 
	`ADC_CLMD_REG
(
ADC1_BASE_PTR
)

	)

596 
	#ADC1_CLMS
 
	`ADC_CLMS_REG
(
ADC1_BASE_PTR
)

	)

597 
	#ADC1_CLM4
 
	`ADC_CLM4_REG
(
ADC1_BASE_PTR
)

	)

598 
	#ADC1_CLM3
 
	`ADC_CLM3_REG
(
ADC1_BASE_PTR
)

	)

599 
	#ADC1_CLM2
 
	`ADC_CLM2_REG
(
ADC1_BASE_PTR
)

	)

600 
	#ADC1_CLM1
 
	`ADC_CLM1_REG
(
ADC1_BASE_PTR
)

	)

601 
	#ADC1_CLM0
 
	`ADC_CLM0_REG
(
ADC1_BASE_PTR
)

	)

603 
	#ADC2_SC1A
 
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,0)

	)

604 
	#ADC2_SC1B
 
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,1)

	)

605 
	#ADC2_CFG1
 
	`ADC_CFG1_REG
(
ADC2_BASE_PTR
)

	)

606 
	#ADC2_CFG2
 
	`ADC_CFG2_REG
(
ADC2_BASE_PTR
)

	)

607 
	#ADC2_RA
 
	`ADC_R_REG
(
ADC2_BASE_PTR
,0)

	)

608 
	#ADC2_RB
 
	`ADC_R_REG
(
ADC2_BASE_PTR
,1)

	)

609 
	#ADC2_CV1
 
	`ADC_CV1_REG
(
ADC2_BASE_PTR
)

	)

610 
	#ADC2_CV2
 
	`ADC_CV2_REG
(
ADC2_BASE_PTR
)

	)

611 
	#ADC2_SC2
 
	`ADC_SC2_REG
(
ADC2_BASE_PTR
)

	)

612 
	#ADC2_SC3
 
	`ADC_SC3_REG
(
ADC2_BASE_PTR
)

	)

613 
	#ADC2_OFS
 
	`ADC_OFS_REG
(
ADC2_BASE_PTR
)

	)

614 
	#ADC2_PG
 
	`ADC_PG_REG
(
ADC2_BASE_PTR
)

	)

615 
	#ADC2_MG
 
	`ADC_MG_REG
(
ADC2_BASE_PTR
)

	)

616 
	#ADC2_CLPD
 
	`ADC_CLPD_REG
(
ADC2_BASE_PTR
)

	)

617 
	#ADC2_CLPS
 
	`ADC_CLPS_REG
(
ADC2_BASE_PTR
)

	)

618 
	#ADC2_CLP4
 
	`ADC_CLP4_REG
(
ADC2_BASE_PTR
)

	)

619 
	#ADC2_CLP3
 
	`ADC_CLP3_REG
(
ADC2_BASE_PTR
)

	)

620 
	#ADC2_CLP2
 
	`ADC_CLP2_REG
(
ADC2_BASE_PTR
)

	)

621 
	#ADC2_CLP1
 
	`ADC_CLP1_REG
(
ADC2_BASE_PTR
)

	)

622 
	#ADC2_CLP0
 
	`ADC_CLP0_REG
(
ADC2_BASE_PTR
)

	)

623 
	#ADC2_PGA
 
	`ADC_PGA_REG
(
ADC2_BASE_PTR
)

	)

624 
	#ADC2_CLMD
 
	`ADC_CLMD_REG
(
ADC2_BASE_PTR
)

	)

625 
	#ADC2_CLMS
 
	`ADC_CLMS_REG
(
ADC2_BASE_PTR
)

	)

626 
	#ADC2_CLM4
 
	`ADC_CLM4_REG
(
ADC2_BASE_PTR
)

	)

627 
	#ADC2_CLM3
 
	`ADC_CLM3_REG
(
ADC2_BASE_PTR
)

	)

628 
	#ADC2_CLM2
 
	`ADC_CLM2_REG
(
ADC2_BASE_PTR
)

	)

629 
	#ADC2_CLM1
 
	`ADC_CLM1_REG
(
ADC2_BASE_PTR
)

	)

630 
	#ADC2_CLM0
 
	`ADC_CLM0_REG
(
ADC2_BASE_PTR
)

	)

632 
	#ADC3_SC1A
 
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,0)

	)

633 
	#ADC3_SC1B
 
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,1)

	)

634 
	#ADC3_CFG1
 
	`ADC_CFG1_REG
(
ADC3_BASE_PTR
)

	)

635 
	#ADC3_CFG2
 
	`ADC_CFG2_REG
(
ADC3_BASE_PTR
)

	)

636 
	#ADC3_RA
 
	`ADC_R_REG
(
ADC3_BASE_PTR
,0)

	)

637 
	#ADC3_RB
 
	`ADC_R_REG
(
ADC3_BASE_PTR
,1)

	)

638 
	#ADC3_CV1
 
	`ADC_CV1_REG
(
ADC3_BASE_PTR
)

	)

639 
	#ADC3_CV2
 
	`ADC_CV2_REG
(
ADC3_BASE_PTR
)

	)

640 
	#ADC3_SC2
 
	`ADC_SC2_REG
(
ADC3_BASE_PTR
)

	)

641 
	#ADC3_SC3
 
	`ADC_SC3_REG
(
ADC3_BASE_PTR
)

	)

642 
	#ADC3_OFS
 
	`ADC_OFS_REG
(
ADC3_BASE_PTR
)

	)

643 
	#ADC3_PG
 
	`ADC_PG_REG
(
ADC3_BASE_PTR
)

	)

644 
	#ADC3_MG
 
	`ADC_MG_REG
(
ADC3_BASE_PTR
)

	)

645 
	#ADC3_CLPD
 
	`ADC_CLPD_REG
(
ADC3_BASE_PTR
)

	)

646 
	#ADC3_CLPS
 
	`ADC_CLPS_REG
(
ADC3_BASE_PTR
)

	)

647 
	#ADC3_CLP4
 
	`ADC_CLP4_REG
(
ADC3_BASE_PTR
)

	)

648 
	#ADC3_CLP3
 
	`ADC_CLP3_REG
(
ADC3_BASE_PTR
)

	)

649 
	#ADC3_CLP2
 
	`ADC_CLP2_REG
(
ADC3_BASE_PTR
)

	)

650 
	#ADC3_CLP1
 
	`ADC_CLP1_REG
(
ADC3_BASE_PTR
)

	)

651 
	#ADC3_CLP0
 
	`ADC_CLP0_REG
(
ADC3_BASE_PTR
)

	)

652 
	#ADC3_PGA
 
	`ADC_PGA_REG
(
ADC3_BASE_PTR
)

	)

653 
	#ADC3_CLMD
 
	`ADC_CLMD_REG
(
ADC3_BASE_PTR
)

	)

654 
	#ADC3_CLMS
 
	`ADC_CLMS_REG
(
ADC3_BASE_PTR
)

	)

655 
	#ADC3_CLM4
 
	`ADC_CLM4_REG
(
ADC3_BASE_PTR
)

	)

656 
	#ADC3_CLM3
 
	`ADC_CLM3_REG
(
ADC3_BASE_PTR
)

	)

657 
	#ADC3_CLM2
 
	`ADC_CLM2_REG
(
ADC3_BASE_PTR
)

	)

658 
	#ADC3_CLM1
 
	`ADC_CLM1_REG
(
ADC3_BASE_PTR
)

	)

659 
	#ADC3_CLM0
 
	`ADC_CLM0_REG
(
ADC3_BASE_PTR
)

	)

662 
	#ADC0_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC0_BASE_PTR
,šdex)

	)

663 
	#ADC1_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC1_BASE_PTR
,šdex)

	)

664 
	#ADC2_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC2_BASE_PTR
,šdex)

	)

665 
	#ADC3_SC1
(
šdex
è
	`ADC_SC1_REG
(
ADC3_BASE_PTR
,šdex)

	)

666 
	#ADC0_R
(
šdex
è
	`ADC_R_REG
(
ADC0_BASE_PTR
,šdex)

	)

667 
	#ADC1_R
(
šdex
è
	`ADC_R_REG
(
ADC1_BASE_PTR
,šdex)

	)

668 
	#ADC2_R
(
šdex
è
	`ADC_R_REG
(
ADC2_BASE_PTR
,šdex)

	)

669 
	#ADC3_R
(
šdex
è
	`ADC_R_REG
(
ADC3_BASE_PTR
,šdex)

	)

691 
	sAIPS_MemM­
 {

692 
ušt32_t
 
	mMPRA
;

693 
ušt8_t
 
	mRESERVED_0
[28];

694 
ušt32_t
 
	mPACRA
;

695 
ušt32_t
 
	mPACRB
;

696 
ušt32_t
 
	mPACRC
;

697 
ušt32_t
 
	mPACRD
;

698 
ušt8_t
 
	mRESERVED_1
[16];

699 
ušt32_t
 
	mPACRE
;

700 
ušt32_t
 
	mPACRF
;

701 
ušt32_t
 
	mPACRG
;

702 
ušt32_t
 
	mPACRH
;

703 
ušt32_t
 
	mPACRI
;

704 
ušt32_t
 
	mPACRJ
;

705 
ušt32_t
 
	mPACRK
;

706 
ušt32_t
 
	mPACRL
;

707 
ušt32_t
 
	mPACRM
;

708 
ušt32_t
 
	mPACRN
;

709 
ušt32_t
 
	mPACRO
;

710 
ušt32_t
 
	mPACRP
;

711 } vÞ©ž*
	tAIPS_MemM­PŒ
;

724 
	#AIPS_MPRA_REG
(
ba£
è((ba£)->
MPRA
)

	)

725 
	#AIPS_PACRA_REG
(
ba£
è((ba£)->
PACRA
)

	)

726 
	#AIPS_PACRB_REG
(
ba£
è((ba£)->
PACRB
)

	)

727 
	#AIPS_PACRC_REG
(
ba£
è((ba£)->
PACRC
)

	)

728 
	#AIPS_PACRD_REG
(
ba£
è((ba£)->
PACRD
)

	)

729 
	#AIPS_PACRE_REG
(
ba£
è((ba£)->
PACRE
)

	)

730 
	#AIPS_PACRF_REG
(
ba£
è((ba£)->
PACRF
)

	)

731 
	#AIPS_PACRG_REG
(
ba£
è((ba£)->
PACRG
)

	)

732 
	#AIPS_PACRH_REG
(
ba£
è((ba£)->
PACRH
)

	)

733 
	#AIPS_PACRI_REG
(
ba£
è((ba£)->
PACRI
)

	)

734 
	#AIPS_PACRJ_REG
(
ba£
è((ba£)->
PACRJ
)

	)

735 
	#AIPS_PACRK_REG
(
ba£
è((ba£)->
PACRK
)

	)

736 
	#AIPS_PACRL_REG
(
ba£
è((ba£)->
PACRL
)

	)

737 
	#AIPS_PACRM_REG
(
ba£
è((ba£)->
PACRM
)

	)

738 
	#AIPS_PACRN_REG
(
ba£
è((ba£)->
PACRN
)

	)

739 
	#AIPS_PACRO_REG
(
ba£
è((ba£)->
PACRO
)

	)

740 
	#AIPS_PACRP_REG
(
ba£
è((ba£)->
PACRP
)

	)

757 
	#AIPS_MPRA_MPL7_MASK
 0x1u

	)

758 
	#AIPS_MPRA_MPL7_SHIFT
 0

	)

759 
	#AIPS_MPRA_MTW7_MASK
 0x2u

	)

760 
	#AIPS_MPRA_MTW7_SHIFT
 1

	)

761 
	#AIPS_MPRA_MTR7_MASK
 0x4u

	)

762 
	#AIPS_MPRA_MTR7_SHIFT
 2

	)

763 
	#AIPS_MPRA_MPL6_MASK
 0x10u

	)

764 
	#AIPS_MPRA_MPL6_SHIFT
 4

	)

765 
	#AIPS_MPRA_MTW6_MASK
 0x20u

	)

766 
	#AIPS_MPRA_MTW6_SHIFT
 5

	)

767 
	#AIPS_MPRA_MTR6_MASK
 0x40u

	)

768 
	#AIPS_MPRA_MTR6_SHIFT
 6

	)

769 
	#AIPS_MPRA_MPL5_MASK
 0x100u

	)

770 
	#AIPS_MPRA_MPL5_SHIFT
 8

	)

771 
	#AIPS_MPRA_MTW5_MASK
 0x200u

	)

772 
	#AIPS_MPRA_MTW5_SHIFT
 9

	)

773 
	#AIPS_MPRA_MTR5_MASK
 0x400u

	)

774 
	#AIPS_MPRA_MTR5_SHIFT
 10

	)

775 
	#AIPS_MPRA_MPL4_MASK
 0x1000u

	)

776 
	#AIPS_MPRA_MPL4_SHIFT
 12

	)

777 
	#AIPS_MPRA_MTW4_MASK
 0x2000u

	)

778 
	#AIPS_MPRA_MTW4_SHIFT
 13

	)

779 
	#AIPS_MPRA_MTR4_MASK
 0x4000u

	)

780 
	#AIPS_MPRA_MTR4_SHIFT
 14

	)

781 
	#AIPS_MPRA_MPL3_MASK
 0x10000u

	)

782 
	#AIPS_MPRA_MPL3_SHIFT
 16

	)

783 
	#AIPS_MPRA_MTW3_MASK
 0x20000u

	)

784 
	#AIPS_MPRA_MTW3_SHIFT
 17

	)

785 
	#AIPS_MPRA_MTR3_MASK
 0x40000u

	)

786 
	#AIPS_MPRA_MTR3_SHIFT
 18

	)

787 
	#AIPS_MPRA_MPL2_MASK
 0x100000u

	)

788 
	#AIPS_MPRA_MPL2_SHIFT
 20

	)

789 
	#AIPS_MPRA_MTW2_MASK
 0x200000u

	)

790 
	#AIPS_MPRA_MTW2_SHIFT
 21

	)

791 
	#AIPS_MPRA_MTR2_MASK
 0x400000u

	)

792 
	#AIPS_MPRA_MTR2_SHIFT
 22

	)

793 
	#AIPS_MPRA_MPL1_MASK
 0x1000000u

	)

794 
	#AIPS_MPRA_MPL1_SHIFT
 24

	)

795 
	#AIPS_MPRA_MTW1_MASK
 0x2000000u

	)

796 
	#AIPS_MPRA_MTW1_SHIFT
 25

	)

797 
	#AIPS_MPRA_MTR1_MASK
 0x4000000u

	)

798 
	#AIPS_MPRA_MTR1_SHIFT
 26

	)

799 
	#AIPS_MPRA_MPL0_MASK
 0x10000000u

	)

800 
	#AIPS_MPRA_MPL0_SHIFT
 28

	)

801 
	#AIPS_MPRA_MTW0_MASK
 0x20000000u

	)

802 
	#AIPS_MPRA_MTW0_SHIFT
 29

	)

803 
	#AIPS_MPRA_MTR0_MASK
 0x40000000u

	)

804 
	#AIPS_MPRA_MTR0_SHIFT
 30

	)

806 
	#AIPS_PACRA_TP7_MASK
 0x1u

	)

807 
	#AIPS_PACRA_TP7_SHIFT
 0

	)

808 
	#AIPS_PACRA_WP7_MASK
 0x2u

	)

809 
	#AIPS_PACRA_WP7_SHIFT
 1

	)

810 
	#AIPS_PACRA_SP7_MASK
 0x4u

	)

811 
	#AIPS_PACRA_SP7_SHIFT
 2

	)

812 
	#AIPS_PACRA_TP6_MASK
 0x10u

	)

813 
	#AIPS_PACRA_TP6_SHIFT
 4

	)

814 
	#AIPS_PACRA_WP6_MASK
 0x20u

	)

815 
	#AIPS_PACRA_WP6_SHIFT
 5

	)

816 
	#AIPS_PACRA_SP6_MASK
 0x40u

	)

817 
	#AIPS_PACRA_SP6_SHIFT
 6

	)

818 
	#AIPS_PACRA_TP5_MASK
 0x100u

	)

819 
	#AIPS_PACRA_TP5_SHIFT
 8

	)

820 
	#AIPS_PACRA_WP5_MASK
 0x200u

	)

821 
	#AIPS_PACRA_WP5_SHIFT
 9

	)

822 
	#AIPS_PACRA_SP5_MASK
 0x400u

	)

823 
	#AIPS_PACRA_SP5_SHIFT
 10

	)

824 
	#AIPS_PACRA_TP4_MASK
 0x1000u

	)

825 
	#AIPS_PACRA_TP4_SHIFT
 12

	)

826 
	#AIPS_PACRA_WP4_MASK
 0x2000u

	)

827 
	#AIPS_PACRA_WP4_SHIFT
 13

	)

828 
	#AIPS_PACRA_SP4_MASK
 0x4000u

	)

829 
	#AIPS_PACRA_SP4_SHIFT
 14

	)

830 
	#AIPS_PACRA_TP3_MASK
 0x10000u

	)

831 
	#AIPS_PACRA_TP3_SHIFT
 16

	)

832 
	#AIPS_PACRA_WP3_MASK
 0x20000u

	)

833 
	#AIPS_PACRA_WP3_SHIFT
 17

	)

834 
	#AIPS_PACRA_SP3_MASK
 0x40000u

	)

835 
	#AIPS_PACRA_SP3_SHIFT
 18

	)

836 
	#AIPS_PACRA_TP2_MASK
 0x100000u

	)

837 
	#AIPS_PACRA_TP2_SHIFT
 20

	)

838 
	#AIPS_PACRA_WP2_MASK
 0x200000u

	)

839 
	#AIPS_PACRA_WP2_SHIFT
 21

	)

840 
	#AIPS_PACRA_SP2_MASK
 0x400000u

	)

841 
	#AIPS_PACRA_SP2_SHIFT
 22

	)

842 
	#AIPS_PACRA_TP1_MASK
 0x1000000u

	)

843 
	#AIPS_PACRA_TP1_SHIFT
 24

	)

844 
	#AIPS_PACRA_WP1_MASK
 0x2000000u

	)

845 
	#AIPS_PACRA_WP1_SHIFT
 25

	)

846 
	#AIPS_PACRA_SP1_MASK
 0x4000000u

	)

847 
	#AIPS_PACRA_SP1_SHIFT
 26

	)

848 
	#AIPS_PACRA_TP0_MASK
 0x10000000u

	)

849 
	#AIPS_PACRA_TP0_SHIFT
 28

	)

850 
	#AIPS_PACRA_WP0_MASK
 0x20000000u

	)

851 
	#AIPS_PACRA_WP0_SHIFT
 29

	)

852 
	#AIPS_PACRA_SP0_MASK
 0x40000000u

	)

853 
	#AIPS_PACRA_SP0_SHIFT
 30

	)

855 
	#AIPS_PACRB_TP7_MASK
 0x1u

	)

856 
	#AIPS_PACRB_TP7_SHIFT
 0

	)

857 
	#AIPS_PACRB_WP7_MASK
 0x2u

	)

858 
	#AIPS_PACRB_WP7_SHIFT
 1

	)

859 
	#AIPS_PACRB_SP7_MASK
 0x4u

	)

860 
	#AIPS_PACRB_SP7_SHIFT
 2

	)

861 
	#AIPS_PACRB_TP6_MASK
 0x10u

	)

862 
	#AIPS_PACRB_TP6_SHIFT
 4

	)

863 
	#AIPS_PACRB_WP6_MASK
 0x20u

	)

864 
	#AIPS_PACRB_WP6_SHIFT
 5

	)

865 
	#AIPS_PACRB_SP6_MASK
 0x40u

	)

866 
	#AIPS_PACRB_SP6_SHIFT
 6

	)

867 
	#AIPS_PACRB_TP5_MASK
 0x100u

	)

868 
	#AIPS_PACRB_TP5_SHIFT
 8

	)

869 
	#AIPS_PACRB_WP5_MASK
 0x200u

	)

870 
	#AIPS_PACRB_WP5_SHIFT
 9

	)

871 
	#AIPS_PACRB_SP5_MASK
 0x400u

	)

872 
	#AIPS_PACRB_SP5_SHIFT
 10

	)

873 
	#AIPS_PACRB_TP4_MASK
 0x1000u

	)

874 
	#AIPS_PACRB_TP4_SHIFT
 12

	)

875 
	#AIPS_PACRB_WP4_MASK
 0x2000u

	)

876 
	#AIPS_PACRB_WP4_SHIFT
 13

	)

877 
	#AIPS_PACRB_SP4_MASK
 0x4000u

	)

878 
	#AIPS_PACRB_SP4_SHIFT
 14

	)

879 
	#AIPS_PACRB_TP3_MASK
 0x10000u

	)

880 
	#AIPS_PACRB_TP3_SHIFT
 16

	)

881 
	#AIPS_PACRB_WP3_MASK
 0x20000u

	)

882 
	#AIPS_PACRB_WP3_SHIFT
 17

	)

883 
	#AIPS_PACRB_SP3_MASK
 0x40000u

	)

884 
	#AIPS_PACRB_SP3_SHIFT
 18

	)

885 
	#AIPS_PACRB_TP2_MASK
 0x100000u

	)

886 
	#AIPS_PACRB_TP2_SHIFT
 20

	)

887 
	#AIPS_PACRB_WP2_MASK
 0x200000u

	)

888 
	#AIPS_PACRB_WP2_SHIFT
 21

	)

889 
	#AIPS_PACRB_SP2_MASK
 0x400000u

	)

890 
	#AIPS_PACRB_SP2_SHIFT
 22

	)

891 
	#AIPS_PACRB_TP1_MASK
 0x1000000u

	)

892 
	#AIPS_PACRB_TP1_SHIFT
 24

	)

893 
	#AIPS_PACRB_WP1_MASK
 0x2000000u

	)

894 
	#AIPS_PACRB_WP1_SHIFT
 25

	)

895 
	#AIPS_PACRB_SP1_MASK
 0x4000000u

	)

896 
	#AIPS_PACRB_SP1_SHIFT
 26

	)

897 
	#AIPS_PACRB_TP0_MASK
 0x10000000u

	)

898 
	#AIPS_PACRB_TP0_SHIFT
 28

	)

899 
	#AIPS_PACRB_WP0_MASK
 0x20000000u

	)

900 
	#AIPS_PACRB_WP0_SHIFT
 29

	)

901 
	#AIPS_PACRB_SP0_MASK
 0x40000000u

	)

902 
	#AIPS_PACRB_SP0_SHIFT
 30

	)

904 
	#AIPS_PACRC_TP7_MASK
 0x1u

	)

905 
	#AIPS_PACRC_TP7_SHIFT
 0

	)

906 
	#AIPS_PACRC_WP7_MASK
 0x2u

	)

907 
	#AIPS_PACRC_WP7_SHIFT
 1

	)

908 
	#AIPS_PACRC_SP7_MASK
 0x4u

	)

909 
	#AIPS_PACRC_SP7_SHIFT
 2

	)

910 
	#AIPS_PACRC_TP6_MASK
 0x10u

	)

911 
	#AIPS_PACRC_TP6_SHIFT
 4

	)

912 
	#AIPS_PACRC_WP6_MASK
 0x20u

	)

913 
	#AIPS_PACRC_WP6_SHIFT
 5

	)

914 
	#AIPS_PACRC_SP6_MASK
 0x40u

	)

915 
	#AIPS_PACRC_SP6_SHIFT
 6

	)

916 
	#AIPS_PACRC_TP5_MASK
 0x100u

	)

917 
	#AIPS_PACRC_TP5_SHIFT
 8

	)

918 
	#AIPS_PACRC_WP5_MASK
 0x200u

	)

919 
	#AIPS_PACRC_WP5_SHIFT
 9

	)

920 
	#AIPS_PACRC_SP5_MASK
 0x400u

	)

921 
	#AIPS_PACRC_SP5_SHIFT
 10

	)

922 
	#AIPS_PACRC_TP4_MASK
 0x1000u

	)

923 
	#AIPS_PACRC_TP4_SHIFT
 12

	)

924 
	#AIPS_PACRC_WP4_MASK
 0x2000u

	)

925 
	#AIPS_PACRC_WP4_SHIFT
 13

	)

926 
	#AIPS_PACRC_SP4_MASK
 0x4000u

	)

927 
	#AIPS_PACRC_SP4_SHIFT
 14

	)

928 
	#AIPS_PACRC_TP3_MASK
 0x10000u

	)

929 
	#AIPS_PACRC_TP3_SHIFT
 16

	)

930 
	#AIPS_PACRC_WP3_MASK
 0x20000u

	)

931 
	#AIPS_PACRC_WP3_SHIFT
 17

	)

932 
	#AIPS_PACRC_SP3_MASK
 0x40000u

	)

933 
	#AIPS_PACRC_SP3_SHIFT
 18

	)

934 
	#AIPS_PACRC_TP2_MASK
 0x100000u

	)

935 
	#AIPS_PACRC_TP2_SHIFT
 20

	)

936 
	#AIPS_PACRC_WP2_MASK
 0x200000u

	)

937 
	#AIPS_PACRC_WP2_SHIFT
 21

	)

938 
	#AIPS_PACRC_SP2_MASK
 0x400000u

	)

939 
	#AIPS_PACRC_SP2_SHIFT
 22

	)

940 
	#AIPS_PACRC_TP1_MASK
 0x1000000u

	)

941 
	#AIPS_PACRC_TP1_SHIFT
 24

	)

942 
	#AIPS_PACRC_WP1_MASK
 0x2000000u

	)

943 
	#AIPS_PACRC_WP1_SHIFT
 25

	)

944 
	#AIPS_PACRC_SP1_MASK
 0x4000000u

	)

945 
	#AIPS_PACRC_SP1_SHIFT
 26

	)

946 
	#AIPS_PACRC_TP0_MASK
 0x10000000u

	)

947 
	#AIPS_PACRC_TP0_SHIFT
 28

	)

948 
	#AIPS_PACRC_WP0_MASK
 0x20000000u

	)

949 
	#AIPS_PACRC_WP0_SHIFT
 29

	)

950 
	#AIPS_PACRC_SP0_MASK
 0x40000000u

	)

951 
	#AIPS_PACRC_SP0_SHIFT
 30

	)

953 
	#AIPS_PACRD_TP7_MASK
 0x1u

	)

954 
	#AIPS_PACRD_TP7_SHIFT
 0

	)

955 
	#AIPS_PACRD_WP7_MASK
 0x2u

	)

956 
	#AIPS_PACRD_WP7_SHIFT
 1

	)

957 
	#AIPS_PACRD_SP7_MASK
 0x4u

	)

958 
	#AIPS_PACRD_SP7_SHIFT
 2

	)

959 
	#AIPS_PACRD_TP6_MASK
 0x10u

	)

960 
	#AIPS_PACRD_TP6_SHIFT
 4

	)

961 
	#AIPS_PACRD_WP6_MASK
 0x20u

	)

962 
	#AIPS_PACRD_WP6_SHIFT
 5

	)

963 
	#AIPS_PACRD_SP6_MASK
 0x40u

	)

964 
	#AIPS_PACRD_SP6_SHIFT
 6

	)

965 
	#AIPS_PACRD_TP5_MASK
 0x100u

	)

966 
	#AIPS_PACRD_TP5_SHIFT
 8

	)

967 
	#AIPS_PACRD_WP5_MASK
 0x200u

	)

968 
	#AIPS_PACRD_WP5_SHIFT
 9

	)

969 
	#AIPS_PACRD_SP5_MASK
 0x400u

	)

970 
	#AIPS_PACRD_SP5_SHIFT
 10

	)

971 
	#AIPS_PACRD_TP4_MASK
 0x1000u

	)

972 
	#AIPS_PACRD_TP4_SHIFT
 12

	)

973 
	#AIPS_PACRD_WP4_MASK
 0x2000u

	)

974 
	#AIPS_PACRD_WP4_SHIFT
 13

	)

975 
	#AIPS_PACRD_SP4_MASK
 0x4000u

	)

976 
	#AIPS_PACRD_SP4_SHIFT
 14

	)

977 
	#AIPS_PACRD_TP3_MASK
 0x10000u

	)

978 
	#AIPS_PACRD_TP3_SHIFT
 16

	)

979 
	#AIPS_PACRD_WP3_MASK
 0x20000u

	)

980 
	#AIPS_PACRD_WP3_SHIFT
 17

	)

981 
	#AIPS_PACRD_SP3_MASK
 0x40000u

	)

982 
	#AIPS_PACRD_SP3_SHIFT
 18

	)

983 
	#AIPS_PACRD_TP2_MASK
 0x100000u

	)

984 
	#AIPS_PACRD_TP2_SHIFT
 20

	)

985 
	#AIPS_PACRD_WP2_MASK
 0x200000u

	)

986 
	#AIPS_PACRD_WP2_SHIFT
 21

	)

987 
	#AIPS_PACRD_SP2_MASK
 0x400000u

	)

988 
	#AIPS_PACRD_SP2_SHIFT
 22

	)

989 
	#AIPS_PACRD_TP1_MASK
 0x1000000u

	)

990 
	#AIPS_PACRD_TP1_SHIFT
 24

	)

991 
	#AIPS_PACRD_WP1_MASK
 0x2000000u

	)

992 
	#AIPS_PACRD_WP1_SHIFT
 25

	)

993 
	#AIPS_PACRD_SP1_MASK
 0x4000000u

	)

994 
	#AIPS_PACRD_SP1_SHIFT
 26

	)

995 
	#AIPS_PACRD_TP0_MASK
 0x10000000u

	)

996 
	#AIPS_PACRD_TP0_SHIFT
 28

	)

997 
	#AIPS_PACRD_WP0_MASK
 0x20000000u

	)

998 
	#AIPS_PACRD_WP0_SHIFT
 29

	)

999 
	#AIPS_PACRD_SP0_MASK
 0x40000000u

	)

1000 
	#AIPS_PACRD_SP0_SHIFT
 30

	)

1002 
	#AIPS_PACRE_TP7_MASK
 0x1u

	)

1003 
	#AIPS_PACRE_TP7_SHIFT
 0

	)

1004 
	#AIPS_PACRE_WP7_MASK
 0x2u

	)

1005 
	#AIPS_PACRE_WP7_SHIFT
 1

	)

1006 
	#AIPS_PACRE_SP7_MASK
 0x4u

	)

1007 
	#AIPS_PACRE_SP7_SHIFT
 2

	)

1008 
	#AIPS_PACRE_TP6_MASK
 0x10u

	)

1009 
	#AIPS_PACRE_TP6_SHIFT
 4

	)

1010 
	#AIPS_PACRE_WP6_MASK
 0x20u

	)

1011 
	#AIPS_PACRE_WP6_SHIFT
 5

	)

1012 
	#AIPS_PACRE_SP6_MASK
 0x40u

	)

1013 
	#AIPS_PACRE_SP6_SHIFT
 6

	)

1014 
	#AIPS_PACRE_TP5_MASK
 0x100u

	)

1015 
	#AIPS_PACRE_TP5_SHIFT
 8

	)

1016 
	#AIPS_PACRE_WP5_MASK
 0x200u

	)

1017 
	#AIPS_PACRE_WP5_SHIFT
 9

	)

1018 
	#AIPS_PACRE_SP5_MASK
 0x400u

	)

1019 
	#AIPS_PACRE_SP5_SHIFT
 10

	)

1020 
	#AIPS_PACRE_TP4_MASK
 0x1000u

	)

1021 
	#AIPS_PACRE_TP4_SHIFT
 12

	)

1022 
	#AIPS_PACRE_WP4_MASK
 0x2000u

	)

1023 
	#AIPS_PACRE_WP4_SHIFT
 13

	)

1024 
	#AIPS_PACRE_SP4_MASK
 0x4000u

	)

1025 
	#AIPS_PACRE_SP4_SHIFT
 14

	)

1026 
	#AIPS_PACRE_TP3_MASK
 0x10000u

	)

1027 
	#AIPS_PACRE_TP3_SHIFT
 16

	)

1028 
	#AIPS_PACRE_WP3_MASK
 0x20000u

	)

1029 
	#AIPS_PACRE_WP3_SHIFT
 17

	)

1030 
	#AIPS_PACRE_SP3_MASK
 0x40000u

	)

1031 
	#AIPS_PACRE_SP3_SHIFT
 18

	)

1032 
	#AIPS_PACRE_TP2_MASK
 0x100000u

	)

1033 
	#AIPS_PACRE_TP2_SHIFT
 20

	)

1034 
	#AIPS_PACRE_WP2_MASK
 0x200000u

	)

1035 
	#AIPS_PACRE_WP2_SHIFT
 21

	)

1036 
	#AIPS_PACRE_SP2_MASK
 0x400000u

	)

1037 
	#AIPS_PACRE_SP2_SHIFT
 22

	)

1038 
	#AIPS_PACRE_TP1_MASK
 0x1000000u

	)

1039 
	#AIPS_PACRE_TP1_SHIFT
 24

	)

1040 
	#AIPS_PACRE_WP1_MASK
 0x2000000u

	)

1041 
	#AIPS_PACRE_WP1_SHIFT
 25

	)

1042 
	#AIPS_PACRE_SP1_MASK
 0x4000000u

	)

1043 
	#AIPS_PACRE_SP1_SHIFT
 26

	)

1044 
	#AIPS_PACRE_TP0_MASK
 0x10000000u

	)

1045 
	#AIPS_PACRE_TP0_SHIFT
 28

	)

1046 
	#AIPS_PACRE_WP0_MASK
 0x20000000u

	)

1047 
	#AIPS_PACRE_WP0_SHIFT
 29

	)

1048 
	#AIPS_PACRE_SP0_MASK
 0x40000000u

	)

1049 
	#AIPS_PACRE_SP0_SHIFT
 30

	)

1051 
	#AIPS_PACRF_TP7_MASK
 0x1u

	)

1052 
	#AIPS_PACRF_TP7_SHIFT
 0

	)

1053 
	#AIPS_PACRF_WP7_MASK
 0x2u

	)

1054 
	#AIPS_PACRF_WP7_SHIFT
 1

	)

1055 
	#AIPS_PACRF_SP7_MASK
 0x4u

	)

1056 
	#AIPS_PACRF_SP7_SHIFT
 2

	)

1057 
	#AIPS_PACRF_TP6_MASK
 0x10u

	)

1058 
	#AIPS_PACRF_TP6_SHIFT
 4

	)

1059 
	#AIPS_PACRF_WP6_MASK
 0x20u

	)

1060 
	#AIPS_PACRF_WP6_SHIFT
 5

	)

1061 
	#AIPS_PACRF_SP6_MASK
 0x40u

	)

1062 
	#AIPS_PACRF_SP6_SHIFT
 6

	)

1063 
	#AIPS_PACRF_TP5_MASK
 0x100u

	)

1064 
	#AIPS_PACRF_TP5_SHIFT
 8

	)

1065 
	#AIPS_PACRF_WP5_MASK
 0x200u

	)

1066 
	#AIPS_PACRF_WP5_SHIFT
 9

	)

1067 
	#AIPS_PACRF_SP5_MASK
 0x400u

	)

1068 
	#AIPS_PACRF_SP5_SHIFT
 10

	)

1069 
	#AIPS_PACRF_TP4_MASK
 0x1000u

	)

1070 
	#AIPS_PACRF_TP4_SHIFT
 12

	)

1071 
	#AIPS_PACRF_WP4_MASK
 0x2000u

	)

1072 
	#AIPS_PACRF_WP4_SHIFT
 13

	)

1073 
	#AIPS_PACRF_SP4_MASK
 0x4000u

	)

1074 
	#AIPS_PACRF_SP4_SHIFT
 14

	)

1075 
	#AIPS_PACRF_TP3_MASK
 0x10000u

	)

1076 
	#AIPS_PACRF_TP3_SHIFT
 16

	)

1077 
	#AIPS_PACRF_WP3_MASK
 0x20000u

	)

1078 
	#AIPS_PACRF_WP3_SHIFT
 17

	)

1079 
	#AIPS_PACRF_SP3_MASK
 0x40000u

	)

1080 
	#AIPS_PACRF_SP3_SHIFT
 18

	)

1081 
	#AIPS_PACRF_TP2_MASK
 0x100000u

	)

1082 
	#AIPS_PACRF_TP2_SHIFT
 20

	)

1083 
	#AIPS_PACRF_WP2_MASK
 0x200000u

	)

1084 
	#AIPS_PACRF_WP2_SHIFT
 21

	)

1085 
	#AIPS_PACRF_SP2_MASK
 0x400000u

	)

1086 
	#AIPS_PACRF_SP2_SHIFT
 22

	)

1087 
	#AIPS_PACRF_TP1_MASK
 0x1000000u

	)

1088 
	#AIPS_PACRF_TP1_SHIFT
 24

	)

1089 
	#AIPS_PACRF_WP1_MASK
 0x2000000u

	)

1090 
	#AIPS_PACRF_WP1_SHIFT
 25

	)

1091 
	#AIPS_PACRF_SP1_MASK
 0x4000000u

	)

1092 
	#AIPS_PACRF_SP1_SHIFT
 26

	)

1093 
	#AIPS_PACRF_TP0_MASK
 0x10000000u

	)

1094 
	#AIPS_PACRF_TP0_SHIFT
 28

	)

1095 
	#AIPS_PACRF_WP0_MASK
 0x20000000u

	)

1096 
	#AIPS_PACRF_WP0_SHIFT
 29

	)

1097 
	#AIPS_PACRF_SP0_MASK
 0x40000000u

	)

1098 
	#AIPS_PACRF_SP0_SHIFT
 30

	)

1100 
	#AIPS_PACRG_TP7_MASK
 0x1u

	)

1101 
	#AIPS_PACRG_TP7_SHIFT
 0

	)

1102 
	#AIPS_PACRG_WP7_MASK
 0x2u

	)

1103 
	#AIPS_PACRG_WP7_SHIFT
 1

	)

1104 
	#AIPS_PACRG_SP7_MASK
 0x4u

	)

1105 
	#AIPS_PACRG_SP7_SHIFT
 2

	)

1106 
	#AIPS_PACRG_TP6_MASK
 0x10u

	)

1107 
	#AIPS_PACRG_TP6_SHIFT
 4

	)

1108 
	#AIPS_PACRG_WP6_MASK
 0x20u

	)

1109 
	#AIPS_PACRG_WP6_SHIFT
 5

	)

1110 
	#AIPS_PACRG_SP6_MASK
 0x40u

	)

1111 
	#AIPS_PACRG_SP6_SHIFT
 6

	)

1112 
	#AIPS_PACRG_TP5_MASK
 0x100u

	)

1113 
	#AIPS_PACRG_TP5_SHIFT
 8

	)

1114 
	#AIPS_PACRG_WP5_MASK
 0x200u

	)

1115 
	#AIPS_PACRG_WP5_SHIFT
 9

	)

1116 
	#AIPS_PACRG_SP5_MASK
 0x400u

	)

1117 
	#AIPS_PACRG_SP5_SHIFT
 10

	)

1118 
	#AIPS_PACRG_TP4_MASK
 0x1000u

	)

1119 
	#AIPS_PACRG_TP4_SHIFT
 12

	)

1120 
	#AIPS_PACRG_WP4_MASK
 0x2000u

	)

1121 
	#AIPS_PACRG_WP4_SHIFT
 13

	)

1122 
	#AIPS_PACRG_SP4_MASK
 0x4000u

	)

1123 
	#AIPS_PACRG_SP4_SHIFT
 14

	)

1124 
	#AIPS_PACRG_TP3_MASK
 0x10000u

	)

1125 
	#AIPS_PACRG_TP3_SHIFT
 16

	)

1126 
	#AIPS_PACRG_WP3_MASK
 0x20000u

	)

1127 
	#AIPS_PACRG_WP3_SHIFT
 17

	)

1128 
	#AIPS_PACRG_SP3_MASK
 0x40000u

	)

1129 
	#AIPS_PACRG_SP3_SHIFT
 18

	)

1130 
	#AIPS_PACRG_TP2_MASK
 0x100000u

	)

1131 
	#AIPS_PACRG_TP2_SHIFT
 20

	)

1132 
	#AIPS_PACRG_WP2_MASK
 0x200000u

	)

1133 
	#AIPS_PACRG_WP2_SHIFT
 21

	)

1134 
	#AIPS_PACRG_SP2_MASK
 0x400000u

	)

1135 
	#AIPS_PACRG_SP2_SHIFT
 22

	)

1136 
	#AIPS_PACRG_TP1_MASK
 0x1000000u

	)

1137 
	#AIPS_PACRG_TP1_SHIFT
 24

	)

1138 
	#AIPS_PACRG_WP1_MASK
 0x2000000u

	)

1139 
	#AIPS_PACRG_WP1_SHIFT
 25

	)

1140 
	#AIPS_PACRG_SP1_MASK
 0x4000000u

	)

1141 
	#AIPS_PACRG_SP1_SHIFT
 26

	)

1142 
	#AIPS_PACRG_TP0_MASK
 0x10000000u

	)

1143 
	#AIPS_PACRG_TP0_SHIFT
 28

	)

1144 
	#AIPS_PACRG_WP0_MASK
 0x20000000u

	)

1145 
	#AIPS_PACRG_WP0_SHIFT
 29

	)

1146 
	#AIPS_PACRG_SP0_MASK
 0x40000000u

	)

1147 
	#AIPS_PACRG_SP0_SHIFT
 30

	)

1149 
	#AIPS_PACRH_TP7_MASK
 0x1u

	)

1150 
	#AIPS_PACRH_TP7_SHIFT
 0

	)

1151 
	#AIPS_PACRH_WP7_MASK
 0x2u

	)

1152 
	#AIPS_PACRH_WP7_SHIFT
 1

	)

1153 
	#AIPS_PACRH_SP7_MASK
 0x4u

	)

1154 
	#AIPS_PACRH_SP7_SHIFT
 2

	)

1155 
	#AIPS_PACRH_TP6_MASK
 0x10u

	)

1156 
	#AIPS_PACRH_TP6_SHIFT
 4

	)

1157 
	#AIPS_PACRH_WP6_MASK
 0x20u

	)

1158 
	#AIPS_PACRH_WP6_SHIFT
 5

	)

1159 
	#AIPS_PACRH_SP6_MASK
 0x40u

	)

1160 
	#AIPS_PACRH_SP6_SHIFT
 6

	)

1161 
	#AIPS_PACRH_TP5_MASK
 0x100u

	)

1162 
	#AIPS_PACRH_TP5_SHIFT
 8

	)

1163 
	#AIPS_PACRH_WP5_MASK
 0x200u

	)

1164 
	#AIPS_PACRH_WP5_SHIFT
 9

	)

1165 
	#AIPS_PACRH_SP5_MASK
 0x400u

	)

1166 
	#AIPS_PACRH_SP5_SHIFT
 10

	)

1167 
	#AIPS_PACRH_TP4_MASK
 0x1000u

	)

1168 
	#AIPS_PACRH_TP4_SHIFT
 12

	)

1169 
	#AIPS_PACRH_WP4_MASK
 0x2000u

	)

1170 
	#AIPS_PACRH_WP4_SHIFT
 13

	)

1171 
	#AIPS_PACRH_SP4_MASK
 0x4000u

	)

1172 
	#AIPS_PACRH_SP4_SHIFT
 14

	)

1173 
	#AIPS_PACRH_TP3_MASK
 0x10000u

	)

1174 
	#AIPS_PACRH_TP3_SHIFT
 16

	)

1175 
	#AIPS_PACRH_WP3_MASK
 0x20000u

	)

1176 
	#AIPS_PACRH_WP3_SHIFT
 17

	)

1177 
	#AIPS_PACRH_SP3_MASK
 0x40000u

	)

1178 
	#AIPS_PACRH_SP3_SHIFT
 18

	)

1179 
	#AIPS_PACRH_TP2_MASK
 0x100000u

	)

1180 
	#AIPS_PACRH_TP2_SHIFT
 20

	)

1181 
	#AIPS_PACRH_WP2_MASK
 0x200000u

	)

1182 
	#AIPS_PACRH_WP2_SHIFT
 21

	)

1183 
	#AIPS_PACRH_SP2_MASK
 0x400000u

	)

1184 
	#AIPS_PACRH_SP2_SHIFT
 22

	)

1185 
	#AIPS_PACRH_TP1_MASK
 0x1000000u

	)

1186 
	#AIPS_PACRH_TP1_SHIFT
 24

	)

1187 
	#AIPS_PACRH_WP1_MASK
 0x2000000u

	)

1188 
	#AIPS_PACRH_WP1_SHIFT
 25

	)

1189 
	#AIPS_PACRH_SP1_MASK
 0x4000000u

	)

1190 
	#AIPS_PACRH_SP1_SHIFT
 26

	)

1191 
	#AIPS_PACRH_TP0_MASK
 0x10000000u

	)

1192 
	#AIPS_PACRH_TP0_SHIFT
 28

	)

1193 
	#AIPS_PACRH_WP0_MASK
 0x20000000u

	)

1194 
	#AIPS_PACRH_WP0_SHIFT
 29

	)

1195 
	#AIPS_PACRH_SP0_MASK
 0x40000000u

	)

1196 
	#AIPS_PACRH_SP0_SHIFT
 30

	)

1198 
	#AIPS_PACRI_TP7_MASK
 0x1u

	)

1199 
	#AIPS_PACRI_TP7_SHIFT
 0

	)

1200 
	#AIPS_PACRI_WP7_MASK
 0x2u

	)

1201 
	#AIPS_PACRI_WP7_SHIFT
 1

	)

1202 
	#AIPS_PACRI_SP7_MASK
 0x4u

	)

1203 
	#AIPS_PACRI_SP7_SHIFT
 2

	)

1204 
	#AIPS_PACRI_TP6_MASK
 0x10u

	)

1205 
	#AIPS_PACRI_TP6_SHIFT
 4

	)

1206 
	#AIPS_PACRI_WP6_MASK
 0x20u

	)

1207 
	#AIPS_PACRI_WP6_SHIFT
 5

	)

1208 
	#AIPS_PACRI_SP6_MASK
 0x40u

	)

1209 
	#AIPS_PACRI_SP6_SHIFT
 6

	)

1210 
	#AIPS_PACRI_TP5_MASK
 0x100u

	)

1211 
	#AIPS_PACRI_TP5_SHIFT
 8

	)

1212 
	#AIPS_PACRI_WP5_MASK
 0x200u

	)

1213 
	#AIPS_PACRI_WP5_SHIFT
 9

	)

1214 
	#AIPS_PACRI_SP5_MASK
 0x400u

	)

1215 
	#AIPS_PACRI_SP5_SHIFT
 10

	)

1216 
	#AIPS_PACRI_TP4_MASK
 0x1000u

	)

1217 
	#AIPS_PACRI_TP4_SHIFT
 12

	)

1218 
	#AIPS_PACRI_WP4_MASK
 0x2000u

	)

1219 
	#AIPS_PACRI_WP4_SHIFT
 13

	)

1220 
	#AIPS_PACRI_SP4_MASK
 0x4000u

	)

1221 
	#AIPS_PACRI_SP4_SHIFT
 14

	)

1222 
	#AIPS_PACRI_TP3_MASK
 0x10000u

	)

1223 
	#AIPS_PACRI_TP3_SHIFT
 16

	)

1224 
	#AIPS_PACRI_WP3_MASK
 0x20000u

	)

1225 
	#AIPS_PACRI_WP3_SHIFT
 17

	)

1226 
	#AIPS_PACRI_SP3_MASK
 0x40000u

	)

1227 
	#AIPS_PACRI_SP3_SHIFT
 18

	)

1228 
	#AIPS_PACRI_TP2_MASK
 0x100000u

	)

1229 
	#AIPS_PACRI_TP2_SHIFT
 20

	)

1230 
	#AIPS_PACRI_WP2_MASK
 0x200000u

	)

1231 
	#AIPS_PACRI_WP2_SHIFT
 21

	)

1232 
	#AIPS_PACRI_SP2_MASK
 0x400000u

	)

1233 
	#AIPS_PACRI_SP2_SHIFT
 22

	)

1234 
	#AIPS_PACRI_TP1_MASK
 0x1000000u

	)

1235 
	#AIPS_PACRI_TP1_SHIFT
 24

	)

1236 
	#AIPS_PACRI_WP1_MASK
 0x2000000u

	)

1237 
	#AIPS_PACRI_WP1_SHIFT
 25

	)

1238 
	#AIPS_PACRI_SP1_MASK
 0x4000000u

	)

1239 
	#AIPS_PACRI_SP1_SHIFT
 26

	)

1240 
	#AIPS_PACRI_TP0_MASK
 0x10000000u

	)

1241 
	#AIPS_PACRI_TP0_SHIFT
 28

	)

1242 
	#AIPS_PACRI_WP0_MASK
 0x20000000u

	)

1243 
	#AIPS_PACRI_WP0_SHIFT
 29

	)

1244 
	#AIPS_PACRI_SP0_MASK
 0x40000000u

	)

1245 
	#AIPS_PACRI_SP0_SHIFT
 30

	)

1247 
	#AIPS_PACRJ_TP7_MASK
 0x1u

	)

1248 
	#AIPS_PACRJ_TP7_SHIFT
 0

	)

1249 
	#AIPS_PACRJ_WP7_MASK
 0x2u

	)

1250 
	#AIPS_PACRJ_WP7_SHIFT
 1

	)

1251 
	#AIPS_PACRJ_SP7_MASK
 0x4u

	)

1252 
	#AIPS_PACRJ_SP7_SHIFT
 2

	)

1253 
	#AIPS_PACRJ_TP6_MASK
 0x10u

	)

1254 
	#AIPS_PACRJ_TP6_SHIFT
 4

	)

1255 
	#AIPS_PACRJ_WP6_MASK
 0x20u

	)

1256 
	#AIPS_PACRJ_WP6_SHIFT
 5

	)

1257 
	#AIPS_PACRJ_SP6_MASK
 0x40u

	)

1258 
	#AIPS_PACRJ_SP6_SHIFT
 6

	)

1259 
	#AIPS_PACRJ_TP5_MASK
 0x100u

	)

1260 
	#AIPS_PACRJ_TP5_SHIFT
 8

	)

1261 
	#AIPS_PACRJ_WP5_MASK
 0x200u

	)

1262 
	#AIPS_PACRJ_WP5_SHIFT
 9

	)

1263 
	#AIPS_PACRJ_SP5_MASK
 0x400u

	)

1264 
	#AIPS_PACRJ_SP5_SHIFT
 10

	)

1265 
	#AIPS_PACRJ_TP4_MASK
 0x1000u

	)

1266 
	#AIPS_PACRJ_TP4_SHIFT
 12

	)

1267 
	#AIPS_PACRJ_WP4_MASK
 0x2000u

	)

1268 
	#AIPS_PACRJ_WP4_SHIFT
 13

	)

1269 
	#AIPS_PACRJ_SP4_MASK
 0x4000u

	)

1270 
	#AIPS_PACRJ_SP4_SHIFT
 14

	)

1271 
	#AIPS_PACRJ_TP3_MASK
 0x10000u

	)

1272 
	#AIPS_PACRJ_TP3_SHIFT
 16

	)

1273 
	#AIPS_PACRJ_WP3_MASK
 0x20000u

	)

1274 
	#AIPS_PACRJ_WP3_SHIFT
 17

	)

1275 
	#AIPS_PACRJ_SP3_MASK
 0x40000u

	)

1276 
	#AIPS_PACRJ_SP3_SHIFT
 18

	)

1277 
	#AIPS_PACRJ_TP2_MASK
 0x100000u

	)

1278 
	#AIPS_PACRJ_TP2_SHIFT
 20

	)

1279 
	#AIPS_PACRJ_WP2_MASK
 0x200000u

	)

1280 
	#AIPS_PACRJ_WP2_SHIFT
 21

	)

1281 
	#AIPS_PACRJ_SP2_MASK
 0x400000u

	)

1282 
	#AIPS_PACRJ_SP2_SHIFT
 22

	)

1283 
	#AIPS_PACRJ_TP1_MASK
 0x1000000u

	)

1284 
	#AIPS_PACRJ_TP1_SHIFT
 24

	)

1285 
	#AIPS_PACRJ_WP1_MASK
 0x2000000u

	)

1286 
	#AIPS_PACRJ_WP1_SHIFT
 25

	)

1287 
	#AIPS_PACRJ_SP1_MASK
 0x4000000u

	)

1288 
	#AIPS_PACRJ_SP1_SHIFT
 26

	)

1289 
	#AIPS_PACRJ_TP0_MASK
 0x10000000u

	)

1290 
	#AIPS_PACRJ_TP0_SHIFT
 28

	)

1291 
	#AIPS_PACRJ_WP0_MASK
 0x20000000u

	)

1292 
	#AIPS_PACRJ_WP0_SHIFT
 29

	)

1293 
	#AIPS_PACRJ_SP0_MASK
 0x40000000u

	)

1294 
	#AIPS_PACRJ_SP0_SHIFT
 30

	)

1296 
	#AIPS_PACRK_TP7_MASK
 0x1u

	)

1297 
	#AIPS_PACRK_TP7_SHIFT
 0

	)

1298 
	#AIPS_PACRK_WP7_MASK
 0x2u

	)

1299 
	#AIPS_PACRK_WP7_SHIFT
 1

	)

1300 
	#AIPS_PACRK_SP7_MASK
 0x4u

	)

1301 
	#AIPS_PACRK_SP7_SHIFT
 2

	)

1302 
	#AIPS_PACRK_TP6_MASK
 0x10u

	)

1303 
	#AIPS_PACRK_TP6_SHIFT
 4

	)

1304 
	#AIPS_PACRK_WP6_MASK
 0x20u

	)

1305 
	#AIPS_PACRK_WP6_SHIFT
 5

	)

1306 
	#AIPS_PACRK_SP6_MASK
 0x40u

	)

1307 
	#AIPS_PACRK_SP6_SHIFT
 6

	)

1308 
	#AIPS_PACRK_TP5_MASK
 0x100u

	)

1309 
	#AIPS_PACRK_TP5_SHIFT
 8

	)

1310 
	#AIPS_PACRK_WP5_MASK
 0x200u

	)

1311 
	#AIPS_PACRK_WP5_SHIFT
 9

	)

1312 
	#AIPS_PACRK_SP5_MASK
 0x400u

	)

1313 
	#AIPS_PACRK_SP5_SHIFT
 10

	)

1314 
	#AIPS_PACRK_TP4_MASK
 0x1000u

	)

1315 
	#AIPS_PACRK_TP4_SHIFT
 12

	)

1316 
	#AIPS_PACRK_WP4_MASK
 0x2000u

	)

1317 
	#AIPS_PACRK_WP4_SHIFT
 13

	)

1318 
	#AIPS_PACRK_SP4_MASK
 0x4000u

	)

1319 
	#AIPS_PACRK_SP4_SHIFT
 14

	)

1320 
	#AIPS_PACRK_TP3_MASK
 0x10000u

	)

1321 
	#AIPS_PACRK_TP3_SHIFT
 16

	)

1322 
	#AIPS_PACRK_WP3_MASK
 0x20000u

	)

1323 
	#AIPS_PACRK_WP3_SHIFT
 17

	)

1324 
	#AIPS_PACRK_SP3_MASK
 0x40000u

	)

1325 
	#AIPS_PACRK_SP3_SHIFT
 18

	)

1326 
	#AIPS_PACRK_TP2_MASK
 0x100000u

	)

1327 
	#AIPS_PACRK_TP2_SHIFT
 20

	)

1328 
	#AIPS_PACRK_WP2_MASK
 0x200000u

	)

1329 
	#AIPS_PACRK_WP2_SHIFT
 21

	)

1330 
	#AIPS_PACRK_SP2_MASK
 0x400000u

	)

1331 
	#AIPS_PACRK_SP2_SHIFT
 22

	)

1332 
	#AIPS_PACRK_TP1_MASK
 0x1000000u

	)

1333 
	#AIPS_PACRK_TP1_SHIFT
 24

	)

1334 
	#AIPS_PACRK_WP1_MASK
 0x2000000u

	)

1335 
	#AIPS_PACRK_WP1_SHIFT
 25

	)

1336 
	#AIPS_PACRK_SP1_MASK
 0x4000000u

	)

1337 
	#AIPS_PACRK_SP1_SHIFT
 26

	)

1338 
	#AIPS_PACRK_TP0_MASK
 0x10000000u

	)

1339 
	#AIPS_PACRK_TP0_SHIFT
 28

	)

1340 
	#AIPS_PACRK_WP0_MASK
 0x20000000u

	)

1341 
	#AIPS_PACRK_WP0_SHIFT
 29

	)

1342 
	#AIPS_PACRK_SP0_MASK
 0x40000000u

	)

1343 
	#AIPS_PACRK_SP0_SHIFT
 30

	)

1345 
	#AIPS_PACRL_TP7_MASK
 0x1u

	)

1346 
	#AIPS_PACRL_TP7_SHIFT
 0

	)

1347 
	#AIPS_PACRL_WP7_MASK
 0x2u

	)

1348 
	#AIPS_PACRL_WP7_SHIFT
 1

	)

1349 
	#AIPS_PACRL_SP7_MASK
 0x4u

	)

1350 
	#AIPS_PACRL_SP7_SHIFT
 2

	)

1351 
	#AIPS_PACRL_TP6_MASK
 0x10u

	)

1352 
	#AIPS_PACRL_TP6_SHIFT
 4

	)

1353 
	#AIPS_PACRL_WP6_MASK
 0x20u

	)

1354 
	#AIPS_PACRL_WP6_SHIFT
 5

	)

1355 
	#AIPS_PACRL_SP6_MASK
 0x40u

	)

1356 
	#AIPS_PACRL_SP6_SHIFT
 6

	)

1357 
	#AIPS_PACRL_TP5_MASK
 0x100u

	)

1358 
	#AIPS_PACRL_TP5_SHIFT
 8

	)

1359 
	#AIPS_PACRL_WP5_MASK
 0x200u

	)

1360 
	#AIPS_PACRL_WP5_SHIFT
 9

	)

1361 
	#AIPS_PACRL_SP5_MASK
 0x400u

	)

1362 
	#AIPS_PACRL_SP5_SHIFT
 10

	)

1363 
	#AIPS_PACRL_TP4_MASK
 0x1000u

	)

1364 
	#AIPS_PACRL_TP4_SHIFT
 12

	)

1365 
	#AIPS_PACRL_WP4_MASK
 0x2000u

	)

1366 
	#AIPS_PACRL_WP4_SHIFT
 13

	)

1367 
	#AIPS_PACRL_SP4_MASK
 0x4000u

	)

1368 
	#AIPS_PACRL_SP4_SHIFT
 14

	)

1369 
	#AIPS_PACRL_TP3_MASK
 0x10000u

	)

1370 
	#AIPS_PACRL_TP3_SHIFT
 16

	)

1371 
	#AIPS_PACRL_WP3_MASK
 0x20000u

	)

1372 
	#AIPS_PACRL_WP3_SHIFT
 17

	)

1373 
	#AIPS_PACRL_SP3_MASK
 0x40000u

	)

1374 
	#AIPS_PACRL_SP3_SHIFT
 18

	)

1375 
	#AIPS_PACRL_TP2_MASK
 0x100000u

	)

1376 
	#AIPS_PACRL_TP2_SHIFT
 20

	)

1377 
	#AIPS_PACRL_WP2_MASK
 0x200000u

	)

1378 
	#AIPS_PACRL_WP2_SHIFT
 21

	)

1379 
	#AIPS_PACRL_SP2_MASK
 0x400000u

	)

1380 
	#AIPS_PACRL_SP2_SHIFT
 22

	)

1381 
	#AIPS_PACRL_TP1_MASK
 0x1000000u

	)

1382 
	#AIPS_PACRL_TP1_SHIFT
 24

	)

1383 
	#AIPS_PACRL_WP1_MASK
 0x2000000u

	)

1384 
	#AIPS_PACRL_WP1_SHIFT
 25

	)

1385 
	#AIPS_PACRL_SP1_MASK
 0x4000000u

	)

1386 
	#AIPS_PACRL_SP1_SHIFT
 26

	)

1387 
	#AIPS_PACRL_TP0_MASK
 0x10000000u

	)

1388 
	#AIPS_PACRL_TP0_SHIFT
 28

	)

1389 
	#AIPS_PACRL_WP0_MASK
 0x20000000u

	)

1390 
	#AIPS_PACRL_WP0_SHIFT
 29

	)

1391 
	#AIPS_PACRL_SP0_MASK
 0x40000000u

	)

1392 
	#AIPS_PACRL_SP0_SHIFT
 30

	)

1394 
	#AIPS_PACRM_TP7_MASK
 0x1u

	)

1395 
	#AIPS_PACRM_TP7_SHIFT
 0

	)

1396 
	#AIPS_PACRM_WP7_MASK
 0x2u

	)

1397 
	#AIPS_PACRM_WP7_SHIFT
 1

	)

1398 
	#AIPS_PACRM_SP7_MASK
 0x4u

	)

1399 
	#AIPS_PACRM_SP7_SHIFT
 2

	)

1400 
	#AIPS_PACRM_TP6_MASK
 0x10u

	)

1401 
	#AIPS_PACRM_TP6_SHIFT
 4

	)

1402 
	#AIPS_PACRM_WP6_MASK
 0x20u

	)

1403 
	#AIPS_PACRM_WP6_SHIFT
 5

	)

1404 
	#AIPS_PACRM_SP6_MASK
 0x40u

	)

1405 
	#AIPS_PACRM_SP6_SHIFT
 6

	)

1406 
	#AIPS_PACRM_TP5_MASK
 0x100u

	)

1407 
	#AIPS_PACRM_TP5_SHIFT
 8

	)

1408 
	#AIPS_PACRM_WP5_MASK
 0x200u

	)

1409 
	#AIPS_PACRM_WP5_SHIFT
 9

	)

1410 
	#AIPS_PACRM_SP5_MASK
 0x400u

	)

1411 
	#AIPS_PACRM_SP5_SHIFT
 10

	)

1412 
	#AIPS_PACRM_TP4_MASK
 0x1000u

	)

1413 
	#AIPS_PACRM_TP4_SHIFT
 12

	)

1414 
	#AIPS_PACRM_WP4_MASK
 0x2000u

	)

1415 
	#AIPS_PACRM_WP4_SHIFT
 13

	)

1416 
	#AIPS_PACRM_SP4_MASK
 0x4000u

	)

1417 
	#AIPS_PACRM_SP4_SHIFT
 14

	)

1418 
	#AIPS_PACRM_TP3_MASK
 0x10000u

	)

1419 
	#AIPS_PACRM_TP3_SHIFT
 16

	)

1420 
	#AIPS_PACRM_WP3_MASK
 0x20000u

	)

1421 
	#AIPS_PACRM_WP3_SHIFT
 17

	)

1422 
	#AIPS_PACRM_SP3_MASK
 0x40000u

	)

1423 
	#AIPS_PACRM_SP3_SHIFT
 18

	)

1424 
	#AIPS_PACRM_TP2_MASK
 0x100000u

	)

1425 
	#AIPS_PACRM_TP2_SHIFT
 20

	)

1426 
	#AIPS_PACRM_WP2_MASK
 0x200000u

	)

1427 
	#AIPS_PACRM_WP2_SHIFT
 21

	)

1428 
	#AIPS_PACRM_SP2_MASK
 0x400000u

	)

1429 
	#AIPS_PACRM_SP2_SHIFT
 22

	)

1430 
	#AIPS_PACRM_TP1_MASK
 0x1000000u

	)

1431 
	#AIPS_PACRM_TP1_SHIFT
 24

	)

1432 
	#AIPS_PACRM_WP1_MASK
 0x2000000u

	)

1433 
	#AIPS_PACRM_WP1_SHIFT
 25

	)

1434 
	#AIPS_PACRM_SP1_MASK
 0x4000000u

	)

1435 
	#AIPS_PACRM_SP1_SHIFT
 26

	)

1436 
	#AIPS_PACRM_TP0_MASK
 0x10000000u

	)

1437 
	#AIPS_PACRM_TP0_SHIFT
 28

	)

1438 
	#AIPS_PACRM_WP0_MASK
 0x20000000u

	)

1439 
	#AIPS_PACRM_WP0_SHIFT
 29

	)

1440 
	#AIPS_PACRM_SP0_MASK
 0x40000000u

	)

1441 
	#AIPS_PACRM_SP0_SHIFT
 30

	)

1443 
	#AIPS_PACRN_TP7_MASK
 0x1u

	)

1444 
	#AIPS_PACRN_TP7_SHIFT
 0

	)

1445 
	#AIPS_PACRN_WP7_MASK
 0x2u

	)

1446 
	#AIPS_PACRN_WP7_SHIFT
 1

	)

1447 
	#AIPS_PACRN_SP7_MASK
 0x4u

	)

1448 
	#AIPS_PACRN_SP7_SHIFT
 2

	)

1449 
	#AIPS_PACRN_TP6_MASK
 0x10u

	)

1450 
	#AIPS_PACRN_TP6_SHIFT
 4

	)

1451 
	#AIPS_PACRN_WP6_MASK
 0x20u

	)

1452 
	#AIPS_PACRN_WP6_SHIFT
 5

	)

1453 
	#AIPS_PACRN_SP6_MASK
 0x40u

	)

1454 
	#AIPS_PACRN_SP6_SHIFT
 6

	)

1455 
	#AIPS_PACRN_TP5_MASK
 0x100u

	)

1456 
	#AIPS_PACRN_TP5_SHIFT
 8

	)

1457 
	#AIPS_PACRN_WP5_MASK
 0x200u

	)

1458 
	#AIPS_PACRN_WP5_SHIFT
 9

	)

1459 
	#AIPS_PACRN_SP5_MASK
 0x400u

	)

1460 
	#AIPS_PACRN_SP5_SHIFT
 10

	)

1461 
	#AIPS_PACRN_TP4_MASK
 0x1000u

	)

1462 
	#AIPS_PACRN_TP4_SHIFT
 12

	)

1463 
	#AIPS_PACRN_WP4_MASK
 0x2000u

	)

1464 
	#AIPS_PACRN_WP4_SHIFT
 13

	)

1465 
	#AIPS_PACRN_SP4_MASK
 0x4000u

	)

1466 
	#AIPS_PACRN_SP4_SHIFT
 14

	)

1467 
	#AIPS_PACRN_TP3_MASK
 0x10000u

	)

1468 
	#AIPS_PACRN_TP3_SHIFT
 16

	)

1469 
	#AIPS_PACRN_WP3_MASK
 0x20000u

	)

1470 
	#AIPS_PACRN_WP3_SHIFT
 17

	)

1471 
	#AIPS_PACRN_SP3_MASK
 0x40000u

	)

1472 
	#AIPS_PACRN_SP3_SHIFT
 18

	)

1473 
	#AIPS_PACRN_TP2_MASK
 0x100000u

	)

1474 
	#AIPS_PACRN_TP2_SHIFT
 20

	)

1475 
	#AIPS_PACRN_WP2_MASK
 0x200000u

	)

1476 
	#AIPS_PACRN_WP2_SHIFT
 21

	)

1477 
	#AIPS_PACRN_SP2_MASK
 0x400000u

	)

1478 
	#AIPS_PACRN_SP2_SHIFT
 22

	)

1479 
	#AIPS_PACRN_TP1_MASK
 0x1000000u

	)

1480 
	#AIPS_PACRN_TP1_SHIFT
 24

	)

1481 
	#AIPS_PACRN_WP1_MASK
 0x2000000u

	)

1482 
	#AIPS_PACRN_WP1_SHIFT
 25

	)

1483 
	#AIPS_PACRN_SP1_MASK
 0x4000000u

	)

1484 
	#AIPS_PACRN_SP1_SHIFT
 26

	)

1485 
	#AIPS_PACRN_TP0_MASK
 0x10000000u

	)

1486 
	#AIPS_PACRN_TP0_SHIFT
 28

	)

1487 
	#AIPS_PACRN_WP0_MASK
 0x20000000u

	)

1488 
	#AIPS_PACRN_WP0_SHIFT
 29

	)

1489 
	#AIPS_PACRN_SP0_MASK
 0x40000000u

	)

1490 
	#AIPS_PACRN_SP0_SHIFT
 30

	)

1492 
	#AIPS_PACRO_TP7_MASK
 0x1u

	)

1493 
	#AIPS_PACRO_TP7_SHIFT
 0

	)

1494 
	#AIPS_PACRO_WP7_MASK
 0x2u

	)

1495 
	#AIPS_PACRO_WP7_SHIFT
 1

	)

1496 
	#AIPS_PACRO_SP7_MASK
 0x4u

	)

1497 
	#AIPS_PACRO_SP7_SHIFT
 2

	)

1498 
	#AIPS_PACRO_TP6_MASK
 0x10u

	)

1499 
	#AIPS_PACRO_TP6_SHIFT
 4

	)

1500 
	#AIPS_PACRO_WP6_MASK
 0x20u

	)

1501 
	#AIPS_PACRO_WP6_SHIFT
 5

	)

1502 
	#AIPS_PACRO_SP6_MASK
 0x40u

	)

1503 
	#AIPS_PACRO_SP6_SHIFT
 6

	)

1504 
	#AIPS_PACRO_TP5_MASK
 0x100u

	)

1505 
	#AIPS_PACRO_TP5_SHIFT
 8

	)

1506 
	#AIPS_PACRO_WP5_MASK
 0x200u

	)

1507 
	#AIPS_PACRO_WP5_SHIFT
 9

	)

1508 
	#AIPS_PACRO_SP5_MASK
 0x400u

	)

1509 
	#AIPS_PACRO_SP5_SHIFT
 10

	)

1510 
	#AIPS_PACRO_TP4_MASK
 0x1000u

	)

1511 
	#AIPS_PACRO_TP4_SHIFT
 12

	)

1512 
	#AIPS_PACRO_WP4_MASK
 0x2000u

	)

1513 
	#AIPS_PACRO_WP4_SHIFT
 13

	)

1514 
	#AIPS_PACRO_SP4_MASK
 0x4000u

	)

1515 
	#AIPS_PACRO_SP4_SHIFT
 14

	)

1516 
	#AIPS_PACRO_TP3_MASK
 0x10000u

	)

1517 
	#AIPS_PACRO_TP3_SHIFT
 16

	)

1518 
	#AIPS_PACRO_WP3_MASK
 0x20000u

	)

1519 
	#AIPS_PACRO_WP3_SHIFT
 17

	)

1520 
	#AIPS_PACRO_SP3_MASK
 0x40000u

	)

1521 
	#AIPS_PACRO_SP3_SHIFT
 18

	)

1522 
	#AIPS_PACRO_TP2_MASK
 0x100000u

	)

1523 
	#AIPS_PACRO_TP2_SHIFT
 20

	)

1524 
	#AIPS_PACRO_WP2_MASK
 0x200000u

	)

1525 
	#AIPS_PACRO_WP2_SHIFT
 21

	)

1526 
	#AIPS_PACRO_SP2_MASK
 0x400000u

	)

1527 
	#AIPS_PACRO_SP2_SHIFT
 22

	)

1528 
	#AIPS_PACRO_TP1_MASK
 0x1000000u

	)

1529 
	#AIPS_PACRO_TP1_SHIFT
 24

	)

1530 
	#AIPS_PACRO_WP1_MASK
 0x2000000u

	)

1531 
	#AIPS_PACRO_WP1_SHIFT
 25

	)

1532 
	#AIPS_PACRO_SP1_MASK
 0x4000000u

	)

1533 
	#AIPS_PACRO_SP1_SHIFT
 26

	)

1534 
	#AIPS_PACRO_TP0_MASK
 0x10000000u

	)

1535 
	#AIPS_PACRO_TP0_SHIFT
 28

	)

1536 
	#AIPS_PACRO_WP0_MASK
 0x20000000u

	)

1537 
	#AIPS_PACRO_WP0_SHIFT
 29

	)

1538 
	#AIPS_PACRO_SP0_MASK
 0x40000000u

	)

1539 
	#AIPS_PACRO_SP0_SHIFT
 30

	)

1541 
	#AIPS_PACRP_TP7_MASK
 0x1u

	)

1542 
	#AIPS_PACRP_TP7_SHIFT
 0

	)

1543 
	#AIPS_PACRP_WP7_MASK
 0x2u

	)

1544 
	#AIPS_PACRP_WP7_SHIFT
 1

	)

1545 
	#AIPS_PACRP_SP7_MASK
 0x4u

	)

1546 
	#AIPS_PACRP_SP7_SHIFT
 2

	)

1547 
	#AIPS_PACRP_TP6_MASK
 0x10u

	)

1548 
	#AIPS_PACRP_TP6_SHIFT
 4

	)

1549 
	#AIPS_PACRP_WP6_MASK
 0x20u

	)

1550 
	#AIPS_PACRP_WP6_SHIFT
 5

	)

1551 
	#AIPS_PACRP_SP6_MASK
 0x40u

	)

1552 
	#AIPS_PACRP_SP6_SHIFT
 6

	)

1553 
	#AIPS_PACRP_TP5_MASK
 0x100u

	)

1554 
	#AIPS_PACRP_TP5_SHIFT
 8

	)

1555 
	#AIPS_PACRP_WP5_MASK
 0x200u

	)

1556 
	#AIPS_PACRP_WP5_SHIFT
 9

	)

1557 
	#AIPS_PACRP_SP5_MASK
 0x400u

	)

1558 
	#AIPS_PACRP_SP5_SHIFT
 10

	)

1559 
	#AIPS_PACRP_TP4_MASK
 0x1000u

	)

1560 
	#AIPS_PACRP_TP4_SHIFT
 12

	)

1561 
	#AIPS_PACRP_WP4_MASK
 0x2000u

	)

1562 
	#AIPS_PACRP_WP4_SHIFT
 13

	)

1563 
	#AIPS_PACRP_SP4_MASK
 0x4000u

	)

1564 
	#AIPS_PACRP_SP4_SHIFT
 14

	)

1565 
	#AIPS_PACRP_TP3_MASK
 0x10000u

	)

1566 
	#AIPS_PACRP_TP3_SHIFT
 16

	)

1567 
	#AIPS_PACRP_WP3_MASK
 0x20000u

	)

1568 
	#AIPS_PACRP_WP3_SHIFT
 17

	)

1569 
	#AIPS_PACRP_SP3_MASK
 0x40000u

	)

1570 
	#AIPS_PACRP_SP3_SHIFT
 18

	)

1571 
	#AIPS_PACRP_TP2_MASK
 0x100000u

	)

1572 
	#AIPS_PACRP_TP2_SHIFT
 20

	)

1573 
	#AIPS_PACRP_WP2_MASK
 0x200000u

	)

1574 
	#AIPS_PACRP_WP2_SHIFT
 21

	)

1575 
	#AIPS_PACRP_SP2_MASK
 0x400000u

	)

1576 
	#AIPS_PACRP_SP2_SHIFT
 22

	)

1577 
	#AIPS_PACRP_TP1_MASK
 0x1000000u

	)

1578 
	#AIPS_PACRP_TP1_SHIFT
 24

	)

1579 
	#AIPS_PACRP_WP1_MASK
 0x2000000u

	)

1580 
	#AIPS_PACRP_WP1_SHIFT
 25

	)

1581 
	#AIPS_PACRP_SP1_MASK
 0x4000000u

	)

1582 
	#AIPS_PACRP_SP1_SHIFT
 26

	)

1583 
	#AIPS_PACRP_TP0_MASK
 0x10000000u

	)

1584 
	#AIPS_PACRP_TP0_SHIFT
 28

	)

1585 
	#AIPS_PACRP_WP0_MASK
 0x20000000u

	)

1586 
	#AIPS_PACRP_WP0_SHIFT
 29

	)

1587 
	#AIPS_PACRP_SP0_MASK
 0x40000000u

	)

1588 
	#AIPS_PACRP_SP0_SHIFT
 30

	)

1597 
	#AIPS0_BASE_PTR
 ((
AIPS_MemM­PŒ
)0x40000000u)

	)

1599 
	#AIPS1_BASE_PTR
 ((
AIPS_MemM­PŒ
)0x40080000u)

	)

1601 
	#AIPS_BASE_PTRS
 { 
AIPS0_BASE_PTR
, 
AIPS1_BASE_PTR
 }

	)

1615 
	#AIPS0_MPRA
 
	`AIPS_MPRA_REG
(
AIPS0_BASE_PTR
)

	)

1616 
	#AIPS0_PACRA
 
	`AIPS_PACRA_REG
(
AIPS0_BASE_PTR
)

	)

1617 
	#AIPS0_PACRB
 
	`AIPS_PACRB_REG
(
AIPS0_BASE_PTR
)

	)

1618 
	#AIPS0_PACRC
 
	`AIPS_PACRC_REG
(
AIPS0_BASE_PTR
)

	)

1619 
	#AIPS0_PACRD
 
	`AIPS_PACRD_REG
(
AIPS0_BASE_PTR
)

	)

1620 
	#AIPS0_PACRE
 
	`AIPS_PACRE_REG
(
AIPS0_BASE_PTR
)

	)

1621 
	#AIPS0_PACRF
 
	`AIPS_PACRF_REG
(
AIPS0_BASE_PTR
)

	)

1622 
	#AIPS0_PACRG
 
	`AIPS_PACRG_REG
(
AIPS0_BASE_PTR
)

	)

1623 
	#AIPS0_PACRH
 
	`AIPS_PACRH_REG
(
AIPS0_BASE_PTR
)

	)

1624 
	#AIPS0_PACRI
 
	`AIPS_PACRI_REG
(
AIPS0_BASE_PTR
)

	)

1625 
	#AIPS0_PACRJ
 
	`AIPS_PACRJ_REG
(
AIPS0_BASE_PTR
)

	)

1626 
	#AIPS0_PACRK
 
	`AIPS_PACRK_REG
(
AIPS0_BASE_PTR
)

	)

1627 
	#AIPS0_PACRL
 
	`AIPS_PACRL_REG
(
AIPS0_BASE_PTR
)

	)

1628 
	#AIPS0_PACRM
 
	`AIPS_PACRM_REG
(
AIPS0_BASE_PTR
)

	)

1629 
	#AIPS0_PACRN
 
	`AIPS_PACRN_REG
(
AIPS0_BASE_PTR
)

	)

1630 
	#AIPS0_PACRO
 
	`AIPS_PACRO_REG
(
AIPS0_BASE_PTR
)

	)

1631 
	#AIPS0_PACRP
 
	`AIPS_PACRP_REG
(
AIPS0_BASE_PTR
)

	)

1633 
	#AIPS1_MPRA
 
	`AIPS_MPRA_REG
(
AIPS1_BASE_PTR
)

	)

1634 
	#AIPS1_PACRA
 
	`AIPS_PACRA_REG
(
AIPS1_BASE_PTR
)

	)

1635 
	#AIPS1_PACRB
 
	`AIPS_PACRB_REG
(
AIPS1_BASE_PTR
)

	)

1636 
	#AIPS1_PACRC
 
	`AIPS_PACRC_REG
(
AIPS1_BASE_PTR
)

	)

1637 
	#AIPS1_PACRD
 
	`AIPS_PACRD_REG
(
AIPS1_BASE_PTR
)

	)

1638 
	#AIPS1_PACRE
 
	`AIPS_PACRE_REG
(
AIPS1_BASE_PTR
)

	)

1639 
	#AIPS1_PACRF
 
	`AIPS_PACRF_REG
(
AIPS1_BASE_PTR
)

	)

1640 
	#AIPS1_PACRG
 
	`AIPS_PACRG_REG
(
AIPS1_BASE_PTR
)

	)

1641 
	#AIPS1_PACRH
 
	`AIPS_PACRH_REG
(
AIPS1_BASE_PTR
)

	)

1642 
	#AIPS1_PACRI
 
	`AIPS_PACRI_REG
(
AIPS1_BASE_PTR
)

	)

1643 
	#AIPS1_PACRJ
 
	`AIPS_PACRJ_REG
(
AIPS1_BASE_PTR
)

	)

1644 
	#AIPS1_PACRK
 
	`AIPS_PACRK_REG
(
AIPS1_BASE_PTR
)

	)

1645 
	#AIPS1_PACRL
 
	`AIPS_PACRL_REG
(
AIPS1_BASE_PTR
)

	)

1646 
	#AIPS1_PACRM
 
	`AIPS_PACRM_REG
(
AIPS1_BASE_PTR
)

	)

1647 
	#AIPS1_PACRN
 
	`AIPS_PACRN_REG
(
AIPS1_BASE_PTR
)

	)

1648 
	#AIPS1_PACRO
 
	`AIPS_PACRO_REG
(
AIPS1_BASE_PTR
)

	)

1649 
	#AIPS1_PACRP
 
	`AIPS_PACRP_REG
(
AIPS1_BASE_PTR
)

	)

1671 
	sAXBS_MemM­
 {

1673 
ušt32_t
 
	mPRS
;

1674 
ušt8_t
 
	mRESERVED_0
[12];

1675 
ušt32_t
 
	mCRS
;

1676 
ušt8_t
 
	mRESERVED_1
[236];

1677 } 
	mSLAVE
[8];

1678 
ušt32_t
 
	mMGPCR0
;

1679 
ušt8_t
 
	mRESERVED_0
[252];

1680 
ušt32_t
 
	mMGPCR1
;

1681 
ušt8_t
 
	mRESERVED_1
[252];

1682 
ušt32_t
 
	mMGPCR2
;

1683 
ušt8_t
 
	mRESERVED_2
[252];

1684 
ušt32_t
 
	mMGPCR3
;

1685 
ušt8_t
 
	mRESERVED_3
[252];

1686 
ušt32_t
 
	mMGPCR4
;

1687 
ušt8_t
 
	mRESERVED_4
[252];

1688 
ušt32_t
 
	mMGPCR5
;

1689 
ušt8_t
 
	mRESERVED_5
[252];

1690 
ušt32_t
 
	mMGPCR6
;

1691 
ušt8_t
 
	mRESERVED_6
[252];

1692 
ušt32_t
 
	mMGPCR7
;

1693 } vÞ©ž*
	tAXBS_MemM­PŒ
;

1706 
	#AXBS_PRS_REG
(
ba£
,
šdex
è((ba£)->
SLAVE
[šdex].
PRS
)

	)

1707 
	#AXBS_CRS_REG
(
ba£
,
šdex
è((ba£)->
SLAVE
[šdex].
CRS
)

	)

1708 
	#AXBS_MGPCR0_REG
(
ba£
è((ba£)->
MGPCR0
)

	)

1709 
	#AXBS_MGPCR1_REG
(
ba£
è((ba£)->
MGPCR1
)

	)

1710 
	#AXBS_MGPCR2_REG
(
ba£
è((ba£)->
MGPCR2
)

	)

1711 
	#AXBS_MGPCR3_REG
(
ba£
è((ba£)->
MGPCR3
)

	)

1712 
	#AXBS_MGPCR4_REG
(
ba£
è((ba£)->
MGPCR4
)

	)

1713 
	#AXBS_MGPCR5_REG
(
ba£
è((ba£)->
MGPCR5
)

	)

1714 
	#AXBS_MGPCR6_REG
(
ba£
è((ba£)->
MGPCR6
)

	)

1715 
	#AXBS_MGPCR7_REG
(
ba£
è((ba£)->
MGPCR7
)

	)

1732 
	#AXBS_PRS_M0_MASK
 0x7u

	)

1733 
	#AXBS_PRS_M0_SHIFT
 0

	)

1734 
	#AXBS_PRS_M0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M0_SHIFT
))&
AXBS_PRS_M0_MASK
)

	)

1735 
	#AXBS_PRS_M1_MASK
 0x70u

	)

1736 
	#AXBS_PRS_M1_SHIFT
 4

	)

1737 
	#AXBS_PRS_M1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M1_SHIFT
))&
AXBS_PRS_M1_MASK
)

	)

1738 
	#AXBS_PRS_M2_MASK
 0x700u

	)

1739 
	#AXBS_PRS_M2_SHIFT
 8

	)

1740 
	#AXBS_PRS_M2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M2_SHIFT
))&
AXBS_PRS_M2_MASK
)

	)

1741 
	#AXBS_PRS_M3_MASK
 0x7000u

	)

1742 
	#AXBS_PRS_M3_SHIFT
 12

	)

1743 
	#AXBS_PRS_M3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M3_SHIFT
))&
AXBS_PRS_M3_MASK
)

	)

1744 
	#AXBS_PRS_M4_MASK
 0x70000u

	)

1745 
	#AXBS_PRS_M4_SHIFT
 16

	)

1746 
	#AXBS_PRS_M4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M4_SHIFT
))&
AXBS_PRS_M4_MASK
)

	)

1747 
	#AXBS_PRS_M5_MASK
 0x700000u

	)

1748 
	#AXBS_PRS_M5_SHIFT
 20

	)

1749 
	#AXBS_PRS_M5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M5_SHIFT
))&
AXBS_PRS_M5_MASK
)

	)

1750 
	#AXBS_PRS_M6_MASK
 0x7000000u

	)

1751 
	#AXBS_PRS_M6_SHIFT
 24

	)

1752 
	#AXBS_PRS_M6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M6_SHIFT
))&
AXBS_PRS_M6_MASK
)

	)

1753 
	#AXBS_PRS_M7_MASK
 0x70000000u

	)

1754 
	#AXBS_PRS_M7_SHIFT
 28

	)

1755 
	#AXBS_PRS_M7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_PRS_M7_SHIFT
))&
AXBS_PRS_M7_MASK
)

	)

1757 
	#AXBS_CRS_PARK_MASK
 0x7u

	)

1758 
	#AXBS_CRS_PARK_SHIFT
 0

	)

1759 
	#AXBS_CRS_PARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_PARK_SHIFT
))&
AXBS_CRS_PARK_MASK
)

	)

1760 
	#AXBS_CRS_PCTL_MASK
 0x30u

	)

1761 
	#AXBS_CRS_PCTL_SHIFT
 4

	)

1762 
	#AXBS_CRS_PCTL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_PCTL_SHIFT
))&
AXBS_CRS_PCTL_MASK
)

	)

1763 
	#AXBS_CRS_ARB_MASK
 0x300u

	)

1764 
	#AXBS_CRS_ARB_SHIFT
 8

	)

1765 
	#AXBS_CRS_ARB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_CRS_ARB_SHIFT
))&
AXBS_CRS_ARB_MASK
)

	)

1766 
	#AXBS_CRS_HLP_MASK
 0x40000000u

	)

1767 
	#AXBS_CRS_HLP_SHIFT
 30

	)

1768 
	#AXBS_CRS_RO_MASK
 0x80000000u

	)

1769 
	#AXBS_CRS_RO_SHIFT
 31

	)

1771 
	#AXBS_MGPCR0_AULB_MASK
 0x7u

	)

1772 
	#AXBS_MGPCR0_AULB_SHIFT
 0

	)

1773 
	#AXBS_MGPCR0_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR0_AULB_SHIFT
))&
AXBS_MGPCR0_AULB_MASK
)

	)

1775 
	#AXBS_MGPCR1_AULB_MASK
 0x7u

	)

1776 
	#AXBS_MGPCR1_AULB_SHIFT
 0

	)

1777 
	#AXBS_MGPCR1_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR1_AULB_SHIFT
))&
AXBS_MGPCR1_AULB_MASK
)

	)

1779 
	#AXBS_MGPCR2_AULB_MASK
 0x7u

	)

1780 
	#AXBS_MGPCR2_AULB_SHIFT
 0

	)

1781 
	#AXBS_MGPCR2_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR2_AULB_SHIFT
))&
AXBS_MGPCR2_AULB_MASK
)

	)

1783 
	#AXBS_MGPCR3_AULB_MASK
 0x7u

	)

1784 
	#AXBS_MGPCR3_AULB_SHIFT
 0

	)

1785 
	#AXBS_MGPCR3_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR3_AULB_SHIFT
))&
AXBS_MGPCR3_AULB_MASK
)

	)

1787 
	#AXBS_MGPCR4_AULB_MASK
 0x7u

	)

1788 
	#AXBS_MGPCR4_AULB_SHIFT
 0

	)

1789 
	#AXBS_MGPCR4_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR4_AULB_SHIFT
))&
AXBS_MGPCR4_AULB_MASK
)

	)

1791 
	#AXBS_MGPCR5_AULB_MASK
 0x7u

	)

1792 
	#AXBS_MGPCR5_AULB_SHIFT
 0

	)

1793 
	#AXBS_MGPCR5_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR5_AULB_SHIFT
))&
AXBS_MGPCR5_AULB_MASK
)

	)

1795 
	#AXBS_MGPCR6_AULB_MASK
 0x7u

	)

1796 
	#AXBS_MGPCR6_AULB_SHIFT
 0

	)

1797 
	#AXBS_MGPCR6_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR6_AULB_SHIFT
))&
AXBS_MGPCR6_AULB_MASK
)

	)

1799 
	#AXBS_MGPCR7_AULB_MASK
 0x7u

	)

1800 
	#AXBS_MGPCR7_AULB_SHIFT
 0

	)

1801 
	#AXBS_MGPCR7_AULB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
AXBS_MGPCR7_AULB_SHIFT
))&
AXBS_MGPCR7_AULB_MASK
)

	)

1810 
	#AXBS_BASE_PTR
 ((
AXBS_MemM­PŒ
)0x40004000u)

	)

1812 
	#AXBS_BASE_PTRS
 { 
AXBS_BASE_PTR
 }

	)

1826 
	#AXBS_PRS0
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,0)

	)

1827 
	#AXBS_CRS0
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,0)

	)

1828 
	#AXBS_PRS1
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,1)

	)

1829 
	#AXBS_CRS1
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,1)

	)

1830 
	#AXBS_PRS2
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,2)

	)

1831 
	#AXBS_CRS2
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,2)

	)

1832 
	#AXBS_PRS3
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,3)

	)

1833 
	#AXBS_CRS3
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,3)

	)

1834 
	#AXBS_PRS4
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,4)

	)

1835 
	#AXBS_CRS4
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,4)

	)

1836 
	#AXBS_PRS5
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,5)

	)

1837 
	#AXBS_CRS5
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,5)

	)

1838 
	#AXBS_PRS6
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,6)

	)

1839 
	#AXBS_CRS6
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,6)

	)

1840 
	#AXBS_PRS7
 
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,7)

	)

1841 
	#AXBS_CRS7
 
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,7)

	)

1842 
	#AXBS_MGPCR0
 
	`AXBS_MGPCR0_REG
(
AXBS_BASE_PTR
)

	)

1843 
	#AXBS_MGPCR1
 
	`AXBS_MGPCR1_REG
(
AXBS_BASE_PTR
)

	)

1844 
	#AXBS_MGPCR2
 
	`AXBS_MGPCR2_REG
(
AXBS_BASE_PTR
)

	)

1845 
	#AXBS_MGPCR3
 
	`AXBS_MGPCR3_REG
(
AXBS_BASE_PTR
)

	)

1846 
	#AXBS_MGPCR4
 
	`AXBS_MGPCR4_REG
(
AXBS_BASE_PTR
)

	)

1847 
	#AXBS_MGPCR5
 
	`AXBS_MGPCR5_REG
(
AXBS_BASE_PTR
)

	)

1848 
	#AXBS_MGPCR6
 
	`AXBS_MGPCR6_REG
(
AXBS_BASE_PTR
)

	)

1849 
	#AXBS_MGPCR7
 
	`AXBS_MGPCR7_REG
(
AXBS_BASE_PTR
)

	)

1852 
	#AXBS_PRS
(
šdex
è
	`AXBS_PRS_REG
(
AXBS_BASE_PTR
,šdex)

	)

1853 
	#AXBS_CRS
(
šdex
è
	`AXBS_CRS_REG
(
AXBS_BASE_PTR
,šdex)

	)

1875 
	sCAN_MemM­
 {

1876 
ušt32_t
 
	mMCR
;

1877 
ušt32_t
 
	mCTRL1
;

1878 
ušt32_t
 
	mTIMER
;

1879 
ušt8_t
 
	mRESERVED_0
[4];

1880 
ušt32_t
 
	mRXMGMASK
;

1881 
ušt32_t
 
	mRX14MASK
;

1882 
ušt32_t
 
	mRX15MASK
;

1883 
ušt32_t
 
	mECR
;

1884 
ušt32_t
 
	mESR1
;

1885 
ušt32_t
 
	mIMASK2
;

1886 
ušt32_t
 
	mIMASK1
;

1887 
ušt32_t
 
	mIFLAG2
;

1888 
ušt32_t
 
	mIFLAG1
;

1889 
ušt32_t
 
	mCTRL2
;

1890 
ušt32_t
 
	mESR2
;

1891 
ušt8_t
 
	mRESERVED_1
[8];

1892 
ušt32_t
 
	mCRCR
;

1893 
ušt32_t
 
	mRXFGMASK
;

1894 
ušt32_t
 
	mRXFIR
;

1895 
ušt8_t
 
	mRESERVED_2
[48];

1897 
ušt32_t
 
	mCS
;

1898 
ušt32_t
 
	mID
;

1899 
ušt32_t
 
	mWORD0
;

1900 
ušt32_t
 
	mWORD1
;

1901 } 
	mMB
[16];

1902 
ušt8_t
 
	mRESERVED_3
[1792];

1903 
ušt32_t
 
	mRXIMR
[16];

1904 } vÞ©ž*
	tCAN_MemM­PŒ
;

1917 
	#CAN_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

1918 
	#CAN_CTRL1_REG
(
ba£
è((ba£)->
CTRL1
)

	)

1919 
	#CAN_TIMER_REG
(
ba£
è((ba£)->
TIMER
)

	)

1920 
	#CAN_RXMGMASK_REG
(
ba£
è((ba£)->
RXMGMASK
)

	)

1921 
	#CAN_RX14MASK_REG
(
ba£
è((ba£)->
RX14MASK
)

	)

1922 
	#CAN_RX15MASK_REG
(
ba£
è((ba£)->
RX15MASK
)

	)

1923 
	#CAN_ECR_REG
(
ba£
è((ba£)->
ECR
)

	)

1924 
	#CAN_ESR1_REG
(
ba£
è((ba£)->
ESR1
)

	)

1925 
	#CAN_IMASK2_REG
(
ba£
è((ba£)->
IMASK2
)

	)

1926 
	#CAN_IMASK1_REG
(
ba£
è((ba£)->
IMASK1
)

	)

1927 
	#CAN_IFLAG2_REG
(
ba£
è((ba£)->
IFLAG2
)

	)

1928 
	#CAN_IFLAG1_REG
(
ba£
è((ba£)->
IFLAG1
)

	)

1929 
	#CAN_CTRL2_REG
(
ba£
è((ba£)->
CTRL2
)

	)

1930 
	#CAN_ESR2_REG
(
ba£
è((ba£)->
ESR2
)

	)

1931 
	#CAN_CRCR_REG
(
ba£
è((ba£)->
CRCR
)

	)

1932 
	#CAN_RXFGMASK_REG
(
ba£
è((ba£)->
RXFGMASK
)

	)

1933 
	#CAN_RXFIR_REG
(
ba£
è((ba£)->
RXFIR
)

	)

1934 
	#CAN_CS_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
CS
)

	)

1935 
	#CAN_ID_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
ID
)

	)

1936 
	#CAN_WORD0_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
WORD0
)

	)

1937 
	#CAN_WORD1_REG
(
ba£
,
šdex
è((ba£)->
MB
[šdex].
WORD1
)

	)

1938 
	#CAN_RXIMR_REG
(
ba£
,
šdex
è((ba£)->
RXIMR
[šdex])

	)

1955 
	#CAN_MCR_MAXMB_MASK
 0x7Fu

	)

1956 
	#CAN_MCR_MAXMB_SHIFT
 0

	)

1957 
	#CAN_MCR_MAXMB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_MCR_MAXMB_SHIFT
))&
CAN_MCR_MAXMB_MASK
)

	)

1958 
	#CAN_MCR_IDAM_MASK
 0x300u

	)

1959 
	#CAN_MCR_IDAM_SHIFT
 8

	)

1960 
	#CAN_MCR_IDAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_MCR_IDAM_SHIFT
))&
CAN_MCR_IDAM_MASK
)

	)

1961 
	#CAN_MCR_AEN_MASK
 0x1000u

	)

1962 
	#CAN_MCR_AEN_SHIFT
 12

	)

1963 
	#CAN_MCR_LPRIOEN_MASK
 0x2000u

	)

1964 
	#CAN_MCR_LPRIOEN_SHIFT
 13

	)

1965 
	#CAN_MCR_IRMQ_MASK
 0x10000u

	)

1966 
	#CAN_MCR_IRMQ_SHIFT
 16

	)

1967 
	#CAN_MCR_SRXDIS_MASK
 0x20000u

	)

1968 
	#CAN_MCR_SRXDIS_SHIFT
 17

	)

1969 
	#CAN_MCR_LPMACK_MASK
 0x100000u

	)

1970 
	#CAN_MCR_LPMACK_SHIFT
 20

	)

1971 
	#CAN_MCR_WRNEN_MASK
 0x200000u

	)

1972 
	#CAN_MCR_WRNEN_SHIFT
 21

	)

1973 
	#CAN_MCR_SLFWAK_MASK
 0x400000u

	)

1974 
	#CAN_MCR_SLFWAK_SHIFT
 22

	)

1975 
	#CAN_MCR_SUPV_MASK
 0x800000u

	)

1976 
	#CAN_MCR_SUPV_SHIFT
 23

	)

1977 
	#CAN_MCR_FRZACK_MASK
 0x1000000u

	)

1978 
	#CAN_MCR_FRZACK_SHIFT
 24

	)

1979 
	#CAN_MCR_SOFTRST_MASK
 0x2000000u

	)

1980 
	#CAN_MCR_SOFTRST_SHIFT
 25

	)

1981 
	#CAN_MCR_WAKMSK_MASK
 0x4000000u

	)

1982 
	#CAN_MCR_WAKMSK_SHIFT
 26

	)

1983 
	#CAN_MCR_NOTRDY_MASK
 0x8000000u

	)

1984 
	#CAN_MCR_NOTRDY_SHIFT
 27

	)

1985 
	#CAN_MCR_HALT_MASK
 0x10000000u

	)

1986 
	#CAN_MCR_HALT_SHIFT
 28

	)

1987 
	#CAN_MCR_RFEN_MASK
 0x20000000u

	)

1988 
	#CAN_MCR_RFEN_SHIFT
 29

	)

1989 
	#CAN_MCR_FRZ_MASK
 0x40000000u

	)

1990 
	#CAN_MCR_FRZ_SHIFT
 30

	)

1991 
	#CAN_MCR_MDIS_MASK
 0x80000000u

	)

1992 
	#CAN_MCR_MDIS_SHIFT
 31

	)

1994 
	#CAN_CTRL1_PROPSEG_MASK
 0x7u

	)

1995 
	#CAN_CTRL1_PROPSEG_SHIFT
 0

	)

1996 
	#CAN_CTRL1_PROPSEG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PROPSEG_SHIFT
))&
CAN_CTRL1_PROPSEG_MASK
)

	)

1997 
	#CAN_CTRL1_LOM_MASK
 0x8u

	)

1998 
	#CAN_CTRL1_LOM_SHIFT
 3

	)

1999 
	#CAN_CTRL1_LBUF_MASK
 0x10u

	)

2000 
	#CAN_CTRL1_LBUF_SHIFT
 4

	)

2001 
	#CAN_CTRL1_TSYN_MASK
 0x20u

	)

2002 
	#CAN_CTRL1_TSYN_SHIFT
 5

	)

2003 
	#CAN_CTRL1_BOFFREC_MASK
 0x40u

	)

2004 
	#CAN_CTRL1_BOFFREC_SHIFT
 6

	)

2005 
	#CAN_CTRL1_SMP_MASK
 0x80u

	)

2006 
	#CAN_CTRL1_SMP_SHIFT
 7

	)

2007 
	#CAN_CTRL1_RWRNMSK_MASK
 0x400u

	)

2008 
	#CAN_CTRL1_RWRNMSK_SHIFT
 10

	)

2009 
	#CAN_CTRL1_TWRNMSK_MASK
 0x800u

	)

2010 
	#CAN_CTRL1_TWRNMSK_SHIFT
 11

	)

2011 
	#CAN_CTRL1_LPB_MASK
 0x1000u

	)

2012 
	#CAN_CTRL1_LPB_SHIFT
 12

	)

2013 
	#CAN_CTRL1_CLKSRC_MASK
 0x2000u

	)

2014 
	#CAN_CTRL1_CLKSRC_SHIFT
 13

	)

2015 
	#CAN_CTRL1_ERRMSK_MASK
 0x4000u

	)

2016 
	#CAN_CTRL1_ERRMSK_SHIFT
 14

	)

2017 
	#CAN_CTRL1_BOFFMSK_MASK
 0x8000u

	)

2018 
	#CAN_CTRL1_BOFFMSK_SHIFT
 15

	)

2019 
	#CAN_CTRL1_PSEG2_MASK
 0x70000u

	)

2020 
	#CAN_CTRL1_PSEG2_SHIFT
 16

	)

2021 
	#CAN_CTRL1_PSEG2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PSEG2_SHIFT
))&
CAN_CTRL1_PSEG2_MASK
)

	)

2022 
	#CAN_CTRL1_PSEG1_MASK
 0x380000u

	)

2023 
	#CAN_CTRL1_PSEG1_SHIFT
 19

	)

2024 
	#CAN_CTRL1_PSEG1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PSEG1_SHIFT
))&
CAN_CTRL1_PSEG1_MASK
)

	)

2025 
	#CAN_CTRL1_RJW_MASK
 0xC00000u

	)

2026 
	#CAN_CTRL1_RJW_SHIFT
 22

	)

2027 
	#CAN_CTRL1_RJW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_RJW_SHIFT
))&
CAN_CTRL1_RJW_MASK
)

	)

2028 
	#CAN_CTRL1_PRESDIV_MASK
 0xFF000000u

	)

2029 
	#CAN_CTRL1_PRESDIV_SHIFT
 24

	)

2030 
	#CAN_CTRL1_PRESDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL1_PRESDIV_SHIFT
))&
CAN_CTRL1_PRESDIV_MASK
)

	)

2032 
	#CAN_TIMER_TIMER_MASK
 0xFFFFu

	)

2033 
	#CAN_TIMER_TIMER_SHIFT
 0

	)

2034 
	#CAN_TIMER_TIMER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_TIMER_TIMER_SHIFT
))&
CAN_TIMER_TIMER_MASK
)

	)

2036 
	#CAN_RXMGMASK_MG_MASK
 0xFFFFFFFFu

	)

2037 
	#CAN_RXMGMASK_MG_SHIFT
 0

	)

2038 
	#CAN_RXMGMASK_MG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXMGMASK_MG_SHIFT
))&
CAN_RXMGMASK_MG_MASK
)

	)

2040 
	#CAN_RX14MASK_RX14M_MASK
 0xFFFFFFFFu

	)

2041 
	#CAN_RX14MASK_RX14M_SHIFT
 0

	)

2042 
	#CAN_RX14MASK_RX14M
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RX14MASK_RX14M_SHIFT
))&
CAN_RX14MASK_RX14M_MASK
)

	)

2044 
	#CAN_RX15MASK_RX15M_MASK
 0xFFFFFFFFu

	)

2045 
	#CAN_RX15MASK_RX15M_SHIFT
 0

	)

2046 
	#CAN_RX15MASK_RX15M
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RX15MASK_RX15M_SHIFT
))&
CAN_RX15MASK_RX15M_MASK
)

	)

2048 
	#CAN_ECR_TXERRCNT_MASK
 0xFFu

	)

2049 
	#CAN_ECR_TXERRCNT_SHIFT
 0

	)

2050 
	#CAN_ECR_TXERRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ECR_TXERRCNT_SHIFT
))&
CAN_ECR_TXERRCNT_MASK
)

	)

2051 
	#CAN_ECR_RXERRCNT_MASK
 0xFF00u

	)

2052 
	#CAN_ECR_RXERRCNT_SHIFT
 8

	)

2053 
	#CAN_ECR_RXERRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ECR_RXERRCNT_SHIFT
))&
CAN_ECR_RXERRCNT_MASK
)

	)

2055 
	#CAN_ESR1_WAKINT_MASK
 0x1u

	)

2056 
	#CAN_ESR1_WAKINT_SHIFT
 0

	)

2057 
	#CAN_ESR1_ERRINT_MASK
 0x2u

	)

2058 
	#CAN_ESR1_ERRINT_SHIFT
 1

	)

2059 
	#CAN_ESR1_BOFFINT_MASK
 0x4u

	)

2060 
	#CAN_ESR1_BOFFINT_SHIFT
 2

	)

2061 
	#CAN_ESR1_RX_MASK
 0x8u

	)

2062 
	#CAN_ESR1_RX_SHIFT
 3

	)

2063 
	#CAN_ESR1_FLTCONF_MASK
 0x30u

	)

2064 
	#CAN_ESR1_FLTCONF_SHIFT
 4

	)

2065 
	#CAN_ESR1_FLTCONF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ESR1_FLTCONF_SHIFT
))&
CAN_ESR1_FLTCONF_MASK
)

	)

2066 
	#CAN_ESR1_TX_MASK
 0x40u

	)

2067 
	#CAN_ESR1_TX_SHIFT
 6

	)

2068 
	#CAN_ESR1_IDLE_MASK
 0x80u

	)

2069 
	#CAN_ESR1_IDLE_SHIFT
 7

	)

2070 
	#CAN_ESR1_RXWRN_MASK
 0x100u

	)

2071 
	#CAN_ESR1_RXWRN_SHIFT
 8

	)

2072 
	#CAN_ESR1_TXWRN_MASK
 0x200u

	)

2073 
	#CAN_ESR1_TXWRN_SHIFT
 9

	)

2074 
	#CAN_ESR1_STFERR_MASK
 0x400u

	)

2075 
	#CAN_ESR1_STFERR_SHIFT
 10

	)

2076 
	#CAN_ESR1_FRMERR_MASK
 0x800u

	)

2077 
	#CAN_ESR1_FRMERR_SHIFT
 11

	)

2078 
	#CAN_ESR1_CRCERR_MASK
 0x1000u

	)

2079 
	#CAN_ESR1_CRCERR_SHIFT
 12

	)

2080 
	#CAN_ESR1_ACKERR_MASK
 0x2000u

	)

2081 
	#CAN_ESR1_ACKERR_SHIFT
 13

	)

2082 
	#CAN_ESR1_BIT0ERR_MASK
 0x4000u

	)

2083 
	#CAN_ESR1_BIT0ERR_SHIFT
 14

	)

2084 
	#CAN_ESR1_BIT1ERR_MASK
 0x8000u

	)

2085 
	#CAN_ESR1_BIT1ERR_SHIFT
 15

	)

2086 
	#CAN_ESR1_RWRNINT_MASK
 0x10000u

	)

2087 
	#CAN_ESR1_RWRNINT_SHIFT
 16

	)

2088 
	#CAN_ESR1_TWRNINT_MASK
 0x20000u

	)

2089 
	#CAN_ESR1_TWRNINT_SHIFT
 17

	)

2090 
	#CAN_ESR1_SYNCH_MASK
 0x40000u

	)

2091 
	#CAN_ESR1_SYNCH_SHIFT
 18

	)

2093 
	#CAN_IMASK2_BUFHM_MASK
 0xFFFFFFFFu

	)

2094 
	#CAN_IMASK2_BUFHM_SHIFT
 0

	)

2095 
	#CAN_IMASK2_BUFHM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IMASK2_BUFHM_SHIFT
))&
CAN_IMASK2_BUFHM_MASK
)

	)

2097 
	#CAN_IMASK1_BUFLM_MASK
 0xFFFFFFFFu

	)

2098 
	#CAN_IMASK1_BUFLM_SHIFT
 0

	)

2099 
	#CAN_IMASK1_BUFLM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IMASK1_BUFLM_SHIFT
))&
CAN_IMASK1_BUFLM_MASK
)

	)

2101 
	#CAN_IFLAG2_BUFHI_MASK
 0xFFFFFFFFu

	)

2102 
	#CAN_IFLAG2_BUFHI_SHIFT
 0

	)

2103 
	#CAN_IFLAG2_BUFHI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG2_BUFHI_SHIFT
))&
CAN_IFLAG2_BUFHI_MASK
)

	)

2105 
	#CAN_IFLAG1_BUF4TO0I_MASK
 0x1Fu

	)

2106 
	#CAN_IFLAG1_BUF4TO0I_SHIFT
 0

	)

2107 
	#CAN_IFLAG1_BUF4TO0I
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG1_BUF4TO0I_SHIFT
))&
CAN_IFLAG1_BUF4TO0I_MASK
)

	)

2108 
	#CAN_IFLAG1_BUF5I_MASK
 0x20u

	)

2109 
	#CAN_IFLAG1_BUF5I_SHIFT
 5

	)

2110 
	#CAN_IFLAG1_BUF6I_MASK
 0x40u

	)

2111 
	#CAN_IFLAG1_BUF6I_SHIFT
 6

	)

2112 
	#CAN_IFLAG1_BUF7I_MASK
 0x80u

	)

2113 
	#CAN_IFLAG1_BUF7I_SHIFT
 7

	)

2114 
	#CAN_IFLAG1_BUF31TO8I_MASK
 0xFFFFFF00u

	)

2115 
	#CAN_IFLAG1_BUF31TO8I_SHIFT
 8

	)

2116 
	#CAN_IFLAG1_BUF31TO8I
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_IFLAG1_BUF31TO8I_SHIFT
))&
CAN_IFLAG1_BUF31TO8I_MASK
)

	)

2118 
	#CAN_CTRL2_EACEN_MASK
 0x10000u

	)

2119 
	#CAN_CTRL2_EACEN_SHIFT
 16

	)

2120 
	#CAN_CTRL2_RRS_MASK
 0x20000u

	)

2121 
	#CAN_CTRL2_RRS_SHIFT
 17

	)

2122 
	#CAN_CTRL2_MRP_MASK
 0x40000u

	)

2123 
	#CAN_CTRL2_MRP_SHIFT
 18

	)

2124 
	#CAN_CTRL2_TASD_MASK
 0xF80000u

	)

2125 
	#CAN_CTRL2_TASD_SHIFT
 19

	)

2126 
	#CAN_CTRL2_TASD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL2_TASD_SHIFT
))&
CAN_CTRL2_TASD_MASK
)

	)

2127 
	#CAN_CTRL2_RFFN_MASK
 0xF000000u

	)

2128 
	#CAN_CTRL2_RFFN_SHIFT
 24

	)

2129 
	#CAN_CTRL2_RFFN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CTRL2_RFFN_SHIFT
))&
CAN_CTRL2_RFFN_MASK
)

	)

2130 
	#CAN_CTRL2_WRMFRZ_MASK
 0x10000000u

	)

2131 
	#CAN_CTRL2_WRMFRZ_SHIFT
 28

	)

2133 
	#CAN_ESR2_IMB_MASK
 0x2000u

	)

2134 
	#CAN_ESR2_IMB_SHIFT
 13

	)

2135 
	#CAN_ESR2_VPS_MASK
 0x4000u

	)

2136 
	#CAN_ESR2_VPS_SHIFT
 14

	)

2137 
	#CAN_ESR2_LPTM_MASK
 0x7F0000u

	)

2138 
	#CAN_ESR2_LPTM_SHIFT
 16

	)

2139 
	#CAN_ESR2_LPTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ESR2_LPTM_SHIFT
))&
CAN_ESR2_LPTM_MASK
)

	)

2141 
	#CAN_CRCR_TXCRC_MASK
 0x7FFFu

	)

2142 
	#CAN_CRCR_TXCRC_SHIFT
 0

	)

2143 
	#CAN_CRCR_TXCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CRCR_TXCRC_SHIFT
))&
CAN_CRCR_TXCRC_MASK
)

	)

2144 
	#CAN_CRCR_MBCRC_MASK
 0x7F0000u

	)

2145 
	#CAN_CRCR_MBCRC_SHIFT
 16

	)

2146 
	#CAN_CRCR_MBCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CRCR_MBCRC_SHIFT
))&
CAN_CRCR_MBCRC_MASK
)

	)

2148 
	#CAN_RXFGMASK_FGM_MASK
 0xFFFFFFFFu

	)

2149 
	#CAN_RXFGMASK_FGM_SHIFT
 0

	)

2150 
	#CAN_RXFGMASK_FGM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXFGMASK_FGM_SHIFT
))&
CAN_RXFGMASK_FGM_MASK
)

	)

2152 
	#CAN_RXFIR_IDHIT_MASK
 0x1FFu

	)

2153 
	#CAN_RXFIR_IDHIT_SHIFT
 0

	)

2154 
	#CAN_RXFIR_IDHIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXFIR_IDHIT_SHIFT
))&
CAN_RXFIR_IDHIT_MASK
)

	)

2156 
	#CAN_CS_TIME_STAMP_MASK
 0xFFFFu

	)

2157 
	#CAN_CS_TIME_STAMP_SHIFT
 0

	)

2158 
	#CAN_CS_TIME_STAMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_TIME_STAMP_SHIFT
))&
CAN_CS_TIME_STAMP_MASK
)

	)

2159 
	#CAN_CS_DLC_MASK
 0xF0000u

	)

2160 
	#CAN_CS_DLC_SHIFT
 16

	)

2161 
	#CAN_CS_DLC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_DLC_SHIFT
))&
CAN_CS_DLC_MASK
)

	)

2162 
	#CAN_CS_RTR_MASK
 0x100000u

	)

2163 
	#CAN_CS_RTR_SHIFT
 20

	)

2164 
	#CAN_CS_IDE_MASK
 0x200000u

	)

2165 
	#CAN_CS_IDE_SHIFT
 21

	)

2166 
	#CAN_CS_SRR_MASK
 0x400000u

	)

2167 
	#CAN_CS_SRR_SHIFT
 22

	)

2168 
	#CAN_CS_CODE_MASK
 0xF000000u

	)

2169 
	#CAN_CS_CODE_SHIFT
 24

	)

2170 
	#CAN_CS_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_CS_CODE_SHIFT
))&
CAN_CS_CODE_MASK
)

	)

2172 
	#CAN_ID_EXT_MASK
 0x3FFFFu

	)

2173 
	#CAN_ID_EXT_SHIFT
 0

	)

2174 
	#CAN_ID_EXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_EXT_SHIFT
))&
CAN_ID_EXT_MASK
)

	)

2175 
	#CAN_ID_STD_MASK
 0x1FFC0000u

	)

2176 
	#CAN_ID_STD_SHIFT
 18

	)

2177 
	#CAN_ID_STD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_STD_SHIFT
))&
CAN_ID_STD_MASK
)

	)

2178 
	#CAN_ID_PRIO_MASK
 0xE0000000u

	)

2179 
	#CAN_ID_PRIO_SHIFT
 29

	)

2180 
	#CAN_ID_PRIO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_ID_PRIO_SHIFT
))&
CAN_ID_PRIO_MASK
)

	)

2182 
	#CAN_WORD0_DATA_BYTE_3_MASK
 0xFFu

	)

2183 
	#CAN_WORD0_DATA_BYTE_3_SHIFT
 0

	)

2184 
	#CAN_WORD0_DATA_BYTE_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_3_SHIFT
))&
CAN_WORD0_DATA_BYTE_3_MASK
)

	)

2185 
	#CAN_WORD0_DATA_BYTE_2_MASK
 0xFF00u

	)

2186 
	#CAN_WORD0_DATA_BYTE_2_SHIFT
 8

	)

2187 
	#CAN_WORD0_DATA_BYTE_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_2_SHIFT
))&
CAN_WORD0_DATA_BYTE_2_MASK
)

	)

2188 
	#CAN_WORD0_DATA_BYTE_1_MASK
 0xFF0000u

	)

2189 
	#CAN_WORD0_DATA_BYTE_1_SHIFT
 16

	)

2190 
	#CAN_WORD0_DATA_BYTE_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_1_SHIFT
))&
CAN_WORD0_DATA_BYTE_1_MASK
)

	)

2191 
	#CAN_WORD0_DATA_BYTE_0_MASK
 0xFF000000u

	)

2192 
	#CAN_WORD0_DATA_BYTE_0_SHIFT
 24

	)

2193 
	#CAN_WORD0_DATA_BYTE_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD0_DATA_BYTE_0_SHIFT
))&
CAN_WORD0_DATA_BYTE_0_MASK
)

	)

2195 
	#CAN_WORD1_DATA_BYTE_7_MASK
 0xFFu

	)

2196 
	#CAN_WORD1_DATA_BYTE_7_SHIFT
 0

	)

2197 
	#CAN_WORD1_DATA_BYTE_7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_7_SHIFT
))&
CAN_WORD1_DATA_BYTE_7_MASK
)

	)

2198 
	#CAN_WORD1_DATA_BYTE_6_MASK
 0xFF00u

	)

2199 
	#CAN_WORD1_DATA_BYTE_6_SHIFT
 8

	)

2200 
	#CAN_WORD1_DATA_BYTE_6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_6_SHIFT
))&
CAN_WORD1_DATA_BYTE_6_MASK
)

	)

2201 
	#CAN_WORD1_DATA_BYTE_5_MASK
 0xFF0000u

	)

2202 
	#CAN_WORD1_DATA_BYTE_5_SHIFT
 16

	)

2203 
	#CAN_WORD1_DATA_BYTE_5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_5_SHIFT
))&
CAN_WORD1_DATA_BYTE_5_MASK
)

	)

2204 
	#CAN_WORD1_DATA_BYTE_4_MASK
 0xFF000000u

	)

2205 
	#CAN_WORD1_DATA_BYTE_4_SHIFT
 24

	)

2206 
	#CAN_WORD1_DATA_BYTE_4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_WORD1_DATA_BYTE_4_SHIFT
))&
CAN_WORD1_DATA_BYTE_4_MASK
)

	)

2208 
	#CAN_RXIMR_MI_MASK
 0xFFFFFFFFu

	)

2209 
	#CAN_RXIMR_MI_SHIFT
 0

	)

2210 
	#CAN_RXIMR_MI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAN_RXIMR_MI_SHIFT
))&
CAN_RXIMR_MI_MASK
)

	)

2219 
	#CAN0_BASE_PTR
 ((
CAN_MemM­PŒ
)0x40024000u)

	)

2221 
	#CAN1_BASE_PTR
 ((
CAN_MemM­PŒ
)0x400A4000u)

	)

2223 
	#CAN_BASE_PTRS
 { 
CAN0_BASE_PTR
, 
CAN1_BASE_PTR
 }

	)

2237 
	#CAN0_MCR
 
	`CAN_MCR_REG
(
CAN0_BASE_PTR
)

	)

2238 
	#CAN0_CTRL1
 
	`CAN_CTRL1_REG
(
CAN0_BASE_PTR
)

	)

2239 
	#CAN0_TIMER
 
	`CAN_TIMER_REG
(
CAN0_BASE_PTR
)

	)

2240 
	#CAN0_RXMGMASK
 
	`CAN_RXMGMASK_REG
(
CAN0_BASE_PTR
)

	)

2241 
	#CAN0_RX14MASK
 
	`CAN_RX14MASK_REG
(
CAN0_BASE_PTR
)

	)

2242 
	#CAN0_RX15MASK
 
	`CAN_RX15MASK_REG
(
CAN0_BASE_PTR
)

	)

2243 
	#CAN0_ECR
 
	`CAN_ECR_REG
(
CAN0_BASE_PTR
)

	)

2244 
	#CAN0_ESR1
 
	`CAN_ESR1_REG
(
CAN0_BASE_PTR
)

	)

2245 
	#CAN0_IMASK2
 
	`CAN_IMASK2_REG
(
CAN0_BASE_PTR
)

	)

2246 
	#CAN0_IMASK1
 
	`CAN_IMASK1_REG
(
CAN0_BASE_PTR
)

	)

2247 
	#CAN0_IFLAG2
 
	`CAN_IFLAG2_REG
(
CAN0_BASE_PTR
)

	)

2248 
	#CAN0_IFLAG1
 
	`CAN_IFLAG1_REG
(
CAN0_BASE_PTR
)

	)

2249 
	#CAN0_CTRL2
 
	`CAN_CTRL2_REG
(
CAN0_BASE_PTR
)

	)

2250 
	#CAN0_ESR2
 
	`CAN_ESR2_REG
(
CAN0_BASE_PTR
)

	)

2251 
	#CAN0_CRCR
 
	`CAN_CRCR_REG
(
CAN0_BASE_PTR
)

	)

2252 
	#CAN0_RXFGMASK
 
	`CAN_RXFGMASK_REG
(
CAN0_BASE_PTR
)

	)

2253 
	#CAN0_RXFIR
 
	`CAN_RXFIR_REG
(
CAN0_BASE_PTR
)

	)

2254 
	#CAN0_CS0
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,0)

	)

2255 
	#CAN0_ID0
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,0)

	)

2256 
	#CAN0_WORD00
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,0)

	)

2257 
	#CAN0_WORD10
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,0)

	)

2258 
	#CAN0_CS1
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,1)

	)

2259 
	#CAN0_ID1
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,1)

	)

2260 
	#CAN0_WORD01
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,1)

	)

2261 
	#CAN0_WORD11
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,1)

	)

2262 
	#CAN0_CS2
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,2)

	)

2263 
	#CAN0_ID2
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,2)

	)

2264 
	#CAN0_WORD02
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,2)

	)

2265 
	#CAN0_WORD12
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,2)

	)

2266 
	#CAN0_CS3
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,3)

	)

2267 
	#CAN0_ID3
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,3)

	)

2268 
	#CAN0_WORD03
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,3)

	)

2269 
	#CAN0_WORD13
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,3)

	)

2270 
	#CAN0_CS4
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,4)

	)

2271 
	#CAN0_ID4
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,4)

	)

2272 
	#CAN0_WORD04
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,4)

	)

2273 
	#CAN0_WORD14
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,4)

	)

2274 
	#CAN0_CS5
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,5)

	)

2275 
	#CAN0_ID5
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,5)

	)

2276 
	#CAN0_WORD05
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,5)

	)

2277 
	#CAN0_WORD15
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,5)

	)

2278 
	#CAN0_CS6
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,6)

	)

2279 
	#CAN0_ID6
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,6)

	)

2280 
	#CAN0_WORD06
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,6)

	)

2281 
	#CAN0_WORD16
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,6)

	)

2282 
	#CAN0_CS7
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,7)

	)

2283 
	#CAN0_ID7
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,7)

	)

2284 
	#CAN0_WORD07
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,7)

	)

2285 
	#CAN0_WORD17
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,7)

	)

2286 
	#CAN0_CS8
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,8)

	)

2287 
	#CAN0_ID8
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,8)

	)

2288 
	#CAN0_WORD08
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,8)

	)

2289 
	#CAN0_WORD18
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,8)

	)

2290 
	#CAN0_CS9
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,9)

	)

2291 
	#CAN0_ID9
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,9)

	)

2292 
	#CAN0_WORD09
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,9)

	)

2293 
	#CAN0_WORD19
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,9)

	)

2294 
	#CAN0_CS10
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,10)

	)

2295 
	#CAN0_ID10
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,10)

	)

2296 
	#CAN0_WORD010
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,10)

	)

2297 
	#CAN0_WORD110
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,10)

	)

2298 
	#CAN0_CS11
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,11)

	)

2299 
	#CAN0_ID11
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,11)

	)

2300 
	#CAN0_WORD011
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,11)

	)

2301 
	#CAN0_WORD111
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,11)

	)

2302 
	#CAN0_CS12
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,12)

	)

2303 
	#CAN0_ID12
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,12)

	)

2304 
	#CAN0_WORD012
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,12)

	)

2305 
	#CAN0_WORD112
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,12)

	)

2306 
	#CAN0_CS13
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,13)

	)

2307 
	#CAN0_ID13
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,13)

	)

2308 
	#CAN0_WORD013
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,13)

	)

2309 
	#CAN0_WORD113
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,13)

	)

2310 
	#CAN0_CS14
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,14)

	)

2311 
	#CAN0_ID14
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,14)

	)

2312 
	#CAN0_WORD014
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,14)

	)

2313 
	#CAN0_WORD114
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,14)

	)

2314 
	#CAN0_CS15
 
	`CAN_CS_REG
(
CAN0_BASE_PTR
,15)

	)

2315 
	#CAN0_ID15
 
	`CAN_ID_REG
(
CAN0_BASE_PTR
,15)

	)

2316 
	#CAN0_WORD015
 
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,15)

	)

2317 
	#CAN0_WORD115
 
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,15)

	)

2318 
	#CAN0_RXIMR0
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,0)

	)

2319 
	#CAN0_RXIMR1
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,1)

	)

2320 
	#CAN0_RXIMR2
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,2)

	)

2321 
	#CAN0_RXIMR3
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,3)

	)

2322 
	#CAN0_RXIMR4
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,4)

	)

2323 
	#CAN0_RXIMR5
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,5)

	)

2324 
	#CAN0_RXIMR6
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,6)

	)

2325 
	#CAN0_RXIMR7
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,7)

	)

2326 
	#CAN0_RXIMR8
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,8)

	)

2327 
	#CAN0_RXIMR9
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,9)

	)

2328 
	#CAN0_RXIMR10
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,10)

	)

2329 
	#CAN0_RXIMR11
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,11)

	)

2330 
	#CAN0_RXIMR12
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,12)

	)

2331 
	#CAN0_RXIMR13
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,13)

	)

2332 
	#CAN0_RXIMR14
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,14)

	)

2333 
	#CAN0_RXIMR15
 
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,15)

	)

2335 
	#CAN1_MCR
 
	`CAN_MCR_REG
(
CAN1_BASE_PTR
)

	)

2336 
	#CAN1_CTRL1
 
	`CAN_CTRL1_REG
(
CAN1_BASE_PTR
)

	)

2337 
	#CAN1_TIMER
 
	`CAN_TIMER_REG
(
CAN1_BASE_PTR
)

	)

2338 
	#CAN1_RXMGMASK
 
	`CAN_RXMGMASK_REG
(
CAN1_BASE_PTR
)

	)

2339 
	#CAN1_RX14MASK
 
	`CAN_RX14MASK_REG
(
CAN1_BASE_PTR
)

	)

2340 
	#CAN1_RX15MASK
 
	`CAN_RX15MASK_REG
(
CAN1_BASE_PTR
)

	)

2341 
	#CAN1_ECR
 
	`CAN_ECR_REG
(
CAN1_BASE_PTR
)

	)

2342 
	#CAN1_ESR1
 
	`CAN_ESR1_REG
(
CAN1_BASE_PTR
)

	)

2343 
	#CAN1_IMASK2
 
	`CAN_IMASK2_REG
(
CAN1_BASE_PTR
)

	)

2344 
	#CAN1_IMASK1
 
	`CAN_IMASK1_REG
(
CAN1_BASE_PTR
)

	)

2345 
	#CAN1_IFLAG2
 
	`CAN_IFLAG2_REG
(
CAN1_BASE_PTR
)

	)

2346 
	#CAN1_IFLAG1
 
	`CAN_IFLAG1_REG
(
CAN1_BASE_PTR
)

	)

2347 
	#CAN1_CTRL2
 
	`CAN_CTRL2_REG
(
CAN1_BASE_PTR
)

	)

2348 
	#CAN1_ESR2
 
	`CAN_ESR2_REG
(
CAN1_BASE_PTR
)

	)

2349 
	#CAN1_CRCR
 
	`CAN_CRCR_REG
(
CAN1_BASE_PTR
)

	)

2350 
	#CAN1_RXFGMASK
 
	`CAN_RXFGMASK_REG
(
CAN1_BASE_PTR
)

	)

2351 
	#CAN1_RXFIR
 
	`CAN_RXFIR_REG
(
CAN1_BASE_PTR
)

	)

2352 
	#CAN1_CS0
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,0)

	)

2353 
	#CAN1_ID0
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,0)

	)

2354 
	#CAN1_WORD00
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,0)

	)

2355 
	#CAN1_WORD10
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,0)

	)

2356 
	#CAN1_CS1
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,1)

	)

2357 
	#CAN1_ID1
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,1)

	)

2358 
	#CAN1_WORD01
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,1)

	)

2359 
	#CAN1_WORD11
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,1)

	)

2360 
	#CAN1_CS2
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,2)

	)

2361 
	#CAN1_ID2
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,2)

	)

2362 
	#CAN1_WORD02
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,2)

	)

2363 
	#CAN1_WORD12
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,2)

	)

2364 
	#CAN1_CS3
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,3)

	)

2365 
	#CAN1_ID3
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,3)

	)

2366 
	#CAN1_WORD03
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,3)

	)

2367 
	#CAN1_WORD13
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,3)

	)

2368 
	#CAN1_CS4
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,4)

	)

2369 
	#CAN1_ID4
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,4)

	)

2370 
	#CAN1_WORD04
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,4)

	)

2371 
	#CAN1_WORD14
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,4)

	)

2372 
	#CAN1_CS5
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,5)

	)

2373 
	#CAN1_ID5
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,5)

	)

2374 
	#CAN1_WORD05
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,5)

	)

2375 
	#CAN1_WORD15
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,5)

	)

2376 
	#CAN1_CS6
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,6)

	)

2377 
	#CAN1_ID6
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,6)

	)

2378 
	#CAN1_WORD06
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,6)

	)

2379 
	#CAN1_WORD16
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,6)

	)

2380 
	#CAN1_CS7
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,7)

	)

2381 
	#CAN1_ID7
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,7)

	)

2382 
	#CAN1_WORD07
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,7)

	)

2383 
	#CAN1_WORD17
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,7)

	)

2384 
	#CAN1_CS8
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,8)

	)

2385 
	#CAN1_ID8
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,8)

	)

2386 
	#CAN1_WORD08
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,8)

	)

2387 
	#CAN1_WORD18
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,8)

	)

2388 
	#CAN1_CS9
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,9)

	)

2389 
	#CAN1_ID9
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,9)

	)

2390 
	#CAN1_WORD09
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,9)

	)

2391 
	#CAN1_WORD19
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,9)

	)

2392 
	#CAN1_CS10
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,10)

	)

2393 
	#CAN1_ID10
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,10)

	)

2394 
	#CAN1_WORD010
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,10)

	)

2395 
	#CAN1_WORD110
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,10)

	)

2396 
	#CAN1_CS11
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,11)

	)

2397 
	#CAN1_ID11
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,11)

	)

2398 
	#CAN1_WORD011
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,11)

	)

2399 
	#CAN1_WORD111
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,11)

	)

2400 
	#CAN1_CS12
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,12)

	)

2401 
	#CAN1_ID12
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,12)

	)

2402 
	#CAN1_WORD012
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,12)

	)

2403 
	#CAN1_WORD112
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,12)

	)

2404 
	#CAN1_CS13
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,13)

	)

2405 
	#CAN1_ID13
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,13)

	)

2406 
	#CAN1_WORD013
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,13)

	)

2407 
	#CAN1_WORD113
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,13)

	)

2408 
	#CAN1_CS14
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,14)

	)

2409 
	#CAN1_ID14
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,14)

	)

2410 
	#CAN1_WORD014
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,14)

	)

2411 
	#CAN1_WORD114
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,14)

	)

2412 
	#CAN1_CS15
 
	`CAN_CS_REG
(
CAN1_BASE_PTR
,15)

	)

2413 
	#CAN1_ID15
 
	`CAN_ID_REG
(
CAN1_BASE_PTR
,15)

	)

2414 
	#CAN1_WORD015
 
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,15)

	)

2415 
	#CAN1_WORD115
 
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,15)

	)

2416 
	#CAN1_RXIMR0
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,0)

	)

2417 
	#CAN1_RXIMR1
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,1)

	)

2418 
	#CAN1_RXIMR2
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,2)

	)

2419 
	#CAN1_RXIMR3
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,3)

	)

2420 
	#CAN1_RXIMR4
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,4)

	)

2421 
	#CAN1_RXIMR5
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,5)

	)

2422 
	#CAN1_RXIMR6
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,6)

	)

2423 
	#CAN1_RXIMR7
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,7)

	)

2424 
	#CAN1_RXIMR8
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,8)

	)

2425 
	#CAN1_RXIMR9
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,9)

	)

2426 
	#CAN1_RXIMR10
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,10)

	)

2427 
	#CAN1_RXIMR11
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,11)

	)

2428 
	#CAN1_RXIMR12
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,12)

	)

2429 
	#CAN1_RXIMR13
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,13)

	)

2430 
	#CAN1_RXIMR14
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,14)

	)

2431 
	#CAN1_RXIMR15
 
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,15)

	)

2434 
	#CAN0_CS
(
šdex
è
	`CAN_CS_REG
(
CAN0_BASE_PTR
,šdex)

	)

2435 
	#CAN1_CS
(
šdex
è
	`CAN_CS_REG
(
CAN1_BASE_PTR
,šdex)

	)

2436 
	#CAN0_ID
(
šdex
è
	`CAN_ID_REG
(
CAN0_BASE_PTR
,šdex)

	)

2437 
	#CAN1_ID
(
šdex
è
	`CAN_ID_REG
(
CAN1_BASE_PTR
,šdex)

	)

2438 
	#CAN0_WORD0
(
šdex
è
	`CAN_WORD0_REG
(
CAN0_BASE_PTR
,šdex)

	)

2439 
	#CAN1_WORD0
(
šdex
è
	`CAN_WORD0_REG
(
CAN1_BASE_PTR
,šdex)

	)

2440 
	#CAN0_WORD1
(
šdex
è
	`CAN_WORD1_REG
(
CAN0_BASE_PTR
,šdex)

	)

2441 
	#CAN1_WORD1
(
šdex
è
	`CAN_WORD1_REG
(
CAN1_BASE_PTR
,šdex)

	)

2442 
	#CAN0_RXIMR
(
šdex
è
	`CAN_RXIMR_REG
(
CAN0_BASE_PTR
,šdex)

	)

2443 
	#CAN1_RXIMR
(
šdex
è
	`CAN_RXIMR_REG
(
CAN1_BASE_PTR
,šdex)

	)

2465 
	sCAU_MemM­
 {

2466 
ušt32_t
 
	mDIRECT
[16];

2467 
ušt8_t
 
	mRESERVED_0
[2048];

2468 
ušt32_t
 
	mLDR_CASR
;

2469 
ušt32_t
 
	mLDR_CAA
;

2470 
ušt32_t
 
	mLDR_CA
[9];

2471 
ušt8_t
 
	mRESERVED_1
[20];

2472 
ušt32_t
 
	mSTR_CASR
;

2473 
ušt32_t
 
	mSTR_CAA
;

2474 
ušt32_t
 
	mSTR_CA
[9];

2475 
ušt8_t
 
	mRESERVED_2
[20];

2476 
ušt32_t
 
	mADR_CASR
;

2477 
ušt32_t
 
	mADR_CAA
;

2478 
ušt32_t
 
	mADR_CA
[9];

2479 
ušt8_t
 
	mRESERVED_3
[20];

2480 
ušt32_t
 
	mRADR_CASR
;

2481 
ušt32_t
 
	mRADR_CAA
;

2482 
ušt32_t
 
	mRADR_CA
[9];

2483 
ušt8_t
 
	mRESERVED_4
[84];

2484 
ušt32_t
 
	mXOR_CASR
;

2485 
ušt32_t
 
	mXOR_CAA
;

2486 
ušt32_t
 
	mXOR_CA
[9];

2487 
ušt8_t
 
	mRESERVED_5
[20];

2488 
ušt32_t
 
	mROTL_CASR
;

2489 
ušt32_t
 
	mROTL_CAA
;

2490 
ušt32_t
 
	mROTL_CA
[9];

2491 
ušt8_t
 
	mRESERVED_6
[276];

2492 
ušt32_t
 
	mAESC_CASR
;

2493 
ušt32_t
 
	mAESC_CAA
;

2494 
ušt32_t
 
	mAESC_CA
[9];

2495 
ušt8_t
 
	mRESERVED_7
[20];

2496 
ušt32_t
 
	mAESIC_CASR
;

2497 
ušt32_t
 
	mAESIC_CAA
;

2498 
ušt32_t
 
	mAESIC_CA
[9];

2499 } vÞ©ž*
	tCAU_MemM­PŒ
;

2512 
	#CAU_DIRECT_REG
(
ba£
,
šdex
è((ba£)->
DIRECT
[šdex])

	)

2513 
	#CAU_LDR_CASR_REG
(
ba£
è((ba£)->
LDR_CASR
)

	)

2514 
	#CAU_LDR_CAA_REG
(
ba£
è((ba£)->
LDR_CAA
)

	)

2515 
	#CAU_LDR_CA_REG
(
ba£
,
šdex
è((ba£)->
LDR_CA
[šdex])

	)

2516 
	#CAU_STR_CASR_REG
(
ba£
è((ba£)->
STR_CASR
)

	)

2517 
	#CAU_STR_CAA_REG
(
ba£
è((ba£)->
STR_CAA
)

	)

2518 
	#CAU_STR_CA_REG
(
ba£
,
šdex
è((ba£)->
STR_CA
[šdex])

	)

2519 
	#CAU_ADR_CASR_REG
(
ba£
è((ba£)->
ADR_CASR
)

	)

2520 
	#CAU_ADR_CAA_REG
(
ba£
è((ba£)->
ADR_CAA
)

	)

2521 
	#CAU_ADR_CA_REG
(
ba£
,
šdex
è((ba£)->
ADR_CA
[šdex])

	)

2522 
	#CAU_RADR_CASR_REG
(
ba£
è((ba£)->
RADR_CASR
)

	)

2523 
	#CAU_RADR_CAA_REG
(
ba£
è((ba£)->
RADR_CAA
)

	)

2524 
	#CAU_RADR_CA_REG
(
ba£
,
šdex
è((ba£)->
RADR_CA
[šdex])

	)

2525 
	#CAU_XOR_CASR_REG
(
ba£
è((ba£)->
XOR_CASR
)

	)

2526 
	#CAU_XOR_CAA_REG
(
ba£
è((ba£)->
XOR_CAA
)

	)

2527 
	#CAU_XOR_CA_REG
(
ba£
,
šdex
è((ba£)->
XOR_CA
[šdex])

	)

2528 
	#CAU_ROTL_CASR_REG
(
ba£
è((ba£)->
ROTL_CASR
)

	)

2529 
	#CAU_ROTL_CAA_REG
(
ba£
è((ba£)->
ROTL_CAA
)

	)

2530 
	#CAU_ROTL_CA_REG
(
ba£
,
šdex
è((ba£)->
ROTL_CA
[šdex])

	)

2531 
	#CAU_AESC_CASR_REG
(
ba£
è((ba£)->
AESC_CASR
)

	)

2532 
	#CAU_AESC_CAA_REG
(
ba£
è((ba£)->
AESC_CAA
)

	)

2533 
	#CAU_AESC_CA_REG
(
ba£
,
šdex
è((ba£)->
AESC_CA
[šdex])

	)

2534 
	#CAU_AESIC_CASR_REG
(
ba£
è((ba£)->
AESIC_CASR
)

	)

2535 
	#CAU_AESIC_CAA_REG
(
ba£
è((ba£)->
AESIC_CAA
)

	)

2536 
	#CAU_AESIC_CA_REG
(
ba£
,
šdex
è((ba£)->
AESIC_CA
[šdex])

	)

2553 
	#CAU_LDR_CASR_IC_MASK
 0x1u

	)

2554 
	#CAU_LDR_CASR_IC_SHIFT
 0

	)

2555 
	#CAU_LDR_CASR_DPE_MASK
 0x2u

	)

2556 
	#CAU_LDR_CASR_DPE_SHIFT
 1

	)

2557 
	#CAU_LDR_CASR_VER_MASK
 0xF0000000u

	)

2558 
	#CAU_LDR_CASR_VER_SHIFT
 28

	)

2559 
	#CAU_LDR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_LDR_CASR_VER_SHIFT
))&
CAU_LDR_CASR_VER_MASK
)

	)

2561 
	#CAU_STR_CASR_IC_MASK
 0x1u

	)

2562 
	#CAU_STR_CASR_IC_SHIFT
 0

	)

2563 
	#CAU_STR_CASR_DPE_MASK
 0x2u

	)

2564 
	#CAU_STR_CASR_DPE_SHIFT
 1

	)

2565 
	#CAU_STR_CASR_VER_MASK
 0xF0000000u

	)

2566 
	#CAU_STR_CASR_VER_SHIFT
 28

	)

2567 
	#CAU_STR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_STR_CASR_VER_SHIFT
))&
CAU_STR_CASR_VER_MASK
)

	)

2569 
	#CAU_ADR_CASR_IC_MASK
 0x1u

	)

2570 
	#CAU_ADR_CASR_IC_SHIFT
 0

	)

2571 
	#CAU_ADR_CASR_DPE_MASK
 0x2u

	)

2572 
	#CAU_ADR_CASR_DPE_SHIFT
 1

	)

2573 
	#CAU_ADR_CASR_VER_MASK
 0xF0000000u

	)

2574 
	#CAU_ADR_CASR_VER_SHIFT
 28

	)

2575 
	#CAU_ADR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_ADR_CASR_VER_SHIFT
))&
CAU_ADR_CASR_VER_MASK
)

	)

2577 
	#CAU_RADR_CASR_IC_MASK
 0x1u

	)

2578 
	#CAU_RADR_CASR_IC_SHIFT
 0

	)

2579 
	#CAU_RADR_CASR_DPE_MASK
 0x2u

	)

2580 
	#CAU_RADR_CASR_DPE_SHIFT
 1

	)

2581 
	#CAU_RADR_CASR_VER_MASK
 0xF0000000u

	)

2582 
	#CAU_RADR_CASR_VER_SHIFT
 28

	)

2583 
	#CAU_RADR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_RADR_CASR_VER_SHIFT
))&
CAU_RADR_CASR_VER_MASK
)

	)

2585 
	#CAU_XOR_CASR_IC_MASK
 0x1u

	)

2586 
	#CAU_XOR_CASR_IC_SHIFT
 0

	)

2587 
	#CAU_XOR_CASR_DPE_MASK
 0x2u

	)

2588 
	#CAU_XOR_CASR_DPE_SHIFT
 1

	)

2589 
	#CAU_XOR_CASR_VER_MASK
 0xF0000000u

	)

2590 
	#CAU_XOR_CASR_VER_SHIFT
 28

	)

2591 
	#CAU_XOR_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_XOR_CASR_VER_SHIFT
))&
CAU_XOR_CASR_VER_MASK
)

	)

2593 
	#CAU_ROTL_CASR_IC_MASK
 0x1u

	)

2594 
	#CAU_ROTL_CASR_IC_SHIFT
 0

	)

2595 
	#CAU_ROTL_CASR_DPE_MASK
 0x2u

	)

2596 
	#CAU_ROTL_CASR_DPE_SHIFT
 1

	)

2597 
	#CAU_ROTL_CASR_VER_MASK
 0xF0000000u

	)

2598 
	#CAU_ROTL_CASR_VER_SHIFT
 28

	)

2599 
	#CAU_ROTL_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_ROTL_CASR_VER_SHIFT
))&
CAU_ROTL_CASR_VER_MASK
)

	)

2601 
	#CAU_AESC_CASR_IC_MASK
 0x1u

	)

2602 
	#CAU_AESC_CASR_IC_SHIFT
 0

	)

2603 
	#CAU_AESC_CASR_DPE_MASK
 0x2u

	)

2604 
	#CAU_AESC_CASR_DPE_SHIFT
 1

	)

2605 
	#CAU_AESC_CASR_VER_MASK
 0xF0000000u

	)

2606 
	#CAU_AESC_CASR_VER_SHIFT
 28

	)

2607 
	#CAU_AESC_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_AESC_CASR_VER_SHIFT
))&
CAU_AESC_CASR_VER_MASK
)

	)

2609 
	#CAU_AESIC_CASR_IC_MASK
 0x1u

	)

2610 
	#CAU_AESIC_CASR_IC_SHIFT
 0

	)

2611 
	#CAU_AESIC_CASR_DPE_MASK
 0x2u

	)

2612 
	#CAU_AESIC_CASR_DPE_SHIFT
 1

	)

2613 
	#CAU_AESIC_CASR_VER_MASK
 0xF0000000u

	)

2614 
	#CAU_AESIC_CASR_VER_SHIFT
 28

	)

2615 
	#CAU_AESIC_CASR_VER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CAU_AESIC_CASR_VER_SHIFT
))&
CAU_AESIC_CASR_VER_MASK
)

	)

2624 
	#CAU_BASE_PTR
 ((
CAU_MemM­PŒ
)0xE0081000u)

	)

2626 
	#CAU_BASE_PTRS
 { 
CAU_BASE_PTR
 }

	)

2640 
	#CAU_DIRECT0
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,0)

	)

2641 
	#CAU_DIRECT1
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,1)

	)

2642 
	#CAU_DIRECT2
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,2)

	)

2643 
	#CAU_DIRECT3
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,3)

	)

2644 
	#CAU_DIRECT4
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,4)

	)

2645 
	#CAU_DIRECT5
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,5)

	)

2646 
	#CAU_DIRECT6
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,6)

	)

2647 
	#CAU_DIRECT7
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,7)

	)

2648 
	#CAU_DIRECT8
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,8)

	)

2649 
	#CAU_DIRECT9
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,9)

	)

2650 
	#CAU_DIRECT10
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,10)

	)

2651 
	#CAU_DIRECT11
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,11)

	)

2652 
	#CAU_DIRECT12
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,12)

	)

2653 
	#CAU_DIRECT13
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,13)

	)

2654 
	#CAU_DIRECT14
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,14)

	)

2655 
	#CAU_DIRECT15
 
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,15)

	)

2656 
	#CAU_LDR_CASR
 
	`CAU_LDR_CASR_REG
(
CAU_BASE_PTR
)

	)

2657 
	#CAU_LDR_CAA
 
	`CAU_LDR_CAA_REG
(
CAU_BASE_PTR
)

	)

2658 
	#CAU_LDR_CA0
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2659 
	#CAU_LDR_CA1
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2660 
	#CAU_LDR_CA2
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2661 
	#CAU_LDR_CA3
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2662 
	#CAU_LDR_CA4
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2663 
	#CAU_LDR_CA5
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2664 
	#CAU_LDR_CA6
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2665 
	#CAU_LDR_CA7
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2666 
	#CAU_LDR_CA8
 
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2667 
	#CAU_STR_CASR
 
	`CAU_STR_CASR_REG
(
CAU_BASE_PTR
)

	)

2668 
	#CAU_STR_CAA
 
	`CAU_STR_CAA_REG
(
CAU_BASE_PTR
)

	)

2669 
	#CAU_STR_CA0
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2670 
	#CAU_STR_CA1
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2671 
	#CAU_STR_CA2
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2672 
	#CAU_STR_CA3
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2673 
	#CAU_STR_CA4
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2674 
	#CAU_STR_CA5
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2675 
	#CAU_STR_CA6
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2676 
	#CAU_STR_CA7
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2677 
	#CAU_STR_CA8
 
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2678 
	#CAU_ADR_CASR
 
	`CAU_ADR_CASR_REG
(
CAU_BASE_PTR
)

	)

2679 
	#CAU_ADR_CAA
 
	`CAU_ADR_CAA_REG
(
CAU_BASE_PTR
)

	)

2680 
	#CAU_ADR_CA0
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2681 
	#CAU_ADR_CA1
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2682 
	#CAU_ADR_CA2
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2683 
	#CAU_ADR_CA3
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2684 
	#CAU_ADR_CA4
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2685 
	#CAU_ADR_CA5
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2686 
	#CAU_ADR_CA6
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2687 
	#CAU_ADR_CA7
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2688 
	#CAU_ADR_CA8
 
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2689 
	#CAU_RADR_CASR
 
	`CAU_RADR_CASR_REG
(
CAU_BASE_PTR
)

	)

2690 
	#CAU_RADR_CAA
 
	`CAU_RADR_CAA_REG
(
CAU_BASE_PTR
)

	)

2691 
	#CAU_RADR_CA0
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2692 
	#CAU_RADR_CA1
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2693 
	#CAU_RADR_CA2
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2694 
	#CAU_RADR_CA3
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2695 
	#CAU_RADR_CA4
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2696 
	#CAU_RADR_CA5
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2697 
	#CAU_RADR_CA6
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2698 
	#CAU_RADR_CA7
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2699 
	#CAU_RADR_CA8
 
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2700 
	#CAU_XOR_CASR
 
	`CAU_XOR_CASR_REG
(
CAU_BASE_PTR
)

	)

2701 
	#CAU_XOR_CAA
 
	`CAU_XOR_CAA_REG
(
CAU_BASE_PTR
)

	)

2702 
	#CAU_XOR_CA0
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,0)

	)

2703 
	#CAU_XOR_CA1
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,1)

	)

2704 
	#CAU_XOR_CA2
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,2)

	)

2705 
	#CAU_XOR_CA3
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,3)

	)

2706 
	#CAU_XOR_CA4
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,4)

	)

2707 
	#CAU_XOR_CA5
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,5)

	)

2708 
	#CAU_XOR_CA6
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,6)

	)

2709 
	#CAU_XOR_CA7
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,7)

	)

2710 
	#CAU_XOR_CA8
 
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,8)

	)

2711 
	#CAU_ROTL_CASR
 
	`CAU_ROTL_CASR_REG
(
CAU_BASE_PTR
)

	)

2712 
	#CAU_ROTL_CAA
 
	`CAU_ROTL_CAA_REG
(
CAU_BASE_PTR
)

	)

2713 
	#CAU_ROTL_CA0
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,0)

	)

2714 
	#CAU_ROTL_CA1
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,1)

	)

2715 
	#CAU_ROTL_CA2
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,2)

	)

2716 
	#CAU_ROTL_CA3
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,3)

	)

2717 
	#CAU_ROTL_CA4
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,4)

	)

2718 
	#CAU_ROTL_CA5
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,5)

	)

2719 
	#CAU_ROTL_CA6
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,6)

	)

2720 
	#CAU_ROTL_CA7
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,7)

	)

2721 
	#CAU_ROTL_CA8
 
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,8)

	)

2722 
	#CAU_AESC_CASR
 
	`CAU_AESC_CASR_REG
(
CAU_BASE_PTR
)

	)

2723 
	#CAU_AESC_CAA
 
	`CAU_AESC_CAA_REG
(
CAU_BASE_PTR
)

	)

2724 
	#CAU_AESC_CA0
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,0)

	)

2725 
	#CAU_AESC_CA1
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,1)

	)

2726 
	#CAU_AESC_CA2
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,2)

	)

2727 
	#CAU_AESC_CA3
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,3)

	)

2728 
	#CAU_AESC_CA4
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,4)

	)

2729 
	#CAU_AESC_CA5
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,5)

	)

2730 
	#CAU_AESC_CA6
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,6)

	)

2731 
	#CAU_AESC_CA7
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,7)

	)

2732 
	#CAU_AESC_CA8
 
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,8)

	)

2733 
	#CAU_AESIC_CASR
 
	`CAU_AESIC_CASR_REG
(
CAU_BASE_PTR
)

	)

2734 
	#CAU_AESIC_CAA
 
	`CAU_AESIC_CAA_REG
(
CAU_BASE_PTR
)

	)

2735 
	#CAU_AESIC_CA0
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,0)

	)

2736 
	#CAU_AESIC_CA1
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,1)

	)

2737 
	#CAU_AESIC_CA2
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,2)

	)

2738 
	#CAU_AESIC_CA3
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,3)

	)

2739 
	#CAU_AESIC_CA4
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,4)

	)

2740 
	#CAU_AESIC_CA5
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,5)

	)

2741 
	#CAU_AESIC_CA6
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,6)

	)

2742 
	#CAU_AESIC_CA7
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,7)

	)

2743 
	#CAU_AESIC_CA8
 
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,8)

	)

2746 
	#CAU_DIRECT
(
šdex
è
	`CAU_DIRECT_REG
(
CAU_BASE_PTR
,šdex)

	)

2747 
	#CAU_LDR_CA
(
šdex
è
	`CAU_LDR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2748 
	#CAU_STR_CA
(
šdex
è
	`CAU_STR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2749 
	#CAU_ADR_CA
(
šdex
è
	`CAU_ADR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2750 
	#CAU_RADR_CA
(
šdex
è
	`CAU_RADR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2751 
	#CAU_XOR_CA
(
šdex
è
	`CAU_XOR_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2752 
	#CAU_ROTL_CA
(
šdex
è
	`CAU_ROTL_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2753 
	#CAU_AESC_CA
(
šdex
è
	`CAU_AESC_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2754 
	#CAU_AESIC_CA
(
šdex
è
	`CAU_AESIC_CA_REG
(
CAU_BASE_PTR
,šdex)

	)

2776 
	sCMP_MemM­
 {

2777 
ušt8_t
 
	mCR0
;

2778 
ušt8_t
 
	mCR1
;

2779 
ušt8_t
 
	mFPR
;

2780 
ušt8_t
 
	mSCR
;

2781 
ušt8_t
 
	mDACCR
;

2782 
ušt8_t
 
	mMUXCR
;

2783 } vÞ©ž*
	tCMP_MemM­PŒ
;

2796 
	#CMP_CR0_REG
(
ba£
è((ba£)->
CR0
)

	)

2797 
	#CMP_CR1_REG
(
ba£
è((ba£)->
CR1
)

	)

2798 
	#CMP_FPR_REG
(
ba£
è((ba£)->
FPR
)

	)

2799 
	#CMP_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

2800 
	#CMP_DACCR_REG
(
ba£
è((ba£)->
DACCR
)

	)

2801 
	#CMP_MUXCR_REG
(
ba£
è((ba£)->
MUXCR
)

	)

2818 
	#CMP_CR0_HYSTCTR_MASK
 0x3u

	)

2819 
	#CMP_CR0_HYSTCTR_SHIFT
 0

	)

2820 
	#CMP_CR0_HYSTCTR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_CR0_HYSTCTR_SHIFT
))&
CMP_CR0_HYSTCTR_MASK
)

	)

2821 
	#CMP_CR0_FILTER_CNT_MASK
 0x70u

	)

2822 
	#CMP_CR0_FILTER_CNT_SHIFT
 4

	)

2823 
	#CMP_CR0_FILTER_CNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_CR0_FILTER_CNT_SHIFT
))&
CMP_CR0_FILTER_CNT_MASK
)

	)

2825 
	#CMP_CR1_EN_MASK
 0x1u

	)

2826 
	#CMP_CR1_EN_SHIFT
 0

	)

2827 
	#CMP_CR1_OPE_MASK
 0x2u

	)

2828 
	#CMP_CR1_OPE_SHIFT
 1

	)

2829 
	#CMP_CR1_COS_MASK
 0x4u

	)

2830 
	#CMP_CR1_COS_SHIFT
 2

	)

2831 
	#CMP_CR1_INV_MASK
 0x8u

	)

2832 
	#CMP_CR1_INV_SHIFT
 3

	)

2833 
	#CMP_CR1_PMODE_MASK
 0x10u

	)

2834 
	#CMP_CR1_PMODE_SHIFT
 4

	)

2835 
	#CMP_CR1_WE_MASK
 0x40u

	)

2836 
	#CMP_CR1_WE_SHIFT
 6

	)

2837 
	#CMP_CR1_SE_MASK
 0x80u

	)

2838 
	#CMP_CR1_SE_SHIFT
 7

	)

2840 
	#CMP_FPR_FILT_PER_MASK
 0xFFu

	)

2841 
	#CMP_FPR_FILT_PER_SHIFT
 0

	)

2842 
	#CMP_FPR_FILT_PER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_FPR_FILT_PER_SHIFT
))&
CMP_FPR_FILT_PER_MASK
)

	)

2844 
	#CMP_SCR_COUT_MASK
 0x1u

	)

2845 
	#CMP_SCR_COUT_SHIFT
 0

	)

2846 
	#CMP_SCR_CFF_MASK
 0x2u

	)

2847 
	#CMP_SCR_CFF_SHIFT
 1

	)

2848 
	#CMP_SCR_CFR_MASK
 0x4u

	)

2849 
	#CMP_SCR_CFR_SHIFT
 2

	)

2850 
	#CMP_SCR_IEF_MASK
 0x8u

	)

2851 
	#CMP_SCR_IEF_SHIFT
 3

	)

2852 
	#CMP_SCR_IER_MASK
 0x10u

	)

2853 
	#CMP_SCR_IER_SHIFT
 4

	)

2854 
	#CMP_SCR_DMAEN_MASK
 0x40u

	)

2855 
	#CMP_SCR_DMAEN_SHIFT
 6

	)

2857 
	#CMP_DACCR_VOSEL_MASK
 0x3Fu

	)

2858 
	#CMP_DACCR_VOSEL_SHIFT
 0

	)

2859 
	#CMP_DACCR_VOSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_DACCR_VOSEL_SHIFT
))&
CMP_DACCR_VOSEL_MASK
)

	)

2860 
	#CMP_DACCR_VRSEL_MASK
 0x40u

	)

2861 
	#CMP_DACCR_VRSEL_SHIFT
 6

	)

2862 
	#CMP_DACCR_DACEN_MASK
 0x80u

	)

2863 
	#CMP_DACCR_DACEN_SHIFT
 7

	)

2865 
	#CMP_MUXCR_MSEL_MASK
 0x7u

	)

2866 
	#CMP_MUXCR_MSEL_SHIFT
 0

	)

2867 
	#CMP_MUXCR_MSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_MUXCR_MSEL_SHIFT
))&
CMP_MUXCR_MSEL_MASK
)

	)

2868 
	#CMP_MUXCR_PSEL_MASK
 0x38u

	)

2869 
	#CMP_MUXCR_PSEL_SHIFT
 3

	)

2870 
	#CMP_MUXCR_PSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMP_MUXCR_PSEL_SHIFT
))&
CMP_MUXCR_PSEL_MASK
)

	)

2879 
	#CMP0_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073000u)

	)

2881 
	#CMP1_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073008u)

	)

2883 
	#CMP2_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073010u)

	)

2885 
	#CMP3_BASE_PTR
 ((
CMP_MemM­PŒ
)0x40073018u)

	)

2887 
	#CMP_BASE_PTRS
 { 
CMP0_BASE_PTR
, 
CMP1_BASE_PTR
, 
CMP2_BASE_PTR
, 
CMP3_BASE_PTR
 }

	)

2901 
	#CMP0_CR0
 
	`CMP_CR0_REG
(
CMP0_BASE_PTR
)

	)

2902 
	#CMP0_CR1
 
	`CMP_CR1_REG
(
CMP0_BASE_PTR
)

	)

2903 
	#CMP0_FPR
 
	`CMP_FPR_REG
(
CMP0_BASE_PTR
)

	)

2904 
	#CMP0_SCR
 
	`CMP_SCR_REG
(
CMP0_BASE_PTR
)

	)

2905 
	#CMP0_DACCR
 
	`CMP_DACCR_REG
(
CMP0_BASE_PTR
)

	)

2906 
	#CMP0_MUXCR
 
	`CMP_MUXCR_REG
(
CMP0_BASE_PTR
)

	)

2908 
	#CMP1_CR0
 
	`CMP_CR0_REG
(
CMP1_BASE_PTR
)

	)

2909 
	#CMP1_CR1
 
	`CMP_CR1_REG
(
CMP1_BASE_PTR
)

	)

2910 
	#CMP1_FPR
 
	`CMP_FPR_REG
(
CMP1_BASE_PTR
)

	)

2911 
	#CMP1_SCR
 
	`CMP_SCR_REG
(
CMP1_BASE_PTR
)

	)

2912 
	#CMP1_DACCR
 
	`CMP_DACCR_REG
(
CMP1_BASE_PTR
)

	)

2913 
	#CMP1_MUXCR
 
	`CMP_MUXCR_REG
(
CMP1_BASE_PTR
)

	)

2915 
	#CMP2_CR0
 
	`CMP_CR0_REG
(
CMP2_BASE_PTR
)

	)

2916 
	#CMP2_CR1
 
	`CMP_CR1_REG
(
CMP2_BASE_PTR
)

	)

2917 
	#CMP2_FPR
 
	`CMP_FPR_REG
(
CMP2_BASE_PTR
)

	)

2918 
	#CMP2_SCR
 
	`CMP_SCR_REG
(
CMP2_BASE_PTR
)

	)

2919 
	#CMP2_DACCR
 
	`CMP_DACCR_REG
(
CMP2_BASE_PTR
)

	)

2920 
	#CMP2_MUXCR
 
	`CMP_MUXCR_REG
(
CMP2_BASE_PTR
)

	)

2922 
	#CMP3_CR0
 
	`CMP_CR0_REG
(
CMP3_BASE_PTR
)

	)

2923 
	#CMP3_CR1
 
	`CMP_CR1_REG
(
CMP3_BASE_PTR
)

	)

2924 
	#CMP3_FPR
 
	`CMP_FPR_REG
(
CMP3_BASE_PTR
)

	)

2925 
	#CMP3_SCR
 
	`CMP_SCR_REG
(
CMP3_BASE_PTR
)

	)

2926 
	#CMP3_DACCR
 
	`CMP_DACCR_REG
(
CMP3_BASE_PTR
)

	)

2927 
	#CMP3_MUXCR
 
	`CMP_MUXCR_REG
(
CMP3_BASE_PTR
)

	)

2949 
	sCMT_MemM­
 {

2950 
ušt8_t
 
	mCGH1
;

2951 
ušt8_t
 
	mCGL1
;

2952 
ušt8_t
 
	mCGH2
;

2953 
ušt8_t
 
	mCGL2
;

2954 
ušt8_t
 
	mOC
;

2955 
ušt8_t
 
	mMSC
;

2956 
ušt8_t
 
	mCMD1
;

2957 
ušt8_t
 
	mCMD2
;

2958 
ušt8_t
 
	mCMD3
;

2959 
ušt8_t
 
	mCMD4
;

2960 
ušt8_t
 
	mPPS
;

2961 
ušt8_t
 
	mDMA
;

2962 } vÞ©ž*
	tCMT_MemM­PŒ
;

2975 
	#CMT_CGH1_REG
(
ba£
è((ba£)->
CGH1
)

	)

2976 
	#CMT_CGL1_REG
(
ba£
è((ba£)->
CGL1
)

	)

2977 
	#CMT_CGH2_REG
(
ba£
è((ba£)->
CGH2
)

	)

2978 
	#CMT_CGL2_REG
(
ba£
è((ba£)->
CGL2
)

	)

2979 
	#CMT_OC_REG
(
ba£
è((ba£)->
OC
)

	)

2980 
	#CMT_MSC_REG
(
ba£
è((ba£)->
MSC
)

	)

2981 
	#CMT_CMD1_REG
(
ba£
è((ba£)->
CMD1
)

	)

2982 
	#CMT_CMD2_REG
(
ba£
è((ba£)->
CMD2
)

	)

2983 
	#CMT_CMD3_REG
(
ba£
è((ba£)->
CMD3
)

	)

2984 
	#CMT_CMD4_REG
(
ba£
è((ba£)->
CMD4
)

	)

2985 
	#CMT_PPS_REG
(
ba£
è((ba£)->
PPS
)

	)

2986 
	#CMT_DMA_REG
(
ba£
è((ba£)->
DMA
)

	)

3003 
	#CMT_CGH1_PH_MASK
 0xFFu

	)

3004 
	#CMT_CGH1_PH_SHIFT
 0

	)

3005 
	#CMT_CGH1_PH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGH1_PH_SHIFT
))&
CMT_CGH1_PH_MASK
)

	)

3007 
	#CMT_CGL1_PL_MASK
 0xFFu

	)

3008 
	#CMT_CGL1_PL_SHIFT
 0

	)

3009 
	#CMT_CGL1_PL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGL1_PL_SHIFT
))&
CMT_CGL1_PL_MASK
)

	)

3011 
	#CMT_CGH2_SH_MASK
 0xFFu

	)

3012 
	#CMT_CGH2_SH_SHIFT
 0

	)

3013 
	#CMT_CGH2_SH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGH2_SH_SHIFT
))&
CMT_CGH2_SH_MASK
)

	)

3015 
	#CMT_CGL2_SL_MASK
 0xFFu

	)

3016 
	#CMT_CGL2_SL_SHIFT
 0

	)

3017 
	#CMT_CGL2_SL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CGL2_SL_SHIFT
))&
CMT_CGL2_SL_MASK
)

	)

3019 
	#CMT_OC_IROPEN_MASK
 0x20u

	)

3020 
	#CMT_OC_IROPEN_SHIFT
 5

	)

3021 
	#CMT_OC_CMTPOL_MASK
 0x40u

	)

3022 
	#CMT_OC_CMTPOL_SHIFT
 6

	)

3023 
	#CMT_OC_IROL_MASK
 0x80u

	)

3024 
	#CMT_OC_IROL_SHIFT
 7

	)

3026 
	#CMT_MSC_MCGEN_MASK
 0x1u

	)

3027 
	#CMT_MSC_MCGEN_SHIFT
 0

	)

3028 
	#CMT_MSC_EOCIE_MASK
 0x2u

	)

3029 
	#CMT_MSC_EOCIE_SHIFT
 1

	)

3030 
	#CMT_MSC_FSK_MASK
 0x4u

	)

3031 
	#CMT_MSC_FSK_SHIFT
 2

	)

3032 
	#CMT_MSC_BASE_MASK
 0x8u

	)

3033 
	#CMT_MSC_BASE_SHIFT
 3

	)

3034 
	#CMT_MSC_EXSPC_MASK
 0x10u

	)

3035 
	#CMT_MSC_EXSPC_SHIFT
 4

	)

3036 
	#CMT_MSC_CMTDIV_MASK
 0x60u

	)

3037 
	#CMT_MSC_CMTDIV_SHIFT
 5

	)

3038 
	#CMT_MSC_CMTDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_MSC_CMTDIV_SHIFT
))&
CMT_MSC_CMTDIV_MASK
)

	)

3039 
	#CMT_MSC_EOCF_MASK
 0x80u

	)

3040 
	#CMT_MSC_EOCF_SHIFT
 7

	)

3042 
	#CMT_CMD1_MB_MASK
 0xFFu

	)

3043 
	#CMT_CMD1_MB_SHIFT
 0

	)

3044 
	#CMT_CMD1_MB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD1_MB_SHIFT
))&
CMT_CMD1_MB_MASK
)

	)

3046 
	#CMT_CMD2_MB_MASK
 0xFFu

	)

3047 
	#CMT_CMD2_MB_SHIFT
 0

	)

3048 
	#CMT_CMD2_MB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD2_MB_SHIFT
))&
CMT_CMD2_MB_MASK
)

	)

3050 
	#CMT_CMD3_SB_MASK
 0xFFu

	)

3051 
	#CMT_CMD3_SB_SHIFT
 0

	)

3052 
	#CMT_CMD3_SB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD3_SB_SHIFT
))&
CMT_CMD3_SB_MASK
)

	)

3054 
	#CMT_CMD4_SB_MASK
 0xFFu

	)

3055 
	#CMT_CMD4_SB_SHIFT
 0

	)

3056 
	#CMT_CMD4_SB
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_CMD4_SB_SHIFT
))&
CMT_CMD4_SB_MASK
)

	)

3058 
	#CMT_PPS_PPSDIV_MASK
 0xFu

	)

3059 
	#CMT_PPS_PPSDIV_SHIFT
 0

	)

3060 
	#CMT_PPS_PPSDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CMT_PPS_PPSDIV_SHIFT
))&
CMT_PPS_PPSDIV_MASK
)

	)

3062 
	#CMT_DMA_DMA_MASK
 0x1u

	)

3063 
	#CMT_DMA_DMA_SHIFT
 0

	)

3072 
	#CMT_BASE_PTR
 ((
CMT_MemM­PŒ
)0x40062000u)

	)

3074 
	#CMT_BASE_PTRS
 { 
CMT_BASE_PTR
 }

	)

3088 
	#CMT_CGH1
 
	`CMT_CGH1_REG
(
CMT_BASE_PTR
)

	)

3089 
	#CMT_CGL1
 
	`CMT_CGL1_REG
(
CMT_BASE_PTR
)

	)

3090 
	#CMT_CGH2
 
	`CMT_CGH2_REG
(
CMT_BASE_PTR
)

	)

3091 
	#CMT_CGL2
 
	`CMT_CGL2_REG
(
CMT_BASE_PTR
)

	)

3092 
	#CMT_OC
 
	`CMT_OC_REG
(
CMT_BASE_PTR
)

	)

3093 
	#CMT_MSC
 
	`CMT_MSC_REG
(
CMT_BASE_PTR
)

	)

3094 
	#CMT_CMD1
 
	`CMT_CMD1_REG
(
CMT_BASE_PTR
)

	)

3095 
	#CMT_CMD2
 
	`CMT_CMD2_REG
(
CMT_BASE_PTR
)

	)

3096 
	#CMT_CMD3
 
	`CMT_CMD3_REG
(
CMT_BASE_PTR
)

	)

3097 
	#CMT_CMD4
 
	`CMT_CMD4_REG
(
CMT_BASE_PTR
)

	)

3098 
	#CMT_PPS
 
	`CMT_PPS_REG
(
CMT_BASE_PTR
)

	)

3099 
	#CMT_DMA
 
	`CMT_DMA_REG
(
CMT_BASE_PTR
)

	)

3121 
	sCRC_MemM­
 {

3124 
ušt16_t
 
	mCRCL
;

3125 
ušt16_t
 
	mCRCH
;

3126 } 
	mACCESS16BIT
;

3127 
ušt32_t
 
	mCRC
;

3129 
ušt8_t
 
	mCRCLL
;

3130 
ušt8_t
 
	mCRCLU
;

3131 
ušt8_t
 
	mCRCHL
;

3132 
ušt8_t
 
	mCRCHU
;

3133 } 
	mACCESS8BIT
;

3137 
ušt16_t
 
	mGPOLYL
;

3138 
ušt16_t
 
	mGPOLYH
;

3139 } 
	mGPOLY_ACCESS16BIT
;

3140 
ušt32_t
 
	mGPOLY
;

3142 
ušt8_t
 
	mGPOLYLL
;

3143 
ušt8_t
 
	mGPOLYLU
;

3144 
ušt8_t
 
	mGPOLYHL
;

3145 
ušt8_t
 
	mGPOLYHU
;

3146 } 
	mGPOLY_ACCESS8BIT
;

3149 
ušt32_t
 
	mCTRL
;

3151 
ušt8_t
 
	mRESERVED_0
[3];

3152 
ušt8_t
 
	mCTRLHU
;

3153 } 
	mCTRL_ACCESS8BIT
;

3155 } vÞ©ž*
	tCRC_MemM­PŒ
;

3168 
	#CRC_CRCL_REG
(
ba£
è((ba£)->
ACCESS16BIT
.
CRCL
)

	)

3169 
	#CRC_CRCH_REG
(
ba£
è((ba£)->
ACCESS16BIT
.
CRCH
)

	)

3170 
	#CRC_CRC_REG
(
ba£
è((ba£)->
CRC
)

	)

3171 
	#CRC_CRCLL_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCLL
)

	)

3172 
	#CRC_CRCLU_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCLU
)

	)

3173 
	#CRC_CRCHL_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCHL
)

	)

3174 
	#CRC_CRCHU_REG
(
ba£
è((ba£)->
ACCESS8BIT
.
CRCHU
)

	)

3175 
	#CRC_GPOLYL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS16BIT
.
GPOLYL
)

	)

3176 
	#CRC_GPOLYH_REG
(
ba£
è((ba£)->
GPOLY_ACCESS16BIT
.
GPOLYH
)

	)

3177 
	#CRC_GPOLY_REG
(
ba£
è((ba£)->
GPOLY
)

	)

3178 
	#CRC_GPOLYLL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYLL
)

	)

3179 
	#CRC_GPOLYLU_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYLU
)

	)

3180 
	#CRC_GPOLYHL_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYHL
)

	)

3181 
	#CRC_GPOLYHU_REG
(
ba£
è((ba£)->
GPOLY_ACCESS8BIT
.
GPOLYHU
)

	)

3182 
	#CRC_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

3183 
	#CRC_CTRLHU_REG
(
ba£
è((ba£)->
CTRL_ACCESS8BIT
.
CTRLHU
)

	)

3200 
	#CRC_CRCL_CRCL_MASK
 0xFFFFu

	)

3201 
	#CRC_CRCL_CRCL_SHIFT
 0

	)

3202 
	#CRC_CRCL_CRCL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_CRCL_CRCL_SHIFT
))&
CRC_CRCL_CRCL_MASK
)

	)

3204 
	#CRC_CRCH_CRCH_MASK
 0xFFFFu

	)

3205 
	#CRC_CRCH_CRCH_SHIFT
 0

	)

3206 
	#CRC_CRCH_CRCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_CRCH_CRCH_SHIFT
))&
CRC_CRCH_CRCH_MASK
)

	)

3208 
	#CRC_CRC_LL_MASK
 0xFFu

	)

3209 
	#CRC_CRC_LL_SHIFT
 0

	)

3210 
	#CRC_CRC_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_LL_SHIFT
))&
CRC_CRC_LL_MASK
)

	)

3211 
	#CRC_CRC_LU_MASK
 0xFF00u

	)

3212 
	#CRC_CRC_LU_SHIFT
 8

	)

3213 
	#CRC_CRC_LU
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_LU_SHIFT
))&
CRC_CRC_LU_MASK
)

	)

3214 
	#CRC_CRC_HL_MASK
 0xFF0000u

	)

3215 
	#CRC_CRC_HL_SHIFT
 16

	)

3216 
	#CRC_CRC_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_HL_SHIFT
))&
CRC_CRC_HL_MASK
)

	)

3217 
	#CRC_CRC_HU_MASK
 0xFF000000u

	)

3218 
	#CRC_CRC_HU_SHIFT
 24

	)

3219 
	#CRC_CRC_HU
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CRC_HU_SHIFT
))&
CRC_CRC_HU_MASK
)

	)

3221 
	#CRC_CRCLL_CRCLL_MASK
 0xFFu

	)

3222 
	#CRC_CRCLL_CRCLL_SHIFT
 0

	)

3223 
	#CRC_CRCLL_CRCLL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCLL_CRCLL_SHIFT
))&
CRC_CRCLL_CRCLL_MASK
)

	)

3225 
	#CRC_CRCLU_CRCLU_MASK
 0xFFu

	)

3226 
	#CRC_CRCLU_CRCLU_SHIFT
 0

	)

3227 
	#CRC_CRCLU_CRCLU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCLU_CRCLU_SHIFT
))&
CRC_CRCLU_CRCLU_MASK
)

	)

3229 
	#CRC_CRCHL_CRCHL_MASK
 0xFFu

	)

3230 
	#CRC_CRCHL_CRCHL_SHIFT
 0

	)

3231 
	#CRC_CRCHL_CRCHL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCHL_CRCHL_SHIFT
))&
CRC_CRCHL_CRCHL_MASK
)

	)

3233 
	#CRC_CRCHU_CRCHU_MASK
 0xFFu

	)

3234 
	#CRC_CRCHU_CRCHU_SHIFT
 0

	)

3235 
	#CRC_CRCHU_CRCHU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CRCHU_CRCHU_SHIFT
))&
CRC_CRCHU_CRCHU_MASK
)

	)

3237 
	#CRC_GPOLYL_GPOLYL_MASK
 0xFFFFu

	)

3238 
	#CRC_GPOLYL_GPOLYL_SHIFT
 0

	)

3239 
	#CRC_GPOLYL_GPOLYL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_GPOLYL_GPOLYL_SHIFT
))&
CRC_GPOLYL_GPOLYL_MASK
)

	)

3241 
	#CRC_GPOLYH_GPOLYH_MASK
 0xFFFFu

	)

3242 
	#CRC_GPOLYH_GPOLYH_SHIFT
 0

	)

3243 
	#CRC_GPOLYH_GPOLYH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
CRC_GPOLYH_GPOLYH_SHIFT
))&
CRC_GPOLYH_GPOLYH_MASK
)

	)

3245 
	#CRC_GPOLY_LOW_MASK
 0xFFFFu

	)

3246 
	#CRC_GPOLY_LOW_SHIFT
 0

	)

3247 
	#CRC_GPOLY_LOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_GPOLY_LOW_SHIFT
))&
CRC_GPOLY_LOW_MASK
)

	)

3248 
	#CRC_GPOLY_HIGH_MASK
 0xFFFF0000u

	)

3249 
	#CRC_GPOLY_HIGH_SHIFT
 16

	)

3250 
	#CRC_GPOLY_HIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_GPOLY_HIGH_SHIFT
))&
CRC_GPOLY_HIGH_MASK
)

	)

3252 
	#CRC_GPOLYLL_GPOLYLL_MASK
 0xFFu

	)

3253 
	#CRC_GPOLYLL_GPOLYLL_SHIFT
 0

	)

3254 
	#CRC_GPOLYLL_GPOLYLL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYLL_GPOLYLL_SHIFT
))&
CRC_GPOLYLL_GPOLYLL_MASK
)

	)

3256 
	#CRC_GPOLYLU_GPOLYLU_MASK
 0xFFu

	)

3257 
	#CRC_GPOLYLU_GPOLYLU_SHIFT
 0

	)

3258 
	#CRC_GPOLYLU_GPOLYLU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYLU_GPOLYLU_SHIFT
))&
CRC_GPOLYLU_GPOLYLU_MASK
)

	)

3260 
	#CRC_GPOLYHL_GPOLYHL_MASK
 0xFFu

	)

3261 
	#CRC_GPOLYHL_GPOLYHL_SHIFT
 0

	)

3262 
	#CRC_GPOLYHL_GPOLYHL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYHL_GPOLYHL_SHIFT
))&
CRC_GPOLYHL_GPOLYHL_MASK
)

	)

3264 
	#CRC_GPOLYHU_GPOLYHU_MASK
 0xFFu

	)

3265 
	#CRC_GPOLYHU_GPOLYHU_SHIFT
 0

	)

3266 
	#CRC_GPOLYHU_GPOLYHU
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_GPOLYHU_GPOLYHU_SHIFT
))&
CRC_GPOLYHU_GPOLYHU_MASK
)

	)

3268 
	#CRC_CTRL_TCRC_MASK
 0x1000000u

	)

3269 
	#CRC_CTRL_TCRC_SHIFT
 24

	)

3270 
	#CRC_CTRL_WAS_MASK
 0x2000000u

	)

3271 
	#CRC_CTRL_WAS_SHIFT
 25

	)

3272 
	#CRC_CTRL_FXOR_MASK
 0x4000000u

	)

3273 
	#CRC_CTRL_FXOR_SHIFT
 26

	)

3274 
	#CRC_CTRL_TOTR_MASK
 0x30000000u

	)

3275 
	#CRC_CTRL_TOTR_SHIFT
 28

	)

3276 
	#CRC_CTRL_TOTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CTRL_TOTR_SHIFT
))&
CRC_CTRL_TOTR_MASK
)

	)

3277 
	#CRC_CTRL_TOT_MASK
 0xC0000000u

	)

3278 
	#CRC_CTRL_TOT_SHIFT
 30

	)

3279 
	#CRC_CTRL_TOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
CRC_CTRL_TOT_SHIFT
))&
CRC_CTRL_TOT_MASK
)

	)

3281 
	#CRC_CTRLHU_TCRC_MASK
 0x1u

	)

3282 
	#CRC_CTRLHU_TCRC_SHIFT
 0

	)

3283 
	#CRC_CTRLHU_WAS_MASK
 0x2u

	)

3284 
	#CRC_CTRLHU_WAS_SHIFT
 1

	)

3285 
	#CRC_CTRLHU_FXOR_MASK
 0x4u

	)

3286 
	#CRC_CTRLHU_FXOR_SHIFT
 2

	)

3287 
	#CRC_CTRLHU_TOTR_MASK
 0x30u

	)

3288 
	#CRC_CTRLHU_TOTR_SHIFT
 4

	)

3289 
	#CRC_CTRLHU_TOTR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CTRLHU_TOTR_SHIFT
))&
CRC_CTRLHU_TOTR_MASK
)

	)

3290 
	#CRC_CTRLHU_TOT_MASK
 0xC0u

	)

3291 
	#CRC_CTRLHU_TOT_SHIFT
 6

	)

3292 
	#CRC_CTRLHU_TOT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
CRC_CTRLHU_TOT_SHIFT
))&
CRC_CTRLHU_TOT_MASK
)

	)

3301 
	#CRC_BASE_PTR
 ((
CRC_MemM­PŒ
)0x40032000u)

	)

3303 
	#CRC_BASE_PTRS
 { 
CRC_BASE_PTR
 }

	)

3317 
	#CRC_CRC
 
	`CRC_CRC_REG
(
CRC_BASE_PTR
)

	)

3318 
	#CRC_CRCL
 
	`CRC_CRCL_REG
(
CRC_BASE_PTR
)

	)

3319 
	#CRC_CRCLL
 
	`CRC_CRCLL_REG
(
CRC_BASE_PTR
)

	)

3320 
	#CRC_CRCLU
 
	`CRC_CRCLU_REG
(
CRC_BASE_PTR
)

	)

3321 
	#CRC_CRCH
 
	`CRC_CRCH_REG
(
CRC_BASE_PTR
)

	)

3322 
	#CRC_CRCHL
 
	`CRC_CRCHL_REG
(
CRC_BASE_PTR
)

	)

3323 
	#CRC_CRCHU
 
	`CRC_CRCHU_REG
(
CRC_BASE_PTR
)

	)

3324 
	#CRC_GPOLY
 
	`CRC_GPOLY_REG
(
CRC_BASE_PTR
)

	)

3325 
	#CRC_GPOLYL
 
	`CRC_GPOLYL_REG
(
CRC_BASE_PTR
)

	)

3326 
	#CRC_GPOLYLL
 
	`CRC_GPOLYLL_REG
(
CRC_BASE_PTR
)

	)

3327 
	#CRC_GPOLYLU
 
	`CRC_GPOLYLU_REG
(
CRC_BASE_PTR
)

	)

3328 
	#CRC_GPOLYH
 
	`CRC_GPOLYH_REG
(
CRC_BASE_PTR
)

	)

3329 
	#CRC_GPOLYHL
 
	`CRC_GPOLYHL_REG
(
CRC_BASE_PTR
)

	)

3330 
	#CRC_GPOLYHU
 
	`CRC_GPOLYHU_REG
(
CRC_BASE_PTR
)

	)

3331 
	#CRC_CTRL
 
	`CRC_CTRL_REG
(
CRC_BASE_PTR
)

	)

3332 
	#CRC_CTRLHU
 
	`CRC_CTRLHU_REG
(
CRC_BASE_PTR
)

	)

3354 
	sCÜeDebug_MemM­
 {

3356 
ušt32_t
 
	mba£_DHCSR_R—d
;

3357 
ušt32_t
 
	mba£_DHCSR_Wr™e
;

3359 
ušt32_t
 
	mba£_DCRSR
;

3360 
ušt32_t
 
	mba£_DCRDR
;

3361 
ušt32_t
 
	mba£_DEMCR
;

3362 } vÞ©ž*
	tCÜeDebug_MemM­PŒ
;

3375 
	#CÜeDebug_ba£_DHCSR_R—d_REG
(
ba£
è((ba£)->
ba£_DHCSR_R—d
)

	)

3376 
	#CÜeDebug_ba£_DHCSR_Wr™e_REG
(
ba£
è((ba£)->
ba£_DHCSR_Wr™e
)

	)

3377 
	#CÜeDebug_ba£_DCRSR_REG
(
ba£
è((ba£)->
ba£_DCRSR
)

	)

3378 
	#CÜeDebug_ba£_DCRDR_REG
(
ba£
è((ba£)->
ba£_DCRDR
)

	)

3379 
	#CÜeDebug_ba£_DEMCR_REG
(
ba£
è((ba£)->
ba£_DEMCR
)

	)

3403 
	#CÜeDebug_BASE_PTR
 ((
CÜeDebug_MemM­PŒ
)0xE000EDF0u)

	)

3405 
	#CÜeDebug_BASE_PTRS
 { 
CÜeDebug_BASE_PTR
 }

	)

3419 
	#DHCSR_R—d
 
	`CÜeDebug_ba£_DHCSR_R—d_REG
(
CÜeDebug_BASE_PTR
)

	)

3420 
	#DHCSR_Wr™e
 
	`CÜeDebug_ba£_DHCSR_Wr™e_REG
(
CÜeDebug_BASE_PTR
)

	)

3421 
	#DCRSR
 
	`CÜeDebug_ba£_DCRSR_REG
(
CÜeDebug_BASE_PTR
)

	)

3422 
	#DCRDR
 
	`CÜeDebug_ba£_DCRDR_REG
(
CÜeDebug_BASE_PTR
)

	)

3423 
	#DEMCR
 
	`CÜeDebug_ba£_DEMCR_REG
(
CÜeDebug_BASE_PTR
)

	)

3445 
	sDAC_MemM­
 {

3447 
ušt8_t
 
	mDATL
;

3448 
ušt8_t
 
	mDATH
;

3449 } 
	mDAT
[16];

3450 
ušt8_t
 
	mSR
;

3451 
ušt8_t
 
	mC0
;

3452 
ušt8_t
 
	mC1
;

3453 
ušt8_t
 
	mC2
;

3454 } vÞ©ž*
	tDAC_MemM­PŒ
;

3467 
	#DAC_DATL_REG
(
ba£
,
šdex
è((ba£)->
DAT
[šdex].
DATL
)

	)

3468 
	#DAC_DATH_REG
(
ba£
,
šdex
è((ba£)->
DAT
[šdex].
DATH
)

	)

3469 
	#DAC_SR_REG
(
ba£
è((ba£)->
SR
)

	)

3470 
	#DAC_C0_REG
(
ba£
è((ba£)->
C0
)

	)

3471 
	#DAC_C1_REG
(
ba£
è((ba£)->
C1
)

	)

3472 
	#DAC_C2_REG
(
ba£
è((ba£)->
C2
)

	)

3489 
	#DAC_DATL_DATA_MASK
 0xFFu

	)

3490 
	#DAC_DATL_DATA_SHIFT
 0

	)

3491 
	#DAC_DATL_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_DATL_DATA_SHIFT
))&
DAC_DATL_DATA_MASK
)

	)

3493 
	#DAC_DATH_DATA_MASK
 0xFu

	)

3494 
	#DAC_DATH_DATA_SHIFT
 0

	)

3495 
	#DAC_DATH_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_DATH_DATA_SHIFT
))&
DAC_DATH_DATA_MASK
)

	)

3497 
	#DAC_SR_DACBFRPBF_MASK
 0x1u

	)

3498 
	#DAC_SR_DACBFRPBF_SHIFT
 0

	)

3499 
	#DAC_SR_DACBFRPTF_MASK
 0x2u

	)

3500 
	#DAC_SR_DACBFRPTF_SHIFT
 1

	)

3501 
	#DAC_SR_DACBFWMF_MASK
 0x4u

	)

3502 
	#DAC_SR_DACBFWMF_SHIFT
 2

	)

3504 
	#DAC_C0_DACBBIEN_MASK
 0x1u

	)

3505 
	#DAC_C0_DACBBIEN_SHIFT
 0

	)

3506 
	#DAC_C0_DACBTIEN_MASK
 0x2u

	)

3507 
	#DAC_C0_DACBTIEN_SHIFT
 1

	)

3508 
	#DAC_C0_DACBWIEN_MASK
 0x4u

	)

3509 
	#DAC_C0_DACBWIEN_SHIFT
 2

	)

3510 
	#DAC_C0_LPEN_MASK
 0x8u

	)

3511 
	#DAC_C0_LPEN_SHIFT
 3

	)

3512 
	#DAC_C0_DACSWTRG_MASK
 0x10u

	)

3513 
	#DAC_C0_DACSWTRG_SHIFT
 4

	)

3514 
	#DAC_C0_DACTRGSEL_MASK
 0x20u

	)

3515 
	#DAC_C0_DACTRGSEL_SHIFT
 5

	)

3516 
	#DAC_C0_DACRFS_MASK
 0x40u

	)

3517 
	#DAC_C0_DACRFS_SHIFT
 6

	)

3518 
	#DAC_C0_DACEN_MASK
 0x80u

	)

3519 
	#DAC_C0_DACEN_SHIFT
 7

	)

3521 
	#DAC_C1_DACBFEN_MASK
 0x1u

	)

3522 
	#DAC_C1_DACBFEN_SHIFT
 0

	)

3523 
	#DAC_C1_DACBFMD_MASK
 0x6u

	)

3524 
	#DAC_C1_DACBFMD_SHIFT
 1

	)

3525 
	#DAC_C1_DACBFMD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C1_DACBFMD_SHIFT
))&
DAC_C1_DACBFMD_MASK
)

	)

3526 
	#DAC_C1_DACBFWM_MASK
 0x18u

	)

3527 
	#DAC_C1_DACBFWM_SHIFT
 3

	)

3528 
	#DAC_C1_DACBFWM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C1_DACBFWM_SHIFT
))&
DAC_C1_DACBFWM_MASK
)

	)

3529 
	#DAC_C1_DMAEN_MASK
 0x80u

	)

3530 
	#DAC_C1_DMAEN_SHIFT
 7

	)

3532 
	#DAC_C2_DACBFUP_MASK
 0xFu

	)

3533 
	#DAC_C2_DACBFUP_SHIFT
 0

	)

3534 
	#DAC_C2_DACBFUP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C2_DACBFUP_SHIFT
))&
DAC_C2_DACBFUP_MASK
)

	)

3535 
	#DAC_C2_DACBFRP_MASK
 0xF0u

	)

3536 
	#DAC_C2_DACBFRP_SHIFT
 4

	)

3537 
	#DAC_C2_DACBFRP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DAC_C2_DACBFRP_SHIFT
))&
DAC_C2_DACBFRP_MASK
)

	)

3546 
	#DAC0_BASE_PTR
 ((
DAC_MemM­PŒ
)0x400CC000u)

	)

3548 
	#DAC1_BASE_PTR
 ((
DAC_MemM­PŒ
)0x400CD000u)

	)

3550 
	#DAC_BASE_PTRS
 { 
DAC0_BASE_PTR
, 
DAC1_BASE_PTR
 }

	)

3564 
	#DAC0_DAT0L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,0)

	)

3565 
	#DAC0_DAT0H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,0)

	)

3566 
	#DAC0_DAT1L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,1)

	)

3567 
	#DAC0_DAT1H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,1)

	)

3568 
	#DAC0_DAT2L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,2)

	)

3569 
	#DAC0_DAT2H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,2)

	)

3570 
	#DAC0_DAT3L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,3)

	)

3571 
	#DAC0_DAT3H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,3)

	)

3572 
	#DAC0_DAT4L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,4)

	)

3573 
	#DAC0_DAT4H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,4)

	)

3574 
	#DAC0_DAT5L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,5)

	)

3575 
	#DAC0_DAT5H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,5)

	)

3576 
	#DAC0_DAT6L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,6)

	)

3577 
	#DAC0_DAT6H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,6)

	)

3578 
	#DAC0_DAT7L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,7)

	)

3579 
	#DAC0_DAT7H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,7)

	)

3580 
	#DAC0_DAT8L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,8)

	)

3581 
	#DAC0_DAT8H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,8)

	)

3582 
	#DAC0_DAT9L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,9)

	)

3583 
	#DAC0_DAT9H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,9)

	)

3584 
	#DAC0_DAT10L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,10)

	)

3585 
	#DAC0_DAT10H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,10)

	)

3586 
	#DAC0_DAT11L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,11)

	)

3587 
	#DAC0_DAT11H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,11)

	)

3588 
	#DAC0_DAT12L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,12)

	)

3589 
	#DAC0_DAT12H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,12)

	)

3590 
	#DAC0_DAT13L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,13)

	)

3591 
	#DAC0_DAT13H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,13)

	)

3592 
	#DAC0_DAT14L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,14)

	)

3593 
	#DAC0_DAT14H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,14)

	)

3594 
	#DAC0_DAT15L
 
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,15)

	)

3595 
	#DAC0_DAT15H
 
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,15)

	)

3596 
	#DAC0_SR
 
	`DAC_SR_REG
(
DAC0_BASE_PTR
)

	)

3597 
	#DAC0_C0
 
	`DAC_C0_REG
(
DAC0_BASE_PTR
)

	)

3598 
	#DAC0_C1
 
	`DAC_C1_REG
(
DAC0_BASE_PTR
)

	)

3599 
	#DAC0_C2
 
	`DAC_C2_REG
(
DAC0_BASE_PTR
)

	)

3601 
	#DAC1_DAT0L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,0)

	)

3602 
	#DAC1_DAT0H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,0)

	)

3603 
	#DAC1_DAT1L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,1)

	)

3604 
	#DAC1_DAT1H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,1)

	)

3605 
	#DAC1_DAT2L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,2)

	)

3606 
	#DAC1_DAT2H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,2)

	)

3607 
	#DAC1_DAT3L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,3)

	)

3608 
	#DAC1_DAT3H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,3)

	)

3609 
	#DAC1_DAT4L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,4)

	)

3610 
	#DAC1_DAT4H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,4)

	)

3611 
	#DAC1_DAT5L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,5)

	)

3612 
	#DAC1_DAT5H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,5)

	)

3613 
	#DAC1_DAT6L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,6)

	)

3614 
	#DAC1_DAT6H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,6)

	)

3615 
	#DAC1_DAT7L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,7)

	)

3616 
	#DAC1_DAT7H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,7)

	)

3617 
	#DAC1_DAT8L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,8)

	)

3618 
	#DAC1_DAT8H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,8)

	)

3619 
	#DAC1_DAT9L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,9)

	)

3620 
	#DAC1_DAT9H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,9)

	)

3621 
	#DAC1_DAT10L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,10)

	)

3622 
	#DAC1_DAT10H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,10)

	)

3623 
	#DAC1_DAT11L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,11)

	)

3624 
	#DAC1_DAT11H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,11)

	)

3625 
	#DAC1_DAT12L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,12)

	)

3626 
	#DAC1_DAT12H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,12)

	)

3627 
	#DAC1_DAT13L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,13)

	)

3628 
	#DAC1_DAT13H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,13)

	)

3629 
	#DAC1_DAT14L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,14)

	)

3630 
	#DAC1_DAT14H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,14)

	)

3631 
	#DAC1_DAT15L
 
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,15)

	)

3632 
	#DAC1_DAT15H
 
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,15)

	)

3633 
	#DAC1_SR
 
	`DAC_SR_REG
(
DAC1_BASE_PTR
)

	)

3634 
	#DAC1_C0
 
	`DAC_C0_REG
(
DAC1_BASE_PTR
)

	)

3635 
	#DAC1_C1
 
	`DAC_C1_REG
(
DAC1_BASE_PTR
)

	)

3636 
	#DAC1_C2
 
	`DAC_C2_REG
(
DAC1_BASE_PTR
)

	)

3639 
	#DAC0_DATL
(
šdex
è
	`DAC_DATL_REG
(
DAC0_BASE_PTR
,šdex)

	)

3640 
	#DAC1_DATL
(
šdex
è
	`DAC_DATL_REG
(
DAC1_BASE_PTR
,šdex)

	)

3641 
	#DAC0_DATH
(
šdex
è
	`DAC_DATH_REG
(
DAC0_BASE_PTR
,šdex)

	)

3642 
	#DAC1_DATH
(
šdex
è
	`DAC_DATH_REG
(
DAC1_BASE_PTR
,šdex)

	)

3664 
	sDDR_MemM­
 {

3665 
ušt32_t
 
	mCR00
;

3666 
ušt32_t
 
	mCR01
;

3667 
ušt32_t
 
	mCR02
;

3668 
ušt32_t
 
	mCR03
;

3669 
ušt32_t
 
	mCR04
;

3670 
ušt32_t
 
	mCR05
;

3671 
ušt32_t
 
	mCR06
;

3672 
ušt32_t
 
	mCR07
;

3673 
ušt32_t
 
	mCR08
;

3674 
ušt32_t
 
	mCR09
;

3675 
ušt32_t
 
	mCR10
;

3676 
ušt32_t
 
	mCR11
;

3677 
ušt32_t
 
	mCR12
;

3678 
ušt32_t
 
	mCR13
;

3679 
ušt32_t
 
	mCR14
;

3680 
ušt32_t
 
	mCR15
;

3681 
ušt32_t
 
	mCR16
;

3682 
ušt32_t
 
	mCR17
;

3683 
ušt32_t
 
	mCR18
;

3684 
ušt32_t
 
	mCR19
;

3685 
ušt32_t
 
	mCR20
;

3686 
ušt32_t
 
	mCR21
;

3687 
ušt32_t
 
	mCR22
;

3688 
ušt32_t
 
	mCR23
;

3689 
ušt32_t
 
	mCR24
;

3690 
ušt32_t
 
	mCR25
;

3691 
ušt32_t
 
	mCR26
;

3692 
ušt32_t
 
	mCR27
;

3693 
ušt32_t
 
	mCR28
;

3694 
ušt32_t
 
	mCR29
;

3695 
ušt32_t
 
	mCR30
;

3696 
ušt32_t
 
	mCR31
;

3697 
ušt32_t
 
	mCR32
;

3698 
ušt32_t
 
	mCR33
;

3699 
ušt32_t
 
	mCR34
;

3700 
ušt32_t
 
	mCR35
;

3701 
ušt32_t
 
	mCR36
;

3702 
ušt32_t
 
	mCR37
;

3703 
ušt32_t
 
	mCR38
;

3704 
ušt32_t
 
	mCR39
;

3705 
ušt32_t
 
	mCR40
;

3706 
ušt32_t
 
	mCR41
;

3707 
ušt32_t
 
	mCR42
;

3708 
ušt32_t
 
	mCR43
;

3709 
ušt32_t
 
	mCR44
;

3710 
ušt32_t
 
	mCR45
;

3711 
ušt32_t
 
	mCR46
;

3712 
ušt32_t
 
	mCR47
;

3713 
ušt32_t
 
	mCR48
;

3714 
ušt32_t
 
	mCR49
;

3715 
ušt32_t
 
	mCR50
;

3716 
ušt32_t
 
	mCR51
;

3717 
ušt32_t
 
	mCR52
;

3718 
ušt32_t
 
	mCR53
;

3719 
ušt32_t
 
	mCR54
;

3720 
ušt32_t
 
	mCR55
;

3721 
ušt32_t
 
	mCR56
;

3722 
ušt32_t
 
	mCR57
;

3723 
ušt32_t
 
	mCR58
;

3724 
ušt32_t
 
	mCR59
;

3725 
ušt32_t
 
	mCR60
;

3726 
ušt32_t
 
	mCR61
;

3727 
ušt32_t
 
	mCR62
;

3728 
ušt32_t
 
	mCR63
;

3729 
ušt8_t
 
	mRESERVED_0
[128];

3730 
ušt32_t
 
	mRCR
;

3731 
ušt8_t
 
	mRESERVED_1
[40];

3732 
ušt32_t
 
	mPAD_CTRL
;

3733 } vÞ©ž*
	tDDR_MemM­PŒ
;

3746 
	#DDR_CR00_REG
(
ba£
è((ba£)->
CR00
)

	)

3747 
	#DDR_CR01_REG
(
ba£
è((ba£)->
CR01
)

	)

3748 
	#DDR_CR02_REG
(
ba£
è((ba£)->
CR02
)

	)

3749 
	#DDR_CR03_REG
(
ba£
è((ba£)->
CR03
)

	)

3750 
	#DDR_CR04_REG
(
ba£
è((ba£)->
CR04
)

	)

3751 
	#DDR_CR05_REG
(
ba£
è((ba£)->
CR05
)

	)

3752 
	#DDR_CR06_REG
(
ba£
è((ba£)->
CR06
)

	)

3753 
	#DDR_CR07_REG
(
ba£
è((ba£)->
CR07
)

	)

3754 
	#DDR_CR08_REG
(
ba£
è((ba£)->
CR08
)

	)

3755 
	#DDR_CR09_REG
(
ba£
è((ba£)->
CR09
)

	)

3756 
	#DDR_CR10_REG
(
ba£
è((ba£)->
CR10
)

	)

3757 
	#DDR_CR11_REG
(
ba£
è((ba£)->
CR11
)

	)

3758 
	#DDR_CR12_REG
(
ba£
è((ba£)->
CR12
)

	)

3759 
	#DDR_CR13_REG
(
ba£
è((ba£)->
CR13
)

	)

3760 
	#DDR_CR14_REG
(
ba£
è((ba£)->
CR14
)

	)

3761 
	#DDR_CR15_REG
(
ba£
è((ba£)->
CR15
)

	)

3762 
	#DDR_CR16_REG
(
ba£
è((ba£)->
CR16
)

	)

3763 
	#DDR_CR17_REG
(
ba£
è((ba£)->
CR17
)

	)

3764 
	#DDR_CR18_REG
(
ba£
è((ba£)->
CR18
)

	)

3765 
	#DDR_CR19_REG
(
ba£
è((ba£)->
CR19
)

	)

3766 
	#DDR_CR20_REG
(
ba£
è((ba£)->
CR20
)

	)

3767 
	#DDR_CR21_REG
(
ba£
è((ba£)->
CR21
)

	)

3768 
	#DDR_CR22_REG
(
ba£
è((ba£)->
CR22
)

	)

3769 
	#DDR_CR23_REG
(
ba£
è((ba£)->
CR23
)

	)

3770 
	#DDR_CR24_REG
(
ba£
è((ba£)->
CR24
)

	)

3771 
	#DDR_CR25_REG
(
ba£
è((ba£)->
CR25
)

	)

3772 
	#DDR_CR26_REG
(
ba£
è((ba£)->
CR26
)

	)

3773 
	#DDR_CR27_REG
(
ba£
è((ba£)->
CR27
)

	)

3774 
	#DDR_CR28_REG
(
ba£
è((ba£)->
CR28
)

	)

3775 
	#DDR_CR29_REG
(
ba£
è((ba£)->
CR29
)

	)

3776 
	#DDR_CR30_REG
(
ba£
è((ba£)->
CR30
)

	)

3777 
	#DDR_CR31_REG
(
ba£
è((ba£)->
CR31
)

	)

3778 
	#DDR_CR32_REG
(
ba£
è((ba£)->
CR32
)

	)

3779 
	#DDR_CR33_REG
(
ba£
è((ba£)->
CR33
)

	)

3780 
	#DDR_CR34_REG
(
ba£
è((ba£)->
CR34
)

	)

3781 
	#DDR_CR35_REG
(
ba£
è((ba£)->
CR35
)

	)

3782 
	#DDR_CR36_REG
(
ba£
è((ba£)->
CR36
)

	)

3783 
	#DDR_CR37_REG
(
ba£
è((ba£)->
CR37
)

	)

3784 
	#DDR_CR38_REG
(
ba£
è((ba£)->
CR38
)

	)

3785 
	#DDR_CR39_REG
(
ba£
è((ba£)->
CR39
)

	)

3786 
	#DDR_CR40_REG
(
ba£
è((ba£)->
CR40
)

	)

3787 
	#DDR_CR41_REG
(
ba£
è((ba£)->
CR41
)

	)

3788 
	#DDR_CR42_REG
(
ba£
è((ba£)->
CR42
)

	)

3789 
	#DDR_CR43_REG
(
ba£
è((ba£)->
CR43
)

	)

3790 
	#DDR_CR44_REG
(
ba£
è((ba£)->
CR44
)

	)

3791 
	#DDR_CR45_REG
(
ba£
è((ba£)->
CR45
)

	)

3792 
	#DDR_CR46_REG
(
ba£
è((ba£)->
CR46
)

	)

3793 
	#DDR_CR47_REG
(
ba£
è((ba£)->
CR47
)

	)

3794 
	#DDR_CR48_REG
(
ba£
è((ba£)->
CR48
)

	)

3795 
	#DDR_CR49_REG
(
ba£
è((ba£)->
CR49
)

	)

3796 
	#DDR_CR50_REG
(
ba£
è((ba£)->
CR50
)

	)

3797 
	#DDR_CR51_REG
(
ba£
è((ba£)->
CR51
)

	)

3798 
	#DDR_CR52_REG
(
ba£
è((ba£)->
CR52
)

	)

3799 
	#DDR_CR53_REG
(
ba£
è((ba£)->
CR53
)

	)

3800 
	#DDR_CR54_REG
(
ba£
è((ba£)->
CR54
)

	)

3801 
	#DDR_CR55_REG
(
ba£
è((ba£)->
CR55
)

	)

3802 
	#DDR_CR56_REG
(
ba£
è((ba£)->
CR56
)

	)

3803 
	#DDR_CR57_REG
(
ba£
è((ba£)->
CR57
)

	)

3804 
	#DDR_CR58_REG
(
ba£
è((ba£)->
CR58
)

	)

3805 
	#DDR_CR59_REG
(
ba£
è((ba£)->
CR59
)

	)

3806 
	#DDR_CR60_REG
(
ba£
è((ba£)->
CR60
)

	)

3807 
	#DDR_CR61_REG
(
ba£
è((ba£)->
CR61
)

	)

3808 
	#DDR_CR62_REG
(
ba£
è((ba£)->
CR62
)

	)

3809 
	#DDR_CR63_REG
(
ba£
è((ba£)->
CR63
)

	)

3810 
	#DDR_RCR_REG
(
ba£
è((ba£)->
RCR
)

	)

3811 
	#DDR_PAD_CTRL_REG
(
ba£
è((ba£)->
PAD_CTRL
)

	)

3828 
	#DDR_CR00_START_MASK
 0x1u

	)

3829 
	#DDR_CR00_START_SHIFT
 0

	)

3830 
	#DDR_CR00_DDRCLS_MASK
 0xF00u

	)

3831 
	#DDR_CR00_DDRCLS_SHIFT
 8

	)

3832 
	#DDR_CR00_DDRCLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR00_DDRCLS_SHIFT
))&
DDR_CR00_DDRCLS_MASK
)

	)

3833 
	#DDR_CR00_VERSION_MASK
 0xFFFF0000u

	)

3834 
	#DDR_CR00_VERSION_SHIFT
 16

	)

3835 
	#DDR_CR00_VERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR00_VERSION_SHIFT
))&
DDR_CR00_VERSION_MASK
)

	)

3837 
	#DDR_CR01_MAXROW_MASK
 0x1Fu

	)

3838 
	#DDR_CR01_MAXROW_SHIFT
 0

	)

3839 
	#DDR_CR01_MAXROW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_MAXROW_SHIFT
))&
DDR_CR01_MAXROW_MASK
)

	)

3840 
	#DDR_CR01_MAXCOL_MASK
 0xF00u

	)

3841 
	#DDR_CR01_MAXCOL_SHIFT
 8

	)

3842 
	#DDR_CR01_MAXCOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_MAXCOL_SHIFT
))&
DDR_CR01_MAXCOL_MASK
)

	)

3843 
	#DDR_CR01_CSMAX_MASK
 0x30000u

	)

3844 
	#DDR_CR01_CSMAX_SHIFT
 16

	)

3845 
	#DDR_CR01_CSMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR01_CSMAX_SHIFT
))&
DDR_CR01_CSMAX_MASK
)

	)

3847 
	#DDR_CR02_TINIT_MASK
 0xFFFFFFu

	)

3848 
	#DDR_CR02_TINIT_SHIFT
 0

	)

3849 
	#DDR_CR02_TINIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR02_TINIT_SHIFT
))&
DDR_CR02_TINIT_MASK
)

	)

3850 
	#DDR_CR02_INITAREF_MASK
 0xF000000u

	)

3851 
	#DDR_CR02_INITAREF_SHIFT
 24

	)

3852 
	#DDR_CR02_INITAREF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR02_INITAREF_SHIFT
))&
DDR_CR02_INITAREF_MASK
)

	)

3854 
	#DDR_CR03_LATLIN_MASK
 0xFu

	)

3855 
	#DDR_CR03_LATLIN_SHIFT
 0

	)

3856 
	#DDR_CR03_LATLIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_LATLIN_SHIFT
))&
DDR_CR03_LATLIN_MASK
)

	)

3857 
	#DDR_CR03_LATGATE_MASK
 0xF00u

	)

3858 
	#DDR_CR03_LATGATE_SHIFT
 8

	)

3859 
	#DDR_CR03_LATGATE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_LATGATE_SHIFT
))&
DDR_CR03_LATGATE_MASK
)

	)

3860 
	#DDR_CR03_WRLAT_MASK
 0xF0000u

	)

3861 
	#DDR_CR03_WRLAT_SHIFT
 16

	)

3862 
	#DDR_CR03_WRLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_WRLAT_SHIFT
))&
DDR_CR03_WRLAT_MASK
)

	)

3863 
	#DDR_CR03_TCCD_MASK
 0x1F000000u

	)

3864 
	#DDR_CR03_TCCD_SHIFT
 24

	)

3865 
	#DDR_CR03_TCCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR03_TCCD_SHIFT
))&
DDR_CR03_TCCD_MASK
)

	)

3867 
	#DDR_CR04_TBINT_MASK
 0x7u

	)

3868 
	#DDR_CR04_TBINT_SHIFT
 0

	)

3869 
	#DDR_CR04_TBINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TBINT_SHIFT
))&
DDR_CR04_TBINT_MASK
)

	)

3870 
	#DDR_CR04_TRRD_MASK
 0x700u

	)

3871 
	#DDR_CR04_TRRD_SHIFT
 8

	)

3872 
	#DDR_CR04_TRRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRRD_SHIFT
))&
DDR_CR04_TRRD_MASK
)

	)

3873 
	#DDR_CR04_TRC_MASK
 0x3F0000u

	)

3874 
	#DDR_CR04_TRC_SHIFT
 16

	)

3875 
	#DDR_CR04_TRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRC_SHIFT
))&
DDR_CR04_TRC_MASK
)

	)

3876 
	#DDR_CR04_TRASMIN_MASK
 0xFF000000u

	)

3877 
	#DDR_CR04_TRASMIN_SHIFT
 24

	)

3878 
	#DDR_CR04_TRASMIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR04_TRASMIN_SHIFT
))&
DDR_CR04_TRASMIN_MASK
)

	)

3880 
	#DDR_CR05_TWTR_MASK
 0xFu

	)

3881 
	#DDR_CR05_TWTR_SHIFT
 0

	)

3882 
	#DDR_CR05_TWTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TWTR_SHIFT
))&
DDR_CR05_TWTR_MASK
)

	)

3883 
	#DDR_CR05_TRP_MASK
 0xF00u

	)

3884 
	#DDR_CR05_TRP_SHIFT
 8

	)

3885 
	#DDR_CR05_TRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TRP_SHIFT
))&
DDR_CR05_TRP_MASK
)

	)

3886 
	#DDR_CR05_TRTP_MASK
 0x70000u

	)

3887 
	#DDR_CR05_TRTP_SHIFT
 16

	)

3888 
	#DDR_CR05_TRTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TRTP_SHIFT
))&
DDR_CR05_TRTP_MASK
)

	)

3889 
	#DDR_CR05_TMRD_MASK
 0x1F000000u

	)

3890 
	#DDR_CR05_TMRD_SHIFT
 24

	)

3891 
	#DDR_CR05_TMRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR05_TMRD_SHIFT
))&
DDR_CR05_TMRD_MASK
)

	)

3893 
	#DDR_CR06_TMOD_MASK
 0xFFu

	)

3894 
	#DDR_CR06_TMOD_SHIFT
 0

	)

3895 
	#DDR_CR06_TMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR06_TMOD_SHIFT
))&
DDR_CR06_TMOD_MASK
)

	)

3896 
	#DDR_CR06_TRASMAX_MASK
 0xFFFF00u

	)

3897 
	#DDR_CR06_TRASMAX_SHIFT
 8

	)

3898 
	#DDR_CR06_TRASMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR06_TRASMAX_SHIFT
))&
DDR_CR06_TRASMAX_MASK
)

	)

3899 
	#DDR_CR06_INTWBR_MASK
 0x1000000u

	)

3900 
	#DDR_CR06_INTWBR_SHIFT
 24

	)

3902 
	#DDR_CR07_CLKPW_MASK
 0x7u

	)

3903 
	#DDR_CR07_CLKPW_SHIFT
 0

	)

3904 
	#DDR_CR07_CLKPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR07_CLKPW_SHIFT
))&
DDR_CR07_CLKPW_MASK
)

	)

3905 
	#DDR_CR07_TCKESR_MASK
 0x1F00u

	)

3906 
	#DDR_CR07_TCKESR_SHIFT
 8

	)

3907 
	#DDR_CR07_TCKESR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR07_TCKESR_SHIFT
))&
DDR_CR07_TCKESR_MASK
)

	)

3908 
	#DDR_CR07_AP_MASK
 0x10000u

	)

3909 
	#DDR_CR07_AP_SHIFT
 16

	)

3910 
	#DDR_CR07_CCAPEN_MASK
 0x1000000u

	)

3911 
	#DDR_CR07_CCAPEN_SHIFT
 24

	)

3913 
	#DDR_CR08_TRAS_MASK
 0x1u

	)

3914 
	#DDR_CR08_TRAS_SHIFT
 0

	)

3915 
	#DDR_CR08_TRASDI_MASK
 0xFF00u

	)

3916 
	#DDR_CR08_TRASDI_SHIFT
 8

	)

3917 
	#DDR_CR08_TRASDI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TRASDI_SHIFT
))&
DDR_CR08_TRASDI_MASK
)

	)

3918 
	#DDR_CR08_TWR_MASK
 0x1F0000u

	)

3919 
	#DDR_CR08_TWR_SHIFT
 16

	)

3920 
	#DDR_CR08_TWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TWR_SHIFT
))&
DDR_CR08_TWR_MASK
)

	)

3921 
	#DDR_CR08_TDAL_MASK
 0x1F000000u

	)

3922 
	#DDR_CR08_TDAL_SHIFT
 24

	)

3923 
	#DDR_CR08_TDAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR08_TDAL_SHIFT
))&
DDR_CR08_TDAL_MASK
)

	)

3925 
	#DDR_CR09_TDLL_MASK
 0xFFFFu

	)

3926 
	#DDR_CR09_TDLL_SHIFT
 0

	)

3927 
	#DDR_CR09_TDLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR09_TDLL_SHIFT
))&
DDR_CR09_TDLL_MASK
)

	)

3928 
	#DDR_CR09_NOCMD_MASK
 0x10000u

	)

3929 
	#DDR_CR09_NOCMD_SHIFT
 16

	)

3930 
	#DDR_CR09_BSTLEN_MASK
 0x7000000u

	)

3931 
	#DDR_CR09_BSTLEN_SHIFT
 24

	)

3932 
	#DDR_CR09_BSTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR09_BSTLEN_SHIFT
))&
DDR_CR09_BSTLEN_MASK
)

	)

3934 
	#DDR_CR10_TFAW_MASK
 0x3Fu

	)

3935 
	#DDR_CR10_TFAW_SHIFT
 0

	)

3936 
	#DDR_CR10_TFAW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TFAW_SHIFT
))&
DDR_CR10_TFAW_MASK
)

	)

3937 
	#DDR_CR10_TCPD_MASK
 0xFFFF00u

	)

3938 
	#DDR_CR10_TCPD_SHIFT
 8

	)

3939 
	#DDR_CR10_TCPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TCPD_SHIFT
))&
DDR_CR10_TCPD_MASK
)

	)

3940 
	#DDR_CR10_TRPAB_MASK
 0xF000000u

	)

3941 
	#DDR_CR10_TRPAB_SHIFT
 24

	)

3942 
	#DDR_CR10_TRPAB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR10_TRPAB_SHIFT
))&
DDR_CR10_TRPAB_MASK
)

	)

3944 
	#DDR_CR11_REGDIMM_MASK
 0x1u

	)

3945 
	#DDR_CR11_REGDIMM_SHIFT
 0

	)

3946 
	#DDR_CR11_AREF_MASK
 0x100u

	)

3947 
	#DDR_CR11_AREF_SHIFT
 8

	)

3948 
	#DDR_CR11_AREFMODE_MASK
 0x10000u

	)

3949 
	#DDR_CR11_AREFMODE_SHIFT
 16

	)

3950 
	#DDR_CR11_TREFEN_MASK
 0x1000000u

	)

3951 
	#DDR_CR11_TREFEN_SHIFT
 24

	)

3953 
	#DDR_CR12_TRFC_MASK
 0x3FFu

	)

3954 
	#DDR_CR12_TRFC_SHIFT
 0

	)

3955 
	#DDR_CR12_TRFC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR12_TRFC_SHIFT
))&
DDR_CR12_TRFC_MASK
)

	)

3956 
	#DDR_CR12_TREF_MASK
 0x3FFF0000u

	)

3957 
	#DDR_CR12_TREF_SHIFT
 16

	)

3958 
	#DDR_CR12_TREF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR12_TREF_SHIFT
))&
DDR_CR12_TREF_MASK
)

	)

3960 
	#DDR_CR13_TREFINT_MASK
 0x3FFFu

	)

3961 
	#DDR_CR13_TREFINT_SHIFT
 0

	)

3962 
	#DDR_CR13_TREFINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR13_TREFINT_SHIFT
))&
DDR_CR13_TREFINT_MASK
)

	)

3963 
	#DDR_CR13_PD_MASK
 0x10000u

	)

3964 
	#DDR_CR13_PD_SHIFT
 16

	)

3966 
	#DDR_CR14_TPDEX_MASK
 0xFFFFu

	)

3967 
	#DDR_CR14_TPDEX_SHIFT
 0

	)

3968 
	#DDR_CR14_TPDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR14_TPDEX_SHIFT
))&
DDR_CR14_TPDEX_MASK
)

	)

3969 
	#DDR_CR14_TXSR_MASK
 0xFFFF0000u

	)

3970 
	#DDR_CR14_TXSR_SHIFT
 16

	)

3971 
	#DDR_CR14_TXSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR14_TXSR_SHIFT
))&
DDR_CR14_TXSR_MASK
)

	)

3973 
	#DDR_CR15_TXSNR_MASK
 0xFFFFu

	)

3974 
	#DDR_CR15_TXSNR_SHIFT
 0

	)

3975 
	#DDR_CR15_TXSNR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR15_TXSNR_SHIFT
))&
DDR_CR15_TXSNR_MASK
)

	)

3976 
	#DDR_CR15_SREF_MASK
 0x10000u

	)

3977 
	#DDR_CR15_SREF_SHIFT
 16

	)

3978 
	#DDR_CR15_PUREF_MASK
 0x1000000u

	)

3979 
	#DDR_CR15_PUREF_SHIFT
 24

	)

3981 
	#DDR_CR16_QKREF_MASK
 0x1u

	)

3982 
	#DDR_CR16_QKREF_SHIFT
 0

	)

3983 
	#DDR_CR16_CLKDLY_MASK
 0x700u

	)

3984 
	#DDR_CR16_CLKDLY_SHIFT
 8

	)

3985 
	#DDR_CR16_CLKDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR16_CLKDLY_SHIFT
))&
DDR_CR16_CLKDLY_MASK
)

	)

3986 
	#DDR_CR16_LPCTRL_MASK
 0x1F0000u

	)

3987 
	#DDR_CR16_LPCTRL_SHIFT
 16

	)

3988 
	#DDR_CR16_LPCTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR16_LPCTRL_SHIFT
))&
DDR_CR16_LPCTRL_MASK
)

	)

3990 
	#DDR_CR17_LPPDCNT_MASK
 0xFFFFu

	)

3991 
	#DDR_CR17_LPPDCNT_SHIFT
 0

	)

3992 
	#DDR_CR17_LPPDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR17_LPPDCNT_SHIFT
))&
DDR_CR17_LPPDCNT_MASK
)

	)

3993 
	#DDR_CR17_LPRFCNT_MASK
 0xFFFF0000u

	)

3994 
	#DDR_CR17_LPRFCNT_SHIFT
 16

	)

3995 
	#DDR_CR17_LPRFCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR17_LPRFCNT_SHIFT
))&
DDR_CR17_LPRFCNT_MASK
)

	)

3997 
	#DDR_CR18_LPEXTCNT_MASK
 0xFFFFu

	)

3998 
	#DDR_CR18_LPEXTCNT_SHIFT
 0

	)

3999 
	#DDR_CR18_LPEXTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR18_LPEXTCNT_SHIFT
))&
DDR_CR18_LPEXTCNT_MASK
)

	)

4000 
	#DDR_CR18_LPAUTO_MASK
 0x1F0000u

	)

4001 
	#DDR_CR18_LPAUTO_SHIFT
 16

	)

4002 
	#DDR_CR18_LPAUTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR18_LPAUTO_SHIFT
))&
DDR_CR18_LPAUTO_MASK
)

	)

4004 
	#DDR_CR19_LPINTCNT_MASK
 0xFFFFu

	)

4005 
	#DDR_CR19_LPINTCNT_SHIFT
 0

	)

4006 
	#DDR_CR19_LPINTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR19_LPINTCNT_SHIFT
))&
DDR_CR19_LPINTCNT_MASK
)

	)

4007 
	#DDR_CR19_LPRFHOLD_MASK
 0xFFFF0000u

	)

4008 
	#DDR_CR19_LPRFHOLD_SHIFT
 16

	)

4009 
	#DDR_CR19_LPRFHOLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR19_LPRFHOLD_SHIFT
))&
DDR_CR19_LPRFHOLD_MASK
)

	)

4011 
	#DDR_CR20_LPRE_MASK
 0x3u

	)

4012 
	#DDR_CR20_LPRE_SHIFT
 0

	)

4013 
	#DDR_CR20_LPRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_LPRE_SHIFT
))&
DDR_CR20_LPRE_MASK
)

	)

4014 
	#DDR_CR20_CKSRE_MASK
 0xF00u

	)

4015 
	#DDR_CR20_CKSRE_SHIFT
 8

	)

4016 
	#DDR_CR20_CKSRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_CKSRE_SHIFT
))&
DDR_CR20_CKSRE_MASK
)

	)

4017 
	#DDR_CR20_CKSRX_MASK
 0xF0000u

	)

4018 
	#DDR_CR20_CKSRX_SHIFT
 16

	)

4019 
	#DDR_CR20_CKSRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR20_CKSRX_SHIFT
))&
DDR_CR20_CKSRX_MASK
)

	)

4020 
	#DDR_CR20_WRMD_MASK
 0x1000000u

	)

4021 
	#DDR_CR20_WRMD_SHIFT
 24

	)

4023 
	#DDR_CR21_MR0DAT0_MASK
 0xFFFFu

	)

4024 
	#DDR_CR21_MR0DAT0_SHIFT
 0

	)

4025 
	#DDR_CR21_MR0DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR21_MR0DAT0_SHIFT
))&
DDR_CR21_MR0DAT0_MASK
)

	)

4026 
	#DDR_CR21_MR1DAT0_MASK
 0xFFFF0000u

	)

4027 
	#DDR_CR21_MR1DAT0_SHIFT
 16

	)

4028 
	#DDR_CR21_MR1DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR21_MR1DAT0_SHIFT
))&
DDR_CR21_MR1DAT0_MASK
)

	)

4030 
	#DDR_CR22_MR2DATA0_MASK
 0xFFFFu

	)

4031 
	#DDR_CR22_MR2DATA0_SHIFT
 0

	)

4032 
	#DDR_CR22_MR2DATA0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR22_MR2DATA0_SHIFT
))&
DDR_CR22_MR2DATA0_MASK
)

	)

4033 
	#DDR_CR22_MR3DAT0_MASK
 0xFFFF0000u

	)

4034 
	#DDR_CR22_MR3DAT0_SHIFT
 16

	)

4035 
	#DDR_CR22_MR3DAT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR22_MR3DAT0_SHIFT
))&
DDR_CR22_MR3DAT0_MASK
)

	)

4037 
	#DDR_CR23_NÙ_U£d_MASK
 0xFFFFu

	)

4038 
	#DDR_CR23_NÙ_U£d_SHIFT
 0

	)

4039 
	#DDR_CR23_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR23_NÙ_U£d_SHIFT
))&
DDR_CR23_NÙ_U£d_MASK
)

	)

4040 
	#DDR_CR23_NOT_USED_MASK
 0xFFFF0000u

	)

4041 
	#DDR_CR23_NOT_USED_SHIFT
 16

	)

4042 
	#DDR_CR23_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR23_NOT_USED_SHIFT
))&
DDR_CR23_NOT_USED_MASK
)

	)

4044 
	#DDR_CR25_BNK8_MASK
 0x1u

	)

4045 
	#DDR_CR25_BNK8_SHIFT
 0

	)

4046 
	#DDR_CR25_ADDPINS_MASK
 0x700u

	)

4047 
	#DDR_CR25_ADDPINS_SHIFT
 8

	)

4048 
	#DDR_CR25_ADDPINS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_ADDPINS_SHIFT
))&
DDR_CR25_ADDPINS_MASK
)

	)

4049 
	#DDR_CR25_COLSIZ_MASK
 0x70000u

	)

4050 
	#DDR_CR25_COLSIZ_SHIFT
 16

	)

4051 
	#DDR_CR25_COLSIZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_COLSIZ_SHIFT
))&
DDR_CR25_COLSIZ_MASK
)

	)

4052 
	#DDR_CR25_APREBIT_MASK
 0xF000000u

	)

4053 
	#DDR_CR25_APREBIT_SHIFT
 24

	)

4054 
	#DDR_CR25_APREBIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR25_APREBIT_SHIFT
))&
DDR_CR25_APREBIT_MASK
)

	)

4056 
	#DDR_CR26_AGECNT_MASK
 0xFFu

	)

4057 
	#DDR_CR26_AGECNT_SHIFT
 0

	)

4058 
	#DDR_CR26_AGECNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR26_AGECNT_SHIFT
))&
DDR_CR26_AGECNT_MASK
)

	)

4059 
	#DDR_CR26_CMDAGE_MASK
 0xFF00u

	)

4060 
	#DDR_CR26_CMDAGE_SHIFT
 8

	)

4061 
	#DDR_CR26_CMDAGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR26_CMDAGE_SHIFT
))&
DDR_CR26_CMDAGE_MASK
)

	)

4062 
	#DDR_CR26_ADDCOL_MASK
 0x10000u

	)

4063 
	#DDR_CR26_ADDCOL_SHIFT
 16

	)

4064 
	#DDR_CR26_BNKSPT_MASK
 0x1000000u

	)

4065 
	#DDR_CR26_BNKSPT_SHIFT
 24

	)

4067 
	#DDR_CR27_PLEN_MASK
 0x1u

	)

4068 
	#DDR_CR27_PLEN_SHIFT
 0

	)

4069 
	#DDR_CR27_PRIEN_MASK
 0x100u

	)

4070 
	#DDR_CR27_PRIEN_SHIFT
 8

	)

4071 
	#DDR_CR27_RWEN_MASK
 0x10000u

	)

4072 
	#DDR_CR27_RWEN_SHIFT
 16

	)

4073 
	#DDR_CR27_SWPEN_MASK
 0x1000000u

	)

4074 
	#DDR_CR27_SWPEN_SHIFT
 24

	)

4076 
	#DDR_CR28_CSMAP_MASK
 0x1u

	)

4077 
	#DDR_CR28_CSMAP_SHIFT
 0

	)

4078 
	#DDR_CR28_REDUC_MASK
 0x100u

	)

4079 
	#DDR_CR28_REDUC_SHIFT
 8

	)

4080 
	#DDR_CR28_BIGEND_MASK
 0x10000u

	)

4081 
	#DDR_CR28_BIGEND_SHIFT
 16

	)

4082 
	#DDR_CR28_CMDLATR_MASK
 0x1000000u

	)

4083 
	#DDR_CR28_CMDLATR_SHIFT
 24

	)

4085 
	#DDR_CR29_WRLATR_MASK
 0x1u

	)

4086 
	#DDR_CR29_WRLATR_SHIFT
 0

	)

4087 
	#DDR_CR29_FSTWR_MASK
 0x100u

	)

4088 
	#DDR_CR29_FSTWR_SHIFT
 8

	)

4089 
	#DDR_CR29_QFULL_MASK
 0x30000u

	)

4090 
	#DDR_CR29_QFULL_SHIFT
 16

	)

4091 
	#DDR_CR29_QFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR29_QFULL_SHIFT
))&
DDR_CR29_QFULL_MASK
)

	)

4092 
	#DDR_CR29_RESYNC_MASK
 0x1000000u

	)

4093 
	#DDR_CR29_RESYNC_SHIFT
 24

	)

4095 
	#DDR_CR30_RSYNCRF_MASK
 0x1u

	)

4096 
	#DDR_CR30_RSYNCRF_SHIFT
 0

	)

4097 
	#DDR_CR30_INTSTAT_MASK
 0x1FF00u

	)

4098 
	#DDR_CR30_INTSTAT_SHIFT
 8

	)

4099 
	#DDR_CR30_INTSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR30_INTSTAT_SHIFT
))&
DDR_CR30_INTSTAT_MASK
)

	)

4100 
	#DDR_CR30_INTACK_MASK
 0xFF000000u

	)

4101 
	#DDR_CR30_INTACK_SHIFT
 24

	)

4102 
	#DDR_CR30_INTACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR30_INTACK_SHIFT
))&
DDR_CR30_INTACK_MASK
)

	)

4104 
	#DDR_CR31_INTMASK_MASK
 0x1FFu

	)

4105 
	#DDR_CR31_INTMASK_SHIFT
 0

	)

4106 
	#DDR_CR31_INTMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR31_INTMASK_SHIFT
))&
DDR_CR31_INTMASK_MASK
)

	)

4108 
	#DDR_CR32_OORAD_MASK
 0xFFFFFFFFu

	)

4109 
	#DDR_CR32_OORAD_SHIFT
 0

	)

4110 
	#DDR_CR32_OORAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR32_OORAD_SHIFT
))&
DDR_CR32_OORAD_MASK
)

	)

4112 
	#DDR_CR33_OORLEN_MASK
 0x3FFu

	)

4113 
	#DDR_CR33_OORLEN_SHIFT
 0

	)

4114 
	#DDR_CR33_OORLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORLEN_SHIFT
))&
DDR_CR33_OORLEN_MASK
)

	)

4115 
	#DDR_CR33_OORTYP_MASK
 0x3F0000u

	)

4116 
	#DDR_CR33_OORTYP_SHIFT
 16

	)

4117 
	#DDR_CR33_OORTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORTYP_SHIFT
))&
DDR_CR33_OORTYP_MASK
)

	)

4118 
	#DDR_CR33_OORID_MASK
 0x3000000u

	)

4119 
	#DDR_CR33_OORID_SHIFT
 24

	)

4120 
	#DDR_CR33_OORID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR33_OORID_SHIFT
))&
DDR_CR33_OORID_MASK
)

	)

4122 
	#DDR_CR34_ODTRDC_MASK
 0x1u

	)

4123 
	#DDR_CR34_ODTRDC_SHIFT
 0

	)

4124 
	#DDR_CR34_ODTWRCS_MASK
 0x100u

	)

4125 
	#DDR_CR34_ODTWRCS_SHIFT
 8

	)

4127 
	#DDR_CR35_R2WSMCS_MASK
 0xFu

	)

4128 
	#DDR_CR35_R2WSMCS_SHIFT
 0

	)

4129 
	#DDR_CR35_R2WSMCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR35_R2WSMCS_SHIFT
))&
DDR_CR35_R2WSMCS_MASK
)

	)

4130 
	#DDR_CR35_W2RSMCS_MASK
 0xF00u

	)

4131 
	#DDR_CR35_W2RSMCS_SHIFT
 8

	)

4132 
	#DDR_CR35_W2RSMCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR35_W2RSMCS_SHIFT
))&
DDR_CR35_W2RSMCS_MASK
)

	)

4134 
	#DDR_CR36_NÙ_U£d_MASK
 0xFFFFu

	)

4135 
	#DDR_CR36_NÙ_U£d_SHIFT
 0

	)

4136 
	#DDR_CR36_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR36_NÙ_U£d_SHIFT
))&
DDR_CR36_NÙ_U£d_MASK
)

	)

4137 
	#DDR_CR36_NOT_USED_MASK
 0xFFFF0000u

	)

4138 
	#DDR_CR36_NOT_USED_SHIFT
 16

	)

4139 
	#DDR_CR36_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR36_NOT_USED_SHIFT
))&
DDR_CR36_NOT_USED_MASK
)

	)

4141 
	#DDR_CR37_R2RSAME_MASK
 0x7u

	)

4142 
	#DDR_CR37_R2RSAME_SHIFT
 0

	)

4143 
	#DDR_CR37_R2RSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_R2RSAME_SHIFT
))&
DDR_CR37_R2RSAME_MASK
)

	)

4144 
	#DDR_CR37_R2WSAME_MASK
 0x700u

	)

4145 
	#DDR_CR37_R2WSAME_SHIFT
 8

	)

4146 
	#DDR_CR37_R2WSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_R2WSAME_SHIFT
))&
DDR_CR37_R2WSAME_MASK
)

	)

4147 
	#DDR_CR37_W2RSAME_MASK
 0x70000u

	)

4148 
	#DDR_CR37_W2RSAME_SHIFT
 16

	)

4149 
	#DDR_CR37_W2RSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_W2RSAME_SHIFT
))&
DDR_CR37_W2RSAME_MASK
)

	)

4150 
	#DDR_CR37_W2WSAME_MASK
 0x7000000u

	)

4151 
	#DDR_CR37_W2WSAME_SHIFT
 24

	)

4152 
	#DDR_CR37_W2WSAME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR37_W2WSAME_SHIFT
))&
DDR_CR37_W2WSAME_MASK
)

	)

4154 
	#DDR_CR38_PDNCS_MASK
 0x1Fu

	)

4155 
	#DDR_CR38_PDNCS_SHIFT
 0

	)

4156 
	#DDR_CR38_PDNCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PDNCS_SHIFT
))&
DDR_CR38_PDNCS_MASK
)

	)

4157 
	#DDR_CR38_PUPCS_MASK
 0x1F00u

	)

4158 
	#DDR_CR38_PUPCS_SHIFT
 8

	)

4159 
	#DDR_CR38_PUPCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PUPCS_SHIFT
))&
DDR_CR38_PUPCS_MASK
)

	)

4160 
	#DDR_CR38_PWRCNT_MASK
 0x7FF0000u

	)

4161 
	#DDR_CR38_PWRCNT_SHIFT
 16

	)

4162 
	#DDR_CR38_PWRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR38_PWRCNT_SHIFT
))&
DDR_CR38_PWRCNT_MASK
)

	)

4164 
	#DDR_CR39_P0RDCNT_MASK
 0x7FFu

	)

4165 
	#DDR_CR39_P0RDCNT_SHIFT
 0

	)

4166 
	#DDR_CR39_P0RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_P0RDCNT_SHIFT
))&
DDR_CR39_P0RDCNT_MASK
)

	)

4167 
	#DDR_CR39_RP0_MASK
 0x30000u

	)

4168 
	#DDR_CR39_RP0_SHIFT
 16

	)

4169 
	#DDR_CR39_RP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_RP0_SHIFT
))&
DDR_CR39_RP0_MASK
)

	)

4170 
	#DDR_CR39_WP0_MASK
 0x3000000u

	)

4171 
	#DDR_CR39_WP0_SHIFT
 24

	)

4172 
	#DDR_CR39_WP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR39_WP0_SHIFT
))&
DDR_CR39_WP0_MASK
)

	)

4174 
	#DDR_CR40_P0TYP_MASK
 0x3u

	)

4175 
	#DDR_CR40_P0TYP_SHIFT
 0

	)

4176 
	#DDR_CR40_P0TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR40_P0TYP_SHIFT
))&
DDR_CR40_P0TYP_MASK
)

	)

4177 
	#DDR_CR40_P1WRCNT_MASK
 0x7FF00u

	)

4178 
	#DDR_CR40_P1WRCNT_SHIFT
 8

	)

4179 
	#DDR_CR40_P1WRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR40_P1WRCNT_SHIFT
))&
DDR_CR40_P1WRCNT_MASK
)

	)

4181 
	#DDR_CR41_P1RDCNT_MASK
 0x7FFu

	)

4182 
	#DDR_CR41_P1RDCNT_SHIFT
 0

	)

4183 
	#DDR_CR41_P1RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_P1RDCNT_SHIFT
))&
DDR_CR41_P1RDCNT_MASK
)

	)

4184 
	#DDR_CR41_RP1_MASK
 0x30000u

	)

4185 
	#DDR_CR41_RP1_SHIFT
 16

	)

4186 
	#DDR_CR41_RP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_RP1_SHIFT
))&
DDR_CR41_RP1_MASK
)

	)

4187 
	#DDR_CR41_WP1_MASK
 0x3000000u

	)

4188 
	#DDR_CR41_WP1_SHIFT
 24

	)

4189 
	#DDR_CR41_WP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR41_WP1_SHIFT
))&
DDR_CR41_WP1_MASK
)

	)

4191 
	#DDR_CR42_P1TYP_MASK
 0x3u

	)

4192 
	#DDR_CR42_P1TYP_SHIFT
 0

	)

4193 
	#DDR_CR42_P1TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR42_P1TYP_SHIFT
))&
DDR_CR42_P1TYP_MASK
)

	)

4194 
	#DDR_CR42_P2WRCNT_MASK
 0x7FF00u

	)

4195 
	#DDR_CR42_P2WRCNT_SHIFT
 8

	)

4196 
	#DDR_CR42_P2WRCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR42_P2WRCNT_SHIFT
))&
DDR_CR42_P2WRCNT_MASK
)

	)

4198 
	#DDR_CR43_P2RDCNT_MASK
 0x7FFu

	)

4199 
	#DDR_CR43_P2RDCNT_SHIFT
 0

	)

4200 
	#DDR_CR43_P2RDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_P2RDCNT_SHIFT
))&
DDR_CR43_P2RDCNT_MASK
)

	)

4201 
	#DDR_CR43_RP2_MASK
 0x30000u

	)

4202 
	#DDR_CR43_RP2_SHIFT
 16

	)

4203 
	#DDR_CR43_RP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_RP2_SHIFT
))&
DDR_CR43_RP2_MASK
)

	)

4204 
	#DDR_CR43_WP2_MASK
 0x3000000u

	)

4205 
	#DDR_CR43_WP2_SHIFT
 24

	)

4206 
	#DDR_CR43_WP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR43_WP2_SHIFT
))&
DDR_CR43_WP2_MASK
)

	)

4208 
	#DDR_CR44_P2TYP_MASK
 0x3u

	)

4209 
	#DDR_CR44_P2TYP_SHIFT
 0

	)

4210 
	#DDR_CR44_P2TYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR44_P2TYP_SHIFT
))&
DDR_CR44_P2TYP_MASK
)

	)

4211 
	#DDR_CR44_WRRLAT_MASK
 0x100u

	)

4212 
	#DDR_CR44_WRRLAT_SHIFT
 8

	)

4213 
	#DDR_CR44_WRRSHARE_MASK
 0x10000u

	)

4214 
	#DDR_CR44_WRRSHARE_SHIFT
 16

	)

4215 
	#DDR_CR44_WRRERR_MASK
 0xF000000u

	)

4216 
	#DDR_CR44_WRRERR_SHIFT
 24

	)

4217 
	#DDR_CR44_WRRERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR44_WRRERR_SHIFT
))&
DDR_CR44_WRRERR_MASK
)

	)

4219 
	#DDR_CR45_P0PRI0_MASK
 0xFu

	)

4220 
	#DDR_CR45_P0PRI0_SHIFT
 0

	)

4221 
	#DDR_CR45_P0PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI0_SHIFT
))&
DDR_CR45_P0PRI0_MASK
)

	)

4222 
	#DDR_CR45_P0PRI1_MASK
 0xF00u

	)

4223 
	#DDR_CR45_P0PRI1_SHIFT
 8

	)

4224 
	#DDR_CR45_P0PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI1_SHIFT
))&
DDR_CR45_P0PRI1_MASK
)

	)

4225 
	#DDR_CR45_P0PRI2_MASK
 0xF0000u

	)

4226 
	#DDR_CR45_P0PRI2_SHIFT
 16

	)

4227 
	#DDR_CR45_P0PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI2_SHIFT
))&
DDR_CR45_P0PRI2_MASK
)

	)

4228 
	#DDR_CR45_P0PRI3_MASK
 0xF000000u

	)

4229 
	#DDR_CR45_P0PRI3_SHIFT
 24

	)

4230 
	#DDR_CR45_P0PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR45_P0PRI3_SHIFT
))&
DDR_CR45_P0PRI3_MASK
)

	)

4232 
	#DDR_CR46_P0ORD_MASK
 0x3u

	)

4233 
	#DDR_CR46_P0ORD_SHIFT
 0

	)

4234 
	#DDR_CR46_P0ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P0ORD_SHIFT
))&
DDR_CR46_P0ORD_MASK
)

	)

4235 
	#DDR_CR46_P0PRIRLX_MASK
 0x3FF00u

	)

4236 
	#DDR_CR46_P0PRIRLX_SHIFT
 8

	)

4237 
	#DDR_CR46_P0PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P0PRIRLX_SHIFT
))&
DDR_CR46_P0PRIRLX_MASK
)

	)

4238 
	#DDR_CR46_P1PRI0_MASK
 0xF000000u

	)

4239 
	#DDR_CR46_P1PRI0_SHIFT
 24

	)

4240 
	#DDR_CR46_P1PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR46_P1PRI0_SHIFT
))&
DDR_CR46_P1PRI0_MASK
)

	)

4242 
	#DDR_CR47_P1PRI1_MASK
 0xFu

	)

4243 
	#DDR_CR47_P1PRI1_SHIFT
 0

	)

4244 
	#DDR_CR47_P1PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI1_SHIFT
))&
DDR_CR47_P1PRI1_MASK
)

	)

4245 
	#DDR_CR47_P1PRI2_MASK
 0xF00u

	)

4246 
	#DDR_CR47_P1PRI2_SHIFT
 8

	)

4247 
	#DDR_CR47_P1PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI2_SHIFT
))&
DDR_CR47_P1PRI2_MASK
)

	)

4248 
	#DDR_CR47_P1PRI3_MASK
 0xF0000u

	)

4249 
	#DDR_CR47_P1PRI3_SHIFT
 16

	)

4250 
	#DDR_CR47_P1PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1PRI3_SHIFT
))&
DDR_CR47_P1PRI3_MASK
)

	)

4251 
	#DDR_CR47_P1ORD_MASK
 0x3000000u

	)

4252 
	#DDR_CR47_P1ORD_SHIFT
 24

	)

4253 
	#DDR_CR47_P1ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR47_P1ORD_SHIFT
))&
DDR_CR47_P1ORD_MASK
)

	)

4255 
	#DDR_CR48_P1PRIRLX_MASK
 0x3FFu

	)

4256 
	#DDR_CR48_P1PRIRLX_SHIFT
 0

	)

4257 
	#DDR_CR48_P1PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P1PRIRLX_SHIFT
))&
DDR_CR48_P1PRIRLX_MASK
)

	)

4258 
	#DDR_CR48_P2PRI0_MASK
 0xF0000u

	)

4259 
	#DDR_CR48_P2PRI0_SHIFT
 16

	)

4260 
	#DDR_CR48_P2PRI0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P2PRI0_SHIFT
))&
DDR_CR48_P2PRI0_MASK
)

	)

4261 
	#DDR_CR48_P2PRI1_MASK
 0xF000000u

	)

4262 
	#DDR_CR48_P2PRI1_SHIFT
 24

	)

4263 
	#DDR_CR48_P2PRI1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR48_P2PRI1_SHIFT
))&
DDR_CR48_P2PRI1_MASK
)

	)

4265 
	#DDR_CR49_P2PRI2_MASK
 0xFu

	)

4266 
	#DDR_CR49_P2PRI2_SHIFT
 0

	)

4267 
	#DDR_CR49_P2PRI2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2PRI2_SHIFT
))&
DDR_CR49_P2PRI2_MASK
)

	)

4268 
	#DDR_CR49_P2PRI3_MASK
 0xF00u

	)

4269 
	#DDR_CR49_P2PRI3_SHIFT
 8

	)

4270 
	#DDR_CR49_P2PRI3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2PRI3_SHIFT
))&
DDR_CR49_P2PRI3_MASK
)

	)

4271 
	#DDR_CR49_P2ORD_MASK
 0x30000u

	)

4272 
	#DDR_CR49_P2ORD_SHIFT
 16

	)

4273 
	#DDR_CR49_P2ORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR49_P2ORD_SHIFT
))&
DDR_CR49_P2ORD_MASK
)

	)

4275 
	#DDR_CR50_P2PRIRLX_MASK
 0x3FFu

	)

4276 
	#DDR_CR50_P2PRIRLX_SHIFT
 0

	)

4277 
	#DDR_CR50_P2PRIRLX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR50_P2PRIRLX_SHIFT
))&
DDR_CR50_P2PRIRLX_MASK
)

	)

4278 
	#DDR_CR50_CLKSTATUS_MASK
 0x10000u

	)

4279 
	#DDR_CR50_CLKSTATUS_SHIFT
 16

	)

4281 
	#DDR_CR51_DLLRSTDLY_MASK
 0xFFFFu

	)

4282 
	#DDR_CR51_DLLRSTDLY_SHIFT
 0

	)

4283 
	#DDR_CR51_DLLRSTDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_DLLRSTDLY_SHIFT
))&
DDR_CR51_DLLRSTDLY_MASK
)

	)

4284 
	#DDR_CR51_DLLRADLY_MASK
 0xFF0000u

	)

4285 
	#DDR_CR51_DLLRADLY_SHIFT
 16

	)

4286 
	#DDR_CR51_DLLRADLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_DLLRADLY_SHIFT
))&
DDR_CR51_DLLRADLY_MASK
)

	)

4287 
	#DDR_CR51_PHYWRLAT_MASK
 0xF000000u

	)

4288 
	#DDR_CR51_PHYWRLAT_SHIFT
 24

	)

4289 
	#DDR_CR51_PHYWRLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR51_PHYWRLAT_SHIFT
))&
DDR_CR51_PHYWRLAT_MASK
)

	)

4291 
	#DDR_CR52_PYWRLTBS_MASK
 0xFu

	)

4292 
	#DDR_CR52_PYWRLTBS_SHIFT
 0

	)

4293 
	#DDR_CR52_PYWRLTBS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_PYWRLTBS_SHIFT
))&
DDR_CR52_PYWRLTBS_MASK
)

	)

4294 
	#DDR_CR52_PHYRDLAT_MASK
 0xF00u

	)

4295 
	#DDR_CR52_PHYRDLAT_SHIFT
 8

	)

4296 
	#DDR_CR52_PHYRDLAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_PHYRDLAT_SHIFT
))&
DDR_CR52_PHYRDLAT_MASK
)

	)

4297 
	#DDR_CR52_RDDATAEN_MASK
 0xF0000u

	)

4298 
	#DDR_CR52_RDDATAEN_SHIFT
 16

	)

4299 
	#DDR_CR52_RDDATAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_RDDATAEN_SHIFT
))&
DDR_CR52_RDDATAEN_MASK
)

	)

4300 
	#DDR_CR52_RDDTENBAS_MASK
 0xF000000u

	)

4301 
	#DDR_CR52_RDDTENBAS_SHIFT
 24

	)

4302 
	#DDR_CR52_RDDTENBAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR52_RDDTENBAS_SHIFT
))&
DDR_CR52_RDDTENBAS_MASK
)

	)

4304 
	#DDR_CR53_CLKDISCS_MASK
 0x1u

	)

4305 
	#DDR_CR53_CLKDISCS_SHIFT
 0

	)

4306 
	#DDR_CR53_CRTLUPDMN_MASK
 0xF00u

	)

4307 
	#DDR_CR53_CRTLUPDMN_SHIFT
 8

	)

4308 
	#DDR_CR53_CRTLUPDMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR53_CRTLUPDMN_SHIFT
))&
DDR_CR53_CRTLUPDMN_MASK
)

	)

4309 
	#DDR_CR53_CTRLUPDMX_MASK
 0x3FFF0000u

	)

4310 
	#DDR_CR53_CTRLUPDMX_SHIFT
 16

	)

4311 
	#DDR_CR53_CTRLUPDMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR53_CTRLUPDMX_SHIFT
))&
DDR_CR53_CTRLUPDMX_MASK
)

	)

4313 
	#DDR_CR54_PHYUPDTY0_MASK
 0x3FFFu

	)

4314 
	#DDR_CR54_PHYUPDTY0_SHIFT
 0

	)

4315 
	#DDR_CR54_PHYUPDTY0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR54_PHYUPDTY0_SHIFT
))&
DDR_CR54_PHYUPDTY0_MASK
)

	)

4316 
	#DDR_CR54_PHYUPDTY1_MASK
 0x3FFF0000u

	)

4317 
	#DDR_CR54_PHYUPDTY1_SHIFT
 16

	)

4318 
	#DDR_CR54_PHYUPDTY1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR54_PHYUPDTY1_SHIFT
))&
DDR_CR54_PHYUPDTY1_MASK
)

	)

4320 
	#DDR_CR55_PHYUPDTY2_MASK
 0x3FFFu

	)

4321 
	#DDR_CR55_PHYUPDTY2_SHIFT
 0

	)

4322 
	#DDR_CR55_PHYUPDTY2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR55_PHYUPDTY2_SHIFT
))&
DDR_CR55_PHYUPDTY2_MASK
)

	)

4323 
	#DDR_CR55_PHYUPDTY3_MASK
 0x3FFF0000u

	)

4324 
	#DDR_CR55_PHYUPDTY3_SHIFT
 16

	)

4325 
	#DDR_CR55_PHYUPDTY3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR55_PHYUPDTY3_SHIFT
))&
DDR_CR55_PHYUPDTY3_MASK
)

	)

4327 
	#DDR_CR56_PHYUPDRESP_MASK
 0x3FFFu

	)

4328 
	#DDR_CR56_PHYUPDRESP_SHIFT
 0

	)

4329 
	#DDR_CR56_PHYUPDRESP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_PHYUPDRESP_SHIFT
))&
DDR_CR56_PHYUPDRESP_MASK
)

	)

4330 
	#DDR_CR56_RDLATADJ_MASK
 0xF0000u

	)

4331 
	#DDR_CR56_RDLATADJ_SHIFT
 16

	)

4332 
	#DDR_CR56_RDLATADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_RDLATADJ_SHIFT
))&
DDR_CR56_RDLATADJ_MASK
)

	)

4333 
	#DDR_CR56_WRLATADJ_MASK
 0xF000000u

	)

4334 
	#DDR_CR56_WRLATADJ_SHIFT
 24

	)

4335 
	#DDR_CR56_WRLATADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR56_WRLATADJ_SHIFT
))&
DDR_CR56_WRLATADJ_MASK
)

	)

4337 
	#DDR_CR57_CMDDLY_MASK
 0xFu

	)

4338 
	#DDR_CR57_CMDDLY_SHIFT
 0

	)

4339 
	#DDR_CR57_CMDDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CMDDLY_SHIFT
))&
DDR_CR57_CMDDLY_MASK
)

	)

4340 
	#DDR_CR57_CLKDISDLY_MASK
 0x700u

	)

4341 
	#DDR_CR57_CLKDISDLY_SHIFT
 8

	)

4342 
	#DDR_CR57_CLKDISDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CLKDISDLY_SHIFT
))&
DDR_CR57_CLKDISDLY_MASK
)

	)

4343 
	#DDR_CR57_CLKENDLY_MASK
 0xF0000u

	)

4344 
	#DDR_CR57_CLKENDLY_SHIFT
 16

	)

4345 
	#DDR_CR57_CLKENDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR57_CLKENDLY_SHIFT
))&
DDR_CR57_CLKENDLY_MASK
)

	)

4346 
	#DDR_CR57_ODTALTEN_MASK
 0x1000000u

	)

4347 
	#DDR_CR57_ODTALTEN_SHIFT
 24

	)

4349 
	#DDR_CR58_NÙ_U£d_MASK
 0xFFFFu

	)

4350 
	#DDR_CR58_NÙ_U£d_SHIFT
 0

	)

4351 
	#DDR_CR58_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR58_NÙ_U£d_SHIFT
))&
DDR_CR58_NÙ_U£d_MASK
)

	)

4352 
	#DDR_CR58_NOT_USED_MASK
 0xFFFF0000u

	)

4353 
	#DDR_CR58_NOT_USED_SHIFT
 16

	)

4354 
	#DDR_CR58_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR58_NOT_USED_SHIFT
))&
DDR_CR58_NOT_USED_MASK
)

	)

4356 
	#DDR_CR59_NÙ_U£d_MASK
 0xFFFFu

	)

4357 
	#DDR_CR59_NÙ_U£d_SHIFT
 0

	)

4358 
	#DDR_CR59_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR59_NÙ_U£d_SHIFT
))&
DDR_CR59_NÙ_U£d_MASK
)

	)

4359 
	#DDR_CR59_NOT_USED_MASK
 0xFFFF0000u

	)

4360 
	#DDR_CR59_NOT_USED_SHIFT
 16

	)

4361 
	#DDR_CR59_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR59_NOT_USED_SHIFT
))&
DDR_CR59_NOT_USED_MASK
)

	)

4363 
	#DDR_CR60_NÙ_U£d_MASK
 0xFFFFu

	)

4364 
	#DDR_CR60_NÙ_U£d_SHIFT
 0

	)

4365 
	#DDR_CR60_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR60_NÙ_U£d_SHIFT
))&
DDR_CR60_NÙ_U£d_MASK
)

	)

4366 
	#DDR_CR60_NOT_USED_MASK
 0xFFFF0000u

	)

4367 
	#DDR_CR60_NOT_USED_SHIFT
 16

	)

4368 
	#DDR_CR60_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR60_NOT_USED_SHIFT
))&
DDR_CR60_NOT_USED_MASK
)

	)

4370 
	#DDR_CR61_NÙ_U£d_MASK
 0xFFFFu

	)

4371 
	#DDR_CR61_NÙ_U£d_SHIFT
 0

	)

4372 
	#DDR_CR61_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR61_NÙ_U£d_SHIFT
))&
DDR_CR61_NÙ_U£d_MASK
)

	)

4373 
	#DDR_CR61_NOT_USED_MASK
 0xFFFF0000u

	)

4374 
	#DDR_CR61_NOT_USED_SHIFT
 16

	)

4375 
	#DDR_CR61_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR61_NOT_USED_SHIFT
))&
DDR_CR61_NOT_USED_MASK
)

	)

4377 
	#DDR_CR62_NÙ_U£d_MASK
 0xFFFFu

	)

4378 
	#DDR_CR62_NÙ_U£d_SHIFT
 0

	)

4379 
	#DDR_CR62_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR62_NÙ_U£d_SHIFT
))&
DDR_CR62_NÙ_U£d_MASK
)

	)

4380 
	#DDR_CR62_NOT_USED_MASK
 0xFFFF0000u

	)

4381 
	#DDR_CR62_NOT_USED_SHIFT
 16

	)

4382 
	#DDR_CR62_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR62_NOT_USED_SHIFT
))&
DDR_CR62_NOT_USED_MASK
)

	)

4384 
	#DDR_CR63_NÙ_U£d_MASK
 0xFFFFu

	)

4385 
	#DDR_CR63_NÙ_U£d_SHIFT
 0

	)

4386 
	#DDR_CR63_NÙ_U£d
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR63_NÙ_U£d_SHIFT
))&
DDR_CR63_NÙ_U£d_MASK
)

	)

4387 
	#DDR_CR63_NOT_USED_MASK
 0xFFFF0000u

	)

4388 
	#DDR_CR63_NOT_USED_SHIFT
 16

	)

4389 
	#DDR_CR63_NOT_USED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_CR63_NOT_USED_SHIFT
))&
DDR_CR63_NOT_USED_MASK
)

	)

4391 
	#DDR_RCR_RST_MASK
 0x40000000u

	)

4392 
	#DDR_RCR_RST_SHIFT
 30

	)

4394 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK
 0xFu

	)

4395 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT
 0

	)

4396 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT
))&
DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK
)

	)

4397 
	#DDR_PAD_CTRL_PAD_ODT_CS0_MASK
 0x3000000u

	)

4398 
	#DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT
 24

	)

4399 
	#DDR_PAD_CTRL_PAD_ODT_CS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT
))&
DDR_PAD_CTRL_PAD_ODT_CS0_MASK
)

	)

4408 
	#DDR_BASE_PTR
 ((
DDR_MemM­PŒ
)0x400AE000u)

	)

4410 
	#DDR_BASE_PTRS
 { 
DDR_BASE_PTR
 }

	)

4424 
	#DDR_CR00
 
	`DDR_CR00_REG
(
DDR_BASE_PTR
)

	)

4425 
	#DDR_CR01
 
	`DDR_CR01_REG
(
DDR_BASE_PTR
)

	)

4426 
	#DDR_CR02
 
	`DDR_CR02_REG
(
DDR_BASE_PTR
)

	)

4427 
	#DDR_CR03
 
	`DDR_CR03_REG
(
DDR_BASE_PTR
)

	)

4428 
	#DDR_CR04
 
	`DDR_CR04_REG
(
DDR_BASE_PTR
)

	)

4429 
	#DDR_CR05
 
	`DDR_CR05_REG
(
DDR_BASE_PTR
)

	)

4430 
	#DDR_CR06
 
	`DDR_CR06_REG
(
DDR_BASE_PTR
)

	)

4431 
	#DDR_CR07
 
	`DDR_CR07_REG
(
DDR_BASE_PTR
)

	)

4432 
	#DDR_CR08
 
	`DDR_CR08_REG
(
DDR_BASE_PTR
)

	)

4433 
	#DDR_CR09
 
	`DDR_CR09_REG
(
DDR_BASE_PTR
)

	)

4434 
	#DDR_CR10
 
	`DDR_CR10_REG
(
DDR_BASE_PTR
)

	)

4435 
	#DDR_CR11
 
	`DDR_CR11_REG
(
DDR_BASE_PTR
)

	)

4436 
	#DDR_CR12
 
	`DDR_CR12_REG
(
DDR_BASE_PTR
)

	)

4437 
	#DDR_CR13
 
	`DDR_CR13_REG
(
DDR_BASE_PTR
)

	)

4438 
	#DDR_CR14
 
	`DDR_CR14_REG
(
DDR_BASE_PTR
)

	)

4439 
	#DDR_CR15
 
	`DDR_CR15_REG
(
DDR_BASE_PTR
)

	)

4440 
	#DDR_CR16
 
	`DDR_CR16_REG
(
DDR_BASE_PTR
)

	)

4441 
	#DDR_CR17
 
	`DDR_CR17_REG
(
DDR_BASE_PTR
)

	)

4442 
	#DDR_CR18
 
	`DDR_CR18_REG
(
DDR_BASE_PTR
)

	)

4443 
	#DDR_CR19
 
	`DDR_CR19_REG
(
DDR_BASE_PTR
)

	)

4444 
	#DDR_CR20
 
	`DDR_CR20_REG
(
DDR_BASE_PTR
)

	)

4445 
	#DDR_CR21
 
	`DDR_CR21_REG
(
DDR_BASE_PTR
)

	)

4446 
	#DDR_CR22
 
	`DDR_CR22_REG
(
DDR_BASE_PTR
)

	)

4447 
	#DDR_CR23
 
	`DDR_CR23_REG
(
DDR_BASE_PTR
)

	)

4448 
	#DDR_CR24
 
	`DDR_CR24_REG
(
DDR_BASE_PTR
)

	)

4449 
	#DDR_CR25
 
	`DDR_CR25_REG
(
DDR_BASE_PTR
)

	)

4450 
	#DDR_CR26
 
	`DDR_CR26_REG
(
DDR_BASE_PTR
)

	)

4451 
	#DDR_CR27
 
	`DDR_CR27_REG
(
DDR_BASE_PTR
)

	)

4452 
	#DDR_CR28
 
	`DDR_CR28_REG
(
DDR_BASE_PTR
)

	)

4453 
	#DDR_CR29
 
	`DDR_CR29_REG
(
DDR_BASE_PTR
)

	)

4454 
	#DDR_CR30
 
	`DDR_CR30_REG
(
DDR_BASE_PTR
)

	)

4455 
	#DDR_CR31
 
	`DDR_CR31_REG
(
DDR_BASE_PTR
)

	)

4456 
	#DDR_CR32
 
	`DDR_CR32_REG
(
DDR_BASE_PTR
)

	)

4457 
	#DDR_CR33
 
	`DDR_CR33_REG
(
DDR_BASE_PTR
)

	)

4458 
	#DDR_CR34
 
	`DDR_CR34_REG
(
DDR_BASE_PTR
)

	)

4459 
	#DDR_CR35
 
	`DDR_CR35_REG
(
DDR_BASE_PTR
)

	)

4460 
	#DDR_CR36
 
	`DDR_CR36_REG
(
DDR_BASE_PTR
)

	)

4461 
	#DDR_CR37
 
	`DDR_CR37_REG
(
DDR_BASE_PTR
)

	)

4462 
	#DDR_CR38
 
	`DDR_CR38_REG
(
DDR_BASE_PTR
)

	)

4463 
	#DDR_CR39
 
	`DDR_CR39_REG
(
DDR_BASE_PTR
)

	)

4464 
	#DDR_CR40
 
	`DDR_CR40_REG
(
DDR_BASE_PTR
)

	)

4465 
	#DDR_CR41
 
	`DDR_CR41_REG
(
DDR_BASE_PTR
)

	)

4466 
	#DDR_CR42
 
	`DDR_CR42_REG
(
DDR_BASE_PTR
)

	)

4467 
	#DDR_CR43
 
	`DDR_CR43_REG
(
DDR_BASE_PTR
)

	)

4468 
	#DDR_CR44
 
	`DDR_CR44_REG
(
DDR_BASE_PTR
)

	)

4469 
	#DDR_CR45
 
	`DDR_CR45_REG
(
DDR_BASE_PTR
)

	)

4470 
	#DDR_CR46
 
	`DDR_CR46_REG
(
DDR_BASE_PTR
)

	)

4471 
	#DDR_CR47
 
	`DDR_CR47_REG
(
DDR_BASE_PTR
)

	)

4472 
	#DDR_CR48
 
	`DDR_CR48_REG
(
DDR_BASE_PTR
)

	)

4473 
	#DDR_CR49
 
	`DDR_CR49_REG
(
DDR_BASE_PTR
)

	)

4474 
	#DDR_CR50
 
	`DDR_CR50_REG
(
DDR_BASE_PTR
)

	)

4475 
	#DDR_CR51
 
	`DDR_CR51_REG
(
DDR_BASE_PTR
)

	)

4476 
	#DDR_CR52
 
	`DDR_CR52_REG
(
DDR_BASE_PTR
)

	)

4477 
	#DDR_CR53
 
	`DDR_CR53_REG
(
DDR_BASE_PTR
)

	)

4478 
	#DDR_CR54
 
	`DDR_CR54_REG
(
DDR_BASE_PTR
)

	)

4479 
	#DDR_CR55
 
	`DDR_CR55_REG
(
DDR_BASE_PTR
)

	)

4480 
	#DDR_CR56
 
	`DDR_CR56_REG
(
DDR_BASE_PTR
)

	)

4481 
	#DDR_CR57
 
	`DDR_CR57_REG
(
DDR_BASE_PTR
)

	)

4482 
	#DDR_CR58
 
	`DDR_CR58_REG
(
DDR_BASE_PTR
)

	)

4483 
	#DDR_CR59
 
	`DDR_CR59_REG
(
DDR_BASE_PTR
)

	)

4484 
	#DDR_CR60
 
	`DDR_CR60_REG
(
DDR_BASE_PTR
)

	)

4485 
	#DDR_CR61
 
	`DDR_CR61_REG
(
DDR_BASE_PTR
)

	)

4486 
	#DDR_CR62
 
	`DDR_CR62_REG
(
DDR_BASE_PTR
)

	)

4487 
	#DDR_CR63
 
	`DDR_CR63_REG
(
DDR_BASE_PTR
)

	)

4488 
	#DDR_RCR
 
	`DDR_RCR_REG
(
DDR_BASE_PTR
)

	)

4489 
	#DDR_PAD_CTRL
 
	`DDR_PAD_CTRL_REG
(
DDR_BASE_PTR
)

	)

4511 
	sDMA_MemM­
 {

4512 
ušt32_t
 
	mCR
;

4513 
ušt32_t
 
	mES
;

4514 
ušt8_t
 
	mRESERVED_0
[4];

4515 
ušt32_t
 
	mERQ
;

4516 
ušt8_t
 
	mRESERVED_1
[4];

4517 
ušt32_t
 
	mEEI
;

4518 
ušt8_t
 
	mCEEI
;

4519 
ušt8_t
 
	mSEEI
;

4520 
ušt8_t
 
	mCERQ
;

4521 
ušt8_t
 
	mSERQ
;

4522 
ušt8_t
 
	mCDNE
;

4523 
ušt8_t
 
	mSSRT
;

4524 
ušt8_t
 
	mCERR
;

4525 
ušt8_t
 
	mCINT
;

4526 
ušt8_t
 
	mRESERVED_2
[4];

4527 
ušt32_t
 
	mINT
;

4528 
ušt8_t
 
	mRESERVED_3
[4];

4529 
ušt32_t
 
	mERR
;

4530 
ušt8_t
 
	mRESERVED_4
[4];

4531 
ušt32_t
 
	mHRS
;

4532 
ušt8_t
 
	mRESERVED_5
[200];

4533 
ušt8_t
 
	mDCHPRI3
;

4534 
ušt8_t
 
	mDCHPRI2
;

4535 
ušt8_t
 
	mDCHPRI1
;

4536 
ušt8_t
 
	mDCHPRI0
;

4537 
ušt8_t
 
	mDCHPRI7
;

4538 
ušt8_t
 
	mDCHPRI6
;

4539 
ušt8_t
 
	mDCHPRI5
;

4540 
ušt8_t
 
	mDCHPRI4
;

4541 
ušt8_t
 
	mDCHPRI11
;

4542 
ušt8_t
 
	mDCHPRI10
;

4543 
ušt8_t
 
	mDCHPRI9
;

4544 
ušt8_t
 
	mDCHPRI8
;

4545 
ušt8_t
 
	mDCHPRI15
;

4546 
ušt8_t
 
	mDCHPRI14
;

4547 
ušt8_t
 
	mDCHPRI13
;

4548 
ušt8_t
 
	mDCHPRI12
;

4549 
ušt8_t
 
	mDCHPRI19
;

4550 
ušt8_t
 
	mDCHPRI18
;

4551 
ušt8_t
 
	mDCHPRI17
;

4552 
ušt8_t
 
	mDCHPRI16
;

4553 
ušt8_t
 
	mDCHPRI23
;

4554 
ušt8_t
 
	mDCHPRI22
;

4555 
ušt8_t
 
	mDCHPRI21
;

4556 
ušt8_t
 
	mDCHPRI20
;

4557 
ušt8_t
 
	mDCHPRI27
;

4558 
ušt8_t
 
	mDCHPRI26
;

4559 
ušt8_t
 
	mDCHPRI25
;

4560 
ušt8_t
 
	mDCHPRI24
;

4561 
ušt8_t
 
	mDCHPRI31
;

4562 
ušt8_t
 
	mDCHPRI30
;

4563 
ušt8_t
 
	mDCHPRI29
;

4564 
ušt8_t
 
	mDCHPRI28
;

4565 
ušt8_t
 
	mRESERVED_6
[3808];

4567 
ušt32_t
 
	mSADDR
;

4568 
ušt16_t
 
	mSOFF
;

4569 
ušt16_t
 
	mATTR
;

4571 
ušt32_t
 
	mNBYTES_MLNO
;

4572 
ušt32_t
 
	mNBYTES_MLOFFNO
;

4573 
ušt32_t
 
	mNBYTES_MLOFFYES
;

4575 
ušt32_t
 
	mSLAST
;

4576 
ušt32_t
 
	mDADDR
;

4577 
ušt16_t
 
	mDOFF
;

4579 
ušt16_t
 
	mCITER_ELINKNO
;

4580 
ušt16_t
 
	mCITER_ELINKYES
;

4582 
ušt32_t
 
	mDLAST_SGA
;

4583 
ušt16_t
 
	mCSR
;

4585 
ušt16_t
 
	mBITER_ELINKNO
;

4586 
ušt16_t
 
	mBITER_ELINKYES
;

4588 } 
	mTCD
[32];

4589 } vÞ©ž*
	tDMA_MemM­PŒ
;

4602 
	#DMA_CR_REG
(
ba£
è((ba£)->
CR
)

	)

4603 
	#DMA_ES_REG
(
ba£
è((ba£)->
ES
)

	)

4604 
	#DMA_ERQ_REG
(
ba£
è((ba£)->
ERQ
)

	)

4605 
	#DMA_EEI_REG
(
ba£
è((ba£)->
EEI
)

	)

4606 
	#DMA_CEEI_REG
(
ba£
è((ba£)->
CEEI
)

	)

4607 
	#DMA_SEEI_REG
(
ba£
è((ba£)->
SEEI
)

	)

4608 
	#DMA_CERQ_REG
(
ba£
è((ba£)->
CERQ
)

	)

4609 
	#DMA_SERQ_REG
(
ba£
è((ba£)->
SERQ
)

	)

4610 
	#DMA_CDNE_REG
(
ba£
è((ba£)->
CDNE
)

	)

4611 
	#DMA_SSRT_REG
(
ba£
è((ba£)->
SSRT
)

	)

4612 
	#DMA_CERR_REG
(
ba£
è((ba£)->
CERR
)

	)

4613 
	#DMA_CINT_REG
(
ba£
è((ba£)->
CINT
)

	)

4614 
	#DMA_INT_REG
(
ba£
è((ba£)->
INT
)

	)

4615 
	#DMA_ERR_REG
(
ba£
è((ba£)->
ERR
)

	)

4616 
	#DMA_HRS_REG
(
ba£
è((ba£)->
HRS
)

	)

4617 
	#DMA_DCHPRI3_REG
(
ba£
è((ba£)->
DCHPRI3
)

	)

4618 
	#DMA_DCHPRI2_REG
(
ba£
è((ba£)->
DCHPRI2
)

	)

4619 
	#DMA_DCHPRI1_REG
(
ba£
è((ba£)->
DCHPRI1
)

	)

4620 
	#DMA_DCHPRI0_REG
(
ba£
è((ba£)->
DCHPRI0
)

	)

4621 
	#DMA_DCHPRI7_REG
(
ba£
è((ba£)->
DCHPRI7
)

	)

4622 
	#DMA_DCHPRI6_REG
(
ba£
è((ba£)->
DCHPRI6
)

	)

4623 
	#DMA_DCHPRI5_REG
(
ba£
è((ba£)->
DCHPRI5
)

	)

4624 
	#DMA_DCHPRI4_REG
(
ba£
è((ba£)->
DCHPRI4
)

	)

4625 
	#DMA_DCHPRI11_REG
(
ba£
è((ba£)->
DCHPRI11
)

	)

4626 
	#DMA_DCHPRI10_REG
(
ba£
è((ba£)->
DCHPRI10
)

	)

4627 
	#DMA_DCHPRI9_REG
(
ba£
è((ba£)->
DCHPRI9
)

	)

4628 
	#DMA_DCHPRI8_REG
(
ba£
è((ba£)->
DCHPRI8
)

	)

4629 
	#DMA_DCHPRI15_REG
(
ba£
è((ba£)->
DCHPRI15
)

	)

4630 
	#DMA_DCHPRI14_REG
(
ba£
è((ba£)->
DCHPRI14
)

	)

4631 
	#DMA_DCHPRI13_REG
(
ba£
è((ba£)->
DCHPRI13
)

	)

4632 
	#DMA_DCHPRI12_REG
(
ba£
è((ba£)->
DCHPRI12
)

	)

4633 
	#DMA_DCHPRI19_REG
(
ba£
è((ba£)->
DCHPRI19
)

	)

4634 
	#DMA_DCHPRI18_REG
(
ba£
è((ba£)->
DCHPRI18
)

	)

4635 
	#DMA_DCHPRI17_REG
(
ba£
è((ba£)->
DCHPRI17
)

	)

4636 
	#DMA_DCHPRI16_REG
(
ba£
è((ba£)->
DCHPRI16
)

	)

4637 
	#DMA_DCHPRI23_REG
(
ba£
è((ba£)->
DCHPRI23
)

	)

4638 
	#DMA_DCHPRI22_REG
(
ba£
è((ba£)->
DCHPRI22
)

	)

4639 
	#DMA_DCHPRI21_REG
(
ba£
è((ba£)->
DCHPRI21
)

	)

4640 
	#DMA_DCHPRI20_REG
(
ba£
è((ba£)->
DCHPRI20
)

	)

4641 
	#DMA_DCHPRI27_REG
(
ba£
è((ba£)->
DCHPRI27
)

	)

4642 
	#DMA_DCHPRI26_REG
(
ba£
è((ba£)->
DCHPRI26
)

	)

4643 
	#DMA_DCHPRI25_REG
(
ba£
è((ba£)->
DCHPRI25
)

	)

4644 
	#DMA_DCHPRI24_REG
(
ba£
è((ba£)->
DCHPRI24
)

	)

4645 
	#DMA_DCHPRI31_REG
(
ba£
è((ba£)->
DCHPRI31
)

	)

4646 
	#DMA_DCHPRI30_REG
(
ba£
è((ba£)->
DCHPRI30
)

	)

4647 
	#DMA_DCHPRI29_REG
(
ba£
è((ba£)->
DCHPRI29
)

	)

4648 
	#DMA_DCHPRI28_REG
(
ba£
è((ba£)->
DCHPRI28
)

	)

4649 
	#DMA_SADDR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SADDR
)

	)

4650 
	#DMA_SOFF_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SOFF
)

	)

4651 
	#DMA_ATTR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
ATTR
)

	)

4652 
	#DMA_NBYTES_MLNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLNO
)

	)

4653 
	#DMA_NBYTES_MLOFFNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLOFFNO
)

	)

4654 
	#DMA_NBYTES_MLOFFYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
NBYTES_MLOFFYES
)

	)

4655 
	#DMA_SLAST_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
SLAST
)

	)

4656 
	#DMA_DADDR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DADDR
)

	)

4657 
	#DMA_DOFF_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DOFF
)

	)

4658 
	#DMA_CITER_ELINKNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CITER_ELINKNO
)

	)

4659 
	#DMA_CITER_ELINKYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CITER_ELINKYES
)

	)

4660 
	#DMA_DLAST_SGA_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
DLAST_SGA
)

	)

4661 
	#DMA_CSR_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
CSR
)

	)

4662 
	#DMA_BITER_ELINKNO_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
BITER_ELINKNO
)

	)

4663 
	#DMA_BITER_ELINKYES_REG
(
ba£
,
šdex
è((ba£)->
TCD
[šdex].
BITER_ELINKYES
)

	)

4680 
	#DMA_CR_EDBG_MASK
 0x2u

	)

4681 
	#DMA_CR_EDBG_SHIFT
 1

	)

4682 
	#DMA_CR_ERCA_MASK
 0x4u

	)

4683 
	#DMA_CR_ERCA_SHIFT
 2

	)

4684 
	#DMA_CR_ERGA_MASK
 0x8u

	)

4685 
	#DMA_CR_ERGA_SHIFT
 3

	)

4686 
	#DMA_CR_HOE_MASK
 0x10u

	)

4687 
	#DMA_CR_HOE_SHIFT
 4

	)

4688 
	#DMA_CR_HALT_MASK
 0x20u

	)

4689 
	#DMA_CR_HALT_SHIFT
 5

	)

4690 
	#DMA_CR_CLM_MASK
 0x40u

	)

4691 
	#DMA_CR_CLM_SHIFT
 6

	)

4692 
	#DMA_CR_EMLM_MASK
 0x80u

	)

4693 
	#DMA_CR_EMLM_SHIFT
 7

	)

4694 
	#DMA_CR_GRP0PRI_MASK
 0x300u

	)

4695 
	#DMA_CR_GRP0PRI_SHIFT
 8

	)

4696 
	#DMA_CR_GRP0PRI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_CR_GRP0PRI_SHIFT
))&
DMA_CR_GRP0PRI_MASK
)

	)

4697 
	#DMA_CR_GRP1PRI_MASK
 0xC00u

	)

4698 
	#DMA_CR_GRP1PRI_SHIFT
 10

	)

4699 
	#DMA_CR_GRP1PRI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_CR_GRP1PRI_SHIFT
))&
DMA_CR_GRP1PRI_MASK
)

	)

4700 
	#DMA_CR_ECX_MASK
 0x10000u

	)

4701 
	#DMA_CR_ECX_SHIFT
 16

	)

4702 
	#DMA_CR_CX_MASK
 0x20000u

	)

4703 
	#DMA_CR_CX_SHIFT
 17

	)

4705 
	#DMA_ES_DBE_MASK
 0x1u

	)

4706 
	#DMA_ES_DBE_SHIFT
 0

	)

4707 
	#DMA_ES_SBE_MASK
 0x2u

	)

4708 
	#DMA_ES_SBE_SHIFT
 1

	)

4709 
	#DMA_ES_SGE_MASK
 0x4u

	)

4710 
	#DMA_ES_SGE_SHIFT
 2

	)

4711 
	#DMA_ES_NCE_MASK
 0x8u

	)

4712 
	#DMA_ES_NCE_SHIFT
 3

	)

4713 
	#DMA_ES_DOE_MASK
 0x10u

	)

4714 
	#DMA_ES_DOE_SHIFT
 4

	)

4715 
	#DMA_ES_DAE_MASK
 0x20u

	)

4716 
	#DMA_ES_DAE_SHIFT
 5

	)

4717 
	#DMA_ES_SOE_MASK
 0x40u

	)

4718 
	#DMA_ES_SOE_SHIFT
 6

	)

4719 
	#DMA_ES_SAE_MASK
 0x80u

	)

4720 
	#DMA_ES_SAE_SHIFT
 7

	)

4721 
	#DMA_ES_ERRCHN_MASK
 0x1F00u

	)

4722 
	#DMA_ES_ERRCHN_SHIFT
 8

	)

4723 
	#DMA_ES_ERRCHN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_ES_ERRCHN_SHIFT
))&
DMA_ES_ERRCHN_MASK
)

	)

4724 
	#DMA_ES_CPE_MASK
 0x4000u

	)

4725 
	#DMA_ES_CPE_SHIFT
 14

	)

4726 
	#DMA_ES_GPE_MASK
 0x8000u

	)

4727 
	#DMA_ES_GPE_SHIFT
 15

	)

4728 
	#DMA_ES_ECX_MASK
 0x10000u

	)

4729 
	#DMA_ES_ECX_SHIFT
 16

	)

4730 
	#DMA_ES_VLD_MASK
 0x80000000u

	)

4731 
	#DMA_ES_VLD_SHIFT
 31

	)

4733 
	#DMA_ERQ_ERQ0_MASK
 0x1u

	)

4734 
	#DMA_ERQ_ERQ0_SHIFT
 0

	)

4735 
	#DMA_ERQ_ERQ1_MASK
 0x2u

	)

4736 
	#DMA_ERQ_ERQ1_SHIFT
 1

	)

4737 
	#DMA_ERQ_ERQ2_MASK
 0x4u

	)

4738 
	#DMA_ERQ_ERQ2_SHIFT
 2

	)

4739 
	#DMA_ERQ_ERQ3_MASK
 0x8u

	)

4740 
	#DMA_ERQ_ERQ3_SHIFT
 3

	)

4741 
	#DMA_ERQ_ERQ4_MASK
 0x10u

	)

4742 
	#DMA_ERQ_ERQ4_SHIFT
 4

	)

4743 
	#DMA_ERQ_ERQ5_MASK
 0x20u

	)

4744 
	#DMA_ERQ_ERQ5_SHIFT
 5

	)

4745 
	#DMA_ERQ_ERQ6_MASK
 0x40u

	)

4746 
	#DMA_ERQ_ERQ6_SHIFT
 6

	)

4747 
	#DMA_ERQ_ERQ7_MASK
 0x80u

	)

4748 
	#DMA_ERQ_ERQ7_SHIFT
 7

	)

4749 
	#DMA_ERQ_ERQ8_MASK
 0x100u

	)

4750 
	#DMA_ERQ_ERQ8_SHIFT
 8

	)

4751 
	#DMA_ERQ_ERQ9_MASK
 0x200u

	)

4752 
	#DMA_ERQ_ERQ9_SHIFT
 9

	)

4753 
	#DMA_ERQ_ERQ10_MASK
 0x400u

	)

4754 
	#DMA_ERQ_ERQ10_SHIFT
 10

	)

4755 
	#DMA_ERQ_ERQ11_MASK
 0x800u

	)

4756 
	#DMA_ERQ_ERQ11_SHIFT
 11

	)

4757 
	#DMA_ERQ_ERQ12_MASK
 0x1000u

	)

4758 
	#DMA_ERQ_ERQ12_SHIFT
 12

	)

4759 
	#DMA_ERQ_ERQ13_MASK
 0x2000u

	)

4760 
	#DMA_ERQ_ERQ13_SHIFT
 13

	)

4761 
	#DMA_ERQ_ERQ14_MASK
 0x4000u

	)

4762 
	#DMA_ERQ_ERQ14_SHIFT
 14

	)

4763 
	#DMA_ERQ_ERQ15_MASK
 0x8000u

	)

4764 
	#DMA_ERQ_ERQ15_SHIFT
 15

	)

4765 
	#DMA_ERQ_ERQ16_MASK
 0x10000u

	)

4766 
	#DMA_ERQ_ERQ16_SHIFT
 16

	)

4767 
	#DMA_ERQ_ERQ17_MASK
 0x20000u

	)

4768 
	#DMA_ERQ_ERQ17_SHIFT
 17

	)

4769 
	#DMA_ERQ_ERQ18_MASK
 0x40000u

	)

4770 
	#DMA_ERQ_ERQ18_SHIFT
 18

	)

4771 
	#DMA_ERQ_ERQ19_MASK
 0x80000u

	)

4772 
	#DMA_ERQ_ERQ19_SHIFT
 19

	)

4773 
	#DMA_ERQ_ERQ20_MASK
 0x100000u

	)

4774 
	#DMA_ERQ_ERQ20_SHIFT
 20

	)

4775 
	#DMA_ERQ_ERQ21_MASK
 0x200000u

	)

4776 
	#DMA_ERQ_ERQ21_SHIFT
 21

	)

4777 
	#DMA_ERQ_ERQ22_MASK
 0x400000u

	)

4778 
	#DMA_ERQ_ERQ22_SHIFT
 22

	)

4779 
	#DMA_ERQ_ERQ23_MASK
 0x800000u

	)

4780 
	#DMA_ERQ_ERQ23_SHIFT
 23

	)

4781 
	#DMA_ERQ_ERQ24_MASK
 0x1000000u

	)

4782 
	#DMA_ERQ_ERQ24_SHIFT
 24

	)

4783 
	#DMA_ERQ_ERQ25_MASK
 0x2000000u

	)

4784 
	#DMA_ERQ_ERQ25_SHIFT
 25

	)

4785 
	#DMA_ERQ_ERQ26_MASK
 0x4000000u

	)

4786 
	#DMA_ERQ_ERQ26_SHIFT
 26

	)

4787 
	#DMA_ERQ_ERQ27_MASK
 0x8000000u

	)

4788 
	#DMA_ERQ_ERQ27_SHIFT
 27

	)

4789 
	#DMA_ERQ_ERQ28_MASK
 0x10000000u

	)

4790 
	#DMA_ERQ_ERQ28_SHIFT
 28

	)

4791 
	#DMA_ERQ_ERQ29_MASK
 0x20000000u

	)

4792 
	#DMA_ERQ_ERQ29_SHIFT
 29

	)

4793 
	#DMA_ERQ_ERQ30_MASK
 0x40000000u

	)

4794 
	#DMA_ERQ_ERQ30_SHIFT
 30

	)

4795 
	#DMA_ERQ_ERQ31_MASK
 0x80000000u

	)

4796 
	#DMA_ERQ_ERQ31_SHIFT
 31

	)

4798 
	#DMA_EEI_EEI0_MASK
 0x1u

	)

4799 
	#DMA_EEI_EEI0_SHIFT
 0

	)

4800 
	#DMA_EEI_EEI1_MASK
 0x2u

	)

4801 
	#DMA_EEI_EEI1_SHIFT
 1

	)

4802 
	#DMA_EEI_EEI2_MASK
 0x4u

	)

4803 
	#DMA_EEI_EEI2_SHIFT
 2

	)

4804 
	#DMA_EEI_EEI3_MASK
 0x8u

	)

4805 
	#DMA_EEI_EEI3_SHIFT
 3

	)

4806 
	#DMA_EEI_EEI4_MASK
 0x10u

	)

4807 
	#DMA_EEI_EEI4_SHIFT
 4

	)

4808 
	#DMA_EEI_EEI5_MASK
 0x20u

	)

4809 
	#DMA_EEI_EEI5_SHIFT
 5

	)

4810 
	#DMA_EEI_EEI6_MASK
 0x40u

	)

4811 
	#DMA_EEI_EEI6_SHIFT
 6

	)

4812 
	#DMA_EEI_EEI7_MASK
 0x80u

	)

4813 
	#DMA_EEI_EEI7_SHIFT
 7

	)

4814 
	#DMA_EEI_EEI8_MASK
 0x100u

	)

4815 
	#DMA_EEI_EEI8_SHIFT
 8

	)

4816 
	#DMA_EEI_EEI9_MASK
 0x200u

	)

4817 
	#DMA_EEI_EEI9_SHIFT
 9

	)

4818 
	#DMA_EEI_EEI10_MASK
 0x400u

	)

4819 
	#DMA_EEI_EEI10_SHIFT
 10

	)

4820 
	#DMA_EEI_EEI11_MASK
 0x800u

	)

4821 
	#DMA_EEI_EEI11_SHIFT
 11

	)

4822 
	#DMA_EEI_EEI12_MASK
 0x1000u

	)

4823 
	#DMA_EEI_EEI12_SHIFT
 12

	)

4824 
	#DMA_EEI_EEI13_MASK
 0x2000u

	)

4825 
	#DMA_EEI_EEI13_SHIFT
 13

	)

4826 
	#DMA_EEI_EEI14_MASK
 0x4000u

	)

4827 
	#DMA_EEI_EEI14_SHIFT
 14

	)

4828 
	#DMA_EEI_EEI15_MASK
 0x8000u

	)

4829 
	#DMA_EEI_EEI15_SHIFT
 15

	)

4830 
	#DMA_EEI_EEI16_MASK
 0x10000u

	)

4831 
	#DMA_EEI_EEI16_SHIFT
 16

	)

4832 
	#DMA_EEI_EEI17_MASK
 0x20000u

	)

4833 
	#DMA_EEI_EEI17_SHIFT
 17

	)

4834 
	#DMA_EEI_EEI18_MASK
 0x40000u

	)

4835 
	#DMA_EEI_EEI18_SHIFT
 18

	)

4836 
	#DMA_EEI_EEI19_MASK
 0x80000u

	)

4837 
	#DMA_EEI_EEI19_SHIFT
 19

	)

4838 
	#DMA_EEI_EEI20_MASK
 0x100000u

	)

4839 
	#DMA_EEI_EEI20_SHIFT
 20

	)

4840 
	#DMA_EEI_EEI21_MASK
 0x200000u

	)

4841 
	#DMA_EEI_EEI21_SHIFT
 21

	)

4842 
	#DMA_EEI_EEI22_MASK
 0x400000u

	)

4843 
	#DMA_EEI_EEI22_SHIFT
 22

	)

4844 
	#DMA_EEI_EEI23_MASK
 0x800000u

	)

4845 
	#DMA_EEI_EEI23_SHIFT
 23

	)

4846 
	#DMA_EEI_EEI24_MASK
 0x1000000u

	)

4847 
	#DMA_EEI_EEI24_SHIFT
 24

	)

4848 
	#DMA_EEI_EEI25_MASK
 0x2000000u

	)

4849 
	#DMA_EEI_EEI25_SHIFT
 25

	)

4850 
	#DMA_EEI_EEI26_MASK
 0x4000000u

	)

4851 
	#DMA_EEI_EEI26_SHIFT
 26

	)

4852 
	#DMA_EEI_EEI27_MASK
 0x8000000u

	)

4853 
	#DMA_EEI_EEI27_SHIFT
 27

	)

4854 
	#DMA_EEI_EEI28_MASK
 0x10000000u

	)

4855 
	#DMA_EEI_EEI28_SHIFT
 28

	)

4856 
	#DMA_EEI_EEI29_MASK
 0x20000000u

	)

4857 
	#DMA_EEI_EEI29_SHIFT
 29

	)

4858 
	#DMA_EEI_EEI30_MASK
 0x40000000u

	)

4859 
	#DMA_EEI_EEI30_SHIFT
 30

	)

4860 
	#DMA_EEI_EEI31_MASK
 0x80000000u

	)

4861 
	#DMA_EEI_EEI31_SHIFT
 31

	)

4863 
	#DMA_CEEI_CEEI_MASK
 0x1Fu

	)

4864 
	#DMA_CEEI_CEEI_SHIFT
 0

	)

4865 
	#DMA_CEEI_CEEI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CEEI_CEEI_SHIFT
))&
DMA_CEEI_CEEI_MASK
)

	)

4866 
	#DMA_CEEI_CAEE_MASK
 0x40u

	)

4867 
	#DMA_CEEI_CAEE_SHIFT
 6

	)

4868 
	#DMA_CEEI_NOP_MASK
 0x80u

	)

4869 
	#DMA_CEEI_NOP_SHIFT
 7

	)

4871 
	#DMA_SEEI_SEEI_MASK
 0x1Fu

	)

4872 
	#DMA_SEEI_SEEI_SHIFT
 0

	)

4873 
	#DMA_SEEI_SEEI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SEEI_SEEI_SHIFT
))&
DMA_SEEI_SEEI_MASK
)

	)

4874 
	#DMA_SEEI_SAEE_MASK
 0x40u

	)

4875 
	#DMA_SEEI_SAEE_SHIFT
 6

	)

4876 
	#DMA_SEEI_NOP_MASK
 0x80u

	)

4877 
	#DMA_SEEI_NOP_SHIFT
 7

	)

4879 
	#DMA_CERQ_CERQ_MASK
 0x1Fu

	)

4880 
	#DMA_CERQ_CERQ_SHIFT
 0

	)

4881 
	#DMA_CERQ_CERQ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CERQ_CERQ_SHIFT
))&
DMA_CERQ_CERQ_MASK
)

	)

4882 
	#DMA_CERQ_CAER_MASK
 0x40u

	)

4883 
	#DMA_CERQ_CAER_SHIFT
 6

	)

4884 
	#DMA_CERQ_NOP_MASK
 0x80u

	)

4885 
	#DMA_CERQ_NOP_SHIFT
 7

	)

4887 
	#DMA_SERQ_SERQ_MASK
 0x1Fu

	)

4888 
	#DMA_SERQ_SERQ_SHIFT
 0

	)

4889 
	#DMA_SERQ_SERQ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SERQ_SERQ_SHIFT
))&
DMA_SERQ_SERQ_MASK
)

	)

4890 
	#DMA_SERQ_SAER_MASK
 0x40u

	)

4891 
	#DMA_SERQ_SAER_SHIFT
 6

	)

4892 
	#DMA_SERQ_NOP_MASK
 0x80u

	)

4893 
	#DMA_SERQ_NOP_SHIFT
 7

	)

4895 
	#DMA_CDNE_CDNE_MASK
 0x1Fu

	)

4896 
	#DMA_CDNE_CDNE_SHIFT
 0

	)

4897 
	#DMA_CDNE_CDNE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CDNE_CDNE_SHIFT
))&
DMA_CDNE_CDNE_MASK
)

	)

4898 
	#DMA_CDNE_CADN_MASK
 0x40u

	)

4899 
	#DMA_CDNE_CADN_SHIFT
 6

	)

4900 
	#DMA_CDNE_NOP_MASK
 0x80u

	)

4901 
	#DMA_CDNE_NOP_SHIFT
 7

	)

4903 
	#DMA_SSRT_SSRT_MASK
 0x1Fu

	)

4904 
	#DMA_SSRT_SSRT_SHIFT
 0

	)

4905 
	#DMA_SSRT_SSRT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_SSRT_SSRT_SHIFT
))&
DMA_SSRT_SSRT_MASK
)

	)

4906 
	#DMA_SSRT_SAST_MASK
 0x40u

	)

4907 
	#DMA_SSRT_SAST_SHIFT
 6

	)

4908 
	#DMA_SSRT_NOP_MASK
 0x80u

	)

4909 
	#DMA_SSRT_NOP_SHIFT
 7

	)

4911 
	#DMA_CERR_CERR_MASK
 0x1Fu

	)

4912 
	#DMA_CERR_CERR_SHIFT
 0

	)

4913 
	#DMA_CERR_CERR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CERR_CERR_SHIFT
))&
DMA_CERR_CERR_MASK
)

	)

4914 
	#DMA_CERR_CAEI_MASK
 0x40u

	)

4915 
	#DMA_CERR_CAEI_SHIFT
 6

	)

4916 
	#DMA_CERR_NOP_MASK
 0x80u

	)

4917 
	#DMA_CERR_NOP_SHIFT
 7

	)

4919 
	#DMA_CINT_CINT_MASK
 0x1Fu

	)

4920 
	#DMA_CINT_CINT_SHIFT
 0

	)

4921 
	#DMA_CINT_CINT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_CINT_CINT_SHIFT
))&
DMA_CINT_CINT_MASK
)

	)

4922 
	#DMA_CINT_CAIR_MASK
 0x40u

	)

4923 
	#DMA_CINT_CAIR_SHIFT
 6

	)

4924 
	#DMA_CINT_NOP_MASK
 0x80u

	)

4925 
	#DMA_CINT_NOP_SHIFT
 7

	)

4927 
	#DMA_INT_INT0_MASK
 0x1u

	)

4928 
	#DMA_INT_INT0_SHIFT
 0

	)

4929 
	#DMA_INT_INT1_MASK
 0x2u

	)

4930 
	#DMA_INT_INT1_SHIFT
 1

	)

4931 
	#DMA_INT_INT2_MASK
 0x4u

	)

4932 
	#DMA_INT_INT2_SHIFT
 2

	)

4933 
	#DMA_INT_INT3_MASK
 0x8u

	)

4934 
	#DMA_INT_INT3_SHIFT
 3

	)

4935 
	#DMA_INT_INT4_MASK
 0x10u

	)

4936 
	#DMA_INT_INT4_SHIFT
 4

	)

4937 
	#DMA_INT_INT5_MASK
 0x20u

	)

4938 
	#DMA_INT_INT5_SHIFT
 5

	)

4939 
	#DMA_INT_INT6_MASK
 0x40u

	)

4940 
	#DMA_INT_INT6_SHIFT
 6

	)

4941 
	#DMA_INT_INT7_MASK
 0x80u

	)

4942 
	#DMA_INT_INT7_SHIFT
 7

	)

4943 
	#DMA_INT_INT8_MASK
 0x100u

	)

4944 
	#DMA_INT_INT8_SHIFT
 8

	)

4945 
	#DMA_INT_INT9_MASK
 0x200u

	)

4946 
	#DMA_INT_INT9_SHIFT
 9

	)

4947 
	#DMA_INT_INT10_MASK
 0x400u

	)

4948 
	#DMA_INT_INT10_SHIFT
 10

	)

4949 
	#DMA_INT_INT11_MASK
 0x800u

	)

4950 
	#DMA_INT_INT11_SHIFT
 11

	)

4951 
	#DMA_INT_INT12_MASK
 0x1000u

	)

4952 
	#DMA_INT_INT12_SHIFT
 12

	)

4953 
	#DMA_INT_INT13_MASK
 0x2000u

	)

4954 
	#DMA_INT_INT13_SHIFT
 13

	)

4955 
	#DMA_INT_INT14_MASK
 0x4000u

	)

4956 
	#DMA_INT_INT14_SHIFT
 14

	)

4957 
	#DMA_INT_INT15_MASK
 0x8000u

	)

4958 
	#DMA_INT_INT15_SHIFT
 15

	)

4959 
	#DMA_INT_INT16_MASK
 0x10000u

	)

4960 
	#DMA_INT_INT16_SHIFT
 16

	)

4961 
	#DMA_INT_INT17_MASK
 0x20000u

	)

4962 
	#DMA_INT_INT17_SHIFT
 17

	)

4963 
	#DMA_INT_INT18_MASK
 0x40000u

	)

4964 
	#DMA_INT_INT18_SHIFT
 18

	)

4965 
	#DMA_INT_INT19_MASK
 0x80000u

	)

4966 
	#DMA_INT_INT19_SHIFT
 19

	)

4967 
	#DMA_INT_INT20_MASK
 0x100000u

	)

4968 
	#DMA_INT_INT20_SHIFT
 20

	)

4969 
	#DMA_INT_INT21_MASK
 0x200000u

	)

4970 
	#DMA_INT_INT21_SHIFT
 21

	)

4971 
	#DMA_INT_INT22_MASK
 0x400000u

	)

4972 
	#DMA_INT_INT22_SHIFT
 22

	)

4973 
	#DMA_INT_INT23_MASK
 0x800000u

	)

4974 
	#DMA_INT_INT23_SHIFT
 23

	)

4975 
	#DMA_INT_INT24_MASK
 0x1000000u

	)

4976 
	#DMA_INT_INT24_SHIFT
 24

	)

4977 
	#DMA_INT_INT25_MASK
 0x2000000u

	)

4978 
	#DMA_INT_INT25_SHIFT
 25

	)

4979 
	#DMA_INT_INT26_MASK
 0x4000000u

	)

4980 
	#DMA_INT_INT26_SHIFT
 26

	)

4981 
	#DMA_INT_INT27_MASK
 0x8000000u

	)

4982 
	#DMA_INT_INT27_SHIFT
 27

	)

4983 
	#DMA_INT_INT28_MASK
 0x10000000u

	)

4984 
	#DMA_INT_INT28_SHIFT
 28

	)

4985 
	#DMA_INT_INT29_MASK
 0x20000000u

	)

4986 
	#DMA_INT_INT29_SHIFT
 29

	)

4987 
	#DMA_INT_INT30_MASK
 0x40000000u

	)

4988 
	#DMA_INT_INT30_SHIFT
 30

	)

4989 
	#DMA_INT_INT31_MASK
 0x80000000u

	)

4990 
	#DMA_INT_INT31_SHIFT
 31

	)

4992 
	#DMA_ERR_ERR0_MASK
 0x1u

	)

4993 
	#DMA_ERR_ERR0_SHIFT
 0

	)

4994 
	#DMA_ERR_ERR1_MASK
 0x2u

	)

4995 
	#DMA_ERR_ERR1_SHIFT
 1

	)

4996 
	#DMA_ERR_ERR2_MASK
 0x4u

	)

4997 
	#DMA_ERR_ERR2_SHIFT
 2

	)

4998 
	#DMA_ERR_ERR3_MASK
 0x8u

	)

4999 
	#DMA_ERR_ERR3_SHIFT
 3

	)

5000 
	#DMA_ERR_ERR4_MASK
 0x10u

	)

5001 
	#DMA_ERR_ERR4_SHIFT
 4

	)

5002 
	#DMA_ERR_ERR5_MASK
 0x20u

	)

5003 
	#DMA_ERR_ERR5_SHIFT
 5

	)

5004 
	#DMA_ERR_ERR6_MASK
 0x40u

	)

5005 
	#DMA_ERR_ERR6_SHIFT
 6

	)

5006 
	#DMA_ERR_ERR7_MASK
 0x80u

	)

5007 
	#DMA_ERR_ERR7_SHIFT
 7

	)

5008 
	#DMA_ERR_ERR8_MASK
 0x100u

	)

5009 
	#DMA_ERR_ERR8_SHIFT
 8

	)

5010 
	#DMA_ERR_ERR9_MASK
 0x200u

	)

5011 
	#DMA_ERR_ERR9_SHIFT
 9

	)

5012 
	#DMA_ERR_ERR10_MASK
 0x400u

	)

5013 
	#DMA_ERR_ERR10_SHIFT
 10

	)

5014 
	#DMA_ERR_ERR11_MASK
 0x800u

	)

5015 
	#DMA_ERR_ERR11_SHIFT
 11

	)

5016 
	#DMA_ERR_ERR12_MASK
 0x1000u

	)

5017 
	#DMA_ERR_ERR12_SHIFT
 12

	)

5018 
	#DMA_ERR_ERR13_MASK
 0x2000u

	)

5019 
	#DMA_ERR_ERR13_SHIFT
 13

	)

5020 
	#DMA_ERR_ERR14_MASK
 0x4000u

	)

5021 
	#DMA_ERR_ERR14_SHIFT
 14

	)

5022 
	#DMA_ERR_ERR15_MASK
 0x8000u

	)

5023 
	#DMA_ERR_ERR15_SHIFT
 15

	)

5024 
	#DMA_ERR_ERR16_MASK
 0x10000u

	)

5025 
	#DMA_ERR_ERR16_SHIFT
 16

	)

5026 
	#DMA_ERR_ERR17_MASK
 0x20000u

	)

5027 
	#DMA_ERR_ERR17_SHIFT
 17

	)

5028 
	#DMA_ERR_ERR18_MASK
 0x40000u

	)

5029 
	#DMA_ERR_ERR18_SHIFT
 18

	)

5030 
	#DMA_ERR_ERR19_MASK
 0x80000u

	)

5031 
	#DMA_ERR_ERR19_SHIFT
 19

	)

5032 
	#DMA_ERR_ERR20_MASK
 0x100000u

	)

5033 
	#DMA_ERR_ERR20_SHIFT
 20

	)

5034 
	#DMA_ERR_ERR21_MASK
 0x200000u

	)

5035 
	#DMA_ERR_ERR21_SHIFT
 21

	)

5036 
	#DMA_ERR_ERR22_MASK
 0x400000u

	)

5037 
	#DMA_ERR_ERR22_SHIFT
 22

	)

5038 
	#DMA_ERR_ERR23_MASK
 0x800000u

	)

5039 
	#DMA_ERR_ERR23_SHIFT
 23

	)

5040 
	#DMA_ERR_ERR24_MASK
 0x1000000u

	)

5041 
	#DMA_ERR_ERR24_SHIFT
 24

	)

5042 
	#DMA_ERR_ERR25_MASK
 0x2000000u

	)

5043 
	#DMA_ERR_ERR25_SHIFT
 25

	)

5044 
	#DMA_ERR_ERR26_MASK
 0x4000000u

	)

5045 
	#DMA_ERR_ERR26_SHIFT
 26

	)

5046 
	#DMA_ERR_ERR27_MASK
 0x8000000u

	)

5047 
	#DMA_ERR_ERR27_SHIFT
 27

	)

5048 
	#DMA_ERR_ERR28_MASK
 0x10000000u

	)

5049 
	#DMA_ERR_ERR28_SHIFT
 28

	)

5050 
	#DMA_ERR_ERR29_MASK
 0x20000000u

	)

5051 
	#DMA_ERR_ERR29_SHIFT
 29

	)

5052 
	#DMA_ERR_ERR30_MASK
 0x40000000u

	)

5053 
	#DMA_ERR_ERR30_SHIFT
 30

	)

5054 
	#DMA_ERR_ERR31_MASK
 0x80000000u

	)

5055 
	#DMA_ERR_ERR31_SHIFT
 31

	)

5057 
	#DMA_HRS_HRS0_MASK
 0x1u

	)

5058 
	#DMA_HRS_HRS0_SHIFT
 0

	)

5059 
	#DMA_HRS_HRS1_MASK
 0x2u

	)

5060 
	#DMA_HRS_HRS1_SHIFT
 1

	)

5061 
	#DMA_HRS_HRS2_MASK
 0x4u

	)

5062 
	#DMA_HRS_HRS2_SHIFT
 2

	)

5063 
	#DMA_HRS_HRS3_MASK
 0x8u

	)

5064 
	#DMA_HRS_HRS3_SHIFT
 3

	)

5065 
	#DMA_HRS_HRS4_MASK
 0x10u

	)

5066 
	#DMA_HRS_HRS4_SHIFT
 4

	)

5067 
	#DMA_HRS_HRS5_MASK
 0x20u

	)

5068 
	#DMA_HRS_HRS5_SHIFT
 5

	)

5069 
	#DMA_HRS_HRS6_MASK
 0x40u

	)

5070 
	#DMA_HRS_HRS6_SHIFT
 6

	)

5071 
	#DMA_HRS_HRS7_MASK
 0x80u

	)

5072 
	#DMA_HRS_HRS7_SHIFT
 7

	)

5073 
	#DMA_HRS_HRS8_MASK
 0x100u

	)

5074 
	#DMA_HRS_HRS8_SHIFT
 8

	)

5075 
	#DMA_HRS_HRS9_MASK
 0x200u

	)

5076 
	#DMA_HRS_HRS9_SHIFT
 9

	)

5077 
	#DMA_HRS_HRS10_MASK
 0x400u

	)

5078 
	#DMA_HRS_HRS10_SHIFT
 10

	)

5079 
	#DMA_HRS_HRS11_MASK
 0x800u

	)

5080 
	#DMA_HRS_HRS11_SHIFT
 11

	)

5081 
	#DMA_HRS_HRS12_MASK
 0x1000u

	)

5082 
	#DMA_HRS_HRS12_SHIFT
 12

	)

5083 
	#DMA_HRS_HRS13_MASK
 0x2000u

	)

5084 
	#DMA_HRS_HRS13_SHIFT
 13

	)

5085 
	#DMA_HRS_HRS14_MASK
 0x4000u

	)

5086 
	#DMA_HRS_HRS14_SHIFT
 14

	)

5087 
	#DMA_HRS_HRS15_MASK
 0x8000u

	)

5088 
	#DMA_HRS_HRS15_SHIFT
 15

	)

5089 
	#DMA_HRS_HRS16_MASK
 0x10000u

	)

5090 
	#DMA_HRS_HRS16_SHIFT
 16

	)

5091 
	#DMA_HRS_HRS17_MASK
 0x20000u

	)

5092 
	#DMA_HRS_HRS17_SHIFT
 17

	)

5093 
	#DMA_HRS_HRS18_MASK
 0x40000u

	)

5094 
	#DMA_HRS_HRS18_SHIFT
 18

	)

5095 
	#DMA_HRS_HRS19_MASK
 0x80000u

	)

5096 
	#DMA_HRS_HRS19_SHIFT
 19

	)

5097 
	#DMA_HRS_HRS20_MASK
 0x100000u

	)

5098 
	#DMA_HRS_HRS20_SHIFT
 20

	)

5099 
	#DMA_HRS_HRS21_MASK
 0x200000u

	)

5100 
	#DMA_HRS_HRS21_SHIFT
 21

	)

5101 
	#DMA_HRS_HRS22_MASK
 0x400000u

	)

5102 
	#DMA_HRS_HRS22_SHIFT
 22

	)

5103 
	#DMA_HRS_HRS23_MASK
 0x800000u

	)

5104 
	#DMA_HRS_HRS23_SHIFT
 23

	)

5105 
	#DMA_HRS_HRS24_MASK
 0x1000000u

	)

5106 
	#DMA_HRS_HRS24_SHIFT
 24

	)

5107 
	#DMA_HRS_HRS25_MASK
 0x2000000u

	)

5108 
	#DMA_HRS_HRS25_SHIFT
 25

	)

5109 
	#DMA_HRS_HRS26_MASK
 0x4000000u

	)

5110 
	#DMA_HRS_HRS26_SHIFT
 26

	)

5111 
	#DMA_HRS_HRS27_MASK
 0x8000000u

	)

5112 
	#DMA_HRS_HRS27_SHIFT
 27

	)

5113 
	#DMA_HRS_HRS28_MASK
 0x10000000u

	)

5114 
	#DMA_HRS_HRS28_SHIFT
 28

	)

5115 
	#DMA_HRS_HRS29_MASK
 0x20000000u

	)

5116 
	#DMA_HRS_HRS29_SHIFT
 29

	)

5117 
	#DMA_HRS_HRS30_MASK
 0x40000000u

	)

5118 
	#DMA_HRS_HRS30_SHIFT
 30

	)

5119 
	#DMA_HRS_HRS31_MASK
 0x80000000u

	)

5120 
	#DMA_HRS_HRS31_SHIFT
 31

	)

5122 
	#DMA_DCHPRI3_CHPRI_MASK
 0xFu

	)

5123 
	#DMA_DCHPRI3_CHPRI_SHIFT
 0

	)

5124 
	#DMA_DCHPRI3_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI3_CHPRI_SHIFT
))&
DMA_DCHPRI3_CHPRI_MASK
)

	)

5125 
	#DMA_DCHPRI3_GRPPRI_MASK
 0x30u

	)

5126 
	#DMA_DCHPRI3_GRPPRI_SHIFT
 4

	)

5127 
	#DMA_DCHPRI3_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI3_GRPPRI_SHIFT
))&
DMA_DCHPRI3_GRPPRI_MASK
)

	)

5128 
	#DMA_DCHPRI3_DPA_MASK
 0x40u

	)

5129 
	#DMA_DCHPRI3_DPA_SHIFT
 6

	)

5130 
	#DMA_DCHPRI3_ECP_MASK
 0x80u

	)

5131 
	#DMA_DCHPRI3_ECP_SHIFT
 7

	)

5133 
	#DMA_DCHPRI2_CHPRI_MASK
 0xFu

	)

5134 
	#DMA_DCHPRI2_CHPRI_SHIFT
 0

	)

5135 
	#DMA_DCHPRI2_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI2_CHPRI_SHIFT
))&
DMA_DCHPRI2_CHPRI_MASK
)

	)

5136 
	#DMA_DCHPRI2_GRPPRI_MASK
 0x30u

	)

5137 
	#DMA_DCHPRI2_GRPPRI_SHIFT
 4

	)

5138 
	#DMA_DCHPRI2_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI2_GRPPRI_SHIFT
))&
DMA_DCHPRI2_GRPPRI_MASK
)

	)

5139 
	#DMA_DCHPRI2_DPA_MASK
 0x40u

	)

5140 
	#DMA_DCHPRI2_DPA_SHIFT
 6

	)

5141 
	#DMA_DCHPRI2_ECP_MASK
 0x80u

	)

5142 
	#DMA_DCHPRI2_ECP_SHIFT
 7

	)

5144 
	#DMA_DCHPRI1_CHPRI_MASK
 0xFu

	)

5145 
	#DMA_DCHPRI1_CHPRI_SHIFT
 0

	)

5146 
	#DMA_DCHPRI1_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI1_CHPRI_SHIFT
))&
DMA_DCHPRI1_CHPRI_MASK
)

	)

5147 
	#DMA_DCHPRI1_GRPPRI_MASK
 0x30u

	)

5148 
	#DMA_DCHPRI1_GRPPRI_SHIFT
 4

	)

5149 
	#DMA_DCHPRI1_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI1_GRPPRI_SHIFT
))&
DMA_DCHPRI1_GRPPRI_MASK
)

	)

5150 
	#DMA_DCHPRI1_DPA_MASK
 0x40u

	)

5151 
	#DMA_DCHPRI1_DPA_SHIFT
 6

	)

5152 
	#DMA_DCHPRI1_ECP_MASK
 0x80u

	)

5153 
	#DMA_DCHPRI1_ECP_SHIFT
 7

	)

5155 
	#DMA_DCHPRI0_CHPRI_MASK
 0xFu

	)

5156 
	#DMA_DCHPRI0_CHPRI_SHIFT
 0

	)

5157 
	#DMA_DCHPRI0_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI0_CHPRI_SHIFT
))&
DMA_DCHPRI0_CHPRI_MASK
)

	)

5158 
	#DMA_DCHPRI0_GRPPRI_MASK
 0x30u

	)

5159 
	#DMA_DCHPRI0_GRPPRI_SHIFT
 4

	)

5160 
	#DMA_DCHPRI0_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI0_GRPPRI_SHIFT
))&
DMA_DCHPRI0_GRPPRI_MASK
)

	)

5161 
	#DMA_DCHPRI0_DPA_MASK
 0x40u

	)

5162 
	#DMA_DCHPRI0_DPA_SHIFT
 6

	)

5163 
	#DMA_DCHPRI0_ECP_MASK
 0x80u

	)

5164 
	#DMA_DCHPRI0_ECP_SHIFT
 7

	)

5166 
	#DMA_DCHPRI7_CHPRI_MASK
 0xFu

	)

5167 
	#DMA_DCHPRI7_CHPRI_SHIFT
 0

	)

5168 
	#DMA_DCHPRI7_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI7_CHPRI_SHIFT
))&
DMA_DCHPRI7_CHPRI_MASK
)

	)

5169 
	#DMA_DCHPRI7_GRPPRI_MASK
 0x30u

	)

5170 
	#DMA_DCHPRI7_GRPPRI_SHIFT
 4

	)

5171 
	#DMA_DCHPRI7_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI7_GRPPRI_SHIFT
))&
DMA_DCHPRI7_GRPPRI_MASK
)

	)

5172 
	#DMA_DCHPRI7_DPA_MASK
 0x40u

	)

5173 
	#DMA_DCHPRI7_DPA_SHIFT
 6

	)

5174 
	#DMA_DCHPRI7_ECP_MASK
 0x80u

	)

5175 
	#DMA_DCHPRI7_ECP_SHIFT
 7

	)

5177 
	#DMA_DCHPRI6_CHPRI_MASK
 0xFu

	)

5178 
	#DMA_DCHPRI6_CHPRI_SHIFT
 0

	)

5179 
	#DMA_DCHPRI6_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI6_CHPRI_SHIFT
))&
DMA_DCHPRI6_CHPRI_MASK
)

	)

5180 
	#DMA_DCHPRI6_GRPPRI_MASK
 0x30u

	)

5181 
	#DMA_DCHPRI6_GRPPRI_SHIFT
 4

	)

5182 
	#DMA_DCHPRI6_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI6_GRPPRI_SHIFT
))&
DMA_DCHPRI6_GRPPRI_MASK
)

	)

5183 
	#DMA_DCHPRI6_DPA_MASK
 0x40u

	)

5184 
	#DMA_DCHPRI6_DPA_SHIFT
 6

	)

5185 
	#DMA_DCHPRI6_ECP_MASK
 0x80u

	)

5186 
	#DMA_DCHPRI6_ECP_SHIFT
 7

	)

5188 
	#DMA_DCHPRI5_CHPRI_MASK
 0xFu

	)

5189 
	#DMA_DCHPRI5_CHPRI_SHIFT
 0

	)

5190 
	#DMA_DCHPRI5_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI5_CHPRI_SHIFT
))&
DMA_DCHPRI5_CHPRI_MASK
)

	)

5191 
	#DMA_DCHPRI5_GRPPRI_MASK
 0x30u

	)

5192 
	#DMA_DCHPRI5_GRPPRI_SHIFT
 4

	)

5193 
	#DMA_DCHPRI5_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI5_GRPPRI_SHIFT
))&
DMA_DCHPRI5_GRPPRI_MASK
)

	)

5194 
	#DMA_DCHPRI5_DPA_MASK
 0x40u

	)

5195 
	#DMA_DCHPRI5_DPA_SHIFT
 6

	)

5196 
	#DMA_DCHPRI5_ECP_MASK
 0x80u

	)

5197 
	#DMA_DCHPRI5_ECP_SHIFT
 7

	)

5199 
	#DMA_DCHPRI4_CHPRI_MASK
 0xFu

	)

5200 
	#DMA_DCHPRI4_CHPRI_SHIFT
 0

	)

5201 
	#DMA_DCHPRI4_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI4_CHPRI_SHIFT
))&
DMA_DCHPRI4_CHPRI_MASK
)

	)

5202 
	#DMA_DCHPRI4_GRPPRI_MASK
 0x30u

	)

5203 
	#DMA_DCHPRI4_GRPPRI_SHIFT
 4

	)

5204 
	#DMA_DCHPRI4_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI4_GRPPRI_SHIFT
))&
DMA_DCHPRI4_GRPPRI_MASK
)

	)

5205 
	#DMA_DCHPRI4_DPA_MASK
 0x40u

	)

5206 
	#DMA_DCHPRI4_DPA_SHIFT
 6

	)

5207 
	#DMA_DCHPRI4_ECP_MASK
 0x80u

	)

5208 
	#DMA_DCHPRI4_ECP_SHIFT
 7

	)

5210 
	#DMA_DCHPRI11_CHPRI_MASK
 0xFu

	)

5211 
	#DMA_DCHPRI11_CHPRI_SHIFT
 0

	)

5212 
	#DMA_DCHPRI11_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI11_CHPRI_SHIFT
))&
DMA_DCHPRI11_CHPRI_MASK
)

	)

5213 
	#DMA_DCHPRI11_GRPPRI_MASK
 0x30u

	)

5214 
	#DMA_DCHPRI11_GRPPRI_SHIFT
 4

	)

5215 
	#DMA_DCHPRI11_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI11_GRPPRI_SHIFT
))&
DMA_DCHPRI11_GRPPRI_MASK
)

	)

5216 
	#DMA_DCHPRI11_DPA_MASK
 0x40u

	)

5217 
	#DMA_DCHPRI11_DPA_SHIFT
 6

	)

5218 
	#DMA_DCHPRI11_ECP_MASK
 0x80u

	)

5219 
	#DMA_DCHPRI11_ECP_SHIFT
 7

	)

5221 
	#DMA_DCHPRI10_CHPRI_MASK
 0xFu

	)

5222 
	#DMA_DCHPRI10_CHPRI_SHIFT
 0

	)

5223 
	#DMA_DCHPRI10_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI10_CHPRI_SHIFT
))&
DMA_DCHPRI10_CHPRI_MASK
)

	)

5224 
	#DMA_DCHPRI10_GRPPRI_MASK
 0x30u

	)

5225 
	#DMA_DCHPRI10_GRPPRI_SHIFT
 4

	)

5226 
	#DMA_DCHPRI10_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI10_GRPPRI_SHIFT
))&
DMA_DCHPRI10_GRPPRI_MASK
)

	)

5227 
	#DMA_DCHPRI10_DPA_MASK
 0x40u

	)

5228 
	#DMA_DCHPRI10_DPA_SHIFT
 6

	)

5229 
	#DMA_DCHPRI10_ECP_MASK
 0x80u

	)

5230 
	#DMA_DCHPRI10_ECP_SHIFT
 7

	)

5232 
	#DMA_DCHPRI9_CHPRI_MASK
 0xFu

	)

5233 
	#DMA_DCHPRI9_CHPRI_SHIFT
 0

	)

5234 
	#DMA_DCHPRI9_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI9_CHPRI_SHIFT
))&
DMA_DCHPRI9_CHPRI_MASK
)

	)

5235 
	#DMA_DCHPRI9_GRPPRI_MASK
 0x30u

	)

5236 
	#DMA_DCHPRI9_GRPPRI_SHIFT
 4

	)

5237 
	#DMA_DCHPRI9_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI9_GRPPRI_SHIFT
))&
DMA_DCHPRI9_GRPPRI_MASK
)

	)

5238 
	#DMA_DCHPRI9_DPA_MASK
 0x40u

	)

5239 
	#DMA_DCHPRI9_DPA_SHIFT
 6

	)

5240 
	#DMA_DCHPRI9_ECP_MASK
 0x80u

	)

5241 
	#DMA_DCHPRI9_ECP_SHIFT
 7

	)

5243 
	#DMA_DCHPRI8_CHPRI_MASK
 0xFu

	)

5244 
	#DMA_DCHPRI8_CHPRI_SHIFT
 0

	)

5245 
	#DMA_DCHPRI8_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI8_CHPRI_SHIFT
))&
DMA_DCHPRI8_CHPRI_MASK
)

	)

5246 
	#DMA_DCHPRI8_GRPPRI_MASK
 0x30u

	)

5247 
	#DMA_DCHPRI8_GRPPRI_SHIFT
 4

	)

5248 
	#DMA_DCHPRI8_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI8_GRPPRI_SHIFT
))&
DMA_DCHPRI8_GRPPRI_MASK
)

	)

5249 
	#DMA_DCHPRI8_DPA_MASK
 0x40u

	)

5250 
	#DMA_DCHPRI8_DPA_SHIFT
 6

	)

5251 
	#DMA_DCHPRI8_ECP_MASK
 0x80u

	)

5252 
	#DMA_DCHPRI8_ECP_SHIFT
 7

	)

5254 
	#DMA_DCHPRI15_CHPRI_MASK
 0xFu

	)

5255 
	#DMA_DCHPRI15_CHPRI_SHIFT
 0

	)

5256 
	#DMA_DCHPRI15_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI15_CHPRI_SHIFT
))&
DMA_DCHPRI15_CHPRI_MASK
)

	)

5257 
	#DMA_DCHPRI15_GRPPRI_MASK
 0x30u

	)

5258 
	#DMA_DCHPRI15_GRPPRI_SHIFT
 4

	)

5259 
	#DMA_DCHPRI15_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI15_GRPPRI_SHIFT
))&
DMA_DCHPRI15_GRPPRI_MASK
)

	)

5260 
	#DMA_DCHPRI15_DPA_MASK
 0x40u

	)

5261 
	#DMA_DCHPRI15_DPA_SHIFT
 6

	)

5262 
	#DMA_DCHPRI15_ECP_MASK
 0x80u

	)

5263 
	#DMA_DCHPRI15_ECP_SHIFT
 7

	)

5265 
	#DMA_DCHPRI14_CHPRI_MASK
 0xFu

	)

5266 
	#DMA_DCHPRI14_CHPRI_SHIFT
 0

	)

5267 
	#DMA_DCHPRI14_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI14_CHPRI_SHIFT
))&
DMA_DCHPRI14_CHPRI_MASK
)

	)

5268 
	#DMA_DCHPRI14_GRPPRI_MASK
 0x30u

	)

5269 
	#DMA_DCHPRI14_GRPPRI_SHIFT
 4

	)

5270 
	#DMA_DCHPRI14_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI14_GRPPRI_SHIFT
))&
DMA_DCHPRI14_GRPPRI_MASK
)

	)

5271 
	#DMA_DCHPRI14_DPA_MASK
 0x40u

	)

5272 
	#DMA_DCHPRI14_DPA_SHIFT
 6

	)

5273 
	#DMA_DCHPRI14_ECP_MASK
 0x80u

	)

5274 
	#DMA_DCHPRI14_ECP_SHIFT
 7

	)

5276 
	#DMA_DCHPRI13_CHPRI_MASK
 0xFu

	)

5277 
	#DMA_DCHPRI13_CHPRI_SHIFT
 0

	)

5278 
	#DMA_DCHPRI13_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI13_CHPRI_SHIFT
))&
DMA_DCHPRI13_CHPRI_MASK
)

	)

5279 
	#DMA_DCHPRI13_GRPPRI_MASK
 0x30u

	)

5280 
	#DMA_DCHPRI13_GRPPRI_SHIFT
 4

	)

5281 
	#DMA_DCHPRI13_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI13_GRPPRI_SHIFT
))&
DMA_DCHPRI13_GRPPRI_MASK
)

	)

5282 
	#DMA_DCHPRI13_DPA_MASK
 0x40u

	)

5283 
	#DMA_DCHPRI13_DPA_SHIFT
 6

	)

5284 
	#DMA_DCHPRI13_ECP_MASK
 0x80u

	)

5285 
	#DMA_DCHPRI13_ECP_SHIFT
 7

	)

5287 
	#DMA_DCHPRI12_CHPRI_MASK
 0xFu

	)

5288 
	#DMA_DCHPRI12_CHPRI_SHIFT
 0

	)

5289 
	#DMA_DCHPRI12_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI12_CHPRI_SHIFT
))&
DMA_DCHPRI12_CHPRI_MASK
)

	)

5290 
	#DMA_DCHPRI12_GRPPRI_MASK
 0x30u

	)

5291 
	#DMA_DCHPRI12_GRPPRI_SHIFT
 4

	)

5292 
	#DMA_DCHPRI12_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI12_GRPPRI_SHIFT
))&
DMA_DCHPRI12_GRPPRI_MASK
)

	)

5293 
	#DMA_DCHPRI12_DPA_MASK
 0x40u

	)

5294 
	#DMA_DCHPRI12_DPA_SHIFT
 6

	)

5295 
	#DMA_DCHPRI12_ECP_MASK
 0x80u

	)

5296 
	#DMA_DCHPRI12_ECP_SHIFT
 7

	)

5298 
	#DMA_DCHPRI19_CHPRI_MASK
 0xFu

	)

5299 
	#DMA_DCHPRI19_CHPRI_SHIFT
 0

	)

5300 
	#DMA_DCHPRI19_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI19_CHPRI_SHIFT
))&
DMA_DCHPRI19_CHPRI_MASK
)

	)

5301 
	#DMA_DCHPRI19_GRPPRI_MASK
 0x30u

	)

5302 
	#DMA_DCHPRI19_GRPPRI_SHIFT
 4

	)

5303 
	#DMA_DCHPRI19_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI19_GRPPRI_SHIFT
))&
DMA_DCHPRI19_GRPPRI_MASK
)

	)

5304 
	#DMA_DCHPRI19_DPA_MASK
 0x40u

	)

5305 
	#DMA_DCHPRI19_DPA_SHIFT
 6

	)

5306 
	#DMA_DCHPRI19_ECP_MASK
 0x80u

	)

5307 
	#DMA_DCHPRI19_ECP_SHIFT
 7

	)

5309 
	#DMA_DCHPRI18_CHPRI_MASK
 0xFu

	)

5310 
	#DMA_DCHPRI18_CHPRI_SHIFT
 0

	)

5311 
	#DMA_DCHPRI18_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI18_CHPRI_SHIFT
))&
DMA_DCHPRI18_CHPRI_MASK
)

	)

5312 
	#DMA_DCHPRI18_GRPPRI_MASK
 0x30u

	)

5313 
	#DMA_DCHPRI18_GRPPRI_SHIFT
 4

	)

5314 
	#DMA_DCHPRI18_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI18_GRPPRI_SHIFT
))&
DMA_DCHPRI18_GRPPRI_MASK
)

	)

5315 
	#DMA_DCHPRI18_DPA_MASK
 0x40u

	)

5316 
	#DMA_DCHPRI18_DPA_SHIFT
 6

	)

5317 
	#DMA_DCHPRI18_ECP_MASK
 0x80u

	)

5318 
	#DMA_DCHPRI18_ECP_SHIFT
 7

	)

5320 
	#DMA_DCHPRI17_CHPRI_MASK
 0xFu

	)

5321 
	#DMA_DCHPRI17_CHPRI_SHIFT
 0

	)

5322 
	#DMA_DCHPRI17_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI17_CHPRI_SHIFT
))&
DMA_DCHPRI17_CHPRI_MASK
)

	)

5323 
	#DMA_DCHPRI17_GRPPRI_MASK
 0x30u

	)

5324 
	#DMA_DCHPRI17_GRPPRI_SHIFT
 4

	)

5325 
	#DMA_DCHPRI17_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI17_GRPPRI_SHIFT
))&
DMA_DCHPRI17_GRPPRI_MASK
)

	)

5326 
	#DMA_DCHPRI17_DPA_MASK
 0x40u

	)

5327 
	#DMA_DCHPRI17_DPA_SHIFT
 6

	)

5328 
	#DMA_DCHPRI17_ECP_MASK
 0x80u

	)

5329 
	#DMA_DCHPRI17_ECP_SHIFT
 7

	)

5331 
	#DMA_DCHPRI16_CHPRI_MASK
 0xFu

	)

5332 
	#DMA_DCHPRI16_CHPRI_SHIFT
 0

	)

5333 
	#DMA_DCHPRI16_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI16_CHPRI_SHIFT
))&
DMA_DCHPRI16_CHPRI_MASK
)

	)

5334 
	#DMA_DCHPRI16_GRPPRI_MASK
 0x30u

	)

5335 
	#DMA_DCHPRI16_GRPPRI_SHIFT
 4

	)

5336 
	#DMA_DCHPRI16_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI16_GRPPRI_SHIFT
))&
DMA_DCHPRI16_GRPPRI_MASK
)

	)

5337 
	#DMA_DCHPRI16_DPA_MASK
 0x40u

	)

5338 
	#DMA_DCHPRI16_DPA_SHIFT
 6

	)

5339 
	#DMA_DCHPRI16_ECP_MASK
 0x80u

	)

5340 
	#DMA_DCHPRI16_ECP_SHIFT
 7

	)

5342 
	#DMA_DCHPRI23_CHPRI_MASK
 0xFu

	)

5343 
	#DMA_DCHPRI23_CHPRI_SHIFT
 0

	)

5344 
	#DMA_DCHPRI23_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI23_CHPRI_SHIFT
))&
DMA_DCHPRI23_CHPRI_MASK
)

	)

5345 
	#DMA_DCHPRI23_GRPPRI_MASK
 0x30u

	)

5346 
	#DMA_DCHPRI23_GRPPRI_SHIFT
 4

	)

5347 
	#DMA_DCHPRI23_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI23_GRPPRI_SHIFT
))&
DMA_DCHPRI23_GRPPRI_MASK
)

	)

5348 
	#DMA_DCHPRI23_DPA_MASK
 0x40u

	)

5349 
	#DMA_DCHPRI23_DPA_SHIFT
 6

	)

5350 
	#DMA_DCHPRI23_ECP_MASK
 0x80u

	)

5351 
	#DMA_DCHPRI23_ECP_SHIFT
 7

	)

5353 
	#DMA_DCHPRI22_CHPRI_MASK
 0xFu

	)

5354 
	#DMA_DCHPRI22_CHPRI_SHIFT
 0

	)

5355 
	#DMA_DCHPRI22_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI22_CHPRI_SHIFT
))&
DMA_DCHPRI22_CHPRI_MASK
)

	)

5356 
	#DMA_DCHPRI22_GRPPRI_MASK
 0x30u

	)

5357 
	#DMA_DCHPRI22_GRPPRI_SHIFT
 4

	)

5358 
	#DMA_DCHPRI22_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI22_GRPPRI_SHIFT
))&
DMA_DCHPRI22_GRPPRI_MASK
)

	)

5359 
	#DMA_DCHPRI22_DPA_MASK
 0x40u

	)

5360 
	#DMA_DCHPRI22_DPA_SHIFT
 6

	)

5361 
	#DMA_DCHPRI22_ECP_MASK
 0x80u

	)

5362 
	#DMA_DCHPRI22_ECP_SHIFT
 7

	)

5364 
	#DMA_DCHPRI21_CHPRI_MASK
 0xFu

	)

5365 
	#DMA_DCHPRI21_CHPRI_SHIFT
 0

	)

5366 
	#DMA_DCHPRI21_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI21_CHPRI_SHIFT
))&
DMA_DCHPRI21_CHPRI_MASK
)

	)

5367 
	#DMA_DCHPRI21_GRPPRI_MASK
 0x30u

	)

5368 
	#DMA_DCHPRI21_GRPPRI_SHIFT
 4

	)

5369 
	#DMA_DCHPRI21_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI21_GRPPRI_SHIFT
))&
DMA_DCHPRI21_GRPPRI_MASK
)

	)

5370 
	#DMA_DCHPRI21_DPA_MASK
 0x40u

	)

5371 
	#DMA_DCHPRI21_DPA_SHIFT
 6

	)

5372 
	#DMA_DCHPRI21_ECP_MASK
 0x80u

	)

5373 
	#DMA_DCHPRI21_ECP_SHIFT
 7

	)

5375 
	#DMA_DCHPRI20_CHPRI_MASK
 0xFu

	)

5376 
	#DMA_DCHPRI20_CHPRI_SHIFT
 0

	)

5377 
	#DMA_DCHPRI20_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI20_CHPRI_SHIFT
))&
DMA_DCHPRI20_CHPRI_MASK
)

	)

5378 
	#DMA_DCHPRI20_GRPPRI_MASK
 0x30u

	)

5379 
	#DMA_DCHPRI20_GRPPRI_SHIFT
 4

	)

5380 
	#DMA_DCHPRI20_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI20_GRPPRI_SHIFT
))&
DMA_DCHPRI20_GRPPRI_MASK
)

	)

5381 
	#DMA_DCHPRI20_DPA_MASK
 0x40u

	)

5382 
	#DMA_DCHPRI20_DPA_SHIFT
 6

	)

5383 
	#DMA_DCHPRI20_ECP_MASK
 0x80u

	)

5384 
	#DMA_DCHPRI20_ECP_SHIFT
 7

	)

5386 
	#DMA_DCHPRI27_CHPRI_MASK
 0xFu

	)

5387 
	#DMA_DCHPRI27_CHPRI_SHIFT
 0

	)

5388 
	#DMA_DCHPRI27_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI27_CHPRI_SHIFT
))&
DMA_DCHPRI27_CHPRI_MASK
)

	)

5389 
	#DMA_DCHPRI27_GRPPRI_MASK
 0x30u

	)

5390 
	#DMA_DCHPRI27_GRPPRI_SHIFT
 4

	)

5391 
	#DMA_DCHPRI27_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI27_GRPPRI_SHIFT
))&
DMA_DCHPRI27_GRPPRI_MASK
)

	)

5392 
	#DMA_DCHPRI27_DPA_MASK
 0x40u

	)

5393 
	#DMA_DCHPRI27_DPA_SHIFT
 6

	)

5394 
	#DMA_DCHPRI27_ECP_MASK
 0x80u

	)

5395 
	#DMA_DCHPRI27_ECP_SHIFT
 7

	)

5397 
	#DMA_DCHPRI26_CHPRI_MASK
 0xFu

	)

5398 
	#DMA_DCHPRI26_CHPRI_SHIFT
 0

	)

5399 
	#DMA_DCHPRI26_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI26_CHPRI_SHIFT
))&
DMA_DCHPRI26_CHPRI_MASK
)

	)

5400 
	#DMA_DCHPRI26_GRPPRI_MASK
 0x30u

	)

5401 
	#DMA_DCHPRI26_GRPPRI_SHIFT
 4

	)

5402 
	#DMA_DCHPRI26_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI26_GRPPRI_SHIFT
))&
DMA_DCHPRI26_GRPPRI_MASK
)

	)

5403 
	#DMA_DCHPRI26_DPA_MASK
 0x40u

	)

5404 
	#DMA_DCHPRI26_DPA_SHIFT
 6

	)

5405 
	#DMA_DCHPRI26_ECP_MASK
 0x80u

	)

5406 
	#DMA_DCHPRI26_ECP_SHIFT
 7

	)

5408 
	#DMA_DCHPRI25_CHPRI_MASK
 0xFu

	)

5409 
	#DMA_DCHPRI25_CHPRI_SHIFT
 0

	)

5410 
	#DMA_DCHPRI25_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI25_CHPRI_SHIFT
))&
DMA_DCHPRI25_CHPRI_MASK
)

	)

5411 
	#DMA_DCHPRI25_GRPPRI_MASK
 0x30u

	)

5412 
	#DMA_DCHPRI25_GRPPRI_SHIFT
 4

	)

5413 
	#DMA_DCHPRI25_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI25_GRPPRI_SHIFT
))&
DMA_DCHPRI25_GRPPRI_MASK
)

	)

5414 
	#DMA_DCHPRI25_DPA_MASK
 0x40u

	)

5415 
	#DMA_DCHPRI25_DPA_SHIFT
 6

	)

5416 
	#DMA_DCHPRI25_ECP_MASK
 0x80u

	)

5417 
	#DMA_DCHPRI25_ECP_SHIFT
 7

	)

5419 
	#DMA_DCHPRI24_CHPRI_MASK
 0xFu

	)

5420 
	#DMA_DCHPRI24_CHPRI_SHIFT
 0

	)

5421 
	#DMA_DCHPRI24_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI24_CHPRI_SHIFT
))&
DMA_DCHPRI24_CHPRI_MASK
)

	)

5422 
	#DMA_DCHPRI24_GRPPRI_MASK
 0x30u

	)

5423 
	#DMA_DCHPRI24_GRPPRI_SHIFT
 4

	)

5424 
	#DMA_DCHPRI24_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI24_GRPPRI_SHIFT
))&
DMA_DCHPRI24_GRPPRI_MASK
)

	)

5425 
	#DMA_DCHPRI24_DPA_MASK
 0x40u

	)

5426 
	#DMA_DCHPRI24_DPA_SHIFT
 6

	)

5427 
	#DMA_DCHPRI24_ECP_MASK
 0x80u

	)

5428 
	#DMA_DCHPRI24_ECP_SHIFT
 7

	)

5430 
	#DMA_DCHPRI31_CHPRI_MASK
 0xFu

	)

5431 
	#DMA_DCHPRI31_CHPRI_SHIFT
 0

	)

5432 
	#DMA_DCHPRI31_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI31_CHPRI_SHIFT
))&
DMA_DCHPRI31_CHPRI_MASK
)

	)

5433 
	#DMA_DCHPRI31_GRPPRI_MASK
 0x30u

	)

5434 
	#DMA_DCHPRI31_GRPPRI_SHIFT
 4

	)

5435 
	#DMA_DCHPRI31_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI31_GRPPRI_SHIFT
))&
DMA_DCHPRI31_GRPPRI_MASK
)

	)

5436 
	#DMA_DCHPRI31_DPA_MASK
 0x40u

	)

5437 
	#DMA_DCHPRI31_DPA_SHIFT
 6

	)

5438 
	#DMA_DCHPRI31_ECP_MASK
 0x80u

	)

5439 
	#DMA_DCHPRI31_ECP_SHIFT
 7

	)

5441 
	#DMA_DCHPRI30_CHPRI_MASK
 0xFu

	)

5442 
	#DMA_DCHPRI30_CHPRI_SHIFT
 0

	)

5443 
	#DMA_DCHPRI30_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI30_CHPRI_SHIFT
))&
DMA_DCHPRI30_CHPRI_MASK
)

	)

5444 
	#DMA_DCHPRI30_GRPPRI_MASK
 0x30u

	)

5445 
	#DMA_DCHPRI30_GRPPRI_SHIFT
 4

	)

5446 
	#DMA_DCHPRI30_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI30_GRPPRI_SHIFT
))&
DMA_DCHPRI30_GRPPRI_MASK
)

	)

5447 
	#DMA_DCHPRI30_DPA_MASK
 0x40u

	)

5448 
	#DMA_DCHPRI30_DPA_SHIFT
 6

	)

5449 
	#DMA_DCHPRI30_ECP_MASK
 0x80u

	)

5450 
	#DMA_DCHPRI30_ECP_SHIFT
 7

	)

5452 
	#DMA_DCHPRI29_CHPRI_MASK
 0xFu

	)

5453 
	#DMA_DCHPRI29_CHPRI_SHIFT
 0

	)

5454 
	#DMA_DCHPRI29_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI29_CHPRI_SHIFT
))&
DMA_DCHPRI29_CHPRI_MASK
)

	)

5455 
	#DMA_DCHPRI29_GRPPRI_MASK
 0x30u

	)

5456 
	#DMA_DCHPRI29_GRPPRI_SHIFT
 4

	)

5457 
	#DMA_DCHPRI29_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI29_GRPPRI_SHIFT
))&
DMA_DCHPRI29_GRPPRI_MASK
)

	)

5458 
	#DMA_DCHPRI29_DPA_MASK
 0x40u

	)

5459 
	#DMA_DCHPRI29_DPA_SHIFT
 6

	)

5460 
	#DMA_DCHPRI29_ECP_MASK
 0x80u

	)

5461 
	#DMA_DCHPRI29_ECP_SHIFT
 7

	)

5463 
	#DMA_DCHPRI28_CHPRI_MASK
 0xFu

	)

5464 
	#DMA_DCHPRI28_CHPRI_SHIFT
 0

	)

5465 
	#DMA_DCHPRI28_CHPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI28_CHPRI_SHIFT
))&
DMA_DCHPRI28_CHPRI_MASK
)

	)

5466 
	#DMA_DCHPRI28_GRPPRI_MASK
 0x30u

	)

5467 
	#DMA_DCHPRI28_GRPPRI_SHIFT
 4

	)

5468 
	#DMA_DCHPRI28_GRPPRI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMA_DCHPRI28_GRPPRI_SHIFT
))&
DMA_DCHPRI28_GRPPRI_MASK
)

	)

5469 
	#DMA_DCHPRI28_DPA_MASK
 0x40u

	)

5470 
	#DMA_DCHPRI28_DPA_SHIFT
 6

	)

5471 
	#DMA_DCHPRI28_ECP_MASK
 0x80u

	)

5472 
	#DMA_DCHPRI28_ECP_SHIFT
 7

	)

5474 
	#DMA_SADDR_SADDR_MASK
 0xFFFFFFFFu

	)

5475 
	#DMA_SADDR_SADDR_SHIFT
 0

	)

5476 
	#DMA_SADDR_SADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_SADDR_SADDR_SHIFT
))&
DMA_SADDR_SADDR_MASK
)

	)

5478 
	#DMA_SOFF_SOFF_MASK
 0xFFFFu

	)

5479 
	#DMA_SOFF_SOFF_SHIFT
 0

	)

5480 
	#DMA_SOFF_SOFF
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_SOFF_SOFF_SHIFT
))&
DMA_SOFF_SOFF_MASK
)

	)

5482 
	#DMA_ATTR_DSIZE_MASK
 0x7u

	)

5483 
	#DMA_ATTR_DSIZE_SHIFT
 0

	)

5484 
	#DMA_ATTR_DSIZE
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_DSIZE_SHIFT
))&
DMA_ATTR_DSIZE_MASK
)

	)

5485 
	#DMA_ATTR_DMOD_MASK
 0xF8u

	)

5486 
	#DMA_ATTR_DMOD_SHIFT
 3

	)

5487 
	#DMA_ATTR_DMOD
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_DMOD_SHIFT
))&
DMA_ATTR_DMOD_MASK
)

	)

5488 
	#DMA_ATTR_SSIZE_MASK
 0x700u

	)

5489 
	#DMA_ATTR_SSIZE_SHIFT
 8

	)

5490 
	#DMA_ATTR_SSIZE
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_SSIZE_SHIFT
))&
DMA_ATTR_SSIZE_MASK
)

	)

5491 
	#DMA_ATTR_SMOD_MASK
 0xF800u

	)

5492 
	#DMA_ATTR_SMOD_SHIFT
 11

	)

5493 
	#DMA_ATTR_SMOD
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_ATTR_SMOD_SHIFT
))&
DMA_ATTR_SMOD_MASK
)

	)

5495 
	#DMA_NBYTES_MLNO_NBYTES_MASK
 0xFFFFFFFFu

	)

5496 
	#DMA_NBYTES_MLNO_NBYTES_SHIFT
 0

	)

5497 
	#DMA_NBYTES_MLNO_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLNO_NBYTES_SHIFT
))&
DMA_NBYTES_MLNO_NBYTES_MASK
)

	)

5499 
	#DMA_NBYTES_MLOFFNO_NBYTES_MASK
 0x3FFFFFFFu

	)

5500 
	#DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
 0

	)

5501 
	#DMA_NBYTES_MLOFFNO_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
))&
DMA_NBYTES_MLOFFNO_NBYTES_MASK
)

	)

5502 
	#DMA_NBYTES_MLOFFNO_DMLOE_MASK
 0x40000000u

	)

5503 
	#DMA_NBYTES_MLOFFNO_DMLOE_SHIFT
 30

	)

5504 
	#DMA_NBYTES_MLOFFNO_SMLOE_MASK
 0x80000000u

	)

5505 
	#DMA_NBYTES_MLOFFNO_SMLOE_SHIFT
 31

	)

5507 
	#DMA_NBYTES_MLOFFYES_NBYTES_MASK
 0x3FFu

	)

5508 
	#DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
 0

	)

5509 
	#DMA_NBYTES_MLOFFYES_NBYTES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
))&
DMA_NBYTES_MLOFFYES_NBYTES_MASK
)

	)

5510 
	#DMA_NBYTES_MLOFFYES_MLOFF_MASK
 0x3FFFFC00u

	)

5511 
	#DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
 10

	)

5512 
	#DMA_NBYTES_MLOFFYES_MLOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
))&
DMA_NBYTES_MLOFFYES_MLOFF_MASK
)

	)

5513 
	#DMA_NBYTES_MLOFFYES_DMLOE_MASK
 0x40000000u

	)

5514 
	#DMA_NBYTES_MLOFFYES_DMLOE_SHIFT
 30

	)

5515 
	#DMA_NBYTES_MLOFFYES_SMLOE_MASK
 0x80000000u

	)

5516 
	#DMA_NBYTES_MLOFFYES_SMLOE_SHIFT
 31

	)

5518 
	#DMA_SLAST_SLAST_MASK
 0xFFFFFFFFu

	)

5519 
	#DMA_SLAST_SLAST_SHIFT
 0

	)

5520 
	#DMA_SLAST_SLAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_SLAST_SLAST_SHIFT
))&
DMA_SLAST_SLAST_MASK
)

	)

5522 
	#DMA_DADDR_DADDR_MASK
 0xFFFFFFFFu

	)

5523 
	#DMA_DADDR_DADDR_SHIFT
 0

	)

5524 
	#DMA_DADDR_DADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_DADDR_DADDR_SHIFT
))&
DMA_DADDR_DADDR_MASK
)

	)

5526 
	#DMA_DOFF_DOFF_MASK
 0xFFFFu

	)

5527 
	#DMA_DOFF_DOFF_SHIFT
 0

	)

5528 
	#DMA_DOFF_DOFF
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_DOFF_DOFF_SHIFT
))&
DMA_DOFF_DOFF_MASK
)

	)

5530 
	#DMA_CITER_ELINKNO_CITER_MASK
 0x7FFFu

	)

5531 
	#DMA_CITER_ELINKNO_CITER_SHIFT
 0

	)

5532 
	#DMA_CITER_ELINKNO_CITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKNO_CITER_SHIFT
))&
DMA_CITER_ELINKNO_CITER_MASK
)

	)

5533 
	#DMA_CITER_ELINKNO_ELINK_MASK
 0x8000u

	)

5534 
	#DMA_CITER_ELINKNO_ELINK_SHIFT
 15

	)

5536 
	#DMA_CITER_ELINKYES_CITER_MASK
 0x1FFu

	)

5537 
	#DMA_CITER_ELINKYES_CITER_SHIFT
 0

	)

5538 
	#DMA_CITER_ELINKYES_CITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKYES_CITER_SHIFT
))&
DMA_CITER_ELINKYES_CITER_MASK
)

	)

5539 
	#DMA_CITER_ELINKYES_LINKCH_MASK
 0x3E00u

	)

5540 
	#DMA_CITER_ELINKYES_LINKCH_SHIFT
 9

	)

5541 
	#DMA_CITER_ELINKYES_LINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CITER_ELINKYES_LINKCH_SHIFT
))&
DMA_CITER_ELINKYES_LINKCH_MASK
)

	)

5542 
	#DMA_CITER_ELINKYES_ELINK_MASK
 0x8000u

	)

5543 
	#DMA_CITER_ELINKYES_ELINK_SHIFT
 15

	)

5545 
	#DMA_DLAST_SGA_DLASTSGA_MASK
 0xFFFFFFFFu

	)

5546 
	#DMA_DLAST_SGA_DLASTSGA_SHIFT
 0

	)

5547 
	#DMA_DLAST_SGA_DLASTSGA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
DMA_DLAST_SGA_DLASTSGA_SHIFT
))&
DMA_DLAST_SGA_DLASTSGA_MASK
)

	)

5549 
	#DMA_CSR_START_MASK
 0x1u

	)

5550 
	#DMA_CSR_START_SHIFT
 0

	)

5551 
	#DMA_CSR_INTMAJOR_MASK
 0x2u

	)

5552 
	#DMA_CSR_INTMAJOR_SHIFT
 1

	)

5553 
	#DMA_CSR_INTHALF_MASK
 0x4u

	)

5554 
	#DMA_CSR_INTHALF_SHIFT
 2

	)

5555 
	#DMA_CSR_DREQ_MASK
 0x8u

	)

5556 
	#DMA_CSR_DREQ_SHIFT
 3

	)

5557 
	#DMA_CSR_ESG_MASK
 0x10u

	)

5558 
	#DMA_CSR_ESG_SHIFT
 4

	)

5559 
	#DMA_CSR_MAJORELINK_MASK
 0x20u

	)

5560 
	#DMA_CSR_MAJORELINK_SHIFT
 5

	)

5561 
	#DMA_CSR_ACTIVE_MASK
 0x40u

	)

5562 
	#DMA_CSR_ACTIVE_SHIFT
 6

	)

5563 
	#DMA_CSR_DONE_MASK
 0x80u

	)

5564 
	#DMA_CSR_DONE_SHIFT
 7

	)

5565 
	#DMA_CSR_MAJORLINKCH_MASK
 0x1F00u

	)

5566 
	#DMA_CSR_MAJORLINKCH_SHIFT
 8

	)

5567 
	#DMA_CSR_MAJORLINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CSR_MAJORLINKCH_SHIFT
))&
DMA_CSR_MAJORLINKCH_MASK
)

	)

5568 
	#DMA_CSR_BWC_MASK
 0xC000u

	)

5569 
	#DMA_CSR_BWC_SHIFT
 14

	)

5570 
	#DMA_CSR_BWC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_CSR_BWC_SHIFT
))&
DMA_CSR_BWC_MASK
)

	)

5572 
	#DMA_BITER_ELINKNO_BITER_MASK
 0x7FFFu

	)

5573 
	#DMA_BITER_ELINKNO_BITER_SHIFT
 0

	)

5574 
	#DMA_BITER_ELINKNO_BITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKNO_BITER_SHIFT
))&
DMA_BITER_ELINKNO_BITER_MASK
)

	)

5575 
	#DMA_BITER_ELINKNO_ELINK_MASK
 0x8000u

	)

5576 
	#DMA_BITER_ELINKNO_ELINK_SHIFT
 15

	)

5578 
	#DMA_BITER_ELINKYES_BITER_MASK
 0x1FFu

	)

5579 
	#DMA_BITER_ELINKYES_BITER_SHIFT
 0

	)

5580 
	#DMA_BITER_ELINKYES_BITER
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKYES_BITER_SHIFT
))&
DMA_BITER_ELINKYES_BITER_MASK
)

	)

5581 
	#DMA_BITER_ELINKYES_LINKCH_MASK
 0x3E00u

	)

5582 
	#DMA_BITER_ELINKYES_LINKCH_SHIFT
 9

	)

5583 
	#DMA_BITER_ELINKYES_LINKCH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
DMA_BITER_ELINKYES_LINKCH_SHIFT
))&
DMA_BITER_ELINKYES_LINKCH_MASK
)

	)

5584 
	#DMA_BITER_ELINKYES_ELINK_MASK
 0x8000u

	)

5585 
	#DMA_BITER_ELINKYES_ELINK_SHIFT
 15

	)

5594 
	#DMA_BASE_PTR
 ((
DMA_MemM­PŒ
)0x40008000u)

	)

5596 
	#DMA_BASE_PTRS
 { 
DMA_BASE_PTR
 }

	)

5610 
	#DMA_CR
 
	`DMA_CR_REG
(
DMA_BASE_PTR
)

	)

5611 
	#DMA_ES
 
	`DMA_ES_REG
(
DMA_BASE_PTR
)

	)

5612 
	#DMA_ERQ
 
	`DMA_ERQ_REG
(
DMA_BASE_PTR
)

	)

5613 
	#DMA_EEI
 
	`DMA_EEI_REG
(
DMA_BASE_PTR
)

	)

5614 
	#DMA_CEEI
 
	`DMA_CEEI_REG
(
DMA_BASE_PTR
)

	)

5615 
	#DMA_SEEI
 
	`DMA_SEEI_REG
(
DMA_BASE_PTR
)

	)

5616 
	#DMA_CERQ
 
	`DMA_CERQ_REG
(
DMA_BASE_PTR
)

	)

5617 
	#DMA_SERQ
 
	`DMA_SERQ_REG
(
DMA_BASE_PTR
)

	)

5618 
	#DMA_CDNE
 
	`DMA_CDNE_REG
(
DMA_BASE_PTR
)

	)

5619 
	#DMA_SSRT
 
	`DMA_SSRT_REG
(
DMA_BASE_PTR
)

	)

5620 
	#DMA_CERR
 
	`DMA_CERR_REG
(
DMA_BASE_PTR
)

	)

5621 
	#DMA_CINT
 
	`DMA_CINT_REG
(
DMA_BASE_PTR
)

	)

5622 
	#DMA_INT
 
	`DMA_INT_REG
(
DMA_BASE_PTR
)

	)

5623 
	#DMA_ERR
 
	`DMA_ERR_REG
(
DMA_BASE_PTR
)

	)

5624 
	#DMA_HRS
 
	`DMA_HRS_REG
(
DMA_BASE_PTR
)

	)

5625 
	#DMA_DCHPRI3
 
	`DMA_DCHPRI3_REG
(
DMA_BASE_PTR
)

	)

5626 
	#DMA_DCHPRI2
 
	`DMA_DCHPRI2_REG
(
DMA_BASE_PTR
)

	)

5627 
	#DMA_DCHPRI1
 
	`DMA_DCHPRI1_REG
(
DMA_BASE_PTR
)

	)

5628 
	#DMA_DCHPRI0
 
	`DMA_DCHPRI0_REG
(
DMA_BASE_PTR
)

	)

5629 
	#DMA_DCHPRI7
 
	`DMA_DCHPRI7_REG
(
DMA_BASE_PTR
)

	)

5630 
	#DMA_DCHPRI6
 
	`DMA_DCHPRI6_REG
(
DMA_BASE_PTR
)

	)

5631 
	#DMA_DCHPRI5
 
	`DMA_DCHPRI5_REG
(
DMA_BASE_PTR
)

	)

5632 
	#DMA_DCHPRI4
 
	`DMA_DCHPRI4_REG
(
DMA_BASE_PTR
)

	)

5633 
	#DMA_DCHPRI11
 
	`DMA_DCHPRI11_REG
(
DMA_BASE_PTR
)

	)

5634 
	#DMA_DCHPRI10
 
	`DMA_DCHPRI10_REG
(
DMA_BASE_PTR
)

	)

5635 
	#DMA_DCHPRI9
 
	`DMA_DCHPRI9_REG
(
DMA_BASE_PTR
)

	)

5636 
	#DMA_DCHPRI8
 
	`DMA_DCHPRI8_REG
(
DMA_BASE_PTR
)

	)

5637 
	#DMA_DCHPRI15
 
	`DMA_DCHPRI15_REG
(
DMA_BASE_PTR
)

	)

5638 
	#DMA_DCHPRI14
 
	`DMA_DCHPRI14_REG
(
DMA_BASE_PTR
)

	)

5639 
	#DMA_DCHPRI13
 
	`DMA_DCHPRI13_REG
(
DMA_BASE_PTR
)

	)

5640 
	#DMA_DCHPRI12
 
	`DMA_DCHPRI12_REG
(
DMA_BASE_PTR
)

	)

5641 
	#DMA_DCHPRI19
 
	`DMA_DCHPRI19_REG
(
DMA_BASE_PTR
)

	)

5642 
	#DMA_DCHPRI18
 
	`DMA_DCHPRI18_REG
(
DMA_BASE_PTR
)

	)

5643 
	#DMA_DCHPRI17
 
	`DMA_DCHPRI17_REG
(
DMA_BASE_PTR
)

	)

5644 
	#DMA_DCHPRI16
 
	`DMA_DCHPRI16_REG
(
DMA_BASE_PTR
)

	)

5645 
	#DMA_DCHPRI23
 
	`DMA_DCHPRI23_REG
(
DMA_BASE_PTR
)

	)

5646 
	#DMA_DCHPRI22
 
	`DMA_DCHPRI22_REG
(
DMA_BASE_PTR
)

	)

5647 
	#DMA_DCHPRI21
 
	`DMA_DCHPRI21_REG
(
DMA_BASE_PTR
)

	)

5648 
	#DMA_DCHPRI20
 
	`DMA_DCHPRI20_REG
(
DMA_BASE_PTR
)

	)

5649 
	#DMA_DCHPRI27
 
	`DMA_DCHPRI27_REG
(
DMA_BASE_PTR
)

	)

5650 
	#DMA_DCHPRI26
 
	`DMA_DCHPRI26_REG
(
DMA_BASE_PTR
)

	)

5651 
	#DMA_DCHPRI25
 
	`DMA_DCHPRI25_REG
(
DMA_BASE_PTR
)

	)

5652 
	#DMA_DCHPRI24
 
	`DMA_DCHPRI24_REG
(
DMA_BASE_PTR
)

	)

5653 
	#DMA_DCHPRI31
 
	`DMA_DCHPRI31_REG
(
DMA_BASE_PTR
)

	)

5654 
	#DMA_DCHPRI30
 
	`DMA_DCHPRI30_REG
(
DMA_BASE_PTR
)

	)

5655 
	#DMA_DCHPRI29
 
	`DMA_DCHPRI29_REG
(
DMA_BASE_PTR
)

	)

5656 
	#DMA_DCHPRI28
 
	`DMA_DCHPRI28_REG
(
DMA_BASE_PTR
)

	)

5657 
	#DMA_TCD0_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,0)

	)

5658 
	#DMA_TCD0_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,0)

	)

5659 
	#DMA_TCD0_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,0)

	)

5660 
	#DMA_TCD0_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,0)

	)

5661 
	#DMA_TCD0_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,0)

	)

5662 
	#DMA_TCD0_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,0)

	)

5663 
	#DMA_TCD0_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,0)

	)

5664 
	#DMA_TCD0_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,0)

	)

5665 
	#DMA_TCD0_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,0)

	)

5666 
	#DMA_TCD0_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,0)

	)

5667 
	#DMA_TCD0_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,0)

	)

5668 
	#DMA_TCD0_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,0)

	)

5669 
	#DMA_TCD0_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,0)

	)

5670 
	#DMA_TCD0_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,0)

	)

5671 
	#DMA_TCD0_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,0)

	)

5672 
	#DMA_TCD1_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,1)

	)

5673 
	#DMA_TCD1_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,1)

	)

5674 
	#DMA_TCD1_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,1)

	)

5675 
	#DMA_TCD1_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,1)

	)

5676 
	#DMA_TCD1_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,1)

	)

5677 
	#DMA_TCD1_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,1)

	)

5678 
	#DMA_TCD1_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,1)

	)

5679 
	#DMA_TCD1_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,1)

	)

5680 
	#DMA_TCD1_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,1)

	)

5681 
	#DMA_TCD1_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,1)

	)

5682 
	#DMA_TCD1_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,1)

	)

5683 
	#DMA_TCD1_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,1)

	)

5684 
	#DMA_TCD1_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,1)

	)

5685 
	#DMA_TCD1_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,1)

	)

5686 
	#DMA_TCD1_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,1)

	)

5687 
	#DMA_TCD2_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,2)

	)

5688 
	#DMA_TCD2_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,2)

	)

5689 
	#DMA_TCD2_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,2)

	)

5690 
	#DMA_TCD2_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,2)

	)

5691 
	#DMA_TCD2_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,2)

	)

5692 
	#DMA_TCD2_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,2)

	)

5693 
	#DMA_TCD2_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,2)

	)

5694 
	#DMA_TCD2_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,2)

	)

5695 
	#DMA_TCD2_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,2)

	)

5696 
	#DMA_TCD2_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,2)

	)

5697 
	#DMA_TCD2_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,2)

	)

5698 
	#DMA_TCD2_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,2)

	)

5699 
	#DMA_TCD2_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,2)

	)

5700 
	#DMA_TCD2_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,2)

	)

5701 
	#DMA_TCD2_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,2)

	)

5702 
	#DMA_TCD3_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,3)

	)

5703 
	#DMA_TCD3_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,3)

	)

5704 
	#DMA_TCD3_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,3)

	)

5705 
	#DMA_TCD3_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,3)

	)

5706 
	#DMA_TCD3_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,3)

	)

5707 
	#DMA_TCD3_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,3)

	)

5708 
	#DMA_TCD3_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,3)

	)

5709 
	#DMA_TCD3_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,3)

	)

5710 
	#DMA_TCD3_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,3)

	)

5711 
	#DMA_TCD3_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,3)

	)

5712 
	#DMA_TCD3_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,3)

	)

5713 
	#DMA_TCD3_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,3)

	)

5714 
	#DMA_TCD3_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,3)

	)

5715 
	#DMA_TCD3_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,3)

	)

5716 
	#DMA_TCD3_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,3)

	)

5717 
	#DMA_TCD4_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,4)

	)

5718 
	#DMA_TCD4_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,4)

	)

5719 
	#DMA_TCD4_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,4)

	)

5720 
	#DMA_TCD4_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,4)

	)

5721 
	#DMA_TCD4_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,4)

	)

5722 
	#DMA_TCD4_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,4)

	)

5723 
	#DMA_TCD4_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,4)

	)

5724 
	#DMA_TCD4_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,4)

	)

5725 
	#DMA_TCD4_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,4)

	)

5726 
	#DMA_TCD4_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,4)

	)

5727 
	#DMA_TCD4_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,4)

	)

5728 
	#DMA_TCD4_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,4)

	)

5729 
	#DMA_TCD4_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,4)

	)

5730 
	#DMA_TCD4_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,4)

	)

5731 
	#DMA_TCD4_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,4)

	)

5732 
	#DMA_TCD5_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,5)

	)

5733 
	#DMA_TCD5_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,5)

	)

5734 
	#DMA_TCD5_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,5)

	)

5735 
	#DMA_TCD5_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,5)

	)

5736 
	#DMA_TCD5_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,5)

	)

5737 
	#DMA_TCD5_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,5)

	)

5738 
	#DMA_TCD5_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,5)

	)

5739 
	#DMA_TCD5_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,5)

	)

5740 
	#DMA_TCD5_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,5)

	)

5741 
	#DMA_TCD5_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,5)

	)

5742 
	#DMA_TCD5_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,5)

	)

5743 
	#DMA_TCD5_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,5)

	)

5744 
	#DMA_TCD5_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,5)

	)

5745 
	#DMA_TCD5_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,5)

	)

5746 
	#DMA_TCD5_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,5)

	)

5747 
	#DMA_TCD6_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,6)

	)

5748 
	#DMA_TCD6_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,6)

	)

5749 
	#DMA_TCD6_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,6)

	)

5750 
	#DMA_TCD6_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,6)

	)

5751 
	#DMA_TCD6_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,6)

	)

5752 
	#DMA_TCD6_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,6)

	)

5753 
	#DMA_TCD6_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,6)

	)

5754 
	#DMA_TCD6_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,6)

	)

5755 
	#DMA_TCD6_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,6)

	)

5756 
	#DMA_TCD6_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,6)

	)

5757 
	#DMA_TCD6_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,6)

	)

5758 
	#DMA_TCD6_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,6)

	)

5759 
	#DMA_TCD6_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,6)

	)

5760 
	#DMA_TCD6_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,6)

	)

5761 
	#DMA_TCD6_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,6)

	)

5762 
	#DMA_TCD7_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,7)

	)

5763 
	#DMA_TCD7_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,7)

	)

5764 
	#DMA_TCD7_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,7)

	)

5765 
	#DMA_TCD7_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,7)

	)

5766 
	#DMA_TCD7_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,7)

	)

5767 
	#DMA_TCD7_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,7)

	)

5768 
	#DMA_TCD7_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,7)

	)

5769 
	#DMA_TCD7_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,7)

	)

5770 
	#DMA_TCD7_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,7)

	)

5771 
	#DMA_TCD7_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,7)

	)

5772 
	#DMA_TCD7_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,7)

	)

5773 
	#DMA_TCD7_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,7)

	)

5774 
	#DMA_TCD7_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,7)

	)

5775 
	#DMA_TCD7_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,7)

	)

5776 
	#DMA_TCD7_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,7)

	)

5777 
	#DMA_TCD8_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,8)

	)

5778 
	#DMA_TCD8_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,8)

	)

5779 
	#DMA_TCD8_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,8)

	)

5780 
	#DMA_TCD8_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,8)

	)

5781 
	#DMA_TCD8_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,8)

	)

5782 
	#DMA_TCD8_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,8)

	)

5783 
	#DMA_TCD8_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,8)

	)

5784 
	#DMA_TCD8_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,8)

	)

5785 
	#DMA_TCD8_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,8)

	)

5786 
	#DMA_TCD8_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,8)

	)

5787 
	#DMA_TCD8_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,8)

	)

5788 
	#DMA_TCD8_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,8)

	)

5789 
	#DMA_TCD8_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,8)

	)

5790 
	#DMA_TCD8_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,8)

	)

5791 
	#DMA_TCD8_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,8)

	)

5792 
	#DMA_TCD9_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,9)

	)

5793 
	#DMA_TCD9_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,9)

	)

5794 
	#DMA_TCD9_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,9)

	)

5795 
	#DMA_TCD9_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,9)

	)

5796 
	#DMA_TCD9_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,9)

	)

5797 
	#DMA_TCD9_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,9)

	)

5798 
	#DMA_TCD9_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,9)

	)

5799 
	#DMA_TCD9_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,9)

	)

5800 
	#DMA_TCD9_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,9)

	)

5801 
	#DMA_TCD9_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,9)

	)

5802 
	#DMA_TCD9_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,9)

	)

5803 
	#DMA_TCD9_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,9)

	)

5804 
	#DMA_TCD9_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,9)

	)

5805 
	#DMA_TCD9_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,9)

	)

5806 
	#DMA_TCD9_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,9)

	)

5807 
	#DMA_TCD10_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,10)

	)

5808 
	#DMA_TCD10_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,10)

	)

5809 
	#DMA_TCD10_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,10)

	)

5810 
	#DMA_TCD10_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,10)

	)

5811 
	#DMA_TCD10_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,10)

	)

5812 
	#DMA_TCD10_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,10)

	)

5813 
	#DMA_TCD10_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,10)

	)

5814 
	#DMA_TCD10_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,10)

	)

5815 
	#DMA_TCD10_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,10)

	)

5816 
	#DMA_TCD10_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,10)

	)

5817 
	#DMA_TCD10_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,10)

	)

5818 
	#DMA_TCD10_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,10)

	)

5819 
	#DMA_TCD10_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,10)

	)

5820 
	#DMA_TCD10_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,10)

	)

5821 
	#DMA_TCD10_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,10)

	)

5822 
	#DMA_TCD11_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,11)

	)

5823 
	#DMA_TCD11_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,11)

	)

5824 
	#DMA_TCD11_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,11)

	)

5825 
	#DMA_TCD11_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,11)

	)

5826 
	#DMA_TCD11_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,11)

	)

5827 
	#DMA_TCD11_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,11)

	)

5828 
	#DMA_TCD11_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,11)

	)

5829 
	#DMA_TCD11_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,11)

	)

5830 
	#DMA_TCD11_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,11)

	)

5831 
	#DMA_TCD11_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,11)

	)

5832 
	#DMA_TCD11_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,11)

	)

5833 
	#DMA_TCD11_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,11)

	)

5834 
	#DMA_TCD11_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,11)

	)

5835 
	#DMA_TCD11_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,11)

	)

5836 
	#DMA_TCD11_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,11)

	)

5837 
	#DMA_TCD12_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,12)

	)

5838 
	#DMA_TCD12_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,12)

	)

5839 
	#DMA_TCD12_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,12)

	)

5840 
	#DMA_TCD12_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,12)

	)

5841 
	#DMA_TCD12_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,12)

	)

5842 
	#DMA_TCD12_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,12)

	)

5843 
	#DMA_TCD12_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,12)

	)

5844 
	#DMA_TCD12_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,12)

	)

5845 
	#DMA_TCD12_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,12)

	)

5846 
	#DMA_TCD12_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,12)

	)

5847 
	#DMA_TCD12_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,12)

	)

5848 
	#DMA_TCD12_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,12)

	)

5849 
	#DMA_TCD12_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,12)

	)

5850 
	#DMA_TCD12_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,12)

	)

5851 
	#DMA_TCD12_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,12)

	)

5852 
	#DMA_TCD13_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,13)

	)

5853 
	#DMA_TCD13_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,13)

	)

5854 
	#DMA_TCD13_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,13)

	)

5855 
	#DMA_TCD13_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,13)

	)

5856 
	#DMA_TCD13_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,13)

	)

5857 
	#DMA_TCD13_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,13)

	)

5858 
	#DMA_TCD13_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,13)

	)

5859 
	#DMA_TCD13_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,13)

	)

5860 
	#DMA_TCD13_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,13)

	)

5861 
	#DMA_TCD13_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,13)

	)

5862 
	#DMA_TCD13_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,13)

	)

5863 
	#DMA_TCD13_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,13)

	)

5864 
	#DMA_TCD13_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,13)

	)

5865 
	#DMA_TCD13_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,13)

	)

5866 
	#DMA_TCD13_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,13)

	)

5867 
	#DMA_TCD14_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,14)

	)

5868 
	#DMA_TCD14_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,14)

	)

5869 
	#DMA_TCD14_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,14)

	)

5870 
	#DMA_TCD14_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,14)

	)

5871 
	#DMA_TCD14_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,14)

	)

5872 
	#DMA_TCD14_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,14)

	)

5873 
	#DMA_TCD14_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,14)

	)

5874 
	#DMA_TCD14_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,14)

	)

5875 
	#DMA_TCD14_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,14)

	)

5876 
	#DMA_TCD14_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,14)

	)

5877 
	#DMA_TCD14_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,14)

	)

5878 
	#DMA_TCD14_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,14)

	)

5879 
	#DMA_TCD14_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,14)

	)

5880 
	#DMA_TCD14_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,14)

	)

5881 
	#DMA_TCD14_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,14)

	)

5882 
	#DMA_TCD15_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,15)

	)

5883 
	#DMA_TCD15_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,15)

	)

5884 
	#DMA_TCD15_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,15)

	)

5885 
	#DMA_TCD15_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,15)

	)

5886 
	#DMA_TCD15_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,15)

	)

5887 
	#DMA_TCD15_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,15)

	)

5888 
	#DMA_TCD15_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,15)

	)

5889 
	#DMA_TCD15_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,15)

	)

5890 
	#DMA_TCD15_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,15)

	)

5891 
	#DMA_TCD15_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,15)

	)

5892 
	#DMA_TCD15_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,15)

	)

5893 
	#DMA_TCD15_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,15)

	)

5894 
	#DMA_TCD15_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,15)

	)

5895 
	#DMA_TCD15_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,15)

	)

5896 
	#DMA_TCD15_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,15)

	)

5897 
	#DMA_TCD16_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,16)

	)

5898 
	#DMA_TCD16_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,16)

	)

5899 
	#DMA_TCD16_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,16)

	)

5900 
	#DMA_TCD16_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,16)

	)

5901 
	#DMA_TCD16_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,16)

	)

5902 
	#DMA_TCD16_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,16)

	)

5903 
	#DMA_TCD16_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,16)

	)

5904 
	#DMA_TCD16_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,16)

	)

5905 
	#DMA_TCD16_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,16)

	)

5906 
	#DMA_TCD16_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,16)

	)

5907 
	#DMA_TCD16_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,16)

	)

5908 
	#DMA_TCD16_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,16)

	)

5909 
	#DMA_TCD16_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,16)

	)

5910 
	#DMA_TCD16_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,16)

	)

5911 
	#DMA_TCD16_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,16)

	)

5912 
	#DMA_TCD17_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,17)

	)

5913 
	#DMA_TCD17_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,17)

	)

5914 
	#DMA_TCD17_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,17)

	)

5915 
	#DMA_TCD17_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,17)

	)

5916 
	#DMA_TCD17_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,17)

	)

5917 
	#DMA_TCD17_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,17)

	)

5918 
	#DMA_TCD17_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,17)

	)

5919 
	#DMA_TCD17_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,17)

	)

5920 
	#DMA_TCD17_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,17)

	)

5921 
	#DMA_TCD17_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,17)

	)

5922 
	#DMA_TCD17_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,17)

	)

5923 
	#DMA_TCD17_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,17)

	)

5924 
	#DMA_TCD17_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,17)

	)

5925 
	#DMA_TCD17_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,17)

	)

5926 
	#DMA_TCD17_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,17)

	)

5927 
	#DMA_TCD18_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,18)

	)

5928 
	#DMA_TCD18_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,18)

	)

5929 
	#DMA_TCD18_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,18)

	)

5930 
	#DMA_TCD18_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,18)

	)

5931 
	#DMA_TCD18_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,18)

	)

5932 
	#DMA_TCD18_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,18)

	)

5933 
	#DMA_TCD18_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,18)

	)

5934 
	#DMA_TCD18_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,18)

	)

5935 
	#DMA_TCD18_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,18)

	)

5936 
	#DMA_TCD18_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,18)

	)

5937 
	#DMA_TCD18_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,18)

	)

5938 
	#DMA_TCD18_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,18)

	)

5939 
	#DMA_TCD18_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,18)

	)

5940 
	#DMA_TCD18_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,18)

	)

5941 
	#DMA_TCD18_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,18)

	)

5942 
	#DMA_TCD19_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,19)

	)

5943 
	#DMA_TCD19_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,19)

	)

5944 
	#DMA_TCD19_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,19)

	)

5945 
	#DMA_TCD19_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,19)

	)

5946 
	#DMA_TCD19_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,19)

	)

5947 
	#DMA_TCD19_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,19)

	)

5948 
	#DMA_TCD19_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,19)

	)

5949 
	#DMA_TCD19_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,19)

	)

5950 
	#DMA_TCD19_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,19)

	)

5951 
	#DMA_TCD19_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,19)

	)

5952 
	#DMA_TCD19_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,19)

	)

5953 
	#DMA_TCD19_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,19)

	)

5954 
	#DMA_TCD19_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,19)

	)

5955 
	#DMA_TCD19_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,19)

	)

5956 
	#DMA_TCD19_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,19)

	)

5957 
	#DMA_TCD20_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,20)

	)

5958 
	#DMA_TCD20_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,20)

	)

5959 
	#DMA_TCD20_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,20)

	)

5960 
	#DMA_TCD20_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,20)

	)

5961 
	#DMA_TCD20_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,20)

	)

5962 
	#DMA_TCD20_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,20)

	)

5963 
	#DMA_TCD20_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,20)

	)

5964 
	#DMA_TCD20_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,20)

	)

5965 
	#DMA_TCD20_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,20)

	)

5966 
	#DMA_TCD20_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,20)

	)

5967 
	#DMA_TCD20_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,20)

	)

5968 
	#DMA_TCD20_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,20)

	)

5969 
	#DMA_TCD20_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,20)

	)

5970 
	#DMA_TCD20_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,20)

	)

5971 
	#DMA_TCD20_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,20)

	)

5972 
	#DMA_TCD21_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,21)

	)

5973 
	#DMA_TCD21_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,21)

	)

5974 
	#DMA_TCD21_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,21)

	)

5975 
	#DMA_TCD21_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,21)

	)

5976 
	#DMA_TCD21_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,21)

	)

5977 
	#DMA_TCD21_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,21)

	)

5978 
	#DMA_TCD21_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,21)

	)

5979 
	#DMA_TCD21_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,21)

	)

5980 
	#DMA_TCD21_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,21)

	)

5981 
	#DMA_TCD21_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,21)

	)

5982 
	#DMA_TCD21_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,21)

	)

5983 
	#DMA_TCD21_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,21)

	)

5984 
	#DMA_TCD21_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,21)

	)

5985 
	#DMA_TCD21_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,21)

	)

5986 
	#DMA_TCD21_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,21)

	)

5987 
	#DMA_TCD22_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,22)

	)

5988 
	#DMA_TCD22_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,22)

	)

5989 
	#DMA_TCD22_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,22)

	)

5990 
	#DMA_TCD22_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,22)

	)

5991 
	#DMA_TCD22_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,22)

	)

5992 
	#DMA_TCD22_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,22)

	)

5993 
	#DMA_TCD22_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,22)

	)

5994 
	#DMA_TCD22_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,22)

	)

5995 
	#DMA_TCD22_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,22)

	)

5996 
	#DMA_TCD22_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,22)

	)

5997 
	#DMA_TCD22_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,22)

	)

5998 
	#DMA_TCD22_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,22)

	)

5999 
	#DMA_TCD22_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,22)

	)

6000 
	#DMA_TCD22_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,22)

	)

6001 
	#DMA_TCD22_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,22)

	)

6002 
	#DMA_TCD23_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,23)

	)

6003 
	#DMA_TCD23_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,23)

	)

6004 
	#DMA_TCD23_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,23)

	)

6005 
	#DMA_TCD23_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,23)

	)

6006 
	#DMA_TCD23_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,23)

	)

6007 
	#DMA_TCD23_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,23)

	)

6008 
	#DMA_TCD23_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,23)

	)

6009 
	#DMA_TCD23_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,23)

	)

6010 
	#DMA_TCD23_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,23)

	)

6011 
	#DMA_TCD23_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,23)

	)

6012 
	#DMA_TCD23_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,23)

	)

6013 
	#DMA_TCD23_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,23)

	)

6014 
	#DMA_TCD23_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,23)

	)

6015 
	#DMA_TCD23_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,23)

	)

6016 
	#DMA_TCD23_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,23)

	)

6017 
	#DMA_TCD24_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,24)

	)

6018 
	#DMA_TCD24_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,24)

	)

6019 
	#DMA_TCD24_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,24)

	)

6020 
	#DMA_TCD24_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,24)

	)

6021 
	#DMA_TCD24_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,24)

	)

6022 
	#DMA_TCD24_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,24)

	)

6023 
	#DMA_TCD24_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,24)

	)

6024 
	#DMA_TCD24_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,24)

	)

6025 
	#DMA_TCD24_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,24)

	)

6026 
	#DMA_TCD24_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,24)

	)

6027 
	#DMA_TCD24_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,24)

	)

6028 
	#DMA_TCD24_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,24)

	)

6029 
	#DMA_TCD24_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,24)

	)

6030 
	#DMA_TCD24_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,24)

	)

6031 
	#DMA_TCD24_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,24)

	)

6032 
	#DMA_TCD25_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,25)

	)

6033 
	#DMA_TCD25_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,25)

	)

6034 
	#DMA_TCD25_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,25)

	)

6035 
	#DMA_TCD25_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,25)

	)

6036 
	#DMA_TCD25_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,25)

	)

6037 
	#DMA_TCD25_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,25)

	)

6038 
	#DMA_TCD25_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,25)

	)

6039 
	#DMA_TCD25_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,25)

	)

6040 
	#DMA_TCD25_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,25)

	)

6041 
	#DMA_TCD25_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,25)

	)

6042 
	#DMA_TCD25_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,25)

	)

6043 
	#DMA_TCD25_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,25)

	)

6044 
	#DMA_TCD25_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,25)

	)

6045 
	#DMA_TCD25_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,25)

	)

6046 
	#DMA_TCD25_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,25)

	)

6047 
	#DMA_TCD26_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,26)

	)

6048 
	#DMA_TCD26_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,26)

	)

6049 
	#DMA_TCD26_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,26)

	)

6050 
	#DMA_TCD26_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,26)

	)

6051 
	#DMA_TCD26_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,26)

	)

6052 
	#DMA_TCD26_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,26)

	)

6053 
	#DMA_TCD26_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,26)

	)

6054 
	#DMA_TCD26_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,26)

	)

6055 
	#DMA_TCD26_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,26)

	)

6056 
	#DMA_TCD26_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,26)

	)

6057 
	#DMA_TCD26_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,26)

	)

6058 
	#DMA_TCD26_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,26)

	)

6059 
	#DMA_TCD26_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,26)

	)

6060 
	#DMA_TCD26_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,26)

	)

6061 
	#DMA_TCD26_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,26)

	)

6062 
	#DMA_TCD27_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,27)

	)

6063 
	#DMA_TCD27_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,27)

	)

6064 
	#DMA_TCD27_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,27)

	)

6065 
	#DMA_TCD27_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,27)

	)

6066 
	#DMA_TCD27_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,27)

	)

6067 
	#DMA_TCD27_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,27)

	)

6068 
	#DMA_TCD27_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,27)

	)

6069 
	#DMA_TCD27_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,27)

	)

6070 
	#DMA_TCD27_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,27)

	)

6071 
	#DMA_TCD27_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,27)

	)

6072 
	#DMA_TCD27_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,27)

	)

6073 
	#DMA_TCD27_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,27)

	)

6074 
	#DMA_TCD27_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,27)

	)

6075 
	#DMA_TCD27_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,27)

	)

6076 
	#DMA_TCD27_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,27)

	)

6077 
	#DMA_TCD28_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,28)

	)

6078 
	#DMA_TCD28_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,28)

	)

6079 
	#DMA_TCD28_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,28)

	)

6080 
	#DMA_TCD28_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,28)

	)

6081 
	#DMA_TCD28_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,28)

	)

6082 
	#DMA_TCD28_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,28)

	)

6083 
	#DMA_TCD28_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,28)

	)

6084 
	#DMA_TCD28_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,28)

	)

6085 
	#DMA_TCD28_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,28)

	)

6086 
	#DMA_TCD28_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,28)

	)

6087 
	#DMA_TCD28_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,28)

	)

6088 
	#DMA_TCD28_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,28)

	)

6089 
	#DMA_TCD28_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,28)

	)

6090 
	#DMA_TCD28_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,28)

	)

6091 
	#DMA_TCD28_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,28)

	)

6092 
	#DMA_TCD29_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,29)

	)

6093 
	#DMA_TCD29_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,29)

	)

6094 
	#DMA_TCD29_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,29)

	)

6095 
	#DMA_TCD29_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,29)

	)

6096 
	#DMA_TCD29_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,29)

	)

6097 
	#DMA_TCD29_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,29)

	)

6098 
	#DMA_TCD29_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,29)

	)

6099 
	#DMA_TCD29_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,29)

	)

6100 
	#DMA_TCD29_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,29)

	)

6101 
	#DMA_TCD29_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,29)

	)

6102 
	#DMA_TCD29_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,29)

	)

6103 
	#DMA_TCD29_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,29)

	)

6104 
	#DMA_TCD29_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,29)

	)

6105 
	#DMA_TCD29_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,29)

	)

6106 
	#DMA_TCD29_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,29)

	)

6107 
	#DMA_TCD30_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,30)

	)

6108 
	#DMA_TCD30_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,30)

	)

6109 
	#DMA_TCD30_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,30)

	)

6110 
	#DMA_TCD30_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,30)

	)

6111 
	#DMA_TCD30_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,30)

	)

6112 
	#DMA_TCD30_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,30)

	)

6113 
	#DMA_TCD30_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,30)

	)

6114 
	#DMA_TCD30_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,30)

	)

6115 
	#DMA_TCD30_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,30)

	)

6116 
	#DMA_TCD30_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,30)

	)

6117 
	#DMA_TCD30_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,30)

	)

6118 
	#DMA_TCD30_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,30)

	)

6119 
	#DMA_TCD30_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,30)

	)

6120 
	#DMA_TCD30_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,30)

	)

6121 
	#DMA_TCD30_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,30)

	)

6122 
	#DMA_TCD31_SADDR
 
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,31)

	)

6123 
	#DMA_TCD31_SOFF
 
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,31)

	)

6124 
	#DMA_TCD31_ATTR
 
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,31)

	)

6125 
	#DMA_TCD31_NBYTES_MLNO
 
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,31)

	)

6126 
	#DMA_TCD31_NBYTES_MLOFFNO
 
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,31)

	)

6127 
	#DMA_TCD31_NBYTES_MLOFFYES
 
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,31)

	)

6128 
	#DMA_TCD31_SLAST
 
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,31)

	)

6129 
	#DMA_TCD31_DADDR
 
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,31)

	)

6130 
	#DMA_TCD31_DOFF
 
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,31)

	)

6131 
	#DMA_TCD31_CITER_ELINKNO
 
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,31)

	)

6132 
	#DMA_TCD31_CITER_ELINKYES
 
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,31)

	)

6133 
	#DMA_TCD31_DLASTSGA
 
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,31)

	)

6134 
	#DMA_TCD31_CSR
 
	`DMA_CSR_REG
(
DMA_BASE_PTR
,31)

	)

6135 
	#DMA_TCD31_BITER_ELINKNO
 
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,31)

	)

6136 
	#DMA_TCD31_BITER_ELINKYES
 
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,31)

	)

6139 
	#DMA_SADDR
(
šdex
è
	`DMA_SADDR_REG
(
DMA_BASE_PTR
,šdex)

	)

6140 
	#DMA_SOFF
(
šdex
è
	`DMA_SOFF_REG
(
DMA_BASE_PTR
,šdex)

	)

6141 
	#DMA_ATTR
(
šdex
è
	`DMA_ATTR_REG
(
DMA_BASE_PTR
,šdex)

	)

6142 
	#DMA_NBYTES_MLNO
(
šdex
è
	`DMA_NBYTES_MLNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6143 
	#DMA_NBYTES_MLOFFNO
(
šdex
è
	`DMA_NBYTES_MLOFFNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6144 
	#DMA_NBYTES_MLOFFYES
(
šdex
è
	`DMA_NBYTES_MLOFFYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6145 
	#DMA_SLAST
(
šdex
è
	`DMA_SLAST_REG
(
DMA_BASE_PTR
,šdex)

	)

6146 
	#DMA_DADDR
(
šdex
è
	`DMA_DADDR_REG
(
DMA_BASE_PTR
,šdex)

	)

6147 
	#DMA_DOFF
(
šdex
è
	`DMA_DOFF_REG
(
DMA_BASE_PTR
,šdex)

	)

6148 
	#DMA_CITER_ELINKNO
(
šdex
è
	`DMA_CITER_ELINKNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6149 
	#DMA_CITER_ELINKYES
(
šdex
è
	`DMA_CITER_ELINKYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6150 
	#DMA_DLAST_SGA
(
šdex
è
	`DMA_DLAST_SGA_REG
(
DMA_BASE_PTR
,šdex)

	)

6151 
	#DMA_CSR
(
šdex
è
	`DMA_CSR_REG
(
DMA_BASE_PTR
,šdex)

	)

6152 
	#DMA_BITER_ELINKNO
(
šdex
è
	`DMA_BITER_ELINKNO_REG
(
DMA_BASE_PTR
,šdex)

	)

6153 
	#DMA_BITER_ELINKYES
(
šdex
è
	`DMA_BITER_ELINKYES_REG
(
DMA_BASE_PTR
,šdex)

	)

6175 
	sDMAMUX_MemM­
 {

6176 
ušt8_t
 
	mCHCFG
[16];

6177 } vÞ©ž*
	tDMAMUX_MemM­PŒ
;

6190 
	#DMAMUX_CHCFG_REG
(
ba£
,
šdex
è((ba£)->
CHCFG
[šdex])

	)

6207 
	#DMAMUX_CHCFG_SOURCE_MASK
 0x3Fu

	)

6208 
	#DMAMUX_CHCFG_SOURCE_SHIFT
 0

	)

6209 
	#DMAMUX_CHCFG_SOURCE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
DMAMUX_CHCFG_SOURCE_SHIFT
))&
DMAMUX_CHCFG_SOURCE_MASK
)

	)

6210 
	#DMAMUX_CHCFG_TRIG_MASK
 0x40u

	)

6211 
	#DMAMUX_CHCFG_TRIG_SHIFT
 6

	)

6212 
	#DMAMUX_CHCFG_ENBL_MASK
 0x80u

	)

6213 
	#DMAMUX_CHCFG_ENBL_SHIFT
 7

	)

6222 
	#DMAMUX0_BASE_PTR
 ((
DMAMUX_MemM­PŒ
)0x40021000u)

	)

6224 
	#DMAMUX1_BASE_PTR
 ((
DMAMUX_MemM­PŒ
)0x40022000u)

	)

6226 
	#DMAMUX_BASE_PTRS
 { 
DMAMUX0_BASE_PTR
, 
DMAMUX1_BASE_PTR
 }

	)

6240 
	#DMAMUX0_CHCFG0
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,0)

	)

6241 
	#DMAMUX0_CHCFG1
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,1)

	)

6242 
	#DMAMUX0_CHCFG2
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,2)

	)

6243 
	#DMAMUX0_CHCFG3
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,3)

	)

6244 
	#DMAMUX0_CHCFG4
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,4)

	)

6245 
	#DMAMUX0_CHCFG5
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,5)

	)

6246 
	#DMAMUX0_CHCFG6
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,6)

	)

6247 
	#DMAMUX0_CHCFG7
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,7)

	)

6248 
	#DMAMUX0_CHCFG8
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,8)

	)

6249 
	#DMAMUX0_CHCFG9
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,9)

	)

6250 
	#DMAMUX0_CHCFG10
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,10)

	)

6251 
	#DMAMUX0_CHCFG11
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,11)

	)

6252 
	#DMAMUX0_CHCFG12
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,12)

	)

6253 
	#DMAMUX0_CHCFG13
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,13)

	)

6254 
	#DMAMUX0_CHCFG14
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,14)

	)

6255 
	#DMAMUX0_CHCFG15
 
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,15)

	)

6257 
	#DMAMUX1_CHCFG0
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,0)

	)

6258 
	#DMAMUX1_CHCFG1
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,1)

	)

6259 
	#DMAMUX1_CHCFG2
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,2)

	)

6260 
	#DMAMUX1_CHCFG3
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,3)

	)

6261 
	#DMAMUX1_CHCFG4
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,4)

	)

6262 
	#DMAMUX1_CHCFG5
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,5)

	)

6263 
	#DMAMUX1_CHCFG6
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,6)

	)

6264 
	#DMAMUX1_CHCFG7
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,7)

	)

6265 
	#DMAMUX1_CHCFG8
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,8)

	)

6266 
	#DMAMUX1_CHCFG9
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,9)

	)

6267 
	#DMAMUX1_CHCFG10
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,10)

	)

6268 
	#DMAMUX1_CHCFG11
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,11)

	)

6269 
	#DMAMUX1_CHCFG12
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,12)

	)

6270 
	#DMAMUX1_CHCFG13
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,13)

	)

6271 
	#DMAMUX1_CHCFG14
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,14)

	)

6272 
	#DMAMUX1_CHCFG15
 
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,15)

	)

6275 
	#DMAMUX0_CHCFG
(
šdex
è
	`DMAMUX_CHCFG_REG
(
DMAMUX0_BASE_PTR
,šdex)

	)

6276 
	#DMAMUX1_CHCFG
(
šdex
è
	`DMAMUX_CHCFG_REG
(
DMAMUX1_BASE_PTR
,šdex)

	)

6298 
	sDWT_MemM­
 {

6299 
ušt32_t
 
	mCTRL
;

6300 
ušt32_t
 
	mCYCCNT
;

6301 
ušt32_t
 
	mCPICNT
;

6302 
ušt32_t
 
	mEXCCNT
;

6303 
ušt32_t
 
	mSLEEPCNT
;

6304 
ušt32_t
 
	mLSUCNT
;

6305 
ušt32_t
 
	mFOLDCNT
;

6306 
ušt32_t
 
	mPCSR
;

6308 
ušt32_t
 
	mCOMP
;

6309 
ušt32_t
 
	mMASK
;

6310 
ušt32_t
 
	mFUNCTION
;

6311 
ušt8_t
 
	mRESERVED_0
[4];

6312 } 
	mCOMPARATOR
[4];

6313 
ušt8_t
 
	mRESERVED_0
[3952];

6314 
ušt32_t
 
	mPID4
;

6315 
ušt32_t
 
	mPID5
;

6316 
ušt32_t
 
	mPID6
;

6317 
ušt32_t
 
	mPID7
;

6318 
ušt32_t
 
	mPID0
;

6319 
ušt32_t
 
	mPID1
;

6320 
ušt32_t
 
	mPID2
;

6321 
ušt32_t
 
	mPID3
;

6322 
ušt32_t
 
	mCID0
;

6323 
ušt32_t
 
	mCID1
;

6324 
ušt32_t
 
	mCID2
;

6325 
ušt32_t
 
	mCID3
;

6326 } vÞ©ž*
	tDWT_MemM­PŒ
;

6339 
	#DWT_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

6340 
	#DWT_CYCCNT_REG
(
ba£
è((ba£)->
CYCCNT
)

	)

6341 
	#DWT_CPICNT_REG
(
ba£
è((ba£)->
CPICNT
)

	)

6342 
	#DWT_EXCCNT_REG
(
ba£
è((ba£)->
EXCCNT
)

	)

6343 
	#DWT_SLEEPCNT_REG
(
ba£
è((ba£)->
SLEEPCNT
)

	)

6344 
	#DWT_LSUCNT_REG
(
ba£
è((ba£)->
LSUCNT
)

	)

6345 
	#DWT_FOLDCNT_REG
(
ba£
è((ba£)->
FOLDCNT
)

	)

6346 
	#DWT_PCSR_REG
(
ba£
è((ba£)->
PCSR
)

	)

6347 
	#DWT_COMP_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
COMP
)

	)

6348 
	#DWT_MASK_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
MASK
)

	)

6349 
	#DWT_FUNCTION_REG
(
ba£
,
šdex
è((ba£)->
COMPARATOR
[šdex].
FUNCTION
)

	)

6350 
	#DWT_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

6351 
	#DWT_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

6352 
	#DWT_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

6353 
	#DWT_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

6354 
	#DWT_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

6355 
	#DWT_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

6356 
	#DWT_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

6357 
	#DWT_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

6358 
	#DWT_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

6359 
	#DWT_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

6360 
	#DWT_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

6361 
	#DWT_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

6385 
	#DWT_BASE_PTR
 ((
DWT_MemM­PŒ
)0xE0001000u)

	)

6387 
	#DWT_BASE_PTRS
 { 
DWT_BASE_PTR
 }

	)

6401 
	#DWT_CTRL
 
	`DWT_CTRL_REG
(
DWT_BASE_PTR
)

	)

6402 
	#DWT_CYCCNT
 
	`DWT_CYCCNT_REG
(
DWT_BASE_PTR
)

	)

6403 
	#DWT_CPICNT
 
	`DWT_CPICNT_REG
(
DWT_BASE_PTR
)

	)

6404 
	#DWT_EXCCNT
 
	`DWT_EXCCNT_REG
(
DWT_BASE_PTR
)

	)

6405 
	#DWT_SLEEPCNT
 
	`DWT_SLEEPCNT_REG
(
DWT_BASE_PTR
)

	)

6406 
	#DWT_LSUCNT
 
	`DWT_LSUCNT_REG
(
DWT_BASE_PTR
)

	)

6407 
	#DWT_FOLDCNT
 
	`DWT_FOLDCNT_REG
(
DWT_BASE_PTR
)

	)

6408 
	#DWT_PCSR
 
	`DWT_PCSR_REG
(
DWT_BASE_PTR
)

	)

6409 
	#DWT_COMP0
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,0)

	)

6410 
	#DWT_MASK0
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,0)

	)

6411 
	#DWT_FUNCTION0
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,0)

	)

6412 
	#DWT_COMP1
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,1)

	)

6413 
	#DWT_MASK1
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,1)

	)

6414 
	#DWT_FUNCTION1
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,1)

	)

6415 
	#DWT_COMP2
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,2)

	)

6416 
	#DWT_MASK2
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,2)

	)

6417 
	#DWT_FUNCTION2
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,2)

	)

6418 
	#DWT_COMP3
 
	`DWT_COMP_REG
(
DWT_BASE_PTR
,3)

	)

6419 
	#DWT_MASK3
 
	`DWT_MASK_REG
(
DWT_BASE_PTR
,3)

	)

6420 
	#DWT_FUNCTION3
 
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,3)

	)

6421 
	#DWT_PID4
 
	`DWT_PID4_REG
(
DWT_BASE_PTR
)

	)

6422 
	#DWT_PID5
 
	`DWT_PID5_REG
(
DWT_BASE_PTR
)

	)

6423 
	#DWT_PID6
 
	`DWT_PID6_REG
(
DWT_BASE_PTR
)

	)

6424 
	#DWT_PID7
 
	`DWT_PID7_REG
(
DWT_BASE_PTR
)

	)

6425 
	#DWT_PID0
 
	`DWT_PID0_REG
(
DWT_BASE_PTR
)

	)

6426 
	#DWT_PID1
 
	`DWT_PID1_REG
(
DWT_BASE_PTR
)

	)

6427 
	#DWT_PID2
 
	`DWT_PID2_REG
(
DWT_BASE_PTR
)

	)

6428 
	#DWT_PID3
 
	`DWT_PID3_REG
(
DWT_BASE_PTR
)

	)

6429 
	#DWT_CID0
 
	`DWT_CID0_REG
(
DWT_BASE_PTR
)

	)

6430 
	#DWT_CID1
 
	`DWT_CID1_REG
(
DWT_BASE_PTR
)

	)

6431 
	#DWT_CID2
 
	`DWT_CID2_REG
(
DWT_BASE_PTR
)

	)

6432 
	#DWT_CID3
 
	`DWT_CID3_REG
(
DWT_BASE_PTR
)

	)

6435 
	#DWT_COMP
(
šdex
è
	`DWT_COMP_REG
(
DWT_BASE_PTR
,šdex)

	)

6436 
	#DWT_MASK
(
šdex
è
	`DWT_MASK_REG
(
DWT_BASE_PTR
,šdex)

	)

6437 
	#DWT_FUNCTION
(
šdex
è
	`DWT_FUNCTION_REG
(
DWT_BASE_PTR
,šdex)

	)

6459 
	sENET_MemM­
 {

6460 
ušt8_t
 
	mRESERVED_0
[4];

6461 
ušt32_t
 
	mEIR
;

6462 
ušt32_t
 
	mEIMR
;

6463 
ušt8_t
 
	mRESERVED_1
[4];

6464 
ušt32_t
 
	mRDAR
;

6465 
ušt32_t
 
	mTDAR
;

6466 
ušt8_t
 
	mRESERVED_2
[12];

6467 
ušt32_t
 
	mECR
;

6468 
ušt8_t
 
	mRESERVED_3
[24];

6469 
ušt32_t
 
	mMMFR
;

6470 
ušt32_t
 
	mMSCR
;

6471 
ušt8_t
 
	mRESERVED_4
[28];

6472 
ušt32_t
 
	mMIBC
;

6473 
ušt8_t
 
	mRESERVED_5
[28];

6474 
ušt32_t
 
	mRCR
;

6475 
ušt8_t
 
	mRESERVED_6
[60];

6476 
ušt32_t
 
	mTCR
;

6477 
ušt8_t
 
	mRESERVED_7
[28];

6478 
ušt32_t
 
	mPALR
;

6479 
ušt32_t
 
	mPAUR
;

6480 
ušt32_t
 
	mOPD
;

6481 
ušt8_t
 
	mRESERVED_8
[40];

6482 
ušt32_t
 
	mIAUR
;

6483 
ušt32_t
 
	mIALR
;

6484 
ušt32_t
 
	mGAUR
;

6485 
ušt32_t
 
	mGALR
;

6486 
ušt8_t
 
	mRESERVED_9
[28];

6487 
ušt32_t
 
	mTFWR
;

6488 
ušt8_t
 
	mRESERVED_10
[56];

6489 
ušt32_t
 
	mRDSR
;

6490 
ušt32_t
 
	mTDSR
;

6491 
ušt32_t
 
	mMRBR
;

6492 
ušt8_t
 
	mRESERVED_11
[4];

6493 
ušt32_t
 
	mRSFL
;

6494 
ušt32_t
 
	mRSEM
;

6495 
ušt32_t
 
	mRAEM
;

6496 
ušt32_t
 
	mRAFL
;

6497 
ušt32_t
 
	mTSEM
;

6498 
ušt32_t
 
	mTAEM
;

6499 
ušt32_t
 
	mTAFL
;

6500 
ušt32_t
 
	mTIPG
;

6501 
ušt32_t
 
	mFTRL
;

6502 
ušt8_t
 
	mRESERVED_12
[12];

6503 
ušt32_t
 
	mTACC
;

6504 
ušt32_t
 
	mRACC
;

6505 
ušt8_t
 
	mRESERVED_13
[56];

6506 
ušt32_t
 
	mRMON_T_DROP
;

6507 
ušt32_t
 
	mRMON_T_PACKETS
;

6508 
ušt32_t
 
	mRMON_T_BC_PKT
;

6509 
ušt32_t
 
	mRMON_T_MC_PKT
;

6510 
ušt32_t
 
	mRMON_T_CRC_ALIGN
;

6511 
ušt32_t
 
	mRMON_T_UNDERSIZE
;

6512 
ušt32_t
 
	mRMON_T_OVERSIZE
;

6513 
ušt32_t
 
	mRMON_T_FRAG
;

6514 
ušt32_t
 
	mRMON_T_JAB
;

6515 
ušt32_t
 
	mRMON_T_COL
;

6516 
ušt32_t
 
	mRMON_T_P64
;

6517 
ušt32_t
 
	mRMON_T_P65TO127
;

6518 
ušt32_t
 
	mRMON_T_P128TO255
;

6519 
ušt32_t
 
	mRMON_T_P256TO511
;

6520 
ušt32_t
 
	mRMON_T_P512TO1023
;

6521 
ušt32_t
 
	mRMON_T_P1024TO2047
;

6522 
ušt32_t
 
	mRMON_T_P_GTE2048
;

6523 
ušt32_t
 
	mRMON_T_OCTETS
;

6524 
ušt32_t
 
	mIEEE_T_DROP
;

6525 
ušt32_t
 
	mIEEE_T_FRAME_OK
;

6526 
ušt32_t
 
	mIEEE_T_1COL
;

6527 
ušt32_t
 
	mIEEE_T_MCOL
;

6528 
ušt32_t
 
	mIEEE_T_DEF
;

6529 
ušt32_t
 
	mIEEE_T_LCOL
;

6530 
ušt32_t
 
	mIEEE_T_EXCOL
;

6531 
ušt32_t
 
	mIEEE_T_MACERR
;

6532 
ušt32_t
 
	mIEEE_T_CSERR
;

6533 
ušt32_t
 
	mIEEE_T_SQE
;

6534 
ušt32_t
 
	mIEEE_T_FDXFC
;

6535 
ušt32_t
 
	mIEEE_T_OCTETS_OK
;

6536 
ušt8_t
 
	mRESERVED_14
[12];

6537 
ušt32_t
 
	mRMON_R_PACKETS
;

6538 
ušt32_t
 
	mRMON_R_BC_PKT
;

6539 
ušt32_t
 
	mRMON_R_MC_PKT
;

6540 
ušt32_t
 
	mRMON_R_CRC_ALIGN
;

6541 
ušt32_t
 
	mRMON_R_UNDERSIZE
;

6542 
ušt32_t
 
	mRMON_R_OVERSIZE
;

6543 
ušt32_t
 
	mRMON_R_FRAG
;

6544 
ušt32_t
 
	mRMON_R_JAB
;

6545 
ušt32_t
 
	mRMON_R_RESVD_0
;

6546 
ušt32_t
 
	mRMON_R_P64
;

6547 
ušt32_t
 
	mRMON_R_P65TO127
;

6548 
ušt32_t
 
	mRMON_R_P128TO255
;

6549 
ušt32_t
 
	mRMON_R_P256TO511
;

6550 
ušt32_t
 
	mRMON_R_P512TO1023
;

6551 
ušt32_t
 
	mRMON_R_P1024TO2047
;

6552 
ušt32_t
 
	mRMON_R_P_GTE2048
;

6553 
ušt32_t
 
	mRMON_R_OCTETS
;

6554 
ušt32_t
 
	mRMON_R_DROP
;

6555 
ušt32_t
 
	mRMON_R_FRAME_OK
;

6556 
ušt32_t
 
	mIEEE_R_CRC
;

6557 
ušt32_t
 
	mIEEE_R_ALIGN
;

6558 
ušt32_t
 
	mIEEE_R_MACERR
;

6559 
ušt32_t
 
	mIEEE_R_FDXFC
;

6560 
ušt32_t
 
	mIEEE_R_OCTETS_OK
;

6561 
ušt8_t
 
	mRESERVED_15
[284];

6562 
ušt32_t
 
	mATCR
;

6563 
ušt32_t
 
	mATVR
;

6564 
ušt32_t
 
	mATOFF
;

6565 
ušt32_t
 
	mATPER
;

6566 
ušt32_t
 
	mATCOR
;

6567 
ušt32_t
 
	mATINC
;

6568 
ušt32_t
 
	mATSTMP
;

6569 
ušt8_t
 
	mRESERVED_16
[488];

6570 
ušt32_t
 
	mTGSR
;

6572 
ušt32_t
 
	mTCSR
;

6573 
ušt32_t
 
	mTCCR
;

6574 } 
	mCHANNEL
[4];

6575 } vÞ©ž*
	tENET_MemM­PŒ
;

6588 
	#ENET_EIR_REG
(
ba£
è((ba£)->
EIR
)

	)

6589 
	#ENET_EIMR_REG
(
ba£
è((ba£)->
EIMR
)

	)

6590 
	#ENET_RDAR_REG
(
ba£
è((ba£)->
RDAR
)

	)

6591 
	#ENET_TDAR_REG
(
ba£
è((ba£)->
TDAR
)

	)

6592 
	#ENET_ECR_REG
(
ba£
è((ba£)->
ECR
)

	)

6593 
	#ENET_MMFR_REG
(
ba£
è((ba£)->
MMFR
)

	)

6594 
	#ENET_MSCR_REG
(
ba£
è((ba£)->
MSCR
)

	)

6595 
	#ENET_MIBC_REG
(
ba£
è((ba£)->
MIBC
)

	)

6596 
	#ENET_RCR_REG
(
ba£
è((ba£)->
RCR
)

	)

6597 
	#ENET_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

6598 
	#ENET_PALR_REG
(
ba£
è((ba£)->
PALR
)

	)

6599 
	#ENET_PAUR_REG
(
ba£
è((ba£)->
PAUR
)

	)

6600 
	#ENET_OPD_REG
(
ba£
è((ba£)->
OPD
)

	)

6601 
	#ENET_IAUR_REG
(
ba£
è((ba£)->
IAUR
)

	)

6602 
	#ENET_IALR_REG
(
ba£
è((ba£)->
IALR
)

	)

6603 
	#ENET_GAUR_REG
(
ba£
è((ba£)->
GAUR
)

	)

6604 
	#ENET_GALR_REG
(
ba£
è((ba£)->
GALR
)

	)

6605 
	#ENET_TFWR_REG
(
ba£
è((ba£)->
TFWR
)

	)

6606 
	#ENET_RDSR_REG
(
ba£
è((ba£)->
RDSR
)

	)

6607 
	#ENET_TDSR_REG
(
ba£
è((ba£)->
TDSR
)

	)

6608 
	#ENET_MRBR_REG
(
ba£
è((ba£)->
MRBR
)

	)

6609 
	#ENET_RSFL_REG
(
ba£
è((ba£)->
RSFL
)

	)

6610 
	#ENET_RSEM_REG
(
ba£
è((ba£)->
RSEM
)

	)

6611 
	#ENET_RAEM_REG
(
ba£
è((ba£)->
RAEM
)

	)

6612 
	#ENET_RAFL_REG
(
ba£
è((ba£)->
RAFL
)

	)

6613 
	#ENET_TSEM_REG
(
ba£
è((ba£)->
TSEM
)

	)

6614 
	#ENET_TAEM_REG
(
ba£
è((ba£)->
TAEM
)

	)

6615 
	#ENET_TAFL_REG
(
ba£
è((ba£)->
TAFL
)

	)

6616 
	#ENET_TIPG_REG
(
ba£
è((ba£)->
TIPG
)

	)

6617 
	#ENET_FTRL_REG
(
ba£
è((ba£)->
FTRL
)

	)

6618 
	#ENET_TACC_REG
(
ba£
è((ba£)->
TACC
)

	)

6619 
	#ENET_RACC_REG
(
ba£
è((ba£)->
RACC
)

	)

6620 
	#ENET_RMON_T_DROP_REG
(
ba£
è((ba£)->
RMON_T_DROP
)

	)

6621 
	#ENET_RMON_T_PACKETS_REG
(
ba£
è((ba£)->
RMON_T_PACKETS
)

	)

6622 
	#ENET_RMON_T_BC_PKT_REG
(
ba£
è((ba£)->
RMON_T_BC_PKT
)

	)

6623 
	#ENET_RMON_T_MC_PKT_REG
(
ba£
è((ba£)->
RMON_T_MC_PKT
)

	)

6624 
	#ENET_RMON_T_CRC_ALIGN_REG
(
ba£
è((ba£)->
RMON_T_CRC_ALIGN
)

	)

6625 
	#ENET_RMON_T_UNDERSIZE_REG
(
ba£
è((ba£)->
RMON_T_UNDERSIZE
)

	)

6626 
	#ENET_RMON_T_OVERSIZE_REG
(
ba£
è((ba£)->
RMON_T_OVERSIZE
)

	)

6627 
	#ENET_RMON_T_FRAG_REG
(
ba£
è((ba£)->
RMON_T_FRAG
)

	)

6628 
	#ENET_RMON_T_JAB_REG
(
ba£
è((ba£)->
RMON_T_JAB
)

	)

6629 
	#ENET_RMON_T_COL_REG
(
ba£
è((ba£)->
RMON_T_COL
)

	)

6630 
	#ENET_RMON_T_P64_REG
(
ba£
è((ba£)->
RMON_T_P64
)

	)

6631 
	#ENET_RMON_T_P65TO127_REG
(
ba£
è((ba£)->
RMON_T_P65TO127
)

	)

6632 
	#ENET_RMON_T_P128TO255_REG
(
ba£
è((ba£)->
RMON_T_P128TO255
)

	)

6633 
	#ENET_RMON_T_P256TO511_REG
(
ba£
è((ba£)->
RMON_T_P256TO511
)

	)

6634 
	#ENET_RMON_T_P512TO1023_REG
(
ba£
è((ba£)->
RMON_T_P512TO1023
)

	)

6635 
	#ENET_RMON_T_P1024TO2047_REG
(
ba£
è((ba£)->
RMON_T_P1024TO2047
)

	)

6636 
	#ENET_RMON_T_P_GTE2048_REG
(
ba£
è((ba£)->
RMON_T_P_GTE2048
)

	)

6637 
	#ENET_RMON_T_OCTETS_REG
(
ba£
è((ba£)->
RMON_T_OCTETS
)

	)

6638 
	#ENET_IEEE_T_DROP_REG
(
ba£
è((ba£)->
IEEE_T_DROP
)

	)

6639 
	#ENET_IEEE_T_FRAME_OK_REG
(
ba£
è((ba£)->
IEEE_T_FRAME_OK
)

	)

6640 
	#ENET_IEEE_T_1COL_REG
(
ba£
è((ba£)->
IEEE_T_1COL
)

	)

6641 
	#ENET_IEEE_T_MCOL_REG
(
ba£
è((ba£)->
IEEE_T_MCOL
)

	)

6642 
	#ENET_IEEE_T_DEF_REG
(
ba£
è((ba£)->
IEEE_T_DEF
)

	)

6643 
	#ENET_IEEE_T_LCOL_REG
(
ba£
è((ba£)->
IEEE_T_LCOL
)

	)

6644 
	#ENET_IEEE_T_EXCOL_REG
(
ba£
è((ba£)->
IEEE_T_EXCOL
)

	)

6645 
	#ENET_IEEE_T_MACERR_REG
(
ba£
è((ba£)->
IEEE_T_MACERR
)

	)

6646 
	#ENET_IEEE_T_CSERR_REG
(
ba£
è((ba£)->
IEEE_T_CSERR
)

	)

6647 
	#ENET_IEEE_T_SQE_REG
(
ba£
è((ba£)->
IEEE_T_SQE
)

	)

6648 
	#ENET_IEEE_T_FDXFC_REG
(
ba£
è((ba£)->
IEEE_T_FDXFC
)

	)

6649 
	#ENET_IEEE_T_OCTETS_OK_REG
(
ba£
è((ba£)->
IEEE_T_OCTETS_OK
)

	)

6650 
	#ENET_RMON_R_PACKETS_REG
(
ba£
è((ba£)->
RMON_R_PACKETS
)

	)

6651 
	#ENET_RMON_R_BC_PKT_REG
(
ba£
è((ba£)->
RMON_R_BC_PKT
)

	)

6652 
	#ENET_RMON_R_MC_PKT_REG
(
ba£
è((ba£)->
RMON_R_MC_PKT
)

	)

6653 
	#ENET_RMON_R_CRC_ALIGN_REG
(
ba£
è((ba£)->
RMON_R_CRC_ALIGN
)

	)

6654 
	#ENET_RMON_R_UNDERSIZE_REG
(
ba£
è((ba£)->
RMON_R_UNDERSIZE
)

	)

6655 
	#ENET_RMON_R_OVERSIZE_REG
(
ba£
è((ba£)->
RMON_R_OVERSIZE
)

	)

6656 
	#ENET_RMON_R_FRAG_REG
(
ba£
è((ba£)->
RMON_R_FRAG
)

	)

6657 
	#ENET_RMON_R_JAB_REG
(
ba£
è((ba£)->
RMON_R_JAB
)

	)

6658 
	#ENET_RMON_R_RESVD_0_REG
(
ba£
è((ba£)->
RMON_R_RESVD_0
)

	)

6659 
	#ENET_RMON_R_P64_REG
(
ba£
è((ba£)->
RMON_R_P64
)

	)

6660 
	#ENET_RMON_R_P65TO127_REG
(
ba£
è((ba£)->
RMON_R_P65TO127
)

	)

6661 
	#ENET_RMON_R_P128TO255_REG
(
ba£
è((ba£)->
RMON_R_P128TO255
)

	)

6662 
	#ENET_RMON_R_P256TO511_REG
(
ba£
è((ba£)->
RMON_R_P256TO511
)

	)

6663 
	#ENET_RMON_R_P512TO1023_REG
(
ba£
è((ba£)->
RMON_R_P512TO1023
)

	)

6664 
	#ENET_RMON_R_P1024TO2047_REG
(
ba£
è((ba£)->
RMON_R_P1024TO2047
)

	)

6665 
	#ENET_RMON_R_P_GTE2048_REG
(
ba£
è((ba£)->
RMON_R_P_GTE2048
)

	)

6666 
	#ENET_RMON_R_OCTETS_REG
(
ba£
è((ba£)->
RMON_R_OCTETS
)

	)

6667 
	#ENET_RMON_R_DROP_REG
(
ba£
è((ba£)->
RMON_R_DROP
)

	)

6668 
	#ENET_RMON_R_FRAME_OK_REG
(
ba£
è((ba£)->
RMON_R_FRAME_OK
)

	)

6669 
	#ENET_IEEE_R_CRC_REG
(
ba£
è((ba£)->
IEEE_R_CRC
)

	)

6670 
	#ENET_IEEE_R_ALIGN_REG
(
ba£
è((ba£)->
IEEE_R_ALIGN
)

	)

6671 
	#ENET_IEEE_R_MACERR_REG
(
ba£
è((ba£)->
IEEE_R_MACERR
)

	)

6672 
	#ENET_IEEE_R_FDXFC_REG
(
ba£
è((ba£)->
IEEE_R_FDXFC
)

	)

6673 
	#ENET_IEEE_R_OCTETS_OK_REG
(
ba£
è((ba£)->
IEEE_R_OCTETS_OK
)

	)

6674 
	#ENET_ATCR_REG
(
ba£
è((ba£)->
ATCR
)

	)

6675 
	#ENET_ATVR_REG
(
ba£
è((ba£)->
ATVR
)

	)

6676 
	#ENET_ATOFF_REG
(
ba£
è((ba£)->
ATOFF
)

	)

6677 
	#ENET_ATPER_REG
(
ba£
è((ba£)->
ATPER
)

	)

6678 
	#ENET_ATCOR_REG
(
ba£
è((ba£)->
ATCOR
)

	)

6679 
	#ENET_ATINC_REG
(
ba£
è((ba£)->
ATINC
)

	)

6680 
	#ENET_ATSTMP_REG
(
ba£
è((ba£)->
ATSTMP
)

	)

6681 
	#ENET_TGSR_REG
(
ba£
è((ba£)->
TGSR
)

	)

6682 
	#ENET_TCSR_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCSR
)

	)

6683 
	#ENET_TCCR_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCCR
)

	)

6700 
	#ENET_EIR_TS_TIMER_MASK
 0x8000u

	)

6701 
	#ENET_EIR_TS_TIMER_SHIFT
 15

	)

6702 
	#ENET_EIR_TS_AVAIL_MASK
 0x10000u

	)

6703 
	#ENET_EIR_TS_AVAIL_SHIFT
 16

	)

6704 
	#ENET_EIR_WAKEUP_MASK
 0x20000u

	)

6705 
	#ENET_EIR_WAKEUP_SHIFT
 17

	)

6706 
	#ENET_EIR_PLR_MASK
 0x40000u

	)

6707 
	#ENET_EIR_PLR_SHIFT
 18

	)

6708 
	#ENET_EIR_UN_MASK
 0x80000u

	)

6709 
	#ENET_EIR_UN_SHIFT
 19

	)

6710 
	#ENET_EIR_RL_MASK
 0x100000u

	)

6711 
	#ENET_EIR_RL_SHIFT
 20

	)

6712 
	#ENET_EIR_LC_MASK
 0x200000u

	)

6713 
	#ENET_EIR_LC_SHIFT
 21

	)

6714 
	#ENET_EIR_EBERR_MASK
 0x400000u

	)

6715 
	#ENET_EIR_EBERR_SHIFT
 22

	)

6716 
	#ENET_EIR_MII_MASK
 0x800000u

	)

6717 
	#ENET_EIR_MII_SHIFT
 23

	)

6718 
	#ENET_EIR_RXB_MASK
 0x1000000u

	)

6719 
	#ENET_EIR_RXB_SHIFT
 24

	)

6720 
	#ENET_EIR_RXF_MASK
 0x2000000u

	)

6721 
	#ENET_EIR_RXF_SHIFT
 25

	)

6722 
	#ENET_EIR_TXB_MASK
 0x4000000u

	)

6723 
	#ENET_EIR_TXB_SHIFT
 26

	)

6724 
	#ENET_EIR_TXF_MASK
 0x8000000u

	)

6725 
	#ENET_EIR_TXF_SHIFT
 27

	)

6726 
	#ENET_EIR_GRA_MASK
 0x10000000u

	)

6727 
	#ENET_EIR_GRA_SHIFT
 28

	)

6728 
	#ENET_EIR_BABT_MASK
 0x20000000u

	)

6729 
	#ENET_EIR_BABT_SHIFT
 29

	)

6730 
	#ENET_EIR_BABR_MASK
 0x40000000u

	)

6731 
	#ENET_EIR_BABR_SHIFT
 30

	)

6733 
	#ENET_EIMR_TS_TIMER_MASK
 0x8000u

	)

6734 
	#ENET_EIMR_TS_TIMER_SHIFT
 15

	)

6735 
	#ENET_EIMR_TS_AVAIL_MASK
 0x10000u

	)

6736 
	#ENET_EIMR_TS_AVAIL_SHIFT
 16

	)

6737 
	#ENET_EIMR_WAKEUP_MASK
 0x20000u

	)

6738 
	#ENET_EIMR_WAKEUP_SHIFT
 17

	)

6739 
	#ENET_EIMR_PLR_MASK
 0x40000u

	)

6740 
	#ENET_EIMR_PLR_SHIFT
 18

	)

6741 
	#ENET_EIMR_UN_MASK
 0x80000u

	)

6742 
	#ENET_EIMR_UN_SHIFT
 19

	)

6743 
	#ENET_EIMR_RL_MASK
 0x100000u

	)

6744 
	#ENET_EIMR_RL_SHIFT
 20

	)

6745 
	#ENET_EIMR_LC_MASK
 0x200000u

	)

6746 
	#ENET_EIMR_LC_SHIFT
 21

	)

6747 
	#ENET_EIMR_EBERR_MASK
 0x400000u

	)

6748 
	#ENET_EIMR_EBERR_SHIFT
 22

	)

6749 
	#ENET_EIMR_MII_MASK
 0x800000u

	)

6750 
	#ENET_EIMR_MII_SHIFT
 23

	)

6751 
	#ENET_EIMR_RXB_MASK
 0x1000000u

	)

6752 
	#ENET_EIMR_RXB_SHIFT
 24

	)

6753 
	#ENET_EIMR_RXF_MASK
 0x2000000u

	)

6754 
	#ENET_EIMR_RXF_SHIFT
 25

	)

6755 
	#ENET_EIMR_TXB_MASK
 0x4000000u

	)

6756 
	#ENET_EIMR_TXB_SHIFT
 26

	)

6757 
	#ENET_EIMR_TXF_MASK
 0x8000000u

	)

6758 
	#ENET_EIMR_TXF_SHIFT
 27

	)

6759 
	#ENET_EIMR_GRA_MASK
 0x10000000u

	)

6760 
	#ENET_EIMR_GRA_SHIFT
 28

	)

6761 
	#ENET_EIMR_BABT_MASK
 0x20000000u

	)

6762 
	#ENET_EIMR_BABT_SHIFT
 29

	)

6763 
	#ENET_EIMR_BABR_MASK
 0x40000000u

	)

6764 
	#ENET_EIMR_BABR_SHIFT
 30

	)

6766 
	#ENET_RDAR_RDAR_MASK
 0x1000000u

	)

6767 
	#ENET_RDAR_RDAR_SHIFT
 24

	)

6769 
	#ENET_TDAR_TDAR_MASK
 0x1000000u

	)

6770 
	#ENET_TDAR_TDAR_SHIFT
 24

	)

6772 
	#ENET_ECR_RESET_MASK
 0x1u

	)

6773 
	#ENET_ECR_RESET_SHIFT
 0

	)

6774 
	#ENET_ECR_ETHEREN_MASK
 0x2u

	)

6775 
	#ENET_ECR_ETHEREN_SHIFT
 1

	)

6776 
	#ENET_ECR_MAGICEN_MASK
 0x4u

	)

6777 
	#ENET_ECR_MAGICEN_SHIFT
 2

	)

6778 
	#ENET_ECR_SLEEP_MASK
 0x8u

	)

6779 
	#ENET_ECR_SLEEP_SHIFT
 3

	)

6780 
	#ENET_ECR_EN1588_MASK
 0x10u

	)

6781 
	#ENET_ECR_EN1588_SHIFT
 4

	)

6782 
	#ENET_ECR_DBGEN_MASK
 0x40u

	)

6783 
	#ENET_ECR_DBGEN_SHIFT
 6

	)

6784 
	#ENET_ECR_STOPEN_MASK
 0x80u

	)

6785 
	#ENET_ECR_STOPEN_SHIFT
 7

	)

6786 
	#ENET_ECR_DBSWP_MASK
 0x100u

	)

6787 
	#ENET_ECR_DBSWP_SHIFT
 8

	)

6789 
	#ENET_MMFR_DATA_MASK
 0xFFFFu

	)

6790 
	#ENET_MMFR_DATA_SHIFT
 0

	)

6791 
	#ENET_MMFR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_DATA_SHIFT
))&
ENET_MMFR_DATA_MASK
)

	)

6792 
	#ENET_MMFR_TA_MASK
 0x30000u

	)

6793 
	#ENET_MMFR_TA_SHIFT
 16

	)

6794 
	#ENET_MMFR_TA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_TA_SHIFT
))&
ENET_MMFR_TA_MASK
)

	)

6795 
	#ENET_MMFR_RA_MASK
 0x7C0000u

	)

6796 
	#ENET_MMFR_RA_SHIFT
 18

	)

6797 
	#ENET_MMFR_RA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_RA_SHIFT
))&
ENET_MMFR_RA_MASK
)

	)

6798 
	#ENET_MMFR_PA_MASK
 0xF800000u

	)

6799 
	#ENET_MMFR_PA_SHIFT
 23

	)

6800 
	#ENET_MMFR_PA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_PA_SHIFT
))&
ENET_MMFR_PA_MASK
)

	)

6801 
	#ENET_MMFR_OP_MASK
 0x30000000u

	)

6802 
	#ENET_MMFR_OP_SHIFT
 28

	)

6803 
	#ENET_MMFR_OP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_OP_SHIFT
))&
ENET_MMFR_OP_MASK
)

	)

6804 
	#ENET_MMFR_ST_MASK
 0xC0000000u

	)

6805 
	#ENET_MMFR_ST_SHIFT
 30

	)

6806 
	#ENET_MMFR_ST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MMFR_ST_SHIFT
))&
ENET_MMFR_ST_MASK
)

	)

6808 
	#ENET_MSCR_MII_SPEED_MASK
 0x7Eu

	)

6809 
	#ENET_MSCR_MII_SPEED_SHIFT
 1

	)

6810 
	#ENET_MSCR_MII_SPEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MSCR_MII_SPEED_SHIFT
))&
ENET_MSCR_MII_SPEED_MASK
)

	)

6811 
	#ENET_MSCR_DIS_PRE_MASK
 0x80u

	)

6812 
	#ENET_MSCR_DIS_PRE_SHIFT
 7

	)

6813 
	#ENET_MSCR_HOLDTIME_MASK
 0x700u

	)

6814 
	#ENET_MSCR_HOLDTIME_SHIFT
 8

	)

6815 
	#ENET_MSCR_HOLDTIME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MSCR_HOLDTIME_SHIFT
))&
ENET_MSCR_HOLDTIME_MASK
)

	)

6817 
	#ENET_MIBC_MIB_CLEAR_MASK
 0x20000000u

	)

6818 
	#ENET_MIBC_MIB_CLEAR_SHIFT
 29

	)

6819 
	#ENET_MIBC_MIB_IDLE_MASK
 0x40000000u

	)

6820 
	#ENET_MIBC_MIB_IDLE_SHIFT
 30

	)

6821 
	#ENET_MIBC_MIB_DIS_MASK
 0x80000000u

	)

6822 
	#ENET_MIBC_MIB_DIS_SHIFT
 31

	)

6824 
	#ENET_RCR_LOOP_MASK
 0x1u

	)

6825 
	#ENET_RCR_LOOP_SHIFT
 0

	)

6826 
	#ENET_RCR_DRT_MASK
 0x2u

	)

6827 
	#ENET_RCR_DRT_SHIFT
 1

	)

6828 
	#ENET_RCR_MII_MODE_MASK
 0x4u

	)

6829 
	#ENET_RCR_MII_MODE_SHIFT
 2

	)

6830 
	#ENET_RCR_PROM_MASK
 0x8u

	)

6831 
	#ENET_RCR_PROM_SHIFT
 3

	)

6832 
	#ENET_RCR_BC_REJ_MASK
 0x10u

	)

6833 
	#ENET_RCR_BC_REJ_SHIFT
 4

	)

6834 
	#ENET_RCR_FCE_MASK
 0x20u

	)

6835 
	#ENET_RCR_FCE_SHIFT
 5

	)

6836 
	#ENET_RCR_RMII_MODE_MASK
 0x100u

	)

6837 
	#ENET_RCR_RMII_MODE_SHIFT
 8

	)

6838 
	#ENET_RCR_RMII_10T_MASK
 0x200u

	)

6839 
	#ENET_RCR_RMII_10T_SHIFT
 9

	)

6840 
	#ENET_RCR_PADEN_MASK
 0x1000u

	)

6841 
	#ENET_RCR_PADEN_SHIFT
 12

	)

6842 
	#ENET_RCR_PAUFWD_MASK
 0x2000u

	)

6843 
	#ENET_RCR_PAUFWD_SHIFT
 13

	)

6844 
	#ENET_RCR_CRCFWD_MASK
 0x4000u

	)

6845 
	#ENET_RCR_CRCFWD_SHIFT
 14

	)

6846 
	#ENET_RCR_CFEN_MASK
 0x8000u

	)

6847 
	#ENET_RCR_CFEN_SHIFT
 15

	)

6848 
	#ENET_RCR_MAX_FL_MASK
 0x3FFF0000u

	)

6849 
	#ENET_RCR_MAX_FL_SHIFT
 16

	)

6850 
	#ENET_RCR_MAX_FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RCR_MAX_FL_SHIFT
))&
ENET_RCR_MAX_FL_MASK
)

	)

6851 
	#ENET_RCR_NLC_MASK
 0x40000000u

	)

6852 
	#ENET_RCR_NLC_SHIFT
 30

	)

6853 
	#ENET_RCR_GRS_MASK
 0x80000000u

	)

6854 
	#ENET_RCR_GRS_SHIFT
 31

	)

6856 
	#ENET_TCR_GTS_MASK
 0x1u

	)

6857 
	#ENET_TCR_GTS_SHIFT
 0

	)

6858 
	#ENET_TCR_FDEN_MASK
 0x4u

	)

6859 
	#ENET_TCR_FDEN_SHIFT
 2

	)

6860 
	#ENET_TCR_TFC_PAUSE_MASK
 0x8u

	)

6861 
	#ENET_TCR_TFC_PAUSE_SHIFT
 3

	)

6862 
	#ENET_TCR_RFC_PAUSE_MASK
 0x10u

	)

6863 
	#ENET_TCR_RFC_PAUSE_SHIFT
 4

	)

6864 
	#ENET_TCR_ADDSEL_MASK
 0xE0u

	)

6865 
	#ENET_TCR_ADDSEL_SHIFT
 5

	)

6866 
	#ENET_TCR_ADDSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCR_ADDSEL_SHIFT
))&
ENET_TCR_ADDSEL_MASK
)

	)

6867 
	#ENET_TCR_ADDINS_MASK
 0x100u

	)

6868 
	#ENET_TCR_ADDINS_SHIFT
 8

	)

6869 
	#ENET_TCR_CRCFWD_MASK
 0x200u

	)

6870 
	#ENET_TCR_CRCFWD_SHIFT
 9

	)

6872 
	#ENET_PALR_PADDR1_MASK
 0xFFFFFFFFu

	)

6873 
	#ENET_PALR_PADDR1_SHIFT
 0

	)

6874 
	#ENET_PALR_PADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PALR_PADDR1_SHIFT
))&
ENET_PALR_PADDR1_MASK
)

	)

6876 
	#ENET_PAUR_TYPE_MASK
 0xFFFFu

	)

6877 
	#ENET_PAUR_TYPE_SHIFT
 0

	)

6878 
	#ENET_PAUR_TYPE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PAUR_TYPE_SHIFT
))&
ENET_PAUR_TYPE_MASK
)

	)

6879 
	#ENET_PAUR_PADDR2_MASK
 0xFFFF0000u

	)

6880 
	#ENET_PAUR_PADDR2_SHIFT
 16

	)

6881 
	#ENET_PAUR_PADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_PAUR_PADDR2_SHIFT
))&
ENET_PAUR_PADDR2_MASK
)

	)

6883 
	#ENET_OPD_PAUSE_DUR_MASK
 0xFFFFu

	)

6884 
	#ENET_OPD_PAUSE_DUR_SHIFT
 0

	)

6885 
	#ENET_OPD_PAUSE_DUR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_OPD_PAUSE_DUR_SHIFT
))&
ENET_OPD_PAUSE_DUR_MASK
)

	)

6886 
	#ENET_OPD_OPCODE_MASK
 0xFFFF0000u

	)

6887 
	#ENET_OPD_OPCODE_SHIFT
 16

	)

6888 
	#ENET_OPD_OPCODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_OPD_OPCODE_SHIFT
))&
ENET_OPD_OPCODE_MASK
)

	)

6890 
	#ENET_IAUR_IADDR1_MASK
 0xFFFFFFFFu

	)

6891 
	#ENET_IAUR_IADDR1_SHIFT
 0

	)

6892 
	#ENET_IAUR_IADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_IAUR_IADDR1_SHIFT
))&
ENET_IAUR_IADDR1_MASK
)

	)

6894 
	#ENET_IALR_IADDR2_MASK
 0xFFFFFFFFu

	)

6895 
	#ENET_IALR_IADDR2_SHIFT
 0

	)

6896 
	#ENET_IALR_IADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_IALR_IADDR2_SHIFT
))&
ENET_IALR_IADDR2_MASK
)

	)

6898 
	#ENET_GAUR_GADDR1_MASK
 0xFFFFFFFFu

	)

6899 
	#ENET_GAUR_GADDR1_SHIFT
 0

	)

6900 
	#ENET_GAUR_GADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_GAUR_GADDR1_SHIFT
))&
ENET_GAUR_GADDR1_MASK
)

	)

6902 
	#ENET_GALR_GADDR2_MASK
 0xFFFFFFFFu

	)

6903 
	#ENET_GALR_GADDR2_SHIFT
 0

	)

6904 
	#ENET_GALR_GADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_GALR_GADDR2_SHIFT
))&
ENET_GALR_GADDR2_MASK
)

	)

6906 
	#ENET_TFWR_TFWR_MASK
 0x3Fu

	)

6907 
	#ENET_TFWR_TFWR_SHIFT
 0

	)

6908 
	#ENET_TFWR_TFWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TFWR_TFWR_SHIFT
))&
ENET_TFWR_TFWR_MASK
)

	)

6909 
	#ENET_TFWR_STRFWD_MASK
 0x100u

	)

6910 
	#ENET_TFWR_STRFWD_SHIFT
 8

	)

6912 
	#ENET_RDSR_R_DES_START_MASK
 0xFFFFFFF8u

	)

6913 
	#ENET_RDSR_R_DES_START_SHIFT
 3

	)

6914 
	#ENET_RDSR_R_DES_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RDSR_R_DES_START_SHIFT
))&
ENET_RDSR_R_DES_START_MASK
)

	)

6916 
	#ENET_TDSR_X_DES_START_MASK
 0xFFFFFFF8u

	)

6917 
	#ENET_TDSR_X_DES_START_SHIFT
 3

	)

6918 
	#ENET_TDSR_X_DES_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TDSR_X_DES_START_SHIFT
))&
ENET_TDSR_X_DES_START_MASK
)

	)

6920 
	#ENET_MRBR_R_BUF_SIZE_MASK
 0x3FF0u

	)

6921 
	#ENET_MRBR_R_BUF_SIZE_SHIFT
 4

	)

6922 
	#ENET_MRBR_R_BUF_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_MRBR_R_BUF_SIZE_SHIFT
))&
ENET_MRBR_R_BUF_SIZE_MASK
)

	)

6924 
	#ENET_RSFL_RX_SECTION_FULL_MASK
 0xFFu

	)

6925 
	#ENET_RSFL_RX_SECTION_FULL_SHIFT
 0

	)

6926 
	#ENET_RSFL_RX_SECTION_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RSFL_RX_SECTION_FULL_SHIFT
))&
ENET_RSFL_RX_SECTION_FULL_MASK
)

	)

6928 
	#ENET_RSEM_RX_SECTION_EMPTY_MASK
 0xFFu

	)

6929 
	#ENET_RSEM_RX_SECTION_EMPTY_SHIFT
 0

	)

6930 
	#ENET_RSEM_RX_SECTION_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RSEM_RX_SECTION_EMPTY_SHIFT
))&
ENET_RSEM_RX_SECTION_EMPTY_MASK
)

	)

6932 
	#ENET_RAEM_RX_ALMOST_EMPTY_MASK
 0xFFu

	)

6933 
	#ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
 0

	)

6934 
	#ENET_RAEM_RX_ALMOST_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
))&
ENET_RAEM_RX_ALMOST_EMPTY_MASK
)

	)

6936 
	#ENET_RAFL_RX_ALMOST_FULL_MASK
 0xFFu

	)

6937 
	#ENET_RAFL_RX_ALMOST_FULL_SHIFT
 0

	)

6938 
	#ENET_RAFL_RX_ALMOST_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_RAFL_RX_ALMOST_FULL_SHIFT
))&
ENET_RAFL_RX_ALMOST_FULL_MASK
)

	)

6940 
	#ENET_TSEM_TX_SECTION_EMPTY_MASK
 0xFFu

	)

6941 
	#ENET_TSEM_TX_SECTION_EMPTY_SHIFT
 0

	)

6942 
	#ENET_TSEM_TX_SECTION_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TSEM_TX_SECTION_EMPTY_SHIFT
))&
ENET_TSEM_TX_SECTION_EMPTY_MASK
)

	)

6944 
	#ENET_TAEM_TX_ALMOST_EMPTY_MASK
 0xFFu

	)

6945 
	#ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
 0

	)

6946 
	#ENET_TAEM_TX_ALMOST_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
))&
ENET_TAEM_TX_ALMOST_EMPTY_MASK
)

	)

6948 
	#ENET_TAFL_TX_ALMOST_FULL_MASK
 0xFFu

	)

6949 
	#ENET_TAFL_TX_ALMOST_FULL_SHIFT
 0

	)

6950 
	#ENET_TAFL_TX_ALMOST_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TAFL_TX_ALMOST_FULL_SHIFT
))&
ENET_TAFL_TX_ALMOST_FULL_MASK
)

	)

6952 
	#ENET_TIPG_IPG_MASK
 0x1Fu

	)

6953 
	#ENET_TIPG_IPG_SHIFT
 0

	)

6954 
	#ENET_TIPG_IPG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TIPG_IPG_SHIFT
))&
ENET_TIPG_IPG_MASK
)

	)

6956 
	#ENET_FTRL_TRUNC_FL_MASK
 0x3FFFu

	)

6957 
	#ENET_FTRL_TRUNC_FL_SHIFT
 0

	)

6958 
	#ENET_FTRL_TRUNC_FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_FTRL_TRUNC_FL_SHIFT
))&
ENET_FTRL_TRUNC_FL_MASK
)

	)

6960 
	#ENET_TACC_SHIFT16_MASK
 0x1u

	)

6961 
	#ENET_TACC_SHIFT16_SHIFT
 0

	)

6962 
	#ENET_TACC_IPCHK_MASK
 0x8u

	)

6963 
	#ENET_TACC_IPCHK_SHIFT
 3

	)

6964 
	#ENET_TACC_PROCHK_MASK
 0x10u

	)

6965 
	#ENET_TACC_PROCHK_SHIFT
 4

	)

6967 
	#ENET_RACC_PADREM_MASK
 0x1u

	)

6968 
	#ENET_RACC_PADREM_SHIFT
 0

	)

6969 
	#ENET_RACC_IPDIS_MASK
 0x2u

	)

6970 
	#ENET_RACC_IPDIS_SHIFT
 1

	)

6971 
	#ENET_RACC_PRODIS_MASK
 0x4u

	)

6972 
	#ENET_RACC_PRODIS_SHIFT
 2

	)

6973 
	#ENET_RACC_LINEDIS_MASK
 0x40u

	)

6974 
	#ENET_RACC_LINEDIS_SHIFT
 6

	)

6975 
	#ENET_RACC_SHIFT16_MASK
 0x80u

	)

6976 
	#ENET_RACC_SHIFT16_SHIFT
 7

	)

6978 
	#ENET_ATCR_EN_MASK
 0x1u

	)

6979 
	#ENET_ATCR_EN_SHIFT
 0

	)

6980 
	#ENET_ATCR_OFFEN_MASK
 0x4u

	)

6981 
	#ENET_ATCR_OFFEN_SHIFT
 2

	)

6982 
	#ENET_ATCR_OFFRST_MASK
 0x8u

	)

6983 
	#ENET_ATCR_OFFRST_SHIFT
 3

	)

6984 
	#ENET_ATCR_PEREN_MASK
 0x10u

	)

6985 
	#ENET_ATCR_PEREN_SHIFT
 4

	)

6986 
	#ENET_ATCR_PINPER_MASK
 0x80u

	)

6987 
	#ENET_ATCR_PINPER_SHIFT
 7

	)

6988 
	#ENET_ATCR_RESTART_MASK
 0x200u

	)

6989 
	#ENET_ATCR_RESTART_SHIFT
 9

	)

6990 
	#ENET_ATCR_CAPTURE_MASK
 0x800u

	)

6991 
	#ENET_ATCR_CAPTURE_SHIFT
 11

	)

6992 
	#ENET_ATCR_SLAVE_MASK
 0x2000u

	)

6993 
	#ENET_ATCR_SLAVE_SHIFT
 13

	)

6995 
	#ENET_ATVR_ATIME_MASK
 0xFFFFFFFFu

	)

6996 
	#ENET_ATVR_ATIME_SHIFT
 0

	)

6997 
	#ENET_ATVR_ATIME
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATVR_ATIME_SHIFT
))&
ENET_ATVR_ATIME_MASK
)

	)

6999 
	#ENET_ATOFF_OFFSET_MASK
 0xFFFFFFFFu

	)

7000 
	#ENET_ATOFF_OFFSET_SHIFT
 0

	)

7001 
	#ENET_ATOFF_OFFSET
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATOFF_OFFSET_SHIFT
))&
ENET_ATOFF_OFFSET_MASK
)

	)

7003 
	#ENET_ATPER_PERIOD_MASK
 0xFFFFFFFFu

	)

7004 
	#ENET_ATPER_PERIOD_SHIFT
 0

	)

7005 
	#ENET_ATPER_PERIOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATPER_PERIOD_SHIFT
))&
ENET_ATPER_PERIOD_MASK
)

	)

7007 
	#ENET_ATCOR_COR_MASK
 0x7FFFFFFFu

	)

7008 
	#ENET_ATCOR_COR_SHIFT
 0

	)

7009 
	#ENET_ATCOR_COR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATCOR_COR_SHIFT
))&
ENET_ATCOR_COR_MASK
)

	)

7011 
	#ENET_ATINC_INC_MASK
 0x7Fu

	)

7012 
	#ENET_ATINC_INC_SHIFT
 0

	)

7013 
	#ENET_ATINC_INC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATINC_INC_SHIFT
))&
ENET_ATINC_INC_MASK
)

	)

7014 
	#ENET_ATINC_INC_CORR_MASK
 0x7F00u

	)

7015 
	#ENET_ATINC_INC_CORR_SHIFT
 8

	)

7016 
	#ENET_ATINC_INC_CORR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATINC_INC_CORR_SHIFT
))&
ENET_ATINC_INC_CORR_MASK
)

	)

7018 
	#ENET_ATSTMP_TIMESTAMP_MASK
 0xFFFFFFFFu

	)

7019 
	#ENET_ATSTMP_TIMESTAMP_SHIFT
 0

	)

7020 
	#ENET_ATSTMP_TIMESTAMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_ATSTMP_TIMESTAMP_SHIFT
))&
ENET_ATSTMP_TIMESTAMP_MASK
)

	)

7022 
	#ENET_TGSR_TF0_MASK
 0x1u

	)

7023 
	#ENET_TGSR_TF0_SHIFT
 0

	)

7024 
	#ENET_TGSR_TF1_MASK
 0x2u

	)

7025 
	#ENET_TGSR_TF1_SHIFT
 1

	)

7026 
	#ENET_TGSR_TF2_MASK
 0x4u

	)

7027 
	#ENET_TGSR_TF2_SHIFT
 2

	)

7028 
	#ENET_TGSR_TF3_MASK
 0x8u

	)

7029 
	#ENET_TGSR_TF3_SHIFT
 3

	)

7031 
	#ENET_TCSR_TDRE_MASK
 0x1u

	)

7032 
	#ENET_TCSR_TDRE_SHIFT
 0

	)

7033 
	#ENET_TCSR_TMODE_MASK
 0x3Cu

	)

7034 
	#ENET_TCSR_TMODE_SHIFT
 2

	)

7035 
	#ENET_TCSR_TMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCSR_TMODE_SHIFT
))&
ENET_TCSR_TMODE_MASK
)

	)

7036 
	#ENET_TCSR_TIE_MASK
 0x40u

	)

7037 
	#ENET_TCSR_TIE_SHIFT
 6

	)

7038 
	#ENET_TCSR_TF_MASK
 0x80u

	)

7039 
	#ENET_TCSR_TF_SHIFT
 7

	)

7041 
	#ENET_TCCR_TCC_MASK
 0xFFFFFFFFu

	)

7042 
	#ENET_TCCR_TCC_SHIFT
 0

	)

7043 
	#ENET_TCCR_TCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
ENET_TCCR_TCC_SHIFT
))&
ENET_TCCR_TCC_MASK
)

	)

7052 
	#ENET_BASE_PTR
 ((
ENET_MemM­PŒ
)0x400C0000u)

	)

7054 
	#ENET_BASE_PTRS
 { 
ENET_BASE_PTR
 }

	)

7068 
	#ENET_EIR
 
	`ENET_EIR_REG
(
ENET_BASE_PTR
)

	)

7069 
	#ENET_EIMR
 
	`ENET_EIMR_REG
(
ENET_BASE_PTR
)

	)

7070 
	#ENET_RDAR
 
	`ENET_RDAR_REG
(
ENET_BASE_PTR
)

	)

7071 
	#ENET_TDAR
 
	`ENET_TDAR_REG
(
ENET_BASE_PTR
)

	)

7072 
	#ENET_ECR
 
	`ENET_ECR_REG
(
ENET_BASE_PTR
)

	)

7073 
	#ENET_MMFR
 
	`ENET_MMFR_REG
(
ENET_BASE_PTR
)

	)

7074 
	#ENET_MSCR
 
	`ENET_MSCR_REG
(
ENET_BASE_PTR
)

	)

7075 
	#ENET_MIBC
 
	`ENET_MIBC_REG
(
ENET_BASE_PTR
)

	)

7076 
	#ENET_RCR
 
	`ENET_RCR_REG
(
ENET_BASE_PTR
)

	)

7077 
	#ENET_TCR
 
	`ENET_TCR_REG
(
ENET_BASE_PTR
)

	)

7078 
	#ENET_PALR
 
	`ENET_PALR_REG
(
ENET_BASE_PTR
)

	)

7079 
	#ENET_PAUR
 
	`ENET_PAUR_REG
(
ENET_BASE_PTR
)

	)

7080 
	#ENET_OPD
 
	`ENET_OPD_REG
(
ENET_BASE_PTR
)

	)

7081 
	#ENET_IAUR
 
	`ENET_IAUR_REG
(
ENET_BASE_PTR
)

	)

7082 
	#ENET_IALR
 
	`ENET_IALR_REG
(
ENET_BASE_PTR
)

	)

7083 
	#ENET_GAUR
 
	`ENET_GAUR_REG
(
ENET_BASE_PTR
)

	)

7084 
	#ENET_GALR
 
	`ENET_GALR_REG
(
ENET_BASE_PTR
)

	)

7085 
	#ENET_TFWR
 
	`ENET_TFWR_REG
(
ENET_BASE_PTR
)

	)

7086 
	#ENET_RDSR
 
	`ENET_RDSR_REG
(
ENET_BASE_PTR
)

	)

7087 
	#ENET_TDSR
 
	`ENET_TDSR_REG
(
ENET_BASE_PTR
)

	)

7088 
	#ENET_MRBR
 
	`ENET_MRBR_REG
(
ENET_BASE_PTR
)

	)

7089 
	#ENET_RSFL
 
	`ENET_RSFL_REG
(
ENET_BASE_PTR
)

	)

7090 
	#ENET_RSEM
 
	`ENET_RSEM_REG
(
ENET_BASE_PTR
)

	)

7091 
	#ENET_RAEM
 
	`ENET_RAEM_REG
(
ENET_BASE_PTR
)

	)

7092 
	#ENET_RAFL
 
	`ENET_RAFL_REG
(
ENET_BASE_PTR
)

	)

7093 
	#ENET_TSEM
 
	`ENET_TSEM_REG
(
ENET_BASE_PTR
)

	)

7094 
	#ENET_TAEM
 
	`ENET_TAEM_REG
(
ENET_BASE_PTR
)

	)

7095 
	#ENET_TAFL
 
	`ENET_TAFL_REG
(
ENET_BASE_PTR
)

	)

7096 
	#ENET_TIPG
 
	`ENET_TIPG_REG
(
ENET_BASE_PTR
)

	)

7097 
	#ENET_FTRL
 
	`ENET_FTRL_REG
(
ENET_BASE_PTR
)

	)

7098 
	#ENET_TACC
 
	`ENET_TACC_REG
(
ENET_BASE_PTR
)

	)

7099 
	#ENET_RACC
 
	`ENET_RACC_REG
(
ENET_BASE_PTR
)

	)

7100 
	#ENET_RMON_T_DROP
 
	`ENET_RMON_T_DROP_REG
(
ENET_BASE_PTR
)

	)

7101 
	#ENET_RMON_T_PACKETS
 
	`ENET_RMON_T_PACKETS_REG
(
ENET_BASE_PTR
)

	)

7102 
	#ENET_RMON_T_BC_PKT
 
	`ENET_RMON_T_BC_PKT_REG
(
ENET_BASE_PTR
)

	)

7103 
	#ENET_RMON_T_MC_PKT
 
	`ENET_RMON_T_MC_PKT_REG
(
ENET_BASE_PTR
)

	)

7104 
	#ENET_RMON_T_CRC_ALIGN
 
	`ENET_RMON_T_CRC_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7105 
	#ENET_RMON_T_UNDERSIZE
 
	`ENET_RMON_T_UNDERSIZE_REG
(
ENET_BASE_PTR
)

	)

7106 
	#ENET_RMON_T_OVERSIZE
 
	`ENET_RMON_T_OVERSIZE_REG
(
ENET_BASE_PTR
)

	)

7107 
	#ENET_RMON_T_FRAG
 
	`ENET_RMON_T_FRAG_REG
(
ENET_BASE_PTR
)

	)

7108 
	#ENET_RMON_T_JAB
 
	`ENET_RMON_T_JAB_REG
(
ENET_BASE_PTR
)

	)

7109 
	#ENET_RMON_T_COL
 
	`ENET_RMON_T_COL_REG
(
ENET_BASE_PTR
)

	)

7110 
	#ENET_RMON_T_P64
 
	`ENET_RMON_T_P64_REG
(
ENET_BASE_PTR
)

	)

7111 
	#ENET_RMON_T_P65TO127
 
	`ENET_RMON_T_P65TO127_REG
(
ENET_BASE_PTR
)

	)

7112 
	#ENET_RMON_T_P128TO255
 
	`ENET_RMON_T_P128TO255_REG
(
ENET_BASE_PTR
)

	)

7113 
	#ENET_RMON_T_P256TO511
 
	`ENET_RMON_T_P256TO511_REG
(
ENET_BASE_PTR
)

	)

7114 
	#ENET_RMON_T_P512TO1023
 
	`ENET_RMON_T_P512TO1023_REG
(
ENET_BASE_PTR
)

	)

7115 
	#ENET_RMON_T_P1024TO2047
 
	`ENET_RMON_T_P1024TO2047_REG
(
ENET_BASE_PTR
)

	)

7116 
	#ENET_RMON_T_P_GTE2048
 
	`ENET_RMON_T_P_GTE2048_REG
(
ENET_BASE_PTR
)

	)

7117 
	#ENET_RMON_T_OCTETS
 
	`ENET_RMON_T_OCTETS_REG
(
ENET_BASE_PTR
)

	)

7118 
	#ENET_IEEE_T_DROP
 
	`ENET_IEEE_T_DROP_REG
(
ENET_BASE_PTR
)

	)

7119 
	#ENET_IEEE_T_FRAME_OK
 
	`ENET_IEEE_T_FRAME_OK_REG
(
ENET_BASE_PTR
)

	)

7120 
	#ENET_IEEE_T_1COL
 
	`ENET_IEEE_T_1COL_REG
(
ENET_BASE_PTR
)

	)

7121 
	#ENET_IEEE_T_MCOL
 
	`ENET_IEEE_T_MCOL_REG
(
ENET_BASE_PTR
)

	)

7122 
	#ENET_IEEE_T_DEF
 
	`ENET_IEEE_T_DEF_REG
(
ENET_BASE_PTR
)

	)

7123 
	#ENET_IEEE_T_LCOL
 
	`ENET_IEEE_T_LCOL_REG
(
ENET_BASE_PTR
)

	)

7124 
	#ENET_IEEE_T_EXCOL
 
	`ENET_IEEE_T_EXCOL_REG
(
ENET_BASE_PTR
)

	)

7125 
	#ENET_IEEE_T_MACERR
 
	`ENET_IEEE_T_MACERR_REG
(
ENET_BASE_PTR
)

	)

7126 
	#ENET_IEEE_T_CSERR
 
	`ENET_IEEE_T_CSERR_REG
(
ENET_BASE_PTR
)

	)

7127 
	#ENET_IEEE_T_SQE
 
	`ENET_IEEE_T_SQE_REG
(
ENET_BASE_PTR
)

	)

7128 
	#ENET_IEEE_T_FDXFC
 
	`ENET_IEEE_T_FDXFC_REG
(
ENET_BASE_PTR
)

	)

7129 
	#ENET_IEEE_T_OCTETS_OK
 
	`ENET_IEEE_T_OCTETS_OK_REG
(
ENET_BASE_PTR
)

	)

7130 
	#ENET_RMON_R_PACKETS
 
	`ENET_RMON_R_PACKETS_REG
(
ENET_BASE_PTR
)

	)

7131 
	#ENET_RMON_R_BC_PKT
 
	`ENET_RMON_R_BC_PKT_REG
(
ENET_BASE_PTR
)

	)

7132 
	#ENET_RMON_R_MC_PKT
 
	`ENET_RMON_R_MC_PKT_REG
(
ENET_BASE_PTR
)

	)

7133 
	#ENET_RMON_R_CRC_ALIGN
 
	`ENET_RMON_R_CRC_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7134 
	#ENET_RMON_R_UNDERSIZE
 
	`ENET_RMON_R_UNDERSIZE_REG
(
ENET_BASE_PTR
)

	)

7135 
	#ENET_RMON_R_OVERSIZE
 
	`ENET_RMON_R_OVERSIZE_REG
(
ENET_BASE_PTR
)

	)

7136 
	#ENET_RMON_R_FRAG
 
	`ENET_RMON_R_FRAG_REG
(
ENET_BASE_PTR
)

	)

7137 
	#ENET_RMON_R_JAB
 
	`ENET_RMON_R_JAB_REG
(
ENET_BASE_PTR
)

	)

7138 
	#ENET_RMON_R_RESVD_0
 
	`ENET_RMON_R_RESVD_0_REG
(
ENET_BASE_PTR
)

	)

7139 
	#ENET_RMON_R_P64
 
	`ENET_RMON_R_P64_REG
(
ENET_BASE_PTR
)

	)

7140 
	#ENET_RMON_R_P65TO127
 
	`ENET_RMON_R_P65TO127_REG
(
ENET_BASE_PTR
)

	)

7141 
	#ENET_RMON_R_P128TO255
 
	`ENET_RMON_R_P128TO255_REG
(
ENET_BASE_PTR
)

	)

7142 
	#ENET_RMON_R_P256TO511
 
	`ENET_RMON_R_P256TO511_REG
(
ENET_BASE_PTR
)

	)

7143 
	#ENET_RMON_R_P512TO1023
 
	`ENET_RMON_R_P512TO1023_REG
(
ENET_BASE_PTR
)

	)

7144 
	#ENET_RMON_R_P1024TO2047
 
	`ENET_RMON_R_P1024TO2047_REG
(
ENET_BASE_PTR
)

	)

7145 
	#ENET_RMON_R_P_GTE2048
 
	`ENET_RMON_R_P_GTE2048_REG
(
ENET_BASE_PTR
)

	)

7146 
	#ENET_RMON_R_OCTETS
 
	`ENET_RMON_R_OCTETS_REG
(
ENET_BASE_PTR
)

	)

7147 
	#ENET_IEEE_R_DROP
 
	`ENET_RMON_R_DROP_REG
(
ENET_BASE_PTR
)

	)

7148 
	#ENET_IEEE_R_FRAME_OK
 
	`ENET_RMON_R_FRAME_OK_REG
(
ENET_BASE_PTR
)

	)

7149 
	#ENET_IEEE_R_CRC
 
	`ENET_IEEE_R_CRC_REG
(
ENET_BASE_PTR
)

	)

7150 
	#ENET_IEEE_R_ALIGN
 
	`ENET_IEEE_R_ALIGN_REG
(
ENET_BASE_PTR
)

	)

7151 
	#ENET_IEEE_R_MACERR
 
	`ENET_IEEE_R_MACERR_REG
(
ENET_BASE_PTR
)

	)

7152 
	#ENET_IEEE_R_FDXFC
 
	`ENET_IEEE_R_FDXFC_REG
(
ENET_BASE_PTR
)

	)

7153 
	#ENET_IEEE_R_OCTETS_OK
 
	`ENET_IEEE_R_OCTETS_OK_REG
(
ENET_BASE_PTR
)

	)

7154 
	#ENET_ATCR
 
	`ENET_ATCR_REG
(
ENET_BASE_PTR
)

	)

7155 
	#ENET_ATVR
 
	`ENET_ATVR_REG
(
ENET_BASE_PTR
)

	)

7156 
	#ENET_ATOFF
 
	`ENET_ATOFF_REG
(
ENET_BASE_PTR
)

	)

7157 
	#ENET_ATPER
 
	`ENET_ATPER_REG
(
ENET_BASE_PTR
)

	)

7158 
	#ENET_ATCOR
 
	`ENET_ATCOR_REG
(
ENET_BASE_PTR
)

	)

7159 
	#ENET_ATINC
 
	`ENET_ATINC_REG
(
ENET_BASE_PTR
)

	)

7160 
	#ENET_ATSTMP
 
	`ENET_ATSTMP_REG
(
ENET_BASE_PTR
)

	)

7161 
	#ENET_TGSR
 
	`ENET_TGSR_REG
(
ENET_BASE_PTR
)

	)

7162 
	#ENET_TCSR0
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,0)

	)

7163 
	#ENET_TCCR0
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,0)

	)

7164 
	#ENET_TCSR1
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,1)

	)

7165 
	#ENET_TCCR1
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,1)

	)

7166 
	#ENET_TCSR2
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,2)

	)

7167 
	#ENET_TCCR2
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,2)

	)

7168 
	#ENET_TCSR3
 
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,3)

	)

7169 
	#ENET_TCCR3
 
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,3)

	)

7172 
	#ENET_TCSR
(
šdex
è
	`ENET_TCSR_REG
(
ENET_BASE_PTR
,šdex)

	)

7173 
	#ENET_TCCR
(
šdex
è
	`ENET_TCCR_REG
(
ENET_BASE_PTR
,šdex)

	)

7195 
	sETB_MemM­
 {

7196 
ušt8_t
 
	mRESERVED_0
[4];

7197 
ušt32_t
 
	mRDP
;

7198 
ušt8_t
 
	mRESERVED_1
[4];

7199 
ušt32_t
 
	mSTS
;

7200 
ušt32_t
 
	mRRD
;

7201 
ušt32_t
 
	mRRP
;

7202 
ušt32_t
 
	mRWP
;

7203 
ušt32_t
 
	mTRG
;

7204 
ušt32_t
 
	mCTL
;

7205 
ušt32_t
 
	mRWD
;

7206 
ušt8_t
 
	mRESERVED_2
[728];

7207 
ušt32_t
 
	mFFSR
;

7208 
ušt32_t
 
	mFFCR
;

7209 
ušt8_t
 
	mRESERVED_3
[3032];

7210 
ušt32_t
 
	mITMISCOP0
;

7211 
ušt32_t
 
	mITTRFLINACK
;

7212 
ušt32_t
 
	mITTRFLIN
;

7213 
ušt32_t
 
	mITATBDATA0
;

7214 
ušt32_t
 
	mITATBCTR2
;

7215 
ušt32_t
 
	mITATBCTR1
;

7216 
ušt32_t
 
	mITATBCTR0
;

7217 
ušt8_t
 
	mRESERVED_4
[4];

7218 
ušt32_t
 
	mITCTRL
;

7219 
ušt8_t
 
	mRESERVED_5
[156];

7220 
ušt32_t
 
	mCLAIMSET
;

7221 
ušt32_t
 
	mCLAIMCLR
;

7222 
ušt8_t
 
	mRESERVED_6
[8];

7223 
ušt32_t
 
	mLAR
;

7224 
ušt32_t
 
	mLSR
;

7225 
ušt32_t
 
	mAUTHSTATUS
;

7226 
ušt8_t
 
	mRESERVED_7
[12];

7227 
ušt32_t
 
	mDEVID
;

7228 
ušt32_t
 
	mDEVTYPE
;

7229 
ušt32_t
 
	mPIDR4
;

7230 
ušt32_t
 
	mPIDR5
;

7231 
ušt32_t
 
	mPIDR6
;

7232 
ušt32_t
 
	mPIDR7
;

7233 
ušt32_t
 
	mPIDR0
;

7234 
ušt32_t
 
	mPIDR1
;

7235 
ušt32_t
 
	mPIDR2
;

7236 
ušt32_t
 
	mPIDR3
;

7237 
ušt32_t
 
	mCIDR0
;

7238 
ušt32_t
 
	mCIDR1
;

7239 
ušt32_t
 
	mCIDR2
;

7240 
ušt32_t
 
	mCIDR3
;

7241 } vÞ©ž*
	tETB_MemM­PŒ
;

7254 
	#ETB_RDP_REG
(
ba£
è((ba£)->
RDP
)

	)

7255 
	#ETB_STS_REG
(
ba£
è((ba£)->
STS
)

	)

7256 
	#ETB_RRD_REG
(
ba£
è((ba£)->
RRD
)

	)

7257 
	#ETB_RRP_REG
(
ba£
è((ba£)->
RRP
)

	)

7258 
	#ETB_RWP_REG
(
ba£
è((ba£)->
RWP
)

	)

7259 
	#ETB_TRG_REG
(
ba£
è((ba£)->
TRG
)

	)

7260 
	#ETB_CTL_REG
(
ba£
è((ba£)->
CTL
)

	)

7261 
	#ETB_RWD_REG
(
ba£
è((ba£)->
RWD
)

	)

7262 
	#ETB_FFSR_REG
(
ba£
è((ba£)->
FFSR
)

	)

7263 
	#ETB_FFCR_REG
(
ba£
è((ba£)->
FFCR
)

	)

7264 
	#ETB_ITMISCOP0_REG
(
ba£
è((ba£)->
ITMISCOP0
)

	)

7265 
	#ETB_ITTRFLINACK_REG
(
ba£
è((ba£)->
ITTRFLINACK
)

	)

7266 
	#ETB_ITTRFLIN_REG
(
ba£
è((ba£)->
ITTRFLIN
)

	)

7267 
	#ETB_ITATBDATA0_REG
(
ba£
è((ba£)->
ITATBDATA0
)

	)

7268 
	#ETB_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7269 
	#ETB_ITATBCTR1_REG
(
ba£
è((ba£)->
ITATBCTR1
)

	)

7270 
	#ETB_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7271 
	#ETB_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7272 
	#ETB_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7273 
	#ETB_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7274 
	#ETB_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7275 
	#ETB_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7276 
	#ETB_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7277 
	#ETB_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

7278 
	#ETB_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7279 
	#ETB_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7280 
	#ETB_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7281 
	#ETB_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7282 
	#ETB_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7283 
	#ETB_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7284 
	#ETB_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7285 
	#ETB_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7286 
	#ETB_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7287 
	#ETB_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7288 
	#ETB_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7289 
	#ETB_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7290 
	#ETB_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7314 
	#ETB_BASE_PTR
 ((
ETB_MemM­PŒ
)0xE0042000u)

	)

7316 
	#ETB_BASE_PTRS
 { 
ETB_BASE_PTR
 }

	)

7330 
	#ETB_RDP
 
	`ETB_RDP_REG
(
ETB_BASE_PTR
)

	)

7331 
	#ETB_STS
 
	`ETB_STS_REG
(
ETB_BASE_PTR
)

	)

7332 
	#ETB_RRD
 
	`ETB_RRD_REG
(
ETB_BASE_PTR
)

	)

7333 
	#ETB_RRP
 
	`ETB_RRP_REG
(
ETB_BASE_PTR
)

	)

7334 
	#ETB_RWP
 
	`ETB_RWP_REG
(
ETB_BASE_PTR
)

	)

7335 
	#ETB_TRG
 
	`ETB_TRG_REG
(
ETB_BASE_PTR
)

	)

7336 
	#ETB_CTL
 
	`ETB_CTL_REG
(
ETB_BASE_PTR
)

	)

7337 
	#ETB_RWD
 
	`ETB_RWD_REG
(
ETB_BASE_PTR
)

	)

7338 
	#ETB_FFSR
 
	`ETB_FFSR_REG
(
ETB_BASE_PTR
)

	)

7339 
	#ETB_FFCR
 
	`ETB_FFCR_REG
(
ETB_BASE_PTR
)

	)

7340 
	#ETB_ITMISCOP0
 
	`ETB_ITMISCOP0_REG
(
ETB_BASE_PTR
)

	)

7341 
	#ETB_ITTRFLINACK
 
	`ETB_ITTRFLINACK_REG
(
ETB_BASE_PTR
)

	)

7342 
	#ETB_ITTRFLIN
 
	`ETB_ITTRFLIN_REG
(
ETB_BASE_PTR
)

	)

7343 
	#ETB_ITATBDATA0
 
	`ETB_ITATBDATA0_REG
(
ETB_BASE_PTR
)

	)

7344 
	#ETB_ITATBCTR2
 
	`ETB_ITATBCTR2_REG
(
ETB_BASE_PTR
)

	)

7345 
	#ETB_ITATBCTR1
 
	`ETB_ITATBCTR1_REG
(
ETB_BASE_PTR
)

	)

7346 
	#ETB_ITATBCTR0
 
	`ETB_ITATBCTR0_REG
(
ETB_BASE_PTR
)

	)

7347 
	#ETB_ITCTRL
 
	`ETB_ITCTRL_REG
(
ETB_BASE_PTR
)

	)

7348 
	#ETB_CLAIMSET
 
	`ETB_CLAIMSET_REG
(
ETB_BASE_PTR
)

	)

7349 
	#ETB_CLAIMCLR
 
	`ETB_CLAIMCLR_REG
(
ETB_BASE_PTR
)

	)

7350 
	#ETB_LAR
 
	`ETB_LAR_REG
(
ETB_BASE_PTR
)

	)

7351 
	#ETB_LSR
 
	`ETB_LSR_REG
(
ETB_BASE_PTR
)

	)

7352 
	#ETB_AUTHSTATUS
 
	`ETB_AUTHSTATUS_REG
(
ETB_BASE_PTR
)

	)

7353 
	#ETB_DEVID
 
	`ETB_DEVID_REG
(
ETB_BASE_PTR
)

	)

7354 
	#ETB_DEVTYPE
 
	`ETB_DEVTYPE_REG
(
ETB_BASE_PTR
)

	)

7355 
	#ETB_PIDR4
 
	`ETB_PIDR4_REG
(
ETB_BASE_PTR
)

	)

7356 
	#ETB_PIDR5
 
	`ETB_PIDR5_REG
(
ETB_BASE_PTR
)

	)

7357 
	#ETB_PIDR6
 
	`ETB_PIDR6_REG
(
ETB_BASE_PTR
)

	)

7358 
	#ETB_PIDR7
 
	`ETB_PIDR7_REG
(
ETB_BASE_PTR
)

	)

7359 
	#ETB_PIDR0
 
	`ETB_PIDR0_REG
(
ETB_BASE_PTR
)

	)

7360 
	#ETB_PIDR1
 
	`ETB_PIDR1_REG
(
ETB_BASE_PTR
)

	)

7361 
	#ETB_PIDR2
 
	`ETB_PIDR2_REG
(
ETB_BASE_PTR
)

	)

7362 
	#ETB_PIDR3
 
	`ETB_PIDR3_REG
(
ETB_BASE_PTR
)

	)

7363 
	#ETB_CIDR0
 
	`ETB_CIDR0_REG
(
ETB_BASE_PTR
)

	)

7364 
	#ETB_CIDR1
 
	`ETB_CIDR1_REG
(
ETB_BASE_PTR
)

	)

7365 
	#ETB_CIDR2
 
	`ETB_CIDR2_REG
(
ETB_BASE_PTR
)

	)

7366 
	#ETB_CIDR3
 
	`ETB_CIDR3_REG
(
ETB_BASE_PTR
)

	)

7388 
	sETF_MemM­
 {

7389 
ušt32_t
 
	mFCR
;

7390 
ušt32_t
 
	mPCR
;

7391 
ušt8_t
 
	mRESERVED_0
[3812];

7392 
ušt32_t
 
	mITATBDATA0
;

7393 
ušt32_t
 
	mITATBCTR2
;

7394 
ušt32_t
 
	mITATBCTR1
;

7395 
ušt32_t
 
	mITATBCTR0
;

7396 
ušt8_t
 
	mRESERVED_1
[4];

7397 
ušt32_t
 
	mITCTRL
;

7398 
ušt8_t
 
	mRESERVED_2
[156];

7399 
ušt32_t
 
	mCLAIMSET
;

7400 
ušt32_t
 
	mCLAIMCLR
;

7401 
ušt8_t
 
	mRESERVED_3
[8];

7402 
ušt32_t
 
	mLAR
;

7403 
ušt32_t
 
	mLSR
;

7404 
ušt32_t
 
	mAUTHSTATUS
;

7405 
ušt8_t
 
	mRESERVED_4
[12];

7406 
ušt32_t
 
	mDEVID
;

7407 
ušt32_t
 
	mDEVTYPE
;

7408 
ušt32_t
 
	mPIDR4
;

7409 
ušt32_t
 
	mPIDR5
;

7410 
ušt32_t
 
	mPIDR6
;

7411 
ušt32_t
 
	mPIDR7
;

7412 
ušt32_t
 
	mPIDR0
;

7413 
ušt32_t
 
	mPIDR1
;

7414 
ušt32_t
 
	mPIDR2
;

7415 
ušt32_t
 
	mPIDR3
;

7416 
ušt32_t
 
	mCIDR0
;

7417 
ušt32_t
 
	mCIDR1
;

7418 
ušt32_t
 
	mCIDR2
;

7419 
ušt32_t
 
	mCIDR3
;

7420 } vÞ©ž*
	tETF_MemM­PŒ
;

7433 
	#ETF_FCR_REG
(
ba£
è((ba£)->
FCR
)

	)

7434 
	#ETF_PCR_REG
(
ba£
è((ba£)->
PCR
)

	)

7435 
	#ETF_ITATBDATA0_REG
(
ba£
è((ba£)->
ITATBDATA0
)

	)

7436 
	#ETF_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7437 
	#ETF_ITATBCTR1_REG
(
ba£
è((ba£)->
ITATBCTR1
)

	)

7438 
	#ETF_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7439 
	#ETF_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7440 
	#ETF_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7441 
	#ETF_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7442 
	#ETF_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7443 
	#ETF_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7444 
	#ETF_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7445 
	#ETF_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

7446 
	#ETF_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7447 
	#ETF_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7448 
	#ETF_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7449 
	#ETF_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7450 
	#ETF_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7451 
	#ETF_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7452 
	#ETF_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7453 
	#ETF_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7454 
	#ETF_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7455 
	#ETF_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7456 
	#ETF_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7457 
	#ETF_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7458 
	#ETF_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7482 
	#ETF_BASE_PTR
 ((
ETF_MemM­PŒ
)0xE0043000u)

	)

7484 
	#ETF_BASE_PTRS
 { 
ETF_BASE_PTR
 }

	)

7498 
	#ETF_FCR
 
	`ETF_FCR_REG
(
ETF_BASE_PTR
)

	)

7499 
	#ETF_PCR
 
	`ETF_PCR_REG
(
ETF_BASE_PTR
)

	)

7500 
	#ETF_ITATBDATA0
 
	`ETF_ITATBDATA0_REG
(
ETF_BASE_PTR
)

	)

7501 
	#ETF_ITATBCTR2
 
	`ETF_ITATBCTR2_REG
(
ETF_BASE_PTR
)

	)

7502 
	#ETF_ITATBCTR1
 
	`ETF_ITATBCTR1_REG
(
ETF_BASE_PTR
)

	)

7503 
	#ETF_ITATBCTR0
 
	`ETF_ITATBCTR0_REG
(
ETF_BASE_PTR
)

	)

7504 
	#ETF_ITCTRL
 
	`ETF_ITCTRL_REG
(
ETF_BASE_PTR
)

	)

7505 
	#ETF_CLAIMSET
 
	`ETF_CLAIMSET_REG
(
ETF_BASE_PTR
)

	)

7506 
	#ETF_CLAIMCLR
 
	`ETF_CLAIMCLR_REG
(
ETF_BASE_PTR
)

	)

7507 
	#ETF_LAR
 
	`ETF_LAR_REG
(
ETF_BASE_PTR
)

	)

7508 
	#ETF_LSR
 
	`ETF_LSR_REG
(
ETF_BASE_PTR
)

	)

7509 
	#ETF_AUTHSTATUS
 
	`ETF_AUTHSTATUS_REG
(
ETF_BASE_PTR
)

	)

7510 
	#ETF_DEVID
 
	`ETF_DEVID_REG
(
ETF_BASE_PTR
)

	)

7511 
	#ETF_DEVTYPE
 
	`ETF_DEVTYPE_REG
(
ETF_BASE_PTR
)

	)

7512 
	#ETF_PIDR4
 
	`ETF_PIDR4_REG
(
ETF_BASE_PTR
)

	)

7513 
	#ETF_PIDR5
 
	`ETF_PIDR5_REG
(
ETF_BASE_PTR
)

	)

7514 
	#ETF_PIDR6
 
	`ETF_PIDR6_REG
(
ETF_BASE_PTR
)

	)

7515 
	#ETF_PIDR7
 
	`ETF_PIDR7_REG
(
ETF_BASE_PTR
)

	)

7516 
	#ETF_PIDR0
 
	`ETF_PIDR0_REG
(
ETF_BASE_PTR
)

	)

7517 
	#ETF_PIDR1
 
	`ETF_PIDR1_REG
(
ETF_BASE_PTR
)

	)

7518 
	#ETF_PIDR2
 
	`ETF_PIDR2_REG
(
ETF_BASE_PTR
)

	)

7519 
	#ETF_PIDR3
 
	`ETF_PIDR3_REG
(
ETF_BASE_PTR
)

	)

7520 
	#ETF_CIDR0
 
	`ETF_CIDR0_REG
(
ETF_BASE_PTR
)

	)

7521 
	#ETF_CIDR1
 
	`ETF_CIDR1_REG
(
ETF_BASE_PTR
)

	)

7522 
	#ETF_CIDR2
 
	`ETF_CIDR2_REG
(
ETF_BASE_PTR
)

	)

7523 
	#ETF_CIDR3
 
	`ETF_CIDR3_REG
(
ETF_BASE_PTR
)

	)

7545 
	sETM_MemM­
 {

7546 
ušt32_t
 
	mCR
;

7547 
ušt32_t
 
	mCCR
;

7548 
ušt32_t
 
	mTRIGGER
;

7549 
ušt8_t
 
	mRESERVED_0
[4];

7550 
ušt32_t
 
	mSR
;

7551 
ušt32_t
 
	mSCR
;

7552 
ušt8_t
 
	mRESERVED_1
[8];

7553 
ušt32_t
 
	mEEVR
;

7554 
ušt32_t
 
	mTECR1
;

7555 
ušt32_t
 
	mFFLR
;

7556 
ušt8_t
 
	mRESERVED_2
[276];

7557 
ušt32_t
 
	mCNTRLDVR1
;

7558 
ušt8_t
 
	mRESERVED_3
[156];

7559 
ušt32_t
 
	mSYNCFR
;

7560 
ušt32_t
 
	mIDR
;

7561 
ušt32_t
 
	mCCER
;

7562 
ušt8_t
 
	mRESERVED_4
[4];

7563 
ušt32_t
 
	mTESSEICR
;

7564 
ušt8_t
 
	mRESERVED_5
[4];

7565 
ušt32_t
 
	mTSEVR
;

7566 
ušt8_t
 
	mRESERVED_6
[4];

7567 
ušt32_t
 
	mTRACEIDR
;

7568 
ušt8_t
 
	mRESERVED_7
[4];

7569 
ušt32_t
 
	mIDR2
;

7570 
ušt8_t
 
	mRESERVED_8
[264];

7571 
ušt32_t
 
	mPDSR
;

7572 
ušt8_t
 
	mRESERVED_9
[3016];

7573 
ušt32_t
 
	mITMISCIN
;

7574 
ušt8_t
 
	mRESERVED_10
[4];

7575 
ušt32_t
 
	mITTRIGOUT
;

7576 
ušt8_t
 
	mRESERVED_11
[4];

7577 
ušt32_t
 
	mITATBCTR2
;

7578 
ušt8_t
 
	mRESERVED_12
[4];

7579 
ušt32_t
 
	mITATBCTR0
;

7580 
ušt8_t
 
	mRESERVED_13
[4];

7581 
ušt32_t
 
	mITCTRL
;

7582 
ušt8_t
 
	mRESERVED_14
[156];

7583 
ušt32_t
 
	mCLAIMSET
;

7584 
ušt32_t
 
	mCLAIMCLR
;

7585 
ušt8_t
 
	mRESERVED_15
[8];

7586 
ušt32_t
 
	mLAR
;

7587 
ušt32_t
 
	mLSR
;

7588 
ušt32_t
 
	mAUTHSTATUS
;

7589 
ušt8_t
 
	mRESERVED_16
[16];

7590 
ušt32_t
 
	mDEVTYPE
;

7591 
ušt32_t
 
	mPIDR4
;

7592 
ušt32_t
 
	mPIDR5
;

7593 
ušt32_t
 
	mPIDR6
;

7594 
ušt32_t
 
	mPIDR7
;

7595 
ušt32_t
 
	mPIDR0
;

7596 
ušt32_t
 
	mPIDR1
;

7597 
ušt32_t
 
	mPIDR2
;

7598 
ušt32_t
 
	mPIDR3
;

7599 
ušt32_t
 
	mCIDR0
;

7600 
ušt32_t
 
	mCIDR1
;

7601 
ušt32_t
 
	mCIDR2
;

7602 
ušt32_t
 
	mCIDR3
;

7603 } vÞ©ž*
	tETM_MemM­PŒ
;

7616 
	#ETM_CR_REG
(
ba£
è((ba£)->
CR
)

	)

7617 
	#ETM_CCR_REG
(
ba£
è((ba£)->
CCR
)

	)

7618 
	#ETM_TRIGGER_REG
(
ba£
è((ba£)->
TRIGGER
)

	)

7619 
	#ETM_SR_REG
(
ba£
è((ba£)->
SR
)

	)

7620 
	#ETM_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

7621 
	#ETM_EEVR_REG
(
ba£
è((ba£)->
EEVR
)

	)

7622 
	#ETM_TECR1_REG
(
ba£
è((ba£)->
TECR1
)

	)

7623 
	#ETM_FFLR_REG
(
ba£
è((ba£)->
FFLR
)

	)

7624 
	#ETM_CNTRLDVR1_REG
(
ba£
è((ba£)->
CNTRLDVR1
)

	)

7625 
	#ETM_SYNCFR_REG
(
ba£
è((ba£)->
SYNCFR
)

	)

7626 
	#ETM_IDR_REG
(
ba£
è((ba£)->
IDR
)

	)

7627 
	#ETM_CCER_REG
(
ba£
è((ba£)->
CCER
)

	)

7628 
	#ETM_TESSEICR_REG
(
ba£
è((ba£)->
TESSEICR
)

	)

7629 
	#ETM_TSEVR_REG
(
ba£
è((ba£)->
TSEVR
)

	)

7630 
	#ETM_TRACEIDR_REG
(
ba£
è((ba£)->
TRACEIDR
)

	)

7631 
	#ETM_IDR2_REG
(
ba£
è((ba£)->
IDR2
)

	)

7632 
	#ETM_PDSR_REG
(
ba£
è((ba£)->
PDSR
)

	)

7633 
	#ETM_ITMISCIN_REG
(
ba£
è((ba£)->
ITMISCIN
)

	)

7634 
	#ETM_ITTRIGOUT_REG
(
ba£
è((ba£)->
ITTRIGOUT
)

	)

7635 
	#ETM_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

7636 
	#ETM_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

7637 
	#ETM_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

7638 
	#ETM_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

7639 
	#ETM_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

7640 
	#ETM_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

7641 
	#ETM_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

7642 
	#ETM_AUTHSTATUS_REG
(
ba£
è((ba£)->
AUTHSTATUS
)

	)

7643 
	#ETM_DEVTYPE_REG
(
ba£
è((ba£)->
DEVTYPE
)

	)

7644 
	#ETM_PIDR4_REG
(
ba£
è((ba£)->
PIDR4
)

	)

7645 
	#ETM_PIDR5_REG
(
ba£
è((ba£)->
PIDR5
)

	)

7646 
	#ETM_PIDR6_REG
(
ba£
è((ba£)->
PIDR6
)

	)

7647 
	#ETM_PIDR7_REG
(
ba£
è((ba£)->
PIDR7
)

	)

7648 
	#ETM_PIDR0_REG
(
ba£
è((ba£)->
PIDR0
)

	)

7649 
	#ETM_PIDR1_REG
(
ba£
è((ba£)->
PIDR1
)

	)

7650 
	#ETM_PIDR2_REG
(
ba£
è((ba£)->
PIDR2
)

	)

7651 
	#ETM_PIDR3_REG
(
ba£
è((ba£)->
PIDR3
)

	)

7652 
	#ETM_CIDR0_REG
(
ba£
è((ba£)->
CIDR0
)

	)

7653 
	#ETM_CIDR1_REG
(
ba£
è((ba£)->
CIDR1
)

	)

7654 
	#ETM_CIDR2_REG
(
ba£
è((ba£)->
CIDR2
)

	)

7655 
	#ETM_CIDR3_REG
(
ba£
è((ba£)->
CIDR3
)

	)

7679 
	#ETM_BASE_PTR
 ((
ETM_MemM­PŒ
)0xE0041000u)

	)

7681 
	#ETM_BASE_PTRS
 { 
ETM_BASE_PTR
 }

	)

7695 
	#ETMCR
 
	`ETM_CR_REG
(
ETM_BASE_PTR
)

	)

7696 
	#ETMCCR
 
	`ETM_CCR_REG
(
ETM_BASE_PTR
)

	)

7697 
	#ETMTRIGGER
 
	`ETM_TRIGGER_REG
(
ETM_BASE_PTR
)

	)

7698 
	#ETMSR
 
	`ETM_SR_REG
(
ETM_BASE_PTR
)

	)

7699 
	#ETMSCR
 
	`ETM_SCR_REG
(
ETM_BASE_PTR
)

	)

7700 
	#ETMEEVR
 
	`ETM_EEVR_REG
(
ETM_BASE_PTR
)

	)

7701 
	#ETMTECR1
 
	`ETM_TECR1_REG
(
ETM_BASE_PTR
)

	)

7702 
	#ETMFFLR
 
	`ETM_FFLR_REG
(
ETM_BASE_PTR
)

	)

7703 
	#ETMCNTRLDVR1
 
	`ETM_CNTRLDVR1_REG
(
ETM_BASE_PTR
)

	)

7704 
	#ETMSYNCFR
 
	`ETM_SYNCFR_REG
(
ETM_BASE_PTR
)

	)

7705 
	#ETMIDR
 
	`ETM_IDR_REG
(
ETM_BASE_PTR
)

	)

7706 
	#ETMCCER
 
	`ETM_CCER_REG
(
ETM_BASE_PTR
)

	)

7707 
	#ETMTESSEICR
 
	`ETM_TESSEICR_REG
(
ETM_BASE_PTR
)

	)

7708 
	#ETMTSEVR
 
	`ETM_TSEVR_REG
(
ETM_BASE_PTR
)

	)

7709 
	#ETMTRACEIDR
 
	`ETM_TRACEIDR_REG
(
ETM_BASE_PTR
)

	)

7710 
	#ETMIDR2
 
	`ETM_IDR2_REG
(
ETM_BASE_PTR
)

	)

7711 
	#ETMPDSR
 
	`ETM_PDSR_REG
(
ETM_BASE_PTR
)

	)

7712 
	#ETM_ITMISCIN
 
	`ETM_ITMISCIN_REG
(
ETM_BASE_PTR
)

	)

7713 
	#ETM_ITTRIGOUT
 
	`ETM_ITTRIGOUT_REG
(
ETM_BASE_PTR
)

	)

7714 
	#ETM_ITATBCTR2
 
	`ETM_ITATBCTR2_REG
(
ETM_BASE_PTR
)

	)

7715 
	#ETM_ITATBCTR0
 
	`ETM_ITATBCTR0_REG
(
ETM_BASE_PTR
)

	)

7716 
	#ETMITCTRL
 
	`ETM_ITCTRL_REG
(
ETM_BASE_PTR
)

	)

7717 
	#ETMCLAIMSET
 
	`ETM_CLAIMSET_REG
(
ETM_BASE_PTR
)

	)

7718 
	#ETMCLAIMCLR
 
	`ETM_CLAIMCLR_REG
(
ETM_BASE_PTR
)

	)

7719 
	#ETMLAR
 
	`ETM_LAR_REG
(
ETM_BASE_PTR
)

	)

7720 
	#ETMLSR
 
	`ETM_LSR_REG
(
ETM_BASE_PTR
)

	)

7721 
	#ETMAUTHSTATUS
 
	`ETM_AUTHSTATUS_REG
(
ETM_BASE_PTR
)

	)

7722 
	#ETMDEVTYPE
 
	`ETM_DEVTYPE_REG
(
ETM_BASE_PTR
)

	)

7723 
	#ETMPIDR4
 
	`ETM_PIDR4_REG
(
ETM_BASE_PTR
)

	)

7724 
	#ETMPIDR5
 
	`ETM_PIDR5_REG
(
ETM_BASE_PTR
)

	)

7725 
	#ETMPIDR6
 
	`ETM_PIDR6_REG
(
ETM_BASE_PTR
)

	)

7726 
	#ETMPIDR7
 
	`ETM_PIDR7_REG
(
ETM_BASE_PTR
)

	)

7727 
	#ETMPIDR0
 
	`ETM_PIDR0_REG
(
ETM_BASE_PTR
)

	)

7728 
	#ETMPIDR1
 
	`ETM_PIDR1_REG
(
ETM_BASE_PTR
)

	)

7729 
	#ETMPIDR2
 
	`ETM_PIDR2_REG
(
ETM_BASE_PTR
)

	)

7730 
	#ETMPIDR3
 
	`ETM_PIDR3_REG
(
ETM_BASE_PTR
)

	)

7731 
	#ETMCIDR0
 
	`ETM_CIDR0_REG
(
ETM_BASE_PTR
)

	)

7732 
	#ETMCIDR1
 
	`ETM_CIDR1_REG
(
ETM_BASE_PTR
)

	)

7733 
	#ETMCIDR2
 
	`ETM_CIDR2_REG
(
ETM_BASE_PTR
)

	)

7734 
	#ETMCIDR3
 
	`ETM_CIDR3_REG
(
ETM_BASE_PTR
)

	)

7756 
	sEWM_MemM­
 {

7757 
ušt8_t
 
	mCTRL
;

7758 
ušt8_t
 
	mSERV
;

7759 
ušt8_t
 
	mCMPL
;

7760 
ušt8_t
 
	mCMPH
;

7761 } vÞ©ž*
	tEWM_MemM­PŒ
;

7774 
	#EWM_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

7775 
	#EWM_SERV_REG
(
ba£
è((ba£)->
SERV
)

	)

7776 
	#EWM_CMPL_REG
(
ba£
è((ba£)->
CMPL
)

	)

7777 
	#EWM_CMPH_REG
(
ba£
è((ba£)->
CMPH
)

	)

7794 
	#EWM_CTRL_EWMEN_MASK
 0x1u

	)

7795 
	#EWM_CTRL_EWMEN_SHIFT
 0

	)

7796 
	#EWM_CTRL_ASSIN_MASK
 0x2u

	)

7797 
	#EWM_CTRL_ASSIN_SHIFT
 1

	)

7798 
	#EWM_CTRL_INEN_MASK
 0x4u

	)

7799 
	#EWM_CTRL_INEN_SHIFT
 2

	)

7800 
	#EWM_CTRL_INTEN_MASK
 0x8u

	)

7801 
	#EWM_CTRL_INTEN_SHIFT
 3

	)

7803 
	#EWM_SERV_SERVICE_MASK
 0xFFu

	)

7804 
	#EWM_SERV_SERVICE_SHIFT
 0

	)

7805 
	#EWM_SERV_SERVICE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_SERV_SERVICE_SHIFT
))&
EWM_SERV_SERVICE_MASK
)

	)

7807 
	#EWM_CMPL_COMPAREL_MASK
 0xFFu

	)

7808 
	#EWM_CMPL_COMPAREL_SHIFT
 0

	)

7809 
	#EWM_CMPL_COMPAREL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_CMPL_COMPAREL_SHIFT
))&
EWM_CMPL_COMPAREL_MASK
)

	)

7811 
	#EWM_CMPH_COMPAREH_MASK
 0xFFu

	)

7812 
	#EWM_CMPH_COMPAREH_SHIFT
 0

	)

7813 
	#EWM_CMPH_COMPAREH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
EWM_CMPH_COMPAREH_SHIFT
))&
EWM_CMPH_COMPAREH_MASK
)

	)

7822 
	#EWM_BASE_PTR
 ((
EWM_MemM­PŒ
)0x40061000u)

	)

7824 
	#EWM_BASE_PTRS
 { 
EWM_BASE_PTR
 }

	)

7838 
	#EWM_CTRL
 
	`EWM_CTRL_REG
(
EWM_BASE_PTR
)

	)

7839 
	#EWM_SERV
 
	`EWM_SERV_REG
(
EWM_BASE_PTR
)

	)

7840 
	#EWM_CMPL
 
	`EWM_CMPL_REG
(
EWM_BASE_PTR
)

	)

7841 
	#EWM_CMPH
 
	`EWM_CMPH_REG
(
EWM_BASE_PTR
)

	)

7863 
	sFB_MemM­
 {

7865 
ušt32_t
 
	mCSAR
;

7866 
ušt32_t
 
	mCSMR
;

7867 
ušt32_t
 
	mCSCR
;

7868 } 
	mCS
[6];

7869 
ušt8_t
 
	mRESERVED_0
[24];

7870 
ušt32_t
 
	mCSPMCR
;

7871 } vÞ©ž*
	tFB_MemM­PŒ
;

7884 
	#FB_CSAR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSAR
)

	)

7885 
	#FB_CSMR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSMR
)

	)

7886 
	#FB_CSCR_REG
(
ba£
,
šdex
è((ba£)->
CS
[šdex].
CSCR
)

	)

7887 
	#FB_CSPMCR_REG
(
ba£
è((ba£)->
CSPMCR
)

	)

7904 
	#FB_CSAR_BA_MASK
 0xFFFF0000u

	)

7905 
	#FB_CSAR_BA_SHIFT
 16

	)

7906 
	#FB_CSAR_BA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSAR_BA_SHIFT
))&
FB_CSAR_BA_MASK
)

	)

7908 
	#FB_CSMR_V_MASK
 0x1u

	)

7909 
	#FB_CSMR_V_SHIFT
 0

	)

7910 
	#FB_CSMR_WP_MASK
 0x100u

	)

7911 
	#FB_CSMR_WP_SHIFT
 8

	)

7912 
	#FB_CSMR_BAM_MASK
 0xFFFF0000u

	)

7913 
	#FB_CSMR_BAM_SHIFT
 16

	)

7914 
	#FB_CSMR_BAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSMR_BAM_SHIFT
))&
FB_CSMR_BAM_MASK
)

	)

7916 
	#FB_CSCR_BSTW_MASK
 0x8u

	)

7917 
	#FB_CSCR_BSTW_SHIFT
 3

	)

7918 
	#FB_CSCR_BSTR_MASK
 0x10u

	)

7919 
	#FB_CSCR_BSTR_SHIFT
 4

	)

7920 
	#FB_CSCR_BEM_MASK
 0x20u

	)

7921 
	#FB_CSCR_BEM_SHIFT
 5

	)

7922 
	#FB_CSCR_PS_MASK
 0xC0u

	)

7923 
	#FB_CSCR_PS_SHIFT
 6

	)

7924 
	#FB_CSCR_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_PS_SHIFT
))&
FB_CSCR_PS_MASK
)

	)

7925 
	#FB_CSCR_AA_MASK
 0x100u

	)

7926 
	#FB_CSCR_AA_SHIFT
 8

	)

7927 
	#FB_CSCR_BLS_MASK
 0x200u

	)

7928 
	#FB_CSCR_BLS_SHIFT
 9

	)

7929 
	#FB_CSCR_WS_MASK
 0xFC00u

	)

7930 
	#FB_CSCR_WS_SHIFT
 10

	)

7931 
	#FB_CSCR_WS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_WS_SHIFT
))&
FB_CSCR_WS_MASK
)

	)

7932 
	#FB_CSCR_WRAH_MASK
 0x30000u

	)

7933 
	#FB_CSCR_WRAH_SHIFT
 16

	)

7934 
	#FB_CSCR_WRAH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_WRAH_SHIFT
))&
FB_CSCR_WRAH_MASK
)

	)

7935 
	#FB_CSCR_RDAH_MASK
 0xC0000u

	)

7936 
	#FB_CSCR_RDAH_SHIFT
 18

	)

7937 
	#FB_CSCR_RDAH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_RDAH_SHIFT
))&
FB_CSCR_RDAH_MASK
)

	)

7938 
	#FB_CSCR_ASET_MASK
 0x300000u

	)

7939 
	#FB_CSCR_ASET_SHIFT
 20

	)

7940 
	#FB_CSCR_ASET
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_ASET_SHIFT
))&
FB_CSCR_ASET_MASK
)

	)

7941 
	#FB_CSCR_EXTS_MASK
 0x400000u

	)

7942 
	#FB_CSCR_EXTS_SHIFT
 22

	)

7943 
	#FB_CSCR_SWSEN_MASK
 0x800000u

	)

7944 
	#FB_CSCR_SWSEN_SHIFT
 23

	)

7945 
	#FB_CSCR_SWS_MASK
 0xFC000000u

	)

7946 
	#FB_CSCR_SWS_SHIFT
 26

	)

7947 
	#FB_CSCR_SWS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSCR_SWS_SHIFT
))&
FB_CSCR_SWS_MASK
)

	)

7949 
	#FB_CSPMCR_GROUP5_MASK
 0xF000u

	)

7950 
	#FB_CSPMCR_GROUP5_SHIFT
 12

	)

7951 
	#FB_CSPMCR_GROUP5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP5_SHIFT
))&
FB_CSPMCR_GROUP5_MASK
)

	)

7952 
	#FB_CSPMCR_GROUP4_MASK
 0xF0000u

	)

7953 
	#FB_CSPMCR_GROUP4_SHIFT
 16

	)

7954 
	#FB_CSPMCR_GROUP4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP4_SHIFT
))&
FB_CSPMCR_GROUP4_MASK
)

	)

7955 
	#FB_CSPMCR_GROUP3_MASK
 0xF00000u

	)

7956 
	#FB_CSPMCR_GROUP3_SHIFT
 20

	)

7957 
	#FB_CSPMCR_GROUP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP3_SHIFT
))&
FB_CSPMCR_GROUP3_MASK
)

	)

7958 
	#FB_CSPMCR_GROUP2_MASK
 0xF000000u

	)

7959 
	#FB_CSPMCR_GROUP2_SHIFT
 24

	)

7960 
	#FB_CSPMCR_GROUP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP2_SHIFT
))&
FB_CSPMCR_GROUP2_MASK
)

	)

7961 
	#FB_CSPMCR_GROUP1_MASK
 0xF0000000u

	)

7962 
	#FB_CSPMCR_GROUP1_SHIFT
 28

	)

7963 
	#FB_CSPMCR_GROUP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FB_CSPMCR_GROUP1_SHIFT
))&
FB_CSPMCR_GROUP1_MASK
)

	)

7972 
	#FB_BASE_PTR
 ((
FB_MemM­PŒ
)0x4000C000u)

	)

7974 
	#FB_BASE_PTRS
 { 
FB_BASE_PTR
 }

	)

7988 
	#FB_CSAR0
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,0)

	)

7989 
	#FB_CSMR0
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,0)

	)

7990 
	#FB_CSCR0
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,0)

	)

7991 
	#FB_CSAR1
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,1)

	)

7992 
	#FB_CSMR1
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,1)

	)

7993 
	#FB_CSCR1
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,1)

	)

7994 
	#FB_CSAR2
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,2)

	)

7995 
	#FB_CSMR2
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,2)

	)

7996 
	#FB_CSCR2
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,2)

	)

7997 
	#FB_CSAR3
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,3)

	)

7998 
	#FB_CSMR3
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,3)

	)

7999 
	#FB_CSCR3
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,3)

	)

8000 
	#FB_CSAR4
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,4)

	)

8001 
	#FB_CSMR4
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,4)

	)

8002 
	#FB_CSCR4
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,4)

	)

8003 
	#FB_CSAR5
 
	`FB_CSAR_REG
(
FB_BASE_PTR
,5)

	)

8004 
	#FB_CSMR5
 
	`FB_CSMR_REG
(
FB_BASE_PTR
,5)

	)

8005 
	#FB_CSCR5
 
	`FB_CSCR_REG
(
FB_BASE_PTR
,5)

	)

8006 
	#FB_CSPMCR
 
	`FB_CSPMCR_REG
(
FB_BASE_PTR
)

	)

8009 
	#FB_CSAR
(
šdex
è
	`FB_CSAR_REG
(
FB_BASE_PTR
,šdex)

	)

8010 
	#FB_CSMR
(
šdex
è
	`FB_CSMR_REG
(
FB_BASE_PTR
,šdex)

	)

8011 
	#FB_CSCR
(
šdex
è
	`FB_CSCR_REG
(
FB_BASE_PTR
,šdex)

	)

8033 
	sFMC_MemM­
 {

8034 
ušt32_t
 
	mPFAPR
;

8035 
ušt32_t
 
	mPFB01CR
;

8036 
ušt32_t
 
	mPFB23CR
;

8037 
ušt8_t
 
	mRESERVED_0
[244];

8038 
ušt32_t
 
	mTAGVD
[4][4];

8039 
ušt8_t
 
	mRESERVED_1
[192];

8041 
ušt32_t
 
	mDATA_UM
;

8042 
ušt32_t
 
	mDATA_MU
;

8043 
ušt32_t
 
	mDATA_ML
;

8044 
ušt32_t
 
	mDATA_LM
;

8045 } 
	mSET
[4][4];

8046 } vÞ©ž*
	tFMC_MemM­PŒ
;

8059 
	#FMC_PFAPR_REG
(
ba£
è((ba£)->
PFAPR
)

	)

8060 
	#FMC_PFB01CR_REG
(
ba£
è((ba£)->
PFB01CR
)

	)

8061 
	#FMC_PFB23CR_REG
(
ba£
è((ba£)->
PFB23CR
)

	)

8062 
	#FMC_TAGVD_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
TAGVD
[šdex][šdex2])

	)

8063 
	#FMC_DATA_UM_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_UM
)

	)

8064 
	#FMC_DATA_MU_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_MU
)

	)

8065 
	#FMC_DATA_ML_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_ML
)

	)

8066 
	#FMC_DATA_LM_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
SET
[šdex][šdex2].
DATA_LM
)

	)

8083 
	#FMC_PFAPR_M0AP_MASK
 0x3u

	)

8084 
	#FMC_PFAPR_M0AP_SHIFT
 0

	)

8085 
	#FMC_PFAPR_M0AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M0AP_SHIFT
))&
FMC_PFAPR_M0AP_MASK
)

	)

8086 
	#FMC_PFAPR_M1AP_MASK
 0xCu

	)

8087 
	#FMC_PFAPR_M1AP_SHIFT
 2

	)

8088 
	#FMC_PFAPR_M1AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M1AP_SHIFT
))&
FMC_PFAPR_M1AP_MASK
)

	)

8089 
	#FMC_PFAPR_M2AP_MASK
 0x30u

	)

8090 
	#FMC_PFAPR_M2AP_SHIFT
 4

	)

8091 
	#FMC_PFAPR_M2AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M2AP_SHIFT
))&
FMC_PFAPR_M2AP_MASK
)

	)

8092 
	#FMC_PFAPR_M3AP_MASK
 0xC0u

	)

8093 
	#FMC_PFAPR_M3AP_SHIFT
 6

	)

8094 
	#FMC_PFAPR_M3AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M3AP_SHIFT
))&
FMC_PFAPR_M3AP_MASK
)

	)

8095 
	#FMC_PFAPR_M4AP_MASK
 0x300u

	)

8096 
	#FMC_PFAPR_M4AP_SHIFT
 8

	)

8097 
	#FMC_PFAPR_M4AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M4AP_SHIFT
))&
FMC_PFAPR_M4AP_MASK
)

	)

8098 
	#FMC_PFAPR_M5AP_MASK
 0xC00u

	)

8099 
	#FMC_PFAPR_M5AP_SHIFT
 10

	)

8100 
	#FMC_PFAPR_M5AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M5AP_SHIFT
))&
FMC_PFAPR_M5AP_MASK
)

	)

8101 
	#FMC_PFAPR_M6AP_MASK
 0x3000u

	)

8102 
	#FMC_PFAPR_M6AP_SHIFT
 12

	)

8103 
	#FMC_PFAPR_M6AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M6AP_SHIFT
))&
FMC_PFAPR_M6AP_MASK
)

	)

8104 
	#FMC_PFAPR_M7AP_MASK
 0xC000u

	)

8105 
	#FMC_PFAPR_M7AP_SHIFT
 14

	)

8106 
	#FMC_PFAPR_M7AP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFAPR_M7AP_SHIFT
))&
FMC_PFAPR_M7AP_MASK
)

	)

8107 
	#FMC_PFAPR_M0PFD_MASK
 0x10000u

	)

8108 
	#FMC_PFAPR_M0PFD_SHIFT
 16

	)

8109 
	#FMC_PFAPR_M1PFD_MASK
 0x20000u

	)

8110 
	#FMC_PFAPR_M1PFD_SHIFT
 17

	)

8111 
	#FMC_PFAPR_M2PFD_MASK
 0x40000u

	)

8112 
	#FMC_PFAPR_M2PFD_SHIFT
 18

	)

8113 
	#FMC_PFAPR_M3PFD_MASK
 0x80000u

	)

8114 
	#FMC_PFAPR_M3PFD_SHIFT
 19

	)

8115 
	#FMC_PFAPR_M4PFD_MASK
 0x100000u

	)

8116 
	#FMC_PFAPR_M4PFD_SHIFT
 20

	)

8117 
	#FMC_PFAPR_M5PFD_MASK
 0x200000u

	)

8118 
	#FMC_PFAPR_M5PFD_SHIFT
 21

	)

8119 
	#FMC_PFAPR_M6PFD_MASK
 0x400000u

	)

8120 
	#FMC_PFAPR_M6PFD_SHIFT
 22

	)

8121 
	#FMC_PFAPR_M7PFD_MASK
 0x800000u

	)

8122 
	#FMC_PFAPR_M7PFD_SHIFT
 23

	)

8124 
	#FMC_PFB01CR_B01SEBE_MASK
 0x1u

	)

8125 
	#FMC_PFB01CR_B01SEBE_SHIFT
 0

	)

8126 
	#FMC_PFB01CR_B01IPE_MASK
 0x2u

	)

8127 
	#FMC_PFB01CR_B01IPE_SHIFT
 1

	)

8128 
	#FMC_PFB01CR_B01DPE_MASK
 0x4u

	)

8129 
	#FMC_PFB01CR_B01DPE_SHIFT
 2

	)

8130 
	#FMC_PFB01CR_B01ICE_MASK
 0x8u

	)

8131 
	#FMC_PFB01CR_B01ICE_SHIFT
 3

	)

8132 
	#FMC_PFB01CR_B01DCE_MASK
 0x10u

	)

8133 
	#FMC_PFB01CR_B01DCE_SHIFT
 4

	)

8134 
	#FMC_PFB01CR_CRC_MASK
 0xE0u

	)

8135 
	#FMC_PFB01CR_CRC_SHIFT
 5

	)

8136 
	#FMC_PFB01CR_CRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CRC_SHIFT
))&
FMC_PFB01CR_CRC_MASK
)

	)

8137 
	#FMC_PFB01CR_B01MW_MASK
 0x60000u

	)

8138 
	#FMC_PFB01CR_B01MW_SHIFT
 17

	)

8139 
	#FMC_PFB01CR_B01MW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_B01MW_SHIFT
))&
FMC_PFB01CR_B01MW_MASK
)

	)

8140 
	#FMC_PFB01CR_S_B_INV_MASK
 0x80000u

	)

8141 
	#FMC_PFB01CR_S_B_INV_SHIFT
 19

	)

8142 
	#FMC_PFB01CR_CINV_WAY_MASK
 0xF00000u

	)

8143 
	#FMC_PFB01CR_CINV_WAY_SHIFT
 20

	)

8144 
	#FMC_PFB01CR_CINV_WAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CINV_WAY_SHIFT
))&
FMC_PFB01CR_CINV_WAY_MASK
)

	)

8145 
	#FMC_PFB01CR_CLCK_WAY_MASK
 0xF000000u

	)

8146 
	#FMC_PFB01CR_CLCK_WAY_SHIFT
 24

	)

8147 
	#FMC_PFB01CR_CLCK_WAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_CLCK_WAY_SHIFT
))&
FMC_PFB01CR_CLCK_WAY_MASK
)

	)

8148 
	#FMC_PFB01CR_B01RWSC_MASK
 0xF0000000u

	)

8149 
	#FMC_PFB01CR_B01RWSC_SHIFT
 28

	)

8150 
	#FMC_PFB01CR_B01RWSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB01CR_B01RWSC_SHIFT
))&
FMC_PFB01CR_B01RWSC_MASK
)

	)

8152 
	#FMC_PFB23CR_B23SEBE_MASK
 0x1u

	)

8153 
	#FMC_PFB23CR_B23SEBE_SHIFT
 0

	)

8154 
	#FMC_PFB23CR_B23IPE_MASK
 0x2u

	)

8155 
	#FMC_PFB23CR_B23IPE_SHIFT
 1

	)

8156 
	#FMC_PFB23CR_B23DPE_MASK
 0x4u

	)

8157 
	#FMC_PFB23CR_B23DPE_SHIFT
 2

	)

8158 
	#FMC_PFB23CR_B23ICE_MASK
 0x8u

	)

8159 
	#FMC_PFB23CR_B23ICE_SHIFT
 3

	)

8160 
	#FMC_PFB23CR_B23DCE_MASK
 0x10u

	)

8161 
	#FMC_PFB23CR_B23DCE_SHIFT
 4

	)

8162 
	#FMC_PFB23CR_B23MW_MASK
 0x60000u

	)

8163 
	#FMC_PFB23CR_B23MW_SHIFT
 17

	)

8164 
	#FMC_PFB23CR_B23MW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB23CR_B23MW_SHIFT
))&
FMC_PFB23CR_B23MW_MASK
)

	)

8165 
	#FMC_PFB23CR_B23RWSC_MASK
 0xF0000000u

	)

8166 
	#FMC_PFB23CR_B23RWSC_SHIFT
 28

	)

8167 
	#FMC_PFB23CR_B23RWSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_PFB23CR_B23RWSC_SHIFT
))&
FMC_PFB23CR_B23RWSC_MASK
)

	)

8169 
	#FMC_TAGVD_v®id_MASK
 0x1u

	)

8170 
	#FMC_TAGVD_v®id_SHIFT
 0

	)

8171 
	#FMC_TAGVD_g_MASK
 0xFFFC0u

	)

8172 
	#FMC_TAGVD_g_SHIFT
 6

	)

8173 
	#FMC_TAGVD_g
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_TAGVD_g_SHIFT
))&
FMC_TAGVD_g_MASK
)

	)

8175 
	#FMC_DATA_UM_d©a_MASK
 0xFFFFFFFFu

	)

8176 
	#FMC_DATA_UM_d©a_SHIFT
 0

	)

8177 
	#FMC_DATA_UM_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_UM_d©a_SHIFT
))&
FMC_DATA_UM_d©a_MASK
)

	)

8179 
	#FMC_DATA_MU_d©a_MASK
 0xFFFFFFFFu

	)

8180 
	#FMC_DATA_MU_d©a_SHIFT
 0

	)

8181 
	#FMC_DATA_MU_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_MU_d©a_SHIFT
))&
FMC_DATA_MU_d©a_MASK
)

	)

8183 
	#FMC_DATA_ML_d©a_MASK
 0xFFFFFFFFu

	)

8184 
	#FMC_DATA_ML_d©a_SHIFT
 0

	)

8185 
	#FMC_DATA_ML_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_ML_d©a_SHIFT
))&
FMC_DATA_ML_d©a_MASK
)

	)

8187 
	#FMC_DATA_LM_d©a_MASK
 0xFFFFFFFFu

	)

8188 
	#FMC_DATA_LM_d©a_SHIFT
 0

	)

8189 
	#FMC_DATA_LM_d©a
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FMC_DATA_LM_d©a_SHIFT
))&
FMC_DATA_LM_d©a_MASK
)

	)

8198 
	#FMC_BASE_PTR
 ((
FMC_MemM­PŒ
)0x4001F000u)

	)

8200 
	#FMC_BASE_PTRS
 { 
FMC_BASE_PTR
 }

	)

8214 
	#FMC_PFAPR
 
	`FMC_PFAPR_REG
(
FMC_BASE_PTR
)

	)

8215 
	#FMC_PFB01CR
 
	`FMC_PFB01CR_REG
(
FMC_BASE_PTR
)

	)

8216 
	#FMC_PFB23CR
 
	`FMC_PFB23CR_REG
(
FMC_BASE_PTR
)

	)

8217 
	#FMC_TAGVDW0S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,0)

	)

8218 
	#FMC_TAGVDW0S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,1)

	)

8219 
	#FMC_TAGVDW0S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,2)

	)

8220 
	#FMC_TAGVDW0S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,0,3)

	)

8221 
	#FMC_TAGVDW1S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,0)

	)

8222 
	#FMC_TAGVDW1S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,1)

	)

8223 
	#FMC_TAGVDW1S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,2)

	)

8224 
	#FMC_TAGVDW1S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,1,3)

	)

8225 
	#FMC_TAGVDW2S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,0)

	)

8226 
	#FMC_TAGVDW2S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,1)

	)

8227 
	#FMC_TAGVDW2S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,2)

	)

8228 
	#FMC_TAGVDW2S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,2,3)

	)

8229 
	#FMC_TAGVDW3S0
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,0)

	)

8230 
	#FMC_TAGVDW3S1
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,1)

	)

8231 
	#FMC_TAGVDW3S2
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,2)

	)

8232 
	#FMC_TAGVDW3S3
 
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,3,3)

	)

8233 
	#FMC_DATAW0S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,0)

	)

8234 
	#FMC_DATAW0S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,0)

	)

8235 
	#FMC_DATAW0S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,0)

	)

8236 
	#FMC_DATAW0S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,0)

	)

8237 
	#FMC_DATAW0S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,1)

	)

8238 
	#FMC_DATAW0S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,1)

	)

8239 
	#FMC_DATAW0S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,1)

	)

8240 
	#FMC_DATAW0S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,1)

	)

8241 
	#FMC_DATAW0S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,2)

	)

8242 
	#FMC_DATAW0S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,2)

	)

8243 
	#FMC_DATAW0S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,2)

	)

8244 
	#FMC_DATAW0S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,2)

	)

8245 
	#FMC_DATAW0S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,0,3)

	)

8246 
	#FMC_DATAW0S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,0,3)

	)

8247 
	#FMC_DATAW0S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,0,3)

	)

8248 
	#FMC_DATAW0S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,0,3)

	)

8249 
	#FMC_DATAW1S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,0)

	)

8250 
	#FMC_DATAW1S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,0)

	)

8251 
	#FMC_DATAW1S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,0)

	)

8252 
	#FMC_DATAW1S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,0)

	)

8253 
	#FMC_DATAW1S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,1)

	)

8254 
	#FMC_DATAW1S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,1)

	)

8255 
	#FMC_DATAW1S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,1)

	)

8256 
	#FMC_DATAW1S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,1)

	)

8257 
	#FMC_DATAW1S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,2)

	)

8258 
	#FMC_DATAW1S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,2)

	)

8259 
	#FMC_DATAW1S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,2)

	)

8260 
	#FMC_DATAW1S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,2)

	)

8261 
	#FMC_DATAW1S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,1,3)

	)

8262 
	#FMC_DATAW1S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,1,3)

	)

8263 
	#FMC_DATAW1S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,1,3)

	)

8264 
	#FMC_DATAW1S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,1,3)

	)

8265 
	#FMC_DATAW2S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,0)

	)

8266 
	#FMC_DATAW2S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,0)

	)

8267 
	#FMC_DATAW2S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,0)

	)

8268 
	#FMC_DATAW2S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,0)

	)

8269 
	#FMC_DATAW2S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,1)

	)

8270 
	#FMC_DATAW2S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,1)

	)

8271 
	#FMC_DATAW2S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,1)

	)

8272 
	#FMC_DATAW2S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,1)

	)

8273 
	#FMC_DATAW2S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,2)

	)

8274 
	#FMC_DATAW2S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,2)

	)

8275 
	#FMC_DATAW2S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,2)

	)

8276 
	#FMC_DATAW2S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,2)

	)

8277 
	#FMC_DATAW2S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,2,3)

	)

8278 
	#FMC_DATAW2S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,2,3)

	)

8279 
	#FMC_DATAW2S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,2,3)

	)

8280 
	#FMC_DATAW2S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,2,3)

	)

8281 
	#FMC_DATAW3S0UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,0)

	)

8282 
	#FMC_DATAW3S0MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,0)

	)

8283 
	#FMC_DATAW3S0ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,0)

	)

8284 
	#FMC_DATAW3S0LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,0)

	)

8285 
	#FMC_DATAW3S1UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,1)

	)

8286 
	#FMC_DATAW3S1MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,1)

	)

8287 
	#FMC_DATAW3S1ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,1)

	)

8288 
	#FMC_DATAW3S1LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,1)

	)

8289 
	#FMC_DATAW3S2UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,2)

	)

8290 
	#FMC_DATAW3S2MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,2)

	)

8291 
	#FMC_DATAW3S2ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,2)

	)

8292 
	#FMC_DATAW3S2LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,2)

	)

8293 
	#FMC_DATAW3S3UM
 
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,3,3)

	)

8294 
	#FMC_DATAW3S3MU
 
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,3,3)

	)

8295 
	#FMC_DATAW3S3ML
 
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,3,3)

	)

8296 
	#FMC_DATAW3S3LM
 
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,3,3)

	)

8299 
	#FMC_TAGVD
(
šdex
,
šdex2
è
	`FMC_TAGVD_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8300 
	#FMC_DATA_UM
(
šdex
,
šdex2
è
	`FMC_DATA_UM_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8301 
	#FMC_DATA_MU
(
šdex
,
šdex2
è
	`FMC_DATA_MU_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8302 
	#FMC_DATA_ML
(
šdex
,
šdex2
è
	`FMC_DATA_ML_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8303 
	#FMC_DATA_LM
(
šdex
,
šdex2
è
	`FMC_DATA_LM_REG
(
FMC_BASE_PTR
,šdex,šdex2)

	)

8325 
	sFPB_MemM­
 {

8326 
ušt32_t
 
	mCTRL
;

8327 
ušt32_t
 
	mREMAP
;

8328 
ušt32_t
 
	mCOMP
[8];

8329 
ušt8_t
 
	mRESERVED_0
[4008];

8330 
ušt32_t
 
	mPID4
;

8331 
ušt32_t
 
	mPID5
;

8332 
ušt32_t
 
	mPID6
;

8333 
ušt32_t
 
	mPID7
;

8334 
ušt32_t
 
	mPID0
;

8335 
ušt32_t
 
	mPID1
;

8336 
ušt32_t
 
	mPID2
;

8337 
ušt32_t
 
	mPID3
;

8338 
ušt32_t
 
	mCID0
;

8339 
ušt32_t
 
	mCID1
;

8340 
ušt32_t
 
	mCID2
;

8341 
ušt32_t
 
	mCID3
;

8342 } vÞ©ž*
	tFPB_MemM­PŒ
;

8355 
	#FPB_CTRL_REG
(
ba£
è((ba£)->
CTRL
)

	)

8356 
	#FPB_REMAP_REG
(
ba£
è((ba£)->
REMAP
)

	)

8357 
	#FPB_COMP_REG
(
ba£
,
šdex
è((ba£)->
COMP
[šdex])

	)

8358 
	#FPB_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

8359 
	#FPB_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

8360 
	#FPB_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

8361 
	#FPB_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

8362 
	#FPB_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

8363 
	#FPB_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

8364 
	#FPB_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

8365 
	#FPB_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

8366 
	#FPB_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

8367 
	#FPB_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

8368 
	#FPB_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

8369 
	#FPB_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

8393 
	#FPB_BASE_PTR
 ((
FPB_MemM­PŒ
)0xE0002000u)

	)

8395 
	#FPB_BASE_PTRS
 { 
FPB_BASE_PTR
 }

	)

8409 
	#FP_CTRL
 
	`FPB_CTRL_REG
(
FPB_BASE_PTR
)

	)

8410 
	#FP_REMAP
 
	`FPB_REMAP_REG
(
FPB_BASE_PTR
)

	)

8411 
	#FP_COMP0
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,0)

	)

8412 
	#FP_COMP1
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,1)

	)

8413 
	#FP_COMP2
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,2)

	)

8414 
	#FP_COMP3
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,3)

	)

8415 
	#FP_COMP4
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,4)

	)

8416 
	#FP_COMP5
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,5)

	)

8417 
	#FP_COMP6
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,6)

	)

8418 
	#FP_COMP7
 
	`FPB_COMP_REG
(
FPB_BASE_PTR
,7)

	)

8419 
	#FP_PID4
 
	`FPB_PID4_REG
(
FPB_BASE_PTR
)

	)

8420 
	#FP_PID5
 
	`FPB_PID5_REG
(
FPB_BASE_PTR
)

	)

8421 
	#FP_PID6
 
	`FPB_PID6_REG
(
FPB_BASE_PTR
)

	)

8422 
	#FP_PID7
 
	`FPB_PID7_REG
(
FPB_BASE_PTR
)

	)

8423 
	#FP_PID0
 
	`FPB_PID0_REG
(
FPB_BASE_PTR
)

	)

8424 
	#FP_PID1
 
	`FPB_PID1_REG
(
FPB_BASE_PTR
)

	)

8425 
	#FP_PID2
 
	`FPB_PID2_REG
(
FPB_BASE_PTR
)

	)

8426 
	#FP_PID3
 
	`FPB_PID3_REG
(
FPB_BASE_PTR
)

	)

8427 
	#FP_CID0
 
	`FPB_CID0_REG
(
FPB_BASE_PTR
)

	)

8428 
	#FP_CID1
 
	`FPB_CID1_REG
(
FPB_BASE_PTR
)

	)

8429 
	#FP_CID2
 
	`FPB_CID2_REG
(
FPB_BASE_PTR
)

	)

8430 
	#FP_CID3
 
	`FPB_CID3_REG
(
FPB_BASE_PTR
)

	)

8433 
	#FPB_COMP
(
šdex
è
	`FPB_COMP_REG
(
FPB_BASE_PTR
,šdex)

	)

8455 
	sFTFE_MemM­
 {

8456 
ušt8_t
 
	mFSTAT
;

8457 
ušt8_t
 
	mFCNFG
;

8458 
ušt8_t
 
	mFSEC
;

8459 
ušt8_t
 
	mFOPT
;

8460 
ušt8_t
 
	mFCCOB3
;

8461 
ušt8_t
 
	mFCCOB2
;

8462 
ušt8_t
 
	mFCCOB1
;

8463 
ušt8_t
 
	mFCCOB0
;

8464 
ušt8_t
 
	mFCCOB7
;

8465 
ušt8_t
 
	mFCCOB6
;

8466 
ušt8_t
 
	mFCCOB5
;

8467 
ušt8_t
 
	mFCCOB4
;

8468 
ušt8_t
 
	mFCCOBB
;

8469 
ušt8_t
 
	mFCCOBA
;

8470 
ušt8_t
 
	mFCCOB9
;

8471 
ušt8_t
 
	mFCCOB8
;

8472 
ušt8_t
 
	mFPROT3
;

8473 
ušt8_t
 
	mFPROT2
;

8474 
ušt8_t
 
	mFPROT1
;

8475 
ušt8_t
 
	mFPROT0
;

8476 
ušt8_t
 
	mRESERVED_0
[2];

8477 
ušt8_t
 
	mFEPROT
;

8478 
ušt8_t
 
	mFDPROT
;

8479 } vÞ©ž*
	tFTFE_MemM­PŒ
;

8492 
	#FTFE_FSTAT_REG
(
ba£
è((ba£)->
FSTAT
)

	)

8493 
	#FTFE_FCNFG_REG
(
ba£
è((ba£)->
FCNFG
)

	)

8494 
	#FTFE_FSEC_REG
(
ba£
è((ba£)->
FSEC
)

	)

8495 
	#FTFE_FOPT_REG
(
ba£
è((ba£)->
FOPT
)

	)

8496 
	#FTFE_FCCOB3_REG
(
ba£
è((ba£)->
FCCOB3
)

	)

8497 
	#FTFE_FCCOB2_REG
(
ba£
è((ba£)->
FCCOB2
)

	)

8498 
	#FTFE_FCCOB1_REG
(
ba£
è((ba£)->
FCCOB1
)

	)

8499 
	#FTFE_FCCOB0_REG
(
ba£
è((ba£)->
FCCOB0
)

	)

8500 
	#FTFE_FCCOB7_REG
(
ba£
è((ba£)->
FCCOB7
)

	)

8501 
	#FTFE_FCCOB6_REG
(
ba£
è((ba£)->
FCCOB6
)

	)

8502 
	#FTFE_FCCOB5_REG
(
ba£
è((ba£)->
FCCOB5
)

	)

8503 
	#FTFE_FCCOB4_REG
(
ba£
è((ba£)->
FCCOB4
)

	)

8504 
	#FTFE_FCCOBB_REG
(
ba£
è((ba£)->
FCCOBB
)

	)

8505 
	#FTFE_FCCOBA_REG
(
ba£
è((ba£)->
FCCOBA
)

	)

8506 
	#FTFE_FCCOB9_REG
(
ba£
è((ba£)->
FCCOB9
)

	)

8507 
	#FTFE_FCCOB8_REG
(
ba£
è((ba£)->
FCCOB8
)

	)

8508 
	#FTFE_FPROT3_REG
(
ba£
è((ba£)->
FPROT3
)

	)

8509 
	#FTFE_FPROT2_REG
(
ba£
è((ba£)->
FPROT2
)

	)

8510 
	#FTFE_FPROT1_REG
(
ba£
è((ba£)->
FPROT1
)

	)

8511 
	#FTFE_FPROT0_REG
(
ba£
è((ba£)->
FPROT0
)

	)

8512 
	#FTFE_FEPROT_REG
(
ba£
è((ba£)->
FEPROT
)

	)

8513 
	#FTFE_FDPROT_REG
(
ba£
è((ba£)->
FDPROT
)

	)

8530 
	#FTFE_FSTAT_MGSTAT0_MASK
 0x1u

	)

8531 
	#FTFE_FSTAT_MGSTAT0_SHIFT
 0

	)

8532 
	#FTFE_FSTAT_FPVIOL_MASK
 0x10u

	)

8533 
	#FTFE_FSTAT_FPVIOL_SHIFT
 4

	)

8534 
	#FTFE_FSTAT_ACCERR_MASK
 0x20u

	)

8535 
	#FTFE_FSTAT_ACCERR_SHIFT
 5

	)

8536 
	#FTFE_FSTAT_RDCOLERR_MASK
 0x40u

	)

8537 
	#FTFE_FSTAT_RDCOLERR_SHIFT
 6

	)

8538 
	#FTFE_FSTAT_CCIF_MASK
 0x80u

	)

8539 
	#FTFE_FSTAT_CCIF_SHIFT
 7

	)

8541 
	#FTFE_FCNFG_EEERDY_MASK
 0x1u

	)

8542 
	#FTFE_FCNFG_EEERDY_SHIFT
 0

	)

8543 
	#FTFE_FCNFG_RAMRDY_MASK
 0x2u

	)

8544 
	#FTFE_FCNFG_RAMRDY_SHIFT
 1

	)

8545 
	#FTFE_FCNFG_PFLSH_MASK
 0x4u

	)

8546 
	#FTFE_FCNFG_PFLSH_SHIFT
 2

	)

8547 
	#FTFE_FCNFG_SWAP_MASK
 0x8u

	)

8548 
	#FTFE_FCNFG_SWAP_SHIFT
 3

	)

8549 
	#FTFE_FCNFG_ERSSUSP_MASK
 0x10u

	)

8550 
	#FTFE_FCNFG_ERSSUSP_SHIFT
 4

	)

8551 
	#FTFE_FCNFG_ERSAREQ_MASK
 0x20u

	)

8552 
	#FTFE_FCNFG_ERSAREQ_SHIFT
 5

	)

8553 
	#FTFE_FCNFG_RDCOLLIE_MASK
 0x40u

	)

8554 
	#FTFE_FCNFG_RDCOLLIE_SHIFT
 6

	)

8555 
	#FTFE_FCNFG_CCIE_MASK
 0x80u

	)

8556 
	#FTFE_FCNFG_CCIE_SHIFT
 7

	)

8558 
	#FTFE_FSEC_SEC_MASK
 0x3u

	)

8559 
	#FTFE_FSEC_SEC_SHIFT
 0

	)

8560 
	#FTFE_FSEC_SEC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_SEC_SHIFT
))&
FTFE_FSEC_SEC_MASK
)

	)

8561 
	#FTFE_FSEC_FSLACC_MASK
 0xCu

	)

8562 
	#FTFE_FSEC_FSLACC_SHIFT
 2

	)

8563 
	#FTFE_FSEC_FSLACC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_FSLACC_SHIFT
))&
FTFE_FSEC_FSLACC_MASK
)

	)

8564 
	#FTFE_FSEC_MEEN_MASK
 0x30u

	)

8565 
	#FTFE_FSEC_MEEN_SHIFT
 4

	)

8566 
	#FTFE_FSEC_MEEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_MEEN_SHIFT
))&
FTFE_FSEC_MEEN_MASK
)

	)

8567 
	#FTFE_FSEC_KEYEN_MASK
 0xC0u

	)

8568 
	#FTFE_FSEC_KEYEN_SHIFT
 6

	)

8569 
	#FTFE_FSEC_KEYEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FSEC_KEYEN_SHIFT
))&
FTFE_FSEC_KEYEN_MASK
)

	)

8571 
	#FTFE_FOPT_OPT_MASK
 0xFFu

	)

8572 
	#FTFE_FOPT_OPT_SHIFT
 0

	)

8573 
	#FTFE_FOPT_OPT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FOPT_OPT_SHIFT
))&
FTFE_FOPT_OPT_MASK
)

	)

8575 
	#FTFE_FCCOB3_CCOBn_MASK
 0xFFu

	)

8576 
	#FTFE_FCCOB3_CCOBn_SHIFT
 0

	)

8577 
	#FTFE_FCCOB3_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB3_CCOBn_SHIFT
))&
FTFE_FCCOB3_CCOBn_MASK
)

	)

8579 
	#FTFE_FCCOB2_CCOBn_MASK
 0xFFu

	)

8580 
	#FTFE_FCCOB2_CCOBn_SHIFT
 0

	)

8581 
	#FTFE_FCCOB2_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB2_CCOBn_SHIFT
))&
FTFE_FCCOB2_CCOBn_MASK
)

	)

8583 
	#FTFE_FCCOB1_CCOBn_MASK
 0xFFu

	)

8584 
	#FTFE_FCCOB1_CCOBn_SHIFT
 0

	)

8585 
	#FTFE_FCCOB1_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB1_CCOBn_SHIFT
))&
FTFE_FCCOB1_CCOBn_MASK
)

	)

8587 
	#FTFE_FCCOB0_CCOBn_MASK
 0xFFu

	)

8588 
	#FTFE_FCCOB0_CCOBn_SHIFT
 0

	)

8589 
	#FTFE_FCCOB0_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB0_CCOBn_SHIFT
))&
FTFE_FCCOB0_CCOBn_MASK
)

	)

8591 
	#FTFE_FCCOB7_CCOBn_MASK
 0xFFu

	)

8592 
	#FTFE_FCCOB7_CCOBn_SHIFT
 0

	)

8593 
	#FTFE_FCCOB7_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB7_CCOBn_SHIFT
))&
FTFE_FCCOB7_CCOBn_MASK
)

	)

8595 
	#FTFE_FCCOB6_CCOBn_MASK
 0xFFu

	)

8596 
	#FTFE_FCCOB6_CCOBn_SHIFT
 0

	)

8597 
	#FTFE_FCCOB6_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB6_CCOBn_SHIFT
))&
FTFE_FCCOB6_CCOBn_MASK
)

	)

8599 
	#FTFE_FCCOB5_CCOBn_MASK
 0xFFu

	)

8600 
	#FTFE_FCCOB5_CCOBn_SHIFT
 0

	)

8601 
	#FTFE_FCCOB5_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB5_CCOBn_SHIFT
))&
FTFE_FCCOB5_CCOBn_MASK
)

	)

8603 
	#FTFE_FCCOB4_CCOBn_MASK
 0xFFu

	)

8604 
	#FTFE_FCCOB4_CCOBn_SHIFT
 0

	)

8605 
	#FTFE_FCCOB4_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB4_CCOBn_SHIFT
))&
FTFE_FCCOB4_CCOBn_MASK
)

	)

8607 
	#FTFE_FCCOBB_CCOBn_MASK
 0xFFu

	)

8608 
	#FTFE_FCCOBB_CCOBn_SHIFT
 0

	)

8609 
	#FTFE_FCCOBB_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOBB_CCOBn_SHIFT
))&
FTFE_FCCOBB_CCOBn_MASK
)

	)

8611 
	#FTFE_FCCOBA_CCOBn_MASK
 0xFFu

	)

8612 
	#FTFE_FCCOBA_CCOBn_SHIFT
 0

	)

8613 
	#FTFE_FCCOBA_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOBA_CCOBn_SHIFT
))&
FTFE_FCCOBA_CCOBn_MASK
)

	)

8615 
	#FTFE_FCCOB9_CCOBn_MASK
 0xFFu

	)

8616 
	#FTFE_FCCOB9_CCOBn_SHIFT
 0

	)

8617 
	#FTFE_FCCOB9_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB9_CCOBn_SHIFT
))&
FTFE_FCCOB9_CCOBn_MASK
)

	)

8619 
	#FTFE_FCCOB8_CCOBn_MASK
 0xFFu

	)

8620 
	#FTFE_FCCOB8_CCOBn_SHIFT
 0

	)

8621 
	#FTFE_FCCOB8_CCOBn
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FCCOB8_CCOBn_SHIFT
))&
FTFE_FCCOB8_CCOBn_MASK
)

	)

8623 
	#FTFE_FPROT3_PROT_MASK
 0xFFu

	)

8624 
	#FTFE_FPROT3_PROT_SHIFT
 0

	)

8625 
	#FTFE_FPROT3_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT3_PROT_SHIFT
))&
FTFE_FPROT3_PROT_MASK
)

	)

8627 
	#FTFE_FPROT2_PROT_MASK
 0xFFu

	)

8628 
	#FTFE_FPROT2_PROT_SHIFT
 0

	)

8629 
	#FTFE_FPROT2_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT2_PROT_SHIFT
))&
FTFE_FPROT2_PROT_MASK
)

	)

8631 
	#FTFE_FPROT1_PROT_MASK
 0xFFu

	)

8632 
	#FTFE_FPROT1_PROT_SHIFT
 0

	)

8633 
	#FTFE_FPROT1_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT1_PROT_SHIFT
))&
FTFE_FPROT1_PROT_MASK
)

	)

8635 
	#FTFE_FPROT0_PROT_MASK
 0xFFu

	)

8636 
	#FTFE_FPROT0_PROT_SHIFT
 0

	)

8637 
	#FTFE_FPROT0_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FPROT0_PROT_SHIFT
))&
FTFE_FPROT0_PROT_MASK
)

	)

8639 
	#FTFE_FEPROT_EPROT_MASK
 0xFFu

	)

8640 
	#FTFE_FEPROT_EPROT_SHIFT
 0

	)

8641 
	#FTFE_FEPROT_EPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FEPROT_EPROT_SHIFT
))&
FTFE_FEPROT_EPROT_MASK
)

	)

8643 
	#FTFE_FDPROT_DPROT_MASK
 0xFFu

	)

8644 
	#FTFE_FDPROT_DPROT_SHIFT
 0

	)

8645 
	#FTFE_FDPROT_DPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
FTFE_FDPROT_DPROT_SHIFT
))&
FTFE_FDPROT_DPROT_MASK
)

	)

8654 
	#FTFE_BASE_PTR
 ((
FTFE_MemM­PŒ
)0x40020000u)

	)

8656 
	#FTFE_BASE_PTRS
 { 
FTFE_BASE_PTR
 }

	)

8670 
	#FTFE_FSTAT
 
	`FTFE_FSTAT_REG
(
FTFE_BASE_PTR
)

	)

8671 
	#FTFE_FCNFG
 
	`FTFE_FCNFG_REG
(
FTFE_BASE_PTR
)

	)

8672 
	#FTFE_FSEC
 
	`FTFE_FSEC_REG
(
FTFE_BASE_PTR
)

	)

8673 
	#FTFE_FOPT
 
	`FTFE_FOPT_REG
(
FTFE_BASE_PTR
)

	)

8674 
	#FTFE_FCCOB3
 
	`FTFE_FCCOB3_REG
(
FTFE_BASE_PTR
)

	)

8675 
	#FTFE_FCCOB2
 
	`FTFE_FCCOB2_REG
(
FTFE_BASE_PTR
)

	)

8676 
	#FTFE_FCCOB1
 
	`FTFE_FCCOB1_REG
(
FTFE_BASE_PTR
)

	)

8677 
	#FTFE_FCCOB0
 
	`FTFE_FCCOB0_REG
(
FTFE_BASE_PTR
)

	)

8678 
	#FTFE_FCCOB7
 
	`FTFE_FCCOB7_REG
(
FTFE_BASE_PTR
)

	)

8679 
	#FTFE_FCCOB6
 
	`FTFE_FCCOB6_REG
(
FTFE_BASE_PTR
)

	)

8680 
	#FTFE_FCCOB5
 
	`FTFE_FCCOB5_REG
(
FTFE_BASE_PTR
)

	)

8681 
	#FTFE_FCCOB4
 
	`FTFE_FCCOB4_REG
(
FTFE_BASE_PTR
)

	)

8682 
	#FTFE_FCCOBB
 
	`FTFE_FCCOBB_REG
(
FTFE_BASE_PTR
)

	)

8683 
	#FTFE_FCCOBA
 
	`FTFE_FCCOBA_REG
(
FTFE_BASE_PTR
)

	)

8684 
	#FTFE_FCCOB9
 
	`FTFE_FCCOB9_REG
(
FTFE_BASE_PTR
)

	)

8685 
	#FTFE_FCCOB8
 
	`FTFE_FCCOB8_REG
(
FTFE_BASE_PTR
)

	)

8686 
	#FTFE_FPROT3
 
	`FTFE_FPROT3_REG
(
FTFE_BASE_PTR
)

	)

8687 
	#FTFE_FPROT2
 
	`FTFE_FPROT2_REG
(
FTFE_BASE_PTR
)

	)

8688 
	#FTFE_FPROT1
 
	`FTFE_FPROT1_REG
(
FTFE_BASE_PTR
)

	)

8689 
	#FTFE_FPROT0
 
	`FTFE_FPROT0_REG
(
FTFE_BASE_PTR
)

	)

8690 
	#FTFE_FEPROT
 
	`FTFE_FEPROT_REG
(
FTFE_BASE_PTR
)

	)

8691 
	#FTFE_FDPROT
 
	`FTFE_FDPROT_REG
(
FTFE_BASE_PTR
)

	)

8713 
	sFTM_MemM­
 {

8714 
ušt32_t
 
	mSC
;

8715 
ušt32_t
 
	mCNT
;

8716 
ušt32_t
 
	mMOD
;

8718 
ušt32_t
 
	mCnSC
;

8719 
ušt32_t
 
	mCnV
;

8720 } 
	mCONTROLS
[8];

8721 
ušt32_t
 
	mCNTIN
;

8722 
ušt32_t
 
	mSTATUS
;

8723 
ušt32_t
 
	mMODE
;

8724 
ušt32_t
 
	mSYNC
;

8725 
ušt32_t
 
	mOUTINIT
;

8726 
ušt32_t
 
	mOUTMASK
;

8727 
ušt32_t
 
	mCOMBINE
;

8728 
ušt32_t
 
	mDEADTIME
;

8729 
ušt32_t
 
	mEXTTRIG
;

8730 
ušt32_t
 
	mPOL
;

8731 
ušt32_t
 
	mFMS
;

8732 
ušt32_t
 
	mFILTER
;

8733 
ušt32_t
 
	mFLTCTRL
;

8734 
ušt32_t
 
	mQDCTRL
;

8735 
ušt32_t
 
	mCONF
;

8736 
ušt32_t
 
	mFLTPOL
;

8737 
ušt32_t
 
	mSYNCONF
;

8738 
ušt32_t
 
	mINVCTRL
;

8739 
ušt32_t
 
	mSWOCTRL
;

8740 
ušt32_t
 
	mPWMLOAD
;

8741 } vÞ©ž*
	tFTM_MemM­PŒ
;

8754 
	#FTM_SC_REG
(
ba£
è((ba£)->
SC
)

	)

8755 
	#FTM_CNT_REG
(
ba£
è((ba£)->
CNT
)

	)

8756 
	#FTM_MOD_REG
(
ba£
è((ba£)->
MOD
)

	)

8757 
	#FTM_CnSC_REG
(
ba£
,
šdex
è((ba£)->
CONTROLS
[šdex].
CnSC
)

	)

8758 
	#FTM_CnV_REG
(
ba£
,
šdex
è((ba£)->
CONTROLS
[šdex].
CnV
)

	)

8759 
	#FTM_CNTIN_REG
(
ba£
è((ba£)->
CNTIN
)

	)

8760 
	#FTM_STATUS_REG
(
ba£
è((ba£)->
STATUS
)

	)

8761 
	#FTM_MODE_REG
(
ba£
è((ba£)->
MODE
)

	)

8762 
	#FTM_SYNC_REG
(
ba£
è((ba£)->
SYNC
)

	)

8763 
	#FTM_OUTINIT_REG
(
ba£
è((ba£)->
OUTINIT
)

	)

8764 
	#FTM_OUTMASK_REG
(
ba£
è((ba£)->
OUTMASK
)

	)

8765 
	#FTM_COMBINE_REG
(
ba£
è((ba£)->
COMBINE
)

	)

8766 
	#FTM_DEADTIME_REG
(
ba£
è((ba£)->
DEADTIME
)

	)

8767 
	#FTM_EXTTRIG_REG
(
ba£
è((ba£)->
EXTTRIG
)

	)

8768 
	#FTM_POL_REG
(
ba£
è((ba£)->
POL
)

	)

8769 
	#FTM_FMS_REG
(
ba£
è((ba£)->
FMS
)

	)

8770 
	#FTM_FILTER_REG
(
ba£
è((ba£)->
FILTER
)

	)

8771 
	#FTM_FLTCTRL_REG
(
ba£
è((ba£)->
FLTCTRL
)

	)

8772 
	#FTM_QDCTRL_REG
(
ba£
è((ba£)->
QDCTRL
)

	)

8773 
	#FTM_CONF_REG
(
ba£
è((ba£)->
CONF
)

	)

8774 
	#FTM_FLTPOL_REG
(
ba£
è((ba£)->
FLTPOL
)

	)

8775 
	#FTM_SYNCONF_REG
(
ba£
è((ba£)->
SYNCONF
)

	)

8776 
	#FTM_INVCTRL_REG
(
ba£
è((ba£)->
INVCTRL
)

	)

8777 
	#FTM_SWOCTRL_REG
(
ba£
è((ba£)->
SWOCTRL
)

	)

8778 
	#FTM_PWMLOAD_REG
(
ba£
è((ba£)->
PWMLOAD
)

	)

8795 
	#FTM_SC_PS_MASK
 0x7u

	)

8796 
	#FTM_SC_PS_SHIFT
 0

	)

8797 
	#FTM_SC_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_SC_PS_SHIFT
))&
FTM_SC_PS_MASK
)

	)

8798 
	#FTM_SC_CLKS_MASK
 0x18u

	)

8799 
	#FTM_SC_CLKS_SHIFT
 3

	)

8800 
	#FTM_SC_CLKS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_SC_CLKS_SHIFT
))&
FTM_SC_CLKS_MASK
)

	)

8801 
	#FTM_SC_CPWMS_MASK
 0x20u

	)

8802 
	#FTM_SC_CPWMS_SHIFT
 5

	)

8803 
	#FTM_SC_TOIE_MASK
 0x40u

	)

8804 
	#FTM_SC_TOIE_SHIFT
 6

	)

8805 
	#FTM_SC_TOF_MASK
 0x80u

	)

8806 
	#FTM_SC_TOF_SHIFT
 7

	)

8808 
	#FTM_CNT_COUNT_MASK
 0xFFFFu

	)

8809 
	#FTM_CNT_COUNT_SHIFT
 0

	)

8810 
	#FTM_CNT_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CNT_COUNT_SHIFT
))&
FTM_CNT_COUNT_MASK
)

	)

8812 
	#FTM_MOD_MOD_MASK
 0xFFFFu

	)

8813 
	#FTM_MOD_MOD_SHIFT
 0

	)

8814 
	#FTM_MOD_MOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_MOD_MOD_SHIFT
))&
FTM_MOD_MOD_MASK
)

	)

8816 
	#FTM_CnSC_DMA_MASK
 0x1u

	)

8817 
	#FTM_CnSC_DMA_SHIFT
 0

	)

8818 
	#FTM_CnSC_ELSA_MASK
 0x4u

	)

8819 
	#FTM_CnSC_ELSA_SHIFT
 2

	)

8820 
	#FTM_CnSC_ELSB_MASK
 0x8u

	)

8821 
	#FTM_CnSC_ELSB_SHIFT
 3

	)

8822 
	#FTM_CnSC_MSA_MASK
 0x10u

	)

8823 
	#FTM_CnSC_MSA_SHIFT
 4

	)

8824 
	#FTM_CnSC_MSB_MASK
 0x20u

	)

8825 
	#FTM_CnSC_MSB_SHIFT
 5

	)

8826 
	#FTM_CnSC_CHIE_MASK
 0x40u

	)

8827 
	#FTM_CnSC_CHIE_SHIFT
 6

	)

8828 
	#FTM_CnSC_CHF_MASK
 0x80u

	)

8829 
	#FTM_CnSC_CHF_SHIFT
 7

	)

8831 
	#FTM_CnV_VAL_MASK
 0xFFFFu

	)

8832 
	#FTM_CnV_VAL_SHIFT
 0

	)

8833 
	#FTM_CnV_VAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CnV_VAL_SHIFT
))&
FTM_CnV_VAL_MASK
)

	)

8835 
	#FTM_CNTIN_INIT_MASK
 0xFFFFu

	)

8836 
	#FTM_CNTIN_INIT_SHIFT
 0

	)

8837 
	#FTM_CNTIN_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CNTIN_INIT_SHIFT
))&
FTM_CNTIN_INIT_MASK
)

	)

8839 
	#FTM_STATUS_CH0F_MASK
 0x1u

	)

8840 
	#FTM_STATUS_CH0F_SHIFT
 0

	)

8841 
	#FTM_STATUS_CH1F_MASK
 0x2u

	)

8842 
	#FTM_STATUS_CH1F_SHIFT
 1

	)

8843 
	#FTM_STATUS_CH2F_MASK
 0x4u

	)

8844 
	#FTM_STATUS_CH2F_SHIFT
 2

	)

8845 
	#FTM_STATUS_CH3F_MASK
 0x8u

	)

8846 
	#FTM_STATUS_CH3F_SHIFT
 3

	)

8847 
	#FTM_STATUS_CH4F_MASK
 0x10u

	)

8848 
	#FTM_STATUS_CH4F_SHIFT
 4

	)

8849 
	#FTM_STATUS_CH5F_MASK
 0x20u

	)

8850 
	#FTM_STATUS_CH5F_SHIFT
 5

	)

8851 
	#FTM_STATUS_CH6F_MASK
 0x40u

	)

8852 
	#FTM_STATUS_CH6F_SHIFT
 6

	)

8853 
	#FTM_STATUS_CH7F_MASK
 0x80u

	)

8854 
	#FTM_STATUS_CH7F_SHIFT
 7

	)

8856 
	#FTM_MODE_FTMEN_MASK
 0x1u

	)

8857 
	#FTM_MODE_FTMEN_SHIFT
 0

	)

8858 
	#FTM_MODE_INIT_MASK
 0x2u

	)

8859 
	#FTM_MODE_INIT_SHIFT
 1

	)

8860 
	#FTM_MODE_WPDIS_MASK
 0x4u

	)

8861 
	#FTM_MODE_WPDIS_SHIFT
 2

	)

8862 
	#FTM_MODE_PWMSYNC_MASK
 0x8u

	)

8863 
	#FTM_MODE_PWMSYNC_SHIFT
 3

	)

8864 
	#FTM_MODE_CAPTEST_MASK
 0x10u

	)

8865 
	#FTM_MODE_CAPTEST_SHIFT
 4

	)

8866 
	#FTM_MODE_FAULTM_MASK
 0x60u

	)

8867 
	#FTM_MODE_FAULTM_SHIFT
 5

	)

8868 
	#FTM_MODE_FAULTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_MODE_FAULTM_SHIFT
))&
FTM_MODE_FAULTM_MASK
)

	)

8869 
	#FTM_MODE_FAULTIE_MASK
 0x80u

	)

8870 
	#FTM_MODE_FAULTIE_SHIFT
 7

	)

8872 
	#FTM_SYNC_CNTMIN_MASK
 0x1u

	)

8873 
	#FTM_SYNC_CNTMIN_SHIFT
 0

	)

8874 
	#FTM_SYNC_CNTMAX_MASK
 0x2u

	)

8875 
	#FTM_SYNC_CNTMAX_SHIFT
 1

	)

8876 
	#FTM_SYNC_REINIT_MASK
 0x4u

	)

8877 
	#FTM_SYNC_REINIT_SHIFT
 2

	)

8878 
	#FTM_SYNC_SYNCHOM_MASK
 0x8u

	)

8879 
	#FTM_SYNC_SYNCHOM_SHIFT
 3

	)

8880 
	#FTM_SYNC_TRIG0_MASK
 0x10u

	)

8881 
	#FTM_SYNC_TRIG0_SHIFT
 4

	)

8882 
	#FTM_SYNC_TRIG1_MASK
 0x20u

	)

8883 
	#FTM_SYNC_TRIG1_SHIFT
 5

	)

8884 
	#FTM_SYNC_TRIG2_MASK
 0x40u

	)

8885 
	#FTM_SYNC_TRIG2_SHIFT
 6

	)

8886 
	#FTM_SYNC_SWSYNC_MASK
 0x80u

	)

8887 
	#FTM_SYNC_SWSYNC_SHIFT
 7

	)

8889 
	#FTM_OUTINIT_CH0OI_MASK
 0x1u

	)

8890 
	#FTM_OUTINIT_CH0OI_SHIFT
 0

	)

8891 
	#FTM_OUTINIT_CH1OI_MASK
 0x2u

	)

8892 
	#FTM_OUTINIT_CH1OI_SHIFT
 1

	)

8893 
	#FTM_OUTINIT_CH2OI_MASK
 0x4u

	)

8894 
	#FTM_OUTINIT_CH2OI_SHIFT
 2

	)

8895 
	#FTM_OUTINIT_CH3OI_MASK
 0x8u

	)

8896 
	#FTM_OUTINIT_CH3OI_SHIFT
 3

	)

8897 
	#FTM_OUTINIT_CH4OI_MASK
 0x10u

	)

8898 
	#FTM_OUTINIT_CH4OI_SHIFT
 4

	)

8899 
	#FTM_OUTINIT_CH5OI_MASK
 0x20u

	)

8900 
	#FTM_OUTINIT_CH5OI_SHIFT
 5

	)

8901 
	#FTM_OUTINIT_CH6OI_MASK
 0x40u

	)

8902 
	#FTM_OUTINIT_CH6OI_SHIFT
 6

	)

8903 
	#FTM_OUTINIT_CH7OI_MASK
 0x80u

	)

8904 
	#FTM_OUTINIT_CH7OI_SHIFT
 7

	)

8906 
	#FTM_OUTMASK_CH0OM_MASK
 0x1u

	)

8907 
	#FTM_OUTMASK_CH0OM_SHIFT
 0

	)

8908 
	#FTM_OUTMASK_CH1OM_MASK
 0x2u

	)

8909 
	#FTM_OUTMASK_CH1OM_SHIFT
 1

	)

8910 
	#FTM_OUTMASK_CH2OM_MASK
 0x4u

	)

8911 
	#FTM_OUTMASK_CH2OM_SHIFT
 2

	)

8912 
	#FTM_OUTMASK_CH3OM_MASK
 0x8u

	)

8913 
	#FTM_OUTMASK_CH3OM_SHIFT
 3

	)

8914 
	#FTM_OUTMASK_CH4OM_MASK
 0x10u

	)

8915 
	#FTM_OUTMASK_CH4OM_SHIFT
 4

	)

8916 
	#FTM_OUTMASK_CH5OM_MASK
 0x20u

	)

8917 
	#FTM_OUTMASK_CH5OM_SHIFT
 5

	)

8918 
	#FTM_OUTMASK_CH6OM_MASK
 0x40u

	)

8919 
	#FTM_OUTMASK_CH6OM_SHIFT
 6

	)

8920 
	#FTM_OUTMASK_CH7OM_MASK
 0x80u

	)

8921 
	#FTM_OUTMASK_CH7OM_SHIFT
 7

	)

8923 
	#FTM_COMBINE_COMBINE0_MASK
 0x1u

	)

8924 
	#FTM_COMBINE_COMBINE0_SHIFT
 0

	)

8925 
	#FTM_COMBINE_COMP0_MASK
 0x2u

	)

8926 
	#FTM_COMBINE_COMP0_SHIFT
 1

	)

8927 
	#FTM_COMBINE_DECAPEN0_MASK
 0x4u

	)

8928 
	#FTM_COMBINE_DECAPEN0_SHIFT
 2

	)

8929 
	#FTM_COMBINE_DECAP0_MASK
 0x8u

	)

8930 
	#FTM_COMBINE_DECAP0_SHIFT
 3

	)

8931 
	#FTM_COMBINE_DTEN0_MASK
 0x10u

	)

8932 
	#FTM_COMBINE_DTEN0_SHIFT
 4

	)

8933 
	#FTM_COMBINE_SYNCEN0_MASK
 0x20u

	)

8934 
	#FTM_COMBINE_SYNCEN0_SHIFT
 5

	)

8935 
	#FTM_COMBINE_FAULTEN0_MASK
 0x40u

	)

8936 
	#FTM_COMBINE_FAULTEN0_SHIFT
 6

	)

8937 
	#FTM_COMBINE_COMBINE1_MASK
 0x100u

	)

8938 
	#FTM_COMBINE_COMBINE1_SHIFT
 8

	)

8939 
	#FTM_COMBINE_COMP1_MASK
 0x200u

	)

8940 
	#FTM_COMBINE_COMP1_SHIFT
 9

	)

8941 
	#FTM_COMBINE_DECAPEN1_MASK
 0x400u

	)

8942 
	#FTM_COMBINE_DECAPEN1_SHIFT
 10

	)

8943 
	#FTM_COMBINE_DECAP1_MASK
 0x800u

	)

8944 
	#FTM_COMBINE_DECAP1_SHIFT
 11

	)

8945 
	#FTM_COMBINE_DTEN1_MASK
 0x1000u

	)

8946 
	#FTM_COMBINE_DTEN1_SHIFT
 12

	)

8947 
	#FTM_COMBINE_SYNCEN1_MASK
 0x2000u

	)

8948 
	#FTM_COMBINE_SYNCEN1_SHIFT
 13

	)

8949 
	#FTM_COMBINE_FAULTEN1_MASK
 0x4000u

	)

8950 
	#FTM_COMBINE_FAULTEN1_SHIFT
 14

	)

8951 
	#FTM_COMBINE_COMBINE2_MASK
 0x10000u

	)

8952 
	#FTM_COMBINE_COMBINE2_SHIFT
 16

	)

8953 
	#FTM_COMBINE_COMP2_MASK
 0x20000u

	)

8954 
	#FTM_COMBINE_COMP2_SHIFT
 17

	)

8955 
	#FTM_COMBINE_DECAPEN2_MASK
 0x40000u

	)

8956 
	#FTM_COMBINE_DECAPEN2_SHIFT
 18

	)

8957 
	#FTM_COMBINE_DECAP2_MASK
 0x80000u

	)

8958 
	#FTM_COMBINE_DECAP2_SHIFT
 19

	)

8959 
	#FTM_COMBINE_DTEN2_MASK
 0x100000u

	)

8960 
	#FTM_COMBINE_DTEN2_SHIFT
 20

	)

8961 
	#FTM_COMBINE_SYNCEN2_MASK
 0x200000u

	)

8962 
	#FTM_COMBINE_SYNCEN2_SHIFT
 21

	)

8963 
	#FTM_COMBINE_FAULTEN2_MASK
 0x400000u

	)

8964 
	#FTM_COMBINE_FAULTEN2_SHIFT
 22

	)

8965 
	#FTM_COMBINE_COMBINE3_MASK
 0x1000000u

	)

8966 
	#FTM_COMBINE_COMBINE3_SHIFT
 24

	)

8967 
	#FTM_COMBINE_COMP3_MASK
 0x2000000u

	)

8968 
	#FTM_COMBINE_COMP3_SHIFT
 25

	)

8969 
	#FTM_COMBINE_DECAPEN3_MASK
 0x4000000u

	)

8970 
	#FTM_COMBINE_DECAPEN3_SHIFT
 26

	)

8971 
	#FTM_COMBINE_DECAP3_MASK
 0x8000000u

	)

8972 
	#FTM_COMBINE_DECAP3_SHIFT
 27

	)

8973 
	#FTM_COMBINE_DTEN3_MASK
 0x10000000u

	)

8974 
	#FTM_COMBINE_DTEN3_SHIFT
 28

	)

8975 
	#FTM_COMBINE_SYNCEN3_MASK
 0x20000000u

	)

8976 
	#FTM_COMBINE_SYNCEN3_SHIFT
 29

	)

8977 
	#FTM_COMBINE_FAULTEN3_MASK
 0x40000000u

	)

8978 
	#FTM_COMBINE_FAULTEN3_SHIFT
 30

	)

8980 
	#FTM_DEADTIME_DTVAL_MASK
 0x3Fu

	)

8981 
	#FTM_DEADTIME_DTVAL_SHIFT
 0

	)

8982 
	#FTM_DEADTIME_DTVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_DEADTIME_DTVAL_SHIFT
))&
FTM_DEADTIME_DTVAL_MASK
)

	)

8983 
	#FTM_DEADTIME_DTPS_MASK
 0xC0u

	)

8984 
	#FTM_DEADTIME_DTPS_SHIFT
 6

	)

8985 
	#FTM_DEADTIME_DTPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_DEADTIME_DTPS_SHIFT
))&
FTM_DEADTIME_DTPS_MASK
)

	)

8987 
	#FTM_EXTTRIG_CH2TRIG_MASK
 0x1u

	)

8988 
	#FTM_EXTTRIG_CH2TRIG_SHIFT
 0

	)

8989 
	#FTM_EXTTRIG_CH3TRIG_MASK
 0x2u

	)

8990 
	#FTM_EXTTRIG_CH3TRIG_SHIFT
 1

	)

8991 
	#FTM_EXTTRIG_CH4TRIG_MASK
 0x4u

	)

8992 
	#FTM_EXTTRIG_CH4TRIG_SHIFT
 2

	)

8993 
	#FTM_EXTTRIG_CH5TRIG_MASK
 0x8u

	)

8994 
	#FTM_EXTTRIG_CH5TRIG_SHIFT
 3

	)

8995 
	#FTM_EXTTRIG_CH0TRIG_MASK
 0x10u

	)

8996 
	#FTM_EXTTRIG_CH0TRIG_SHIFT
 4

	)

8997 
	#FTM_EXTTRIG_CH1TRIG_MASK
 0x20u

	)

8998 
	#FTM_EXTTRIG_CH1TRIG_SHIFT
 5

	)

8999 
	#FTM_EXTTRIG_INITTRIGEN_MASK
 0x40u

	)

9000 
	#FTM_EXTTRIG_INITTRIGEN_SHIFT
 6

	)

9001 
	#FTM_EXTTRIG_TRIGF_MASK
 0x80u

	)

9002 
	#FTM_EXTTRIG_TRIGF_SHIFT
 7

	)

9004 
	#FTM_POL_POL0_MASK
 0x1u

	)

9005 
	#FTM_POL_POL0_SHIFT
 0

	)

9006 
	#FTM_POL_POL1_MASK
 0x2u

	)

9007 
	#FTM_POL_POL1_SHIFT
 1

	)

9008 
	#FTM_POL_POL2_MASK
 0x4u

	)

9009 
	#FTM_POL_POL2_SHIFT
 2

	)

9010 
	#FTM_POL_POL3_MASK
 0x8u

	)

9011 
	#FTM_POL_POL3_SHIFT
 3

	)

9012 
	#FTM_POL_POL4_MASK
 0x10u

	)

9013 
	#FTM_POL_POL4_SHIFT
 4

	)

9014 
	#FTM_POL_POL5_MASK
 0x20u

	)

9015 
	#FTM_POL_POL5_SHIFT
 5

	)

9016 
	#FTM_POL_POL6_MASK
 0x40u

	)

9017 
	#FTM_POL_POL6_SHIFT
 6

	)

9018 
	#FTM_POL_POL7_MASK
 0x80u

	)

9019 
	#FTM_POL_POL7_SHIFT
 7

	)

9021 
	#FTM_FMS_FAULTF0_MASK
 0x1u

	)

9022 
	#FTM_FMS_FAULTF0_SHIFT
 0

	)

9023 
	#FTM_FMS_FAULTF1_MASK
 0x2u

	)

9024 
	#FTM_FMS_FAULTF1_SHIFT
 1

	)

9025 
	#FTM_FMS_FAULTF2_MASK
 0x4u

	)

9026 
	#FTM_FMS_FAULTF2_SHIFT
 2

	)

9027 
	#FTM_FMS_FAULTF3_MASK
 0x8u

	)

9028 
	#FTM_FMS_FAULTF3_SHIFT
 3

	)

9029 
	#FTM_FMS_FAULTIN_MASK
 0x20u

	)

9030 
	#FTM_FMS_FAULTIN_SHIFT
 5

	)

9031 
	#FTM_FMS_WPEN_MASK
 0x40u

	)

9032 
	#FTM_FMS_WPEN_SHIFT
 6

	)

9033 
	#FTM_FMS_FAULTF_MASK
 0x80u

	)

9034 
	#FTM_FMS_FAULTF_SHIFT
 7

	)

9036 
	#FTM_FILTER_CH0FVAL_MASK
 0xFu

	)

9037 
	#FTM_FILTER_CH0FVAL_SHIFT
 0

	)

9038 
	#FTM_FILTER_CH0FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH0FVAL_SHIFT
))&
FTM_FILTER_CH0FVAL_MASK
)

	)

9039 
	#FTM_FILTER_CH1FVAL_MASK
 0xF0u

	)

9040 
	#FTM_FILTER_CH1FVAL_SHIFT
 4

	)

9041 
	#FTM_FILTER_CH1FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH1FVAL_SHIFT
))&
FTM_FILTER_CH1FVAL_MASK
)

	)

9042 
	#FTM_FILTER_CH2FVAL_MASK
 0xF00u

	)

9043 
	#FTM_FILTER_CH2FVAL_SHIFT
 8

	)

9044 
	#FTM_FILTER_CH2FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH2FVAL_SHIFT
))&
FTM_FILTER_CH2FVAL_MASK
)

	)

9045 
	#FTM_FILTER_CH3FVAL_MASK
 0xF000u

	)

9046 
	#FTM_FILTER_CH3FVAL_SHIFT
 12

	)

9047 
	#FTM_FILTER_CH3FVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FILTER_CH3FVAL_SHIFT
))&
FTM_FILTER_CH3FVAL_MASK
)

	)

9049 
	#FTM_FLTCTRL_FAULT0EN_MASK
 0x1u

	)

9050 
	#FTM_FLTCTRL_FAULT0EN_SHIFT
 0

	)

9051 
	#FTM_FLTCTRL_FAULT1EN_MASK
 0x2u

	)

9052 
	#FTM_FLTCTRL_FAULT1EN_SHIFT
 1

	)

9053 
	#FTM_FLTCTRL_FAULT2EN_MASK
 0x4u

	)

9054 
	#FTM_FLTCTRL_FAULT2EN_SHIFT
 2

	)

9055 
	#FTM_FLTCTRL_FAULT3EN_MASK
 0x8u

	)

9056 
	#FTM_FLTCTRL_FAULT3EN_SHIFT
 3

	)

9057 
	#FTM_FLTCTRL_FFLTR0EN_MASK
 0x10u

	)

9058 
	#FTM_FLTCTRL_FFLTR0EN_SHIFT
 4

	)

9059 
	#FTM_FLTCTRL_FFLTR1EN_MASK
 0x20u

	)

9060 
	#FTM_FLTCTRL_FFLTR1EN_SHIFT
 5

	)

9061 
	#FTM_FLTCTRL_FFLTR2EN_MASK
 0x40u

	)

9062 
	#FTM_FLTCTRL_FFLTR2EN_SHIFT
 6

	)

9063 
	#FTM_FLTCTRL_FFLTR3EN_MASK
 0x80u

	)

9064 
	#FTM_FLTCTRL_FFLTR3EN_SHIFT
 7

	)

9065 
	#FTM_FLTCTRL_FFVAL_MASK
 0xF00u

	)

9066 
	#FTM_FLTCTRL_FFVAL_SHIFT
 8

	)

9067 
	#FTM_FLTCTRL_FFVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_FLTCTRL_FFVAL_SHIFT
))&
FTM_FLTCTRL_FFVAL_MASK
)

	)

9069 
	#FTM_QDCTRL_QUADEN_MASK
 0x1u

	)

9070 
	#FTM_QDCTRL_QUADEN_SHIFT
 0

	)

9071 
	#FTM_QDCTRL_TOFDIR_MASK
 0x2u

	)

9072 
	#FTM_QDCTRL_TOFDIR_SHIFT
 1

	)

9073 
	#FTM_QDCTRL_QUADIR_MASK
 0x4u

	)

9074 
	#FTM_QDCTRL_QUADIR_SHIFT
 2

	)

9075 
	#FTM_QDCTRL_QUADMODE_MASK
 0x8u

	)

9076 
	#FTM_QDCTRL_QUADMODE_SHIFT
 3

	)

9077 
	#FTM_QDCTRL_PHBPOL_MASK
 0x10u

	)

9078 
	#FTM_QDCTRL_PHBPOL_SHIFT
 4

	)

9079 
	#FTM_QDCTRL_PHAPOL_MASK
 0x20u

	)

9080 
	#FTM_QDCTRL_PHAPOL_SHIFT
 5

	)

9081 
	#FTM_QDCTRL_PHBFLTREN_MASK
 0x40u

	)

9082 
	#FTM_QDCTRL_PHBFLTREN_SHIFT
 6

	)

9083 
	#FTM_QDCTRL_PHAFLTREN_MASK
 0x80u

	)

9084 
	#FTM_QDCTRL_PHAFLTREN_SHIFT
 7

	)

9086 
	#FTM_CONF_NUMTOF_MASK
 0x1Fu

	)

9087 
	#FTM_CONF_NUMTOF_SHIFT
 0

	)

9088 
	#FTM_CONF_NUMTOF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CONF_NUMTOF_SHIFT
))&
FTM_CONF_NUMTOF_MASK
)

	)

9089 
	#FTM_CONF_BDMMODE_MASK
 0xC0u

	)

9090 
	#FTM_CONF_BDMMODE_SHIFT
 6

	)

9091 
	#FTM_CONF_BDMMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
FTM_CONF_BDMMODE_SHIFT
))&
FTM_CONF_BDMMODE_MASK
)

	)

9092 
	#FTM_CONF_GTBEEN_MASK
 0x200u

	)

9093 
	#FTM_CONF_GTBEEN_SHIFT
 9

	)

9094 
	#FTM_CONF_GTBEOUT_MASK
 0x400u

	)

9095 
	#FTM_CONF_GTBEOUT_SHIFT
 10

	)

9097 
	#FTM_FLTPOL_FLT0POL_MASK
 0x1u

	)

9098 
	#FTM_FLTPOL_FLT0POL_SHIFT
 0

	)

9099 
	#FTM_FLTPOL_FLT1POL_MASK
 0x2u

	)

9100 
	#FTM_FLTPOL_FLT1POL_SHIFT
 1

	)

9101 
	#FTM_FLTPOL_FLT2POL_MASK
 0x4u

	)

9102 
	#FTM_FLTPOL_FLT2POL_SHIFT
 2

	)

9103 
	#FTM_FLTPOL_FLT3POL_MASK
 0x8u

	)

9104 
	#FTM_FLTPOL_FLT3POL_SHIFT
 3

	)

9106 
	#FTM_SYNCONF_HWTRIGMODE_MASK
 0x1u

	)

9107 
	#FTM_SYNCONF_HWTRIGMODE_SHIFT
 0

	)

9108 
	#FTM_SYNCONF_CNTINC_MASK
 0x4u

	)

9109 
	#FTM_SYNCONF_CNTINC_SHIFT
 2

	)

9110 
	#FTM_SYNCONF_INVC_MASK
 0x10u

	)

9111 
	#FTM_SYNCONF_INVC_SHIFT
 4

	)

9112 
	#FTM_SYNCONF_SWOC_MASK
 0x20u

	)

9113 
	#FTM_SYNCONF_SWOC_SHIFT
 5

	)

9114 
	#FTM_SYNCONF_SYNCMODE_MASK
 0x80u

	)

9115 
	#FTM_SYNCONF_SYNCMODE_SHIFT
 7

	)

9116 
	#FTM_SYNCONF_SWRSTCNT_MASK
 0x100u

	)

9117 
	#FTM_SYNCONF_SWRSTCNT_SHIFT
 8

	)

9118 
	#FTM_SYNCONF_SWWRBUF_MASK
 0x200u

	)

9119 
	#FTM_SYNCONF_SWWRBUF_SHIFT
 9

	)

9120 
	#FTM_SYNCONF_SWOM_MASK
 0x400u

	)

9121 
	#FTM_SYNCONF_SWOM_SHIFT
 10

	)

9122 
	#FTM_SYNCONF_SWINVC_MASK
 0x800u

	)

9123 
	#FTM_SYNCONF_SWINVC_SHIFT
 11

	)

9124 
	#FTM_SYNCONF_SWSOC_MASK
 0x1000u

	)

9125 
	#FTM_SYNCONF_SWSOC_SHIFT
 12

	)

9126 
	#FTM_SYNCONF_HWRSTCNT_MASK
 0x10000u

	)

9127 
	#FTM_SYNCONF_HWRSTCNT_SHIFT
 16

	)

9128 
	#FTM_SYNCONF_HWWRBUF_MASK
 0x20000u

	)

9129 
	#FTM_SYNCONF_HWWRBUF_SHIFT
 17

	)

9130 
	#FTM_SYNCONF_HWOM_MASK
 0x40000u

	)

9131 
	#FTM_SYNCONF_HWOM_SHIFT
 18

	)

9132 
	#FTM_SYNCONF_HWINVC_MASK
 0x80000u

	)

9133 
	#FTM_SYNCONF_HWINVC_SHIFT
 19

	)

9134 
	#FTM_SYNCONF_HWSOC_MASK
 0x100000u

	)

9135 
	#FTM_SYNCONF_HWSOC_SHIFT
 20

	)

9137 
	#FTM_INVCTRL_INV0EN_MASK
 0x1u

	)

9138 
	#FTM_INVCTRL_INV0EN_SHIFT
 0

	)

9139 
	#FTM_INVCTRL_INV1EN_MASK
 0x2u

	)

9140 
	#FTM_INVCTRL_INV1EN_SHIFT
 1

	)

9141 
	#FTM_INVCTRL_INV2EN_MASK
 0x4u

	)

9142 
	#FTM_INVCTRL_INV2EN_SHIFT
 2

	)

9143 
	#FTM_INVCTRL_INV3EN_MASK
 0x8u

	)

9144 
	#FTM_INVCTRL_INV3EN_SHIFT
 3

	)

9146 
	#FTM_SWOCTRL_CH0OC_MASK
 0x1u

	)

9147 
	#FTM_SWOCTRL_CH0OC_SHIFT
 0

	)

9148 
	#FTM_SWOCTRL_CH1OC_MASK
 0x2u

	)

9149 
	#FTM_SWOCTRL_CH1OC_SHIFT
 1

	)

9150 
	#FTM_SWOCTRL_CH2OC_MASK
 0x4u

	)

9151 
	#FTM_SWOCTRL_CH2OC_SHIFT
 2

	)

9152 
	#FTM_SWOCTRL_CH3OC_MASK
 0x8u

	)

9153 
	#FTM_SWOCTRL_CH3OC_SHIFT
 3

	)

9154 
	#FTM_SWOCTRL_CH4OC_MASK
 0x10u

	)

9155 
	#FTM_SWOCTRL_CH4OC_SHIFT
 4

	)

9156 
	#FTM_SWOCTRL_CH5OC_MASK
 0x20u

	)

9157 
	#FTM_SWOCTRL_CH5OC_SHIFT
 5

	)

9158 
	#FTM_SWOCTRL_CH6OC_MASK
 0x40u

	)

9159 
	#FTM_SWOCTRL_CH6OC_SHIFT
 6

	)

9160 
	#FTM_SWOCTRL_CH7OC_MASK
 0x80u

	)

9161 
	#FTM_SWOCTRL_CH7OC_SHIFT
 7

	)

9162 
	#FTM_SWOCTRL_CH0OCV_MASK
 0x100u

	)

9163 
	#FTM_SWOCTRL_CH0OCV_SHIFT
 8

	)

9164 
	#FTM_SWOCTRL_CH1OCV_MASK
 0x200u

	)

9165 
	#FTM_SWOCTRL_CH1OCV_SHIFT
 9

	)

9166 
	#FTM_SWOCTRL_CH2OCV_MASK
 0x400u

	)

9167 
	#FTM_SWOCTRL_CH2OCV_SHIFT
 10

	)

9168 
	#FTM_SWOCTRL_CH3OCV_MASK
 0x800u

	)

9169 
	#FTM_SWOCTRL_CH3OCV_SHIFT
 11

	)

9170 
	#FTM_SWOCTRL_CH4OCV_MASK
 0x1000u

	)

9171 
	#FTM_SWOCTRL_CH4OCV_SHIFT
 12

	)

9172 
	#FTM_SWOCTRL_CH5OCV_MASK
 0x2000u

	)

9173 
	#FTM_SWOCTRL_CH5OCV_SHIFT
 13

	)

9174 
	#FTM_SWOCTRL_CH6OCV_MASK
 0x4000u

	)

9175 
	#FTM_SWOCTRL_CH6OCV_SHIFT
 14

	)

9176 
	#FTM_SWOCTRL_CH7OCV_MASK
 0x8000u

	)

9177 
	#FTM_SWOCTRL_CH7OCV_SHIFT
 15

	)

9179 
	#FTM_PWMLOAD_CH0SEL_MASK
 0x1u

	)

9180 
	#FTM_PWMLOAD_CH0SEL_SHIFT
 0

	)

9181 
	#FTM_PWMLOAD_CH1SEL_MASK
 0x2u

	)

9182 
	#FTM_PWMLOAD_CH1SEL_SHIFT
 1

	)

9183 
	#FTM_PWMLOAD_CH2SEL_MASK
 0x4u

	)

9184 
	#FTM_PWMLOAD_CH2SEL_SHIFT
 2

	)

9185 
	#FTM_PWMLOAD_CH3SEL_MASK
 0x8u

	)

9186 
	#FTM_PWMLOAD_CH3SEL_SHIFT
 3

	)

9187 
	#FTM_PWMLOAD_CH4SEL_MASK
 0x10u

	)

9188 
	#FTM_PWMLOAD_CH4SEL_SHIFT
 4

	)

9189 
	#FTM_PWMLOAD_CH5SEL_MASK
 0x20u

	)

9190 
	#FTM_PWMLOAD_CH5SEL_SHIFT
 5

	)

9191 
	#FTM_PWMLOAD_CH6SEL_MASK
 0x40u

	)

9192 
	#FTM_PWMLOAD_CH6SEL_SHIFT
 6

	)

9193 
	#FTM_PWMLOAD_CH7SEL_MASK
 0x80u

	)

9194 
	#FTM_PWMLOAD_CH7SEL_SHIFT
 7

	)

9195 
	#FTM_PWMLOAD_LDOK_MASK
 0x200u

	)

9196 
	#FTM_PWMLOAD_LDOK_SHIFT
 9

	)

9205 
	#FTM0_BASE_PTR
 ((
FTM_MemM­PŒ
)0x40038000u)

	)

9207 
	#FTM1_BASE_PTR
 ((
FTM_MemM­PŒ
)0x40039000u)

	)

9209 
	#FTM2_BASE_PTR
 ((
FTM_MemM­PŒ
)0x400B8000u)

	)

9211 
	#FTM3_BASE_PTR
 ((
FTM_MemM­PŒ
)0x400B9000u)

	)

9213 
	#FTM_BASE_PTRS
 { 
FTM0_BASE_PTR
, 
FTM1_BASE_PTR
, 
FTM2_BASE_PTR
, 
FTM3_BASE_PTR
 }

	)

9227 
	#FTM0_SC
 
	`FTM_SC_REG
(
FTM0_BASE_PTR
)

	)

9228 
	#FTM0_CNT
 
	`FTM_CNT_REG
(
FTM0_BASE_PTR
)

	)

9229 
	#FTM0_MOD
 
	`FTM_MOD_REG
(
FTM0_BASE_PTR
)

	)

9230 
	#FTM0_C0SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,0)

	)

9231 
	#FTM0_C0V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,0)

	)

9232 
	#FTM0_C1SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,1)

	)

9233 
	#FTM0_C1V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,1)

	)

9234 
	#FTM0_C2SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,2)

	)

9235 
	#FTM0_C2V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,2)

	)

9236 
	#FTM0_C3SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,3)

	)

9237 
	#FTM0_C3V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,3)

	)

9238 
	#FTM0_C4SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,4)

	)

9239 
	#FTM0_C4V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,4)

	)

9240 
	#FTM0_C5SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,5)

	)

9241 
	#FTM0_C5V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,5)

	)

9242 
	#FTM0_C6SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,6)

	)

9243 
	#FTM0_C6V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,6)

	)

9244 
	#FTM0_C7SC
 
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,7)

	)

9245 
	#FTM0_C7V
 
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,7)

	)

9246 
	#FTM0_CNTIN
 
	`FTM_CNTIN_REG
(
FTM0_BASE_PTR
)

	)

9247 
	#FTM0_STATUS
 
	`FTM_STATUS_REG
(
FTM0_BASE_PTR
)

	)

9248 
	#FTM0_MODE
 
	`FTM_MODE_REG
(
FTM0_BASE_PTR
)

	)

9249 
	#FTM0_SYNC
 
	`FTM_SYNC_REG
(
FTM0_BASE_PTR
)

	)

9250 
	#FTM0_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM0_BASE_PTR
)

	)

9251 
	#FTM0_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM0_BASE_PTR
)

	)

9252 
	#FTM0_COMBINE
 
	`FTM_COMBINE_REG
(
FTM0_BASE_PTR
)

	)

9253 
	#FTM0_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM0_BASE_PTR
)

	)

9254 
	#FTM0_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM0_BASE_PTR
)

	)

9255 
	#FTM0_POL
 
	`FTM_POL_REG
(
FTM0_BASE_PTR
)

	)

9256 
	#FTM0_FMS
 
	`FTM_FMS_REG
(
FTM0_BASE_PTR
)

	)

9257 
	#FTM0_FILTER
 
	`FTM_FILTER_REG
(
FTM0_BASE_PTR
)

	)

9258 
	#FTM0_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM0_BASE_PTR
)

	)

9259 
	#FTM0_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM0_BASE_PTR
)

	)

9260 
	#FTM0_CONF
 
	`FTM_CONF_REG
(
FTM0_BASE_PTR
)

	)

9261 
	#FTM0_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM0_BASE_PTR
)

	)

9262 
	#FTM0_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM0_BASE_PTR
)

	)

9263 
	#FTM0_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM0_BASE_PTR
)

	)

9264 
	#FTM0_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM0_BASE_PTR
)

	)

9265 
	#FTM0_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM0_BASE_PTR
)

	)

9267 
	#FTM1_SC
 
	`FTM_SC_REG
(
FTM1_BASE_PTR
)

	)

9268 
	#FTM1_CNT
 
	`FTM_CNT_REG
(
FTM1_BASE_PTR
)

	)

9269 
	#FTM1_MOD
 
	`FTM_MOD_REG
(
FTM1_BASE_PTR
)

	)

9270 
	#FTM1_C0SC
 
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,0)

	)

9271 
	#FTM1_C0V
 
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,0)

	)

9272 
	#FTM1_C1SC
 
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,1)

	)

9273 
	#FTM1_C1V
 
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,1)

	)

9274 
	#FTM1_CNTIN
 
	`FTM_CNTIN_REG
(
FTM1_BASE_PTR
)

	)

9275 
	#FTM1_STATUS
 
	`FTM_STATUS_REG
(
FTM1_BASE_PTR
)

	)

9276 
	#FTM1_MODE
 
	`FTM_MODE_REG
(
FTM1_BASE_PTR
)

	)

9277 
	#FTM1_SYNC
 
	`FTM_SYNC_REG
(
FTM1_BASE_PTR
)

	)

9278 
	#FTM1_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM1_BASE_PTR
)

	)

9279 
	#FTM1_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM1_BASE_PTR
)

	)

9280 
	#FTM1_COMBINE
 
	`FTM_COMBINE_REG
(
FTM1_BASE_PTR
)

	)

9281 
	#FTM1_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM1_BASE_PTR
)

	)

9282 
	#FTM1_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM1_BASE_PTR
)

	)

9283 
	#FTM1_POL
 
	`FTM_POL_REG
(
FTM1_BASE_PTR
)

	)

9284 
	#FTM1_FMS
 
	`FTM_FMS_REG
(
FTM1_BASE_PTR
)

	)

9285 
	#FTM1_FILTER
 
	`FTM_FILTER_REG
(
FTM1_BASE_PTR
)

	)

9286 
	#FTM1_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM1_BASE_PTR
)

	)

9287 
	#FTM1_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM1_BASE_PTR
)

	)

9288 
	#FTM1_CONF
 
	`FTM_CONF_REG
(
FTM1_BASE_PTR
)

	)

9289 
	#FTM1_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM1_BASE_PTR
)

	)

9290 
	#FTM1_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM1_BASE_PTR
)

	)

9291 
	#FTM1_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM1_BASE_PTR
)

	)

9292 
	#FTM1_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM1_BASE_PTR
)

	)

9293 
	#FTM1_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM1_BASE_PTR
)

	)

9295 
	#FTM2_SC
 
	`FTM_SC_REG
(
FTM2_BASE_PTR
)

	)

9296 
	#FTM2_CNT
 
	`FTM_CNT_REG
(
FTM2_BASE_PTR
)

	)

9297 
	#FTM2_MOD
 
	`FTM_MOD_REG
(
FTM2_BASE_PTR
)

	)

9298 
	#FTM2_C0SC
 
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,0)

	)

9299 
	#FTM2_C0V
 
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,0)

	)

9300 
	#FTM2_C1SC
 
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,1)

	)

9301 
	#FTM2_C1V
 
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,1)

	)

9302 
	#FTM2_CNTIN
 
	`FTM_CNTIN_REG
(
FTM2_BASE_PTR
)

	)

9303 
	#FTM2_STATUS
 
	`FTM_STATUS_REG
(
FTM2_BASE_PTR
)

	)

9304 
	#FTM2_MODE
 
	`FTM_MODE_REG
(
FTM2_BASE_PTR
)

	)

9305 
	#FTM2_SYNC
 
	`FTM_SYNC_REG
(
FTM2_BASE_PTR
)

	)

9306 
	#FTM2_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM2_BASE_PTR
)

	)

9307 
	#FTM2_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM2_BASE_PTR
)

	)

9308 
	#FTM2_COMBINE
 
	`FTM_COMBINE_REG
(
FTM2_BASE_PTR
)

	)

9309 
	#FTM2_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM2_BASE_PTR
)

	)

9310 
	#FTM2_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM2_BASE_PTR
)

	)

9311 
	#FTM2_POL
 
	`FTM_POL_REG
(
FTM2_BASE_PTR
)

	)

9312 
	#FTM2_FMS
 
	`FTM_FMS_REG
(
FTM2_BASE_PTR
)

	)

9313 
	#FTM2_FILTER
 
	`FTM_FILTER_REG
(
FTM2_BASE_PTR
)

	)

9314 
	#FTM2_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM2_BASE_PTR
)

	)

9315 
	#FTM2_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM2_BASE_PTR
)

	)

9316 
	#FTM2_CONF
 
	`FTM_CONF_REG
(
FTM2_BASE_PTR
)

	)

9317 
	#FTM2_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM2_BASE_PTR
)

	)

9318 
	#FTM2_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM2_BASE_PTR
)

	)

9319 
	#FTM2_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM2_BASE_PTR
)

	)

9320 
	#FTM2_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM2_BASE_PTR
)

	)

9321 
	#FTM2_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM2_BASE_PTR
)

	)

9323 
	#FTM3_SC
 
	`FTM_SC_REG
(
FTM3_BASE_PTR
)

	)

9324 
	#FTM3_CNT
 
	`FTM_CNT_REG
(
FTM3_BASE_PTR
)

	)

9325 
	#FTM3_MOD
 
	`FTM_MOD_REG
(
FTM3_BASE_PTR
)

	)

9326 
	#FTM3_C0SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,0)

	)

9327 
	#FTM3_C0V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,0)

	)

9328 
	#FTM3_C1SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,1)

	)

9329 
	#FTM3_C1V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,1)

	)

9330 
	#FTM3_C2SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,2)

	)

9331 
	#FTM3_C2V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,2)

	)

9332 
	#FTM3_C3SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,3)

	)

9333 
	#FTM3_C3V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,3)

	)

9334 
	#FTM3_C4SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,4)

	)

9335 
	#FTM3_C4V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,4)

	)

9336 
	#FTM3_C5SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,5)

	)

9337 
	#FTM3_C5V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,5)

	)

9338 
	#FTM3_C6SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,6)

	)

9339 
	#FTM3_C6V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,6)

	)

9340 
	#FTM3_C7SC
 
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,7)

	)

9341 
	#FTM3_C7V
 
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,7)

	)

9342 
	#FTM3_CNTIN
 
	`FTM_CNTIN_REG
(
FTM3_BASE_PTR
)

	)

9343 
	#FTM3_STATUS
 
	`FTM_STATUS_REG
(
FTM3_BASE_PTR
)

	)

9344 
	#FTM3_MODE
 
	`FTM_MODE_REG
(
FTM3_BASE_PTR
)

	)

9345 
	#FTM3_SYNC
 
	`FTM_SYNC_REG
(
FTM3_BASE_PTR
)

	)

9346 
	#FTM3_OUTINIT
 
	`FTM_OUTINIT_REG
(
FTM3_BASE_PTR
)

	)

9347 
	#FTM3_OUTMASK
 
	`FTM_OUTMASK_REG
(
FTM3_BASE_PTR
)

	)

9348 
	#FTM3_COMBINE
 
	`FTM_COMBINE_REG
(
FTM3_BASE_PTR
)

	)

9349 
	#FTM3_DEADTIME
 
	`FTM_DEADTIME_REG
(
FTM3_BASE_PTR
)

	)

9350 
	#FTM3_EXTTRIG
 
	`FTM_EXTTRIG_REG
(
FTM3_BASE_PTR
)

	)

9351 
	#FTM3_POL
 
	`FTM_POL_REG
(
FTM3_BASE_PTR
)

	)

9352 
	#FTM3_FMS
 
	`FTM_FMS_REG
(
FTM3_BASE_PTR
)

	)

9353 
	#FTM3_FILTER
 
	`FTM_FILTER_REG
(
FTM3_BASE_PTR
)

	)

9354 
	#FTM3_FLTCTRL
 
	`FTM_FLTCTRL_REG
(
FTM3_BASE_PTR
)

	)

9355 
	#FTM3_QDCTRL
 
	`FTM_QDCTRL_REG
(
FTM3_BASE_PTR
)

	)

9356 
	#FTM3_CONF
 
	`FTM_CONF_REG
(
FTM3_BASE_PTR
)

	)

9357 
	#FTM3_FLTPOL
 
	`FTM_FLTPOL_REG
(
FTM3_BASE_PTR
)

	)

9358 
	#FTM3_SYNCONF
 
	`FTM_SYNCONF_REG
(
FTM3_BASE_PTR
)

	)

9359 
	#FTM3_INVCTRL
 
	`FTM_INVCTRL_REG
(
FTM3_BASE_PTR
)

	)

9360 
	#FTM3_SWOCTRL
 
	`FTM_SWOCTRL_REG
(
FTM3_BASE_PTR
)

	)

9361 
	#FTM3_PWMLOAD
 
	`FTM_PWMLOAD_REG
(
FTM3_BASE_PTR
)

	)

9364 
	#FTM0_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM0_BASE_PTR
,šdex)

	)

9365 
	#FTM1_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM1_BASE_PTR
,šdex)

	)

9366 
	#FTM2_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM2_BASE_PTR
,šdex)

	)

9367 
	#FTM3_CnSC
(
šdex
è
	`FTM_CnSC_REG
(
FTM3_BASE_PTR
,šdex)

	)

9368 
	#FTM0_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM0_BASE_PTR
,šdex)

	)

9369 
	#FTM1_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM1_BASE_PTR
,šdex)

	)

9370 
	#FTM2_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM2_BASE_PTR
,šdex)

	)

9371 
	#FTM3_CnV
(
šdex
è
	`FTM_CnV_REG
(
FTM3_BASE_PTR
,šdex)

	)

9393 
	sGPIO_MemM­
 {

9394 
ušt32_t
 
	mPDOR
;

9395 
ušt32_t
 
	mPSOR
;

9396 
ušt32_t
 
	mPCOR
;

9397 
ušt32_t
 
	mPTOR
;

9398 
ušt32_t
 
	mPDIR
;

9399 
ušt32_t
 
	mPDDR
;

9400 } vÞ©ž*
	tGPIO_MemM­PŒ
;

9413 
	#GPIO_PDOR_REG
(
ba£
è((ba£)->
PDOR
)

	)

9414 
	#GPIO_PSOR_REG
(
ba£
è((ba£)->
PSOR
)

	)

9415 
	#GPIO_PCOR_REG
(
ba£
è((ba£)->
PCOR
)

	)

9416 
	#GPIO_PTOR_REG
(
ba£
è((ba£)->
PTOR
)

	)

9417 
	#GPIO_PDIR_REG
(
ba£
è((ba£)->
PDIR
)

	)

9418 
	#GPIO_PDDR_REG
(
ba£
è((ba£)->
PDDR
)

	)

9435 
	#GPIO_PDOR_PDO_MASK
 0xFFFFFFFFu

	)

9436 
	#GPIO_PDOR_PDO_SHIFT
 0

	)

9437 
	#GPIO_PDOR_PDO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDOR_PDO_SHIFT
))&
GPIO_PDOR_PDO_MASK
)

	)

9439 
	#GPIO_PSOR_PTSO_MASK
 0xFFFFFFFFu

	)

9440 
	#GPIO_PSOR_PTSO_SHIFT
 0

	)

9441 
	#GPIO_PSOR_PTSO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PSOR_PTSO_SHIFT
))&
GPIO_PSOR_PTSO_MASK
)

	)

9443 
	#GPIO_PCOR_PTCO_MASK
 0xFFFFFFFFu

	)

9444 
	#GPIO_PCOR_PTCO_SHIFT
 0

	)

9445 
	#GPIO_PCOR_PTCO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PCOR_PTCO_SHIFT
))&
GPIO_PCOR_PTCO_MASK
)

	)

9447 
	#GPIO_PTOR_PTTO_MASK
 0xFFFFFFFFu

	)

9448 
	#GPIO_PTOR_PTTO_SHIFT
 0

	)

9449 
	#GPIO_PTOR_PTTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PTOR_PTTO_SHIFT
))&
GPIO_PTOR_PTTO_MASK
)

	)

9451 
	#GPIO_PDIR_PDI_MASK
 0xFFFFFFFFu

	)

9452 
	#GPIO_PDIR_PDI_SHIFT
 0

	)

9453 
	#GPIO_PDIR_PDI
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDIR_PDI_SHIFT
))&
GPIO_PDIR_PDI_MASK
)

	)

9455 
	#GPIO_PDDR_PDD_MASK
 0xFFFFFFFFu

	)

9456 
	#GPIO_PDDR_PDD_SHIFT
 0

	)

9457 
	#GPIO_PDDR_PDD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
GPIO_PDDR_PDD_SHIFT
))&
GPIO_PDDR_PDD_MASK
)

	)

9466 
	#PTA_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF000u)

	)

9468 
	#PTB_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF040u)

	)

9470 
	#PTC_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF080u)

	)

9472 
	#PTD_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF0C0u)

	)

9474 
	#PTE_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF100u)

	)

9476 
	#PTF_BASE_PTR
 ((
GPIO_MemM­PŒ
)0x400FF140u)

	)

9478 
	#GPIO_BASE_PTRS
 { 
PTA_BASE_PTR
, 
PTB_BASE_PTR
, 
PTC_BASE_PTR
, 
PTD_BASE_PTR
, 
PTE_BASE_PTR
, 
PTF_BASE_PTR
 }

	)

9492 
	#GPIOA_PDOR
 
	`GPIO_PDOR_REG
(
PTA_BASE_PTR
)

	)

9493 
	#GPIOA_PSOR
 
	`GPIO_PSOR_REG
(
PTA_BASE_PTR
)

	)

9494 
	#GPIOA_PCOR
 
	`GPIO_PCOR_REG
(
PTA_BASE_PTR
)

	)

9495 
	#GPIOA_PTOR
 
	`GPIO_PTOR_REG
(
PTA_BASE_PTR
)

	)

9496 
	#GPIOA_PDIR
 
	`GPIO_PDIR_REG
(
PTA_BASE_PTR
)

	)

9497 
	#GPIOA_PDDR
 
	`GPIO_PDDR_REG
(
PTA_BASE_PTR
)

	)

9499 
	#GPIOB_PDOR
 
	`GPIO_PDOR_REG
(
PTB_BASE_PTR
)

	)

9500 
	#GPIOB_PSOR
 
	`GPIO_PSOR_REG
(
PTB_BASE_PTR
)

	)

9501 
	#GPIOB_PCOR
 
	`GPIO_PCOR_REG
(
PTB_BASE_PTR
)

	)

9502 
	#GPIOB_PTOR
 
	`GPIO_PTOR_REG
(
PTB_BASE_PTR
)

	)

9503 
	#GPIOB_PDIR
 
	`GPIO_PDIR_REG
(
PTB_BASE_PTR
)

	)

9504 
	#GPIOB_PDDR
 
	`GPIO_PDDR_REG
(
PTB_BASE_PTR
)

	)

9506 
	#GPIOC_PDOR
 
	`GPIO_PDOR_REG
(
PTC_BASE_PTR
)

	)

9507 
	#GPIOC_PSOR
 
	`GPIO_PSOR_REG
(
PTC_BASE_PTR
)

	)

9508 
	#GPIOC_PCOR
 
	`GPIO_PCOR_REG
(
PTC_BASE_PTR
)

	)

9509 
	#GPIOC_PTOR
 
	`GPIO_PTOR_REG
(
PTC_BASE_PTR
)

	)

9510 
	#GPIOC_PDIR
 
	`GPIO_PDIR_REG
(
PTC_BASE_PTR
)

	)

9511 
	#GPIOC_PDDR
 
	`GPIO_PDDR_REG
(
PTC_BASE_PTR
)

	)

9513 
	#GPIOD_PDOR
 
	`GPIO_PDOR_REG
(
PTD_BASE_PTR
)

	)

9514 
	#GPIOD_PSOR
 
	`GPIO_PSOR_REG
(
PTD_BASE_PTR
)

	)

9515 
	#GPIOD_PCOR
 
	`GPIO_PCOR_REG
(
PTD_BASE_PTR
)

	)

9516 
	#GPIOD_PTOR
 
	`GPIO_PTOR_REG
(
PTD_BASE_PTR
)

	)

9517 
	#GPIOD_PDIR
 
	`GPIO_PDIR_REG
(
PTD_BASE_PTR
)

	)

9518 
	#GPIOD_PDDR
 
	`GPIO_PDDR_REG
(
PTD_BASE_PTR
)

	)

9520 
	#GPIOE_PDOR
 
	`GPIO_PDOR_REG
(
PTE_BASE_PTR
)

	)

9521 
	#GPIOE_PSOR
 
	`GPIO_PSOR_REG
(
PTE_BASE_PTR
)

	)

9522 
	#GPIOE_PCOR
 
	`GPIO_PCOR_REG
(
PTE_BASE_PTR
)

	)

9523 
	#GPIOE_PTOR
 
	`GPIO_PTOR_REG
(
PTE_BASE_PTR
)

	)

9524 
	#GPIOE_PDIR
 
	`GPIO_PDIR_REG
(
PTE_BASE_PTR
)

	)

9525 
	#GPIOE_PDDR
 
	`GPIO_PDDR_REG
(
PTE_BASE_PTR
)

	)

9527 
	#GPIOF_PDOR
 
	`GPIO_PDOR_REG
(
PTF_BASE_PTR
)

	)

9528 
	#GPIOF_PSOR
 
	`GPIO_PSOR_REG
(
PTF_BASE_PTR
)

	)

9529 
	#GPIOF_PCOR
 
	`GPIO_PCOR_REG
(
PTF_BASE_PTR
)

	)

9530 
	#GPIOF_PTOR
 
	`GPIO_PTOR_REG
(
PTF_BASE_PTR
)

	)

9531 
	#GPIOF_PDIR
 
	`GPIO_PDIR_REG
(
PTF_BASE_PTR
)

	)

9532 
	#GPIOF_PDDR
 
	`GPIO_PDDR_REG
(
PTF_BASE_PTR
)

	)

9554 
	sI2C_MemM­
 {

9555 
ušt8_t
 
	mA1
;

9556 
ušt8_t
 
	mF
;

9557 
ušt8_t
 
	mC1
;

9558 
ušt8_t
 
	mS
;

9559 
ušt8_t
 
	mD
;

9560 
ušt8_t
 
	mC2
;

9561 
ušt8_t
 
	mFLT
;

9562 
ušt8_t
 
	mRA
;

9563 
ušt8_t
 
	mSMB
;

9564 
ušt8_t
 
	mA2
;

9565 
ušt8_t
 
	mSLTH
;

9566 
ušt8_t
 
	mSLTL
;

9567 } vÞ©ž*
	tI2C_MemM­PŒ
;

9580 
	#I2C_A1_REG
(
ba£
è((ba£)->
A1
)

	)

9581 
	#I2C_F_REG
(
ba£
è((ba£)->
F
)

	)

9582 
	#I2C_C1_REG
(
ba£
è((ba£)->
C1
)

	)

9583 
	#I2C_S_REG
(
ba£
è((ba£)->
S
)

	)

9584 
	#I2C_D_REG
(
ba£
è((ba£)->
D
)

	)

9585 
	#I2C_C2_REG
(
ba£
è((ba£)->
C2
)

	)

9586 
	#I2C_FLT_REG
(
ba£
è((ba£)->
FLT
)

	)

9587 
	#I2C_RA_REG
(
ba£
è((ba£)->
RA
)

	)

9588 
	#I2C_SMB_REG
(
ba£
è((ba£)->
SMB
)

	)

9589 
	#I2C_A2_REG
(
ba£
è((ba£)->
A2
)

	)

9590 
	#I2C_SLTH_REG
(
ba£
è((ba£)->
SLTH
)

	)

9591 
	#I2C_SLTL_REG
(
ba£
è((ba£)->
SLTL
)

	)

9608 
	#I2C_A1_AD_MASK
 0xFEu

	)

9609 
	#I2C_A1_AD_SHIFT
 1

	)

9610 
	#I2C_A1_AD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_A1_AD_SHIFT
))&
I2C_A1_AD_MASK
)

	)

9612 
	#I2C_F_ICR_MASK
 0x3Fu

	)

9613 
	#I2C_F_ICR_SHIFT
 0

	)

9614 
	#I2C_F_ICR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_F_ICR_SHIFT
))&
I2C_F_ICR_MASK
)

	)

9615 
	#I2C_F_MULT_MASK
 0xC0u

	)

9616 
	#I2C_F_MULT_SHIFT
 6

	)

9617 
	#I2C_F_MULT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_F_MULT_SHIFT
))&
I2C_F_MULT_MASK
)

	)

9619 
	#I2C_C1_DMAEN_MASK
 0x1u

	)

9620 
	#I2C_C1_DMAEN_SHIFT
 0

	)

9621 
	#I2C_C1_WUEN_MASK
 0x2u

	)

9622 
	#I2C_C1_WUEN_SHIFT
 1

	)

9623 
	#I2C_C1_RSTA_MASK
 0x4u

	)

9624 
	#I2C_C1_RSTA_SHIFT
 2

	)

9625 
	#I2C_C1_TXAK_MASK
 0x8u

	)

9626 
	#I2C_C1_TXAK_SHIFT
 3

	)

9627 
	#I2C_C1_TX_MASK
 0x10u

	)

9628 
	#I2C_C1_TX_SHIFT
 4

	)

9629 
	#I2C_C1_MST_MASK
 0x20u

	)

9630 
	#I2C_C1_MST_SHIFT
 5

	)

9631 
	#I2C_C1_IICIE_MASK
 0x40u

	)

9632 
	#I2C_C1_IICIE_SHIFT
 6

	)

9633 
	#I2C_C1_IICEN_MASK
 0x80u

	)

9634 
	#I2C_C1_IICEN_SHIFT
 7

	)

9636 
	#I2C_S_RXAK_MASK
 0x1u

	)

9637 
	#I2C_S_RXAK_SHIFT
 0

	)

9638 
	#I2C_S_IICIF_MASK
 0x2u

	)

9639 
	#I2C_S_IICIF_SHIFT
 1

	)

9640 
	#I2C_S_SRW_MASK
 0x4u

	)

9641 
	#I2C_S_SRW_SHIFT
 2

	)

9642 
	#I2C_S_RAM_MASK
 0x8u

	)

9643 
	#I2C_S_RAM_SHIFT
 3

	)

9644 
	#I2C_S_ARBL_MASK
 0x10u

	)

9645 
	#I2C_S_ARBL_SHIFT
 4

	)

9646 
	#I2C_S_BUSY_MASK
 0x20u

	)

9647 
	#I2C_S_BUSY_SHIFT
 5

	)

9648 
	#I2C_S_IAAS_MASK
 0x40u

	)

9649 
	#I2C_S_IAAS_SHIFT
 6

	)

9650 
	#I2C_S_TCF_MASK
 0x80u

	)

9651 
	#I2C_S_TCF_SHIFT
 7

	)

9653 
	#I2C_D_DATA_MASK
 0xFFu

	)

9654 
	#I2C_D_DATA_SHIFT
 0

	)

9655 
	#I2C_D_DATA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_D_DATA_SHIFT
))&
I2C_D_DATA_MASK
)

	)

9657 
	#I2C_C2_AD_MASK
 0x7u

	)

9658 
	#I2C_C2_AD_SHIFT
 0

	)

9659 
	#I2C_C2_AD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_C2_AD_SHIFT
))&
I2C_C2_AD_MASK
)

	)

9660 
	#I2C_C2_RMEN_MASK
 0x8u

	)

9661 
	#I2C_C2_RMEN_SHIFT
 3

	)

9662 
	#I2C_C2_SBRC_MASK
 0x10u

	)

9663 
	#I2C_C2_SBRC_SHIFT
 4

	)

9664 
	#I2C_C2_HDRS_MASK
 0x20u

	)

9665 
	#I2C_C2_HDRS_SHIFT
 5

	)

9666 
	#I2C_C2_ADEXT_MASK
 0x40u

	)

9667 
	#I2C_C2_ADEXT_SHIFT
 6

	)

9668 
	#I2C_C2_GCAEN_MASK
 0x80u

	)

9669 
	#I2C_C2_GCAEN_SHIFT
 7

	)

9671 
	#I2C_FLT_FLT_MASK
 0x1Fu

	)

9672 
	#I2C_FLT_FLT_SHIFT
 0

	)

9673 
	#I2C_FLT_FLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_FLT_FLT_SHIFT
))&
I2C_FLT_FLT_MASK
)

	)

9675 
	#I2C_RA_RAD_MASK
 0xFEu

	)

9676 
	#I2C_RA_RAD_SHIFT
 1

	)

9677 
	#I2C_RA_RAD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_RA_RAD_SHIFT
))&
I2C_RA_RAD_MASK
)

	)

9679 
	#I2C_SMB_SHTF2IE_MASK
 0x1u

	)

9680 
	#I2C_SMB_SHTF2IE_SHIFT
 0

	)

9681 
	#I2C_SMB_SHTF2_MASK
 0x2u

	)

9682 
	#I2C_SMB_SHTF2_SHIFT
 1

	)

9683 
	#I2C_SMB_SHTF1_MASK
 0x4u

	)

9684 
	#I2C_SMB_SHTF1_SHIFT
 2

	)

9685 
	#I2C_SMB_SLTF_MASK
 0x8u

	)

9686 
	#I2C_SMB_SLTF_SHIFT
 3

	)

9687 
	#I2C_SMB_TCKSEL_MASK
 0x10u

	)

9688 
	#I2C_SMB_TCKSEL_SHIFT
 4

	)

9689 
	#I2C_SMB_SIICAEN_MASK
 0x20u

	)

9690 
	#I2C_SMB_SIICAEN_SHIFT
 5

	)

9691 
	#I2C_SMB_ALERTEN_MASK
 0x40u

	)

9692 
	#I2C_SMB_ALERTEN_SHIFT
 6

	)

9693 
	#I2C_SMB_FACK_MASK
 0x80u

	)

9694 
	#I2C_SMB_FACK_SHIFT
 7

	)

9696 
	#I2C_A2_SAD_MASK
 0xFEu

	)

9697 
	#I2C_A2_SAD_SHIFT
 1

	)

9698 
	#I2C_A2_SAD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_A2_SAD_SHIFT
))&
I2C_A2_SAD_MASK
)

	)

9700 
	#I2C_SLTH_SSLT_MASK
 0xFFu

	)

9701 
	#I2C_SLTH_SSLT_SHIFT
 0

	)

9702 
	#I2C_SLTH_SSLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_SLTH_SSLT_SHIFT
))&
I2C_SLTH_SSLT_MASK
)

	)

9704 
	#I2C_SLTL_SSLT_MASK
 0xFFu

	)

9705 
	#I2C_SLTL_SSLT_SHIFT
 0

	)

9706 
	#I2C_SLTL_SSLT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
I2C_SLTL_SSLT_SHIFT
))&
I2C_SLTL_SSLT_MASK
)

	)

9715 
	#I2C0_BASE_PTR
 ((
I2C_MemM­PŒ
)0x40066000u)

	)

9717 
	#I2C1_BASE_PTR
 ((
I2C_MemM­PŒ
)0x40067000u)

	)

9719 
	#I2C_BASE_PTRS
 { 
I2C0_BASE_PTR
, 
I2C1_BASE_PTR
 }

	)

9733 
	#I2C0_A1
 
	`I2C_A1_REG
(
I2C0_BASE_PTR
)

	)

9734 
	#I2C0_F
 
	`I2C_F_REG
(
I2C0_BASE_PTR
)

	)

9735 
	#I2C0_C1
 
	`I2C_C1_REG
(
I2C0_BASE_PTR
)

	)

9736 
	#I2C0_S
 
	`I2C_S_REG
(
I2C0_BASE_PTR
)

	)

9737 
	#I2C0_D
 
	`I2C_D_REG
(
I2C0_BASE_PTR
)

	)

9738 
	#I2C0_C2
 
	`I2C_C2_REG
(
I2C0_BASE_PTR
)

	)

9739 
	#I2C0_FLT
 
	`I2C_FLT_REG
(
I2C0_BASE_PTR
)

	)

9740 
	#I2C0_RA
 
	`I2C_RA_REG
(
I2C0_BASE_PTR
)

	)

9741 
	#I2C0_SMB
 
	`I2C_SMB_REG
(
I2C0_BASE_PTR
)

	)

9742 
	#I2C0_A2
 
	`I2C_A2_REG
(
I2C0_BASE_PTR
)

	)

9743 
	#I2C0_SLTH
 
	`I2C_SLTH_REG
(
I2C0_BASE_PTR
)

	)

9744 
	#I2C0_SLTL
 
	`I2C_SLTL_REG
(
I2C0_BASE_PTR
)

	)

9746 
	#I2C1_A1
 
	`I2C_A1_REG
(
I2C1_BASE_PTR
)

	)

9747 
	#I2C1_F
 
	`I2C_F_REG
(
I2C1_BASE_PTR
)

	)

9748 
	#I2C1_C1
 
	`I2C_C1_REG
(
I2C1_BASE_PTR
)

	)

9749 
	#I2C1_S
 
	`I2C_S_REG
(
I2C1_BASE_PTR
)

	)

9750 
	#I2C1_D
 
	`I2C_D_REG
(
I2C1_BASE_PTR
)

	)

9751 
	#I2C1_C2
 
	`I2C_C2_REG
(
I2C1_BASE_PTR
)

	)

9752 
	#I2C1_FLT
 
	`I2C_FLT_REG
(
I2C1_BASE_PTR
)

	)

9753 
	#I2C1_RA
 
	`I2C_RA_REG
(
I2C1_BASE_PTR
)

	)

9754 
	#I2C1_SMB
 
	`I2C_SMB_REG
(
I2C1_BASE_PTR
)

	)

9755 
	#I2C1_A2
 
	`I2C_A2_REG
(
I2C1_BASE_PTR
)

	)

9756 
	#I2C1_SLTH
 
	`I2C_SLTH_REG
(
I2C1_BASE_PTR
)

	)

9757 
	#I2C1_SLTL
 
	`I2C_SLTL_REG
(
I2C1_BASE_PTR
)

	)

9779 
	sI2S_MemM­
 {

9780 
ušt32_t
 
	mTCSR
;

9781 
ušt32_t
 
	mTCR1
;

9782 
ušt32_t
 
	mTCR2
;

9783 
ušt32_t
 
	mTCR3
;

9784 
ušt32_t
 
	mTCR4
;

9785 
ušt32_t
 
	mTCR5
;

9786 
ušt8_t
 
	mRESERVED_0
[8];

9787 
ušt32_t
 
	mTDR
[2];

9788 
ušt8_t
 
	mRESERVED_1
[24];

9789 
ušt32_t
 
	mTFR
[2];

9790 
ušt8_t
 
	mRESERVED_2
[24];

9791 
ušt32_t
 
	mTMR
;

9792 
ušt8_t
 
	mRESERVED_3
[28];

9793 
ušt32_t
 
	mRCSR
;

9794 
ušt32_t
 
	mRCR1
;

9795 
ušt32_t
 
	mRCR2
;

9796 
ušt32_t
 
	mRCR3
;

9797 
ušt32_t
 
	mRCR4
;

9798 
ušt32_t
 
	mRCR5
;

9799 
ušt8_t
 
	mRESERVED_4
[8];

9800 
ušt32_t
 
	mRDR
[2];

9801 
ušt8_t
 
	mRESERVED_5
[24];

9802 
ušt32_t
 
	mRFR
[2];

9803 
ušt8_t
 
	mRESERVED_6
[24];

9804 
ušt32_t
 
	mRMR
;

9805 
ušt8_t
 
	mRESERVED_7
[28];

9806 
ušt32_t
 
	mMCR
;

9807 
ušt32_t
 
	mMDR
;

9808 } vÞ©ž*
	tI2S_MemM­PŒ
;

9821 
	#I2S_TCSR_REG
(
ba£
è((ba£)->
TCSR
)

	)

9822 
	#I2S_TCR1_REG
(
ba£
è((ba£)->
TCR1
)

	)

9823 
	#I2S_TCR2_REG
(
ba£
è((ba£)->
TCR2
)

	)

9824 
	#I2S_TCR3_REG
(
ba£
è((ba£)->
TCR3
)

	)

9825 
	#I2S_TCR4_REG
(
ba£
è((ba£)->
TCR4
)

	)

9826 
	#I2S_TCR5_REG
(
ba£
è((ba£)->
TCR5
)

	)

9827 
	#I2S_TDR_REG
(
ba£
,
šdex
è((ba£)->
TDR
[šdex])

	)

9828 
	#I2S_TFR_REG
(
ba£
,
šdex
è((ba£)->
TFR
[šdex])

	)

9829 
	#I2S_TMR_REG
(
ba£
è((ba£)->
TMR
)

	)

9830 
	#I2S_RCSR_REG
(
ba£
è((ba£)->
RCSR
)

	)

9831 
	#I2S_RCR1_REG
(
ba£
è((ba£)->
RCR1
)

	)

9832 
	#I2S_RCR2_REG
(
ba£
è((ba£)->
RCR2
)

	)

9833 
	#I2S_RCR3_REG
(
ba£
è((ba£)->
RCR3
)

	)

9834 
	#I2S_RCR4_REG
(
ba£
è((ba£)->
RCR4
)

	)

9835 
	#I2S_RCR5_REG
(
ba£
è((ba£)->
RCR5
)

	)

9836 
	#I2S_RDR_REG
(
ba£
,
šdex
è((ba£)->
RDR
[šdex])

	)

9837 
	#I2S_RFR_REG
(
ba£
,
šdex
è((ba£)->
RFR
[šdex])

	)

9838 
	#I2S_RMR_REG
(
ba£
è((ba£)->
RMR
)

	)

9839 
	#I2S_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

9840 
	#I2S_MDR_REG
(
ba£
è((ba£)->
MDR
)

	)

9857 
	#I2S_TCSR_FRDE_MASK
 0x1u

	)

9858 
	#I2S_TCSR_FRDE_SHIFT
 0

	)

9859 
	#I2S_TCSR_FWDE_MASK
 0x2u

	)

9860 
	#I2S_TCSR_FWDE_SHIFT
 1

	)

9861 
	#I2S_TCSR_FRIE_MASK
 0x100u

	)

9862 
	#I2S_TCSR_FRIE_SHIFT
 8

	)

9863 
	#I2S_TCSR_FWIE_MASK
 0x200u

	)

9864 
	#I2S_TCSR_FWIE_SHIFT
 9

	)

9865 
	#I2S_TCSR_FEIE_MASK
 0x400u

	)

9866 
	#I2S_TCSR_FEIE_SHIFT
 10

	)

9867 
	#I2S_TCSR_SEIE_MASK
 0x800u

	)

9868 
	#I2S_TCSR_SEIE_SHIFT
 11

	)

9869 
	#I2S_TCSR_WSIE_MASK
 0x1000u

	)

9870 
	#I2S_TCSR_WSIE_SHIFT
 12

	)

9871 
	#I2S_TCSR_FRF_MASK
 0x10000u

	)

9872 
	#I2S_TCSR_FRF_SHIFT
 16

	)

9873 
	#I2S_TCSR_FWF_MASK
 0x20000u

	)

9874 
	#I2S_TCSR_FWF_SHIFT
 17

	)

9875 
	#I2S_TCSR_FEF_MASK
 0x40000u

	)

9876 
	#I2S_TCSR_FEF_SHIFT
 18

	)

9877 
	#I2S_TCSR_SEF_MASK
 0x80000u

	)

9878 
	#I2S_TCSR_SEF_SHIFT
 19

	)

9879 
	#I2S_TCSR_WSF_MASK
 0x100000u

	)

9880 
	#I2S_TCSR_WSF_SHIFT
 20

	)

9881 
	#I2S_TCSR_SR_MASK
 0x1000000u

	)

9882 
	#I2S_TCSR_SR_SHIFT
 24

	)

9883 
	#I2S_TCSR_FR_MASK
 0x2000000u

	)

9884 
	#I2S_TCSR_FR_SHIFT
 25

	)

9885 
	#I2S_TCSR_BCE_MASK
 0x10000000u

	)

9886 
	#I2S_TCSR_BCE_SHIFT
 28

	)

9887 
	#I2S_TCSR_DBGE_MASK
 0x20000000u

	)

9888 
	#I2S_TCSR_DBGE_SHIFT
 29

	)

9889 
	#I2S_TCSR_STOPE_MASK
 0x40000000u

	)

9890 
	#I2S_TCSR_STOPE_SHIFT
 30

	)

9891 
	#I2S_TCSR_TE_MASK
 0x80000000u

	)

9892 
	#I2S_TCSR_TE_SHIFT
 31

	)

9894 
	#I2S_TCR1_TFW_MASK
 0x7u

	)

9895 
	#I2S_TCR1_TFW_SHIFT
 0

	)

9896 
	#I2S_TCR1_TFW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR1_TFW_SHIFT
))&
I2S_TCR1_TFW_MASK
)

	)

9898 
	#I2S_TCR2_DIV_MASK
 0xFFu

	)

9899 
	#I2S_TCR2_DIV_SHIFT
 0

	)

9900 
	#I2S_TCR2_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_DIV_SHIFT
))&
I2S_TCR2_DIV_MASK
)

	)

9901 
	#I2S_TCR2_BCD_MASK
 0x1000000u

	)

9902 
	#I2S_TCR2_BCD_SHIFT
 24

	)

9903 
	#I2S_TCR2_BCP_MASK
 0x2000000u

	)

9904 
	#I2S_TCR2_BCP_SHIFT
 25

	)

9905 
	#I2S_TCR2_MSEL_MASK
 0xC000000u

	)

9906 
	#I2S_TCR2_MSEL_SHIFT
 26

	)

9907 
	#I2S_TCR2_MSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_MSEL_SHIFT
))&
I2S_TCR2_MSEL_MASK
)

	)

9908 
	#I2S_TCR2_BCI_MASK
 0x10000000u

	)

9909 
	#I2S_TCR2_BCI_SHIFT
 28

	)

9910 
	#I2S_TCR2_BCS_MASK
 0x20000000u

	)

9911 
	#I2S_TCR2_BCS_SHIFT
 29

	)

9912 
	#I2S_TCR2_SYNC_MASK
 0xC0000000u

	)

9913 
	#I2S_TCR2_SYNC_SHIFT
 30

	)

9914 
	#I2S_TCR2_SYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR2_SYNC_SHIFT
))&
I2S_TCR2_SYNC_MASK
)

	)

9916 
	#I2S_TCR3_WDFL_MASK
 0x1Fu

	)

9917 
	#I2S_TCR3_WDFL_SHIFT
 0

	)

9918 
	#I2S_TCR3_WDFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR3_WDFL_SHIFT
))&
I2S_TCR3_WDFL_MASK
)

	)

9919 
	#I2S_TCR3_TCE_MASK
 0x30000u

	)

9920 
	#I2S_TCR3_TCE_SHIFT
 16

	)

9921 
	#I2S_TCR3_TCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR3_TCE_SHIFT
))&
I2S_TCR3_TCE_MASK
)

	)

9923 
	#I2S_TCR4_FSD_MASK
 0x1u

	)

9924 
	#I2S_TCR4_FSD_SHIFT
 0

	)

9925 
	#I2S_TCR4_FSP_MASK
 0x2u

	)

9926 
	#I2S_TCR4_FSP_SHIFT
 1

	)

9927 
	#I2S_TCR4_FSE_MASK
 0x8u

	)

9928 
	#I2S_TCR4_FSE_SHIFT
 3

	)

9929 
	#I2S_TCR4_MF_MASK
 0x10u

	)

9930 
	#I2S_TCR4_MF_SHIFT
 4

	)

9931 
	#I2S_TCR4_SYWD_MASK
 0x1F00u

	)

9932 
	#I2S_TCR4_SYWD_SHIFT
 8

	)

9933 
	#I2S_TCR4_SYWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR4_SYWD_SHIFT
))&
I2S_TCR4_SYWD_MASK
)

	)

9934 
	#I2S_TCR4_FRSZ_MASK
 0x1F0000u

	)

9935 
	#I2S_TCR4_FRSZ_SHIFT
 16

	)

9936 
	#I2S_TCR4_FRSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR4_FRSZ_SHIFT
))&
I2S_TCR4_FRSZ_MASK
)

	)

9938 
	#I2S_TCR5_FBT_MASK
 0x1F00u

	)

9939 
	#I2S_TCR5_FBT_SHIFT
 8

	)

9940 
	#I2S_TCR5_FBT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_FBT_SHIFT
))&
I2S_TCR5_FBT_MASK
)

	)

9941 
	#I2S_TCR5_W0W_MASK
 0x1F0000u

	)

9942 
	#I2S_TCR5_W0W_SHIFT
 16

	)

9943 
	#I2S_TCR5_W0W
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_W0W_SHIFT
))&
I2S_TCR5_W0W_MASK
)

	)

9944 
	#I2S_TCR5_WNW_MASK
 0x1F000000u

	)

9945 
	#I2S_TCR5_WNW_SHIFT
 24

	)

9946 
	#I2S_TCR5_WNW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TCR5_WNW_SHIFT
))&
I2S_TCR5_WNW_MASK
)

	)

9948 
	#I2S_TDR_TDR_MASK
 0xFFFFFFFFu

	)

9949 
	#I2S_TDR_TDR_SHIFT
 0

	)

9950 
	#I2S_TDR_TDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TDR_TDR_SHIFT
))&
I2S_TDR_TDR_MASK
)

	)

9952 
	#I2S_TFR_RFP_MASK
 0xFu

	)

9953 
	#I2S_TFR_RFP_SHIFT
 0

	)

9954 
	#I2S_TFR_RFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TFR_RFP_SHIFT
))&
I2S_TFR_RFP_MASK
)

	)

9955 
	#I2S_TFR_WFP_MASK
 0xF0000u

	)

9956 
	#I2S_TFR_WFP_SHIFT
 16

	)

9957 
	#I2S_TFR_WFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TFR_WFP_SHIFT
))&
I2S_TFR_WFP_MASK
)

	)

9959 
	#I2S_TMR_TWM_MASK
 0xFFFFFFFFu

	)

9960 
	#I2S_TMR_TWM_SHIFT
 0

	)

9961 
	#I2S_TMR_TWM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_TMR_TWM_SHIFT
))&
I2S_TMR_TWM_MASK
)

	)

9963 
	#I2S_RCSR_FRDE_MASK
 0x1u

	)

9964 
	#I2S_RCSR_FRDE_SHIFT
 0

	)

9965 
	#I2S_RCSR_FWDE_MASK
 0x2u

	)

9966 
	#I2S_RCSR_FWDE_SHIFT
 1

	)

9967 
	#I2S_RCSR_FRIE_MASK
 0x100u

	)

9968 
	#I2S_RCSR_FRIE_SHIFT
 8

	)

9969 
	#I2S_RCSR_FWIE_MASK
 0x200u

	)

9970 
	#I2S_RCSR_FWIE_SHIFT
 9

	)

9971 
	#I2S_RCSR_FEIE_MASK
 0x400u

	)

9972 
	#I2S_RCSR_FEIE_SHIFT
 10

	)

9973 
	#I2S_RCSR_SEIE_MASK
 0x800u

	)

9974 
	#I2S_RCSR_SEIE_SHIFT
 11

	)

9975 
	#I2S_RCSR_WSIE_MASK
 0x1000u

	)

9976 
	#I2S_RCSR_WSIE_SHIFT
 12

	)

9977 
	#I2S_RCSR_FRF_MASK
 0x10000u

	)

9978 
	#I2S_RCSR_FRF_SHIFT
 16

	)

9979 
	#I2S_RCSR_FWF_MASK
 0x20000u

	)

9980 
	#I2S_RCSR_FWF_SHIFT
 17

	)

9981 
	#I2S_RCSR_FEF_MASK
 0x40000u

	)

9982 
	#I2S_RCSR_FEF_SHIFT
 18

	)

9983 
	#I2S_RCSR_SEF_MASK
 0x80000u

	)

9984 
	#I2S_RCSR_SEF_SHIFT
 19

	)

9985 
	#I2S_RCSR_WSF_MASK
 0x100000u

	)

9986 
	#I2S_RCSR_WSF_SHIFT
 20

	)

9987 
	#I2S_RCSR_SR_MASK
 0x1000000u

	)

9988 
	#I2S_RCSR_SR_SHIFT
 24

	)

9989 
	#I2S_RCSR_FR_MASK
 0x2000000u

	)

9990 
	#I2S_RCSR_FR_SHIFT
 25

	)

9991 
	#I2S_RCSR_BCE_MASK
 0x10000000u

	)

9992 
	#I2S_RCSR_BCE_SHIFT
 28

	)

9993 
	#I2S_RCSR_DBGE_MASK
 0x20000000u

	)

9994 
	#I2S_RCSR_DBGE_SHIFT
 29

	)

9995 
	#I2S_RCSR_STOPE_MASK
 0x40000000u

	)

9996 
	#I2S_RCSR_STOPE_SHIFT
 30

	)

9997 
	#I2S_RCSR_RE_MASK
 0x80000000u

	)

9998 
	#I2S_RCSR_RE_SHIFT
 31

	)

10000 
	#I2S_RCR1_RFW_MASK
 0x7u

	)

10001 
	#I2S_RCR1_RFW_SHIFT
 0

	)

10002 
	#I2S_RCR1_RFW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR1_RFW_SHIFT
))&
I2S_RCR1_RFW_MASK
)

	)

10004 
	#I2S_RCR2_DIV_MASK
 0xFFu

	)

10005 
	#I2S_RCR2_DIV_SHIFT
 0

	)

10006 
	#I2S_RCR2_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_DIV_SHIFT
))&
I2S_RCR2_DIV_MASK
)

	)

10007 
	#I2S_RCR2_BCD_MASK
 0x1000000u

	)

10008 
	#I2S_RCR2_BCD_SHIFT
 24

	)

10009 
	#I2S_RCR2_BCP_MASK
 0x2000000u

	)

10010 
	#I2S_RCR2_BCP_SHIFT
 25

	)

10011 
	#I2S_RCR2_MSEL_MASK
 0xC000000u

	)

10012 
	#I2S_RCR2_MSEL_SHIFT
 26

	)

10013 
	#I2S_RCR2_MSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_MSEL_SHIFT
))&
I2S_RCR2_MSEL_MASK
)

	)

10014 
	#I2S_RCR2_BCI_MASK
 0x10000000u

	)

10015 
	#I2S_RCR2_BCI_SHIFT
 28

	)

10016 
	#I2S_RCR2_BCS_MASK
 0x20000000u

	)

10017 
	#I2S_RCR2_BCS_SHIFT
 29

	)

10018 
	#I2S_RCR2_SYNC_MASK
 0xC0000000u

	)

10019 
	#I2S_RCR2_SYNC_SHIFT
 30

	)

10020 
	#I2S_RCR2_SYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR2_SYNC_SHIFT
))&
I2S_RCR2_SYNC_MASK
)

	)

10022 
	#I2S_RCR3_WDFL_MASK
 0x1Fu

	)

10023 
	#I2S_RCR3_WDFL_SHIFT
 0

	)

10024 
	#I2S_RCR3_WDFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR3_WDFL_SHIFT
))&
I2S_RCR3_WDFL_MASK
)

	)

10025 
	#I2S_RCR3_RCE_MASK
 0x30000u

	)

10026 
	#I2S_RCR3_RCE_SHIFT
 16

	)

10027 
	#I2S_RCR3_RCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR3_RCE_SHIFT
))&
I2S_RCR3_RCE_MASK
)

	)

10029 
	#I2S_RCR4_FSD_MASK
 0x1u

	)

10030 
	#I2S_RCR4_FSD_SHIFT
 0

	)

10031 
	#I2S_RCR4_FSP_MASK
 0x2u

	)

10032 
	#I2S_RCR4_FSP_SHIFT
 1

	)

10033 
	#I2S_RCR4_FSE_MASK
 0x8u

	)

10034 
	#I2S_RCR4_FSE_SHIFT
 3

	)

10035 
	#I2S_RCR4_MF_MASK
 0x10u

	)

10036 
	#I2S_RCR4_MF_SHIFT
 4

	)

10037 
	#I2S_RCR4_SYWD_MASK
 0x1F00u

	)

10038 
	#I2S_RCR4_SYWD_SHIFT
 8

	)

10039 
	#I2S_RCR4_SYWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR4_SYWD_SHIFT
))&
I2S_RCR4_SYWD_MASK
)

	)

10040 
	#I2S_RCR4_FRSZ_MASK
 0x1F0000u

	)

10041 
	#I2S_RCR4_FRSZ_SHIFT
 16

	)

10042 
	#I2S_RCR4_FRSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR4_FRSZ_SHIFT
))&
I2S_RCR4_FRSZ_MASK
)

	)

10044 
	#I2S_RCR5_FBT_MASK
 0x1F00u

	)

10045 
	#I2S_RCR5_FBT_SHIFT
 8

	)

10046 
	#I2S_RCR5_FBT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_FBT_SHIFT
))&
I2S_RCR5_FBT_MASK
)

	)

10047 
	#I2S_RCR5_W0W_MASK
 0x1F0000u

	)

10048 
	#I2S_RCR5_W0W_SHIFT
 16

	)

10049 
	#I2S_RCR5_W0W
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_W0W_SHIFT
))&
I2S_RCR5_W0W_MASK
)

	)

10050 
	#I2S_RCR5_WNW_MASK
 0x1F000000u

	)

10051 
	#I2S_RCR5_WNW_SHIFT
 24

	)

10052 
	#I2S_RCR5_WNW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RCR5_WNW_SHIFT
))&
I2S_RCR5_WNW_MASK
)

	)

10054 
	#I2S_RDR_RDR_MASK
 0xFFFFFFFFu

	)

10055 
	#I2S_RDR_RDR_SHIFT
 0

	)

10056 
	#I2S_RDR_RDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RDR_RDR_SHIFT
))&
I2S_RDR_RDR_MASK
)

	)

10058 
	#I2S_RFR_RFP_MASK
 0xFu

	)

10059 
	#I2S_RFR_RFP_SHIFT
 0

	)

10060 
	#I2S_RFR_RFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RFR_RFP_SHIFT
))&
I2S_RFR_RFP_MASK
)

	)

10061 
	#I2S_RFR_WFP_MASK
 0xF0000u

	)

10062 
	#I2S_RFR_WFP_SHIFT
 16

	)

10063 
	#I2S_RFR_WFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RFR_WFP_SHIFT
))&
I2S_RFR_WFP_MASK
)

	)

10065 
	#I2S_RMR_RWM_MASK
 0xFFFFFFFFu

	)

10066 
	#I2S_RMR_RWM_SHIFT
 0

	)

10067 
	#I2S_RMR_RWM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_RMR_RWM_SHIFT
))&
I2S_RMR_RWM_MASK
)

	)

10069 
	#I2S_MCR_MICS_MASK
 0x3000000u

	)

10070 
	#I2S_MCR_MICS_SHIFT
 24

	)

10071 
	#I2S_MCR_MICS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MCR_MICS_SHIFT
))&
I2S_MCR_MICS_MASK
)

	)

10072 
	#I2S_MCR_MOE_MASK
 0x40000000u

	)

10073 
	#I2S_MCR_MOE_SHIFT
 30

	)

10074 
	#I2S_MCR_DUF_MASK
 0x80000000u

	)

10075 
	#I2S_MCR_DUF_SHIFT
 31

	)

10077 
	#I2S_MDR_DIVIDE_MASK
 0xFFFu

	)

10078 
	#I2S_MDR_DIVIDE_SHIFT
 0

	)

10079 
	#I2S_MDR_DIVIDE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MDR_DIVIDE_SHIFT
))&
I2S_MDR_DIVIDE_MASK
)

	)

10080 
	#I2S_MDR_FRACT_MASK
 0xFF000u

	)

10081 
	#I2S_MDR_FRACT_SHIFT
 12

	)

10082 
	#I2S_MDR_FRACT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
I2S_MDR_FRACT_SHIFT
))&
I2S_MDR_FRACT_MASK
)

	)

10091 
	#I2S0_BASE_PTR
 ((
I2S_MemM­PŒ
)0x4002F000u)

	)

10093 
	#I2S1_BASE_PTR
 ((
I2S_MemM­PŒ
)0x400AF000u)

	)

10095 
	#I2S_BASE_PTRS
 { 
I2S0_BASE_PTR
, 
I2S1_BASE_PTR
 }

	)

10109 
	#I2S0_TCSR
 
	`I2S_TCSR_REG
(
I2S0_BASE_PTR
)

	)

10110 
	#I2S0_TCR1
 
	`I2S_TCR1_REG
(
I2S0_BASE_PTR
)

	)

10111 
	#I2S0_TCR2
 
	`I2S_TCR2_REG
(
I2S0_BASE_PTR
)

	)

10112 
	#I2S0_TCR3
 
	`I2S_TCR3_REG
(
I2S0_BASE_PTR
)

	)

10113 
	#I2S0_TCR4
 
	`I2S_TCR4_REG
(
I2S0_BASE_PTR
)

	)

10114 
	#I2S0_TCR5
 
	`I2S_TCR5_REG
(
I2S0_BASE_PTR
)

	)

10115 
	#I2S0_TDR0
 
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,0)

	)

10116 
	#I2S0_TDR1
 
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,1)

	)

10117 
	#I2S0_TFR0
 
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,0)

	)

10118 
	#I2S0_TFR1
 
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,1)

	)

10119 
	#I2S0_TMR
 
	`I2S_TMR_REG
(
I2S0_BASE_PTR
)

	)

10120 
	#I2S0_RCSR
 
	`I2S_RCSR_REG
(
I2S0_BASE_PTR
)

	)

10121 
	#I2S0_RCR1
 
	`I2S_RCR1_REG
(
I2S0_BASE_PTR
)

	)

10122 
	#I2S0_RCR2
 
	`I2S_RCR2_REG
(
I2S0_BASE_PTR
)

	)

10123 
	#I2S0_RCR3
 
	`I2S_RCR3_REG
(
I2S0_BASE_PTR
)

	)

10124 
	#I2S0_RCR4
 
	`I2S_RCR4_REG
(
I2S0_BASE_PTR
)

	)

10125 
	#I2S0_RCR5
 
	`I2S_RCR5_REG
(
I2S0_BASE_PTR
)

	)

10126 
	#I2S0_RDR0
 
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,0)

	)

10127 
	#I2S0_RDR1
 
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,1)

	)

10128 
	#I2S0_RFR0
 
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,0)

	)

10129 
	#I2S0_RFR1
 
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,1)

	)

10130 
	#I2S0_RMR
 
	`I2S_RMR_REG
(
I2S0_BASE_PTR
)

	)

10131 
	#I2S0_MCR
 
	`I2S_MCR_REG
(
I2S0_BASE_PTR
)

	)

10132 
	#I2S0_MDR
 
	`I2S_MDR_REG
(
I2S0_BASE_PTR
)

	)

10134 
	#I2S1_TCSR
 
	`I2S_TCSR_REG
(
I2S1_BASE_PTR
)

	)

10135 
	#I2S1_TCR1
 
	`I2S_TCR1_REG
(
I2S1_BASE_PTR
)

	)

10136 
	#I2S1_TCR2
 
	`I2S_TCR2_REG
(
I2S1_BASE_PTR
)

	)

10137 
	#I2S1_TCR3
 
	`I2S_TCR3_REG
(
I2S1_BASE_PTR
)

	)

10138 
	#I2S1_TCR4
 
	`I2S_TCR4_REG
(
I2S1_BASE_PTR
)

	)

10139 
	#I2S1_TCR5
 
	`I2S_TCR5_REG
(
I2S1_BASE_PTR
)

	)

10140 
	#I2S1_TDR0
 
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,0)

	)

10141 
	#I2S1_TDR1
 
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,1)

	)

10142 
	#I2S1_TFR0
 
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,0)

	)

10143 
	#I2S1_TFR1
 
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,1)

	)

10144 
	#I2S1_TMR
 
	`I2S_TMR_REG
(
I2S1_BASE_PTR
)

	)

10145 
	#I2S1_RCSR
 
	`I2S_RCSR_REG
(
I2S1_BASE_PTR
)

	)

10146 
	#I2S1_RCR1
 
	`I2S_RCR1_REG
(
I2S1_BASE_PTR
)

	)

10147 
	#I2S1_RCR2
 
	`I2S_RCR2_REG
(
I2S1_BASE_PTR
)

	)

10148 
	#I2S1_RCR3
 
	`I2S_RCR3_REG
(
I2S1_BASE_PTR
)

	)

10149 
	#I2S1_RCR4
 
	`I2S_RCR4_REG
(
I2S1_BASE_PTR
)

	)

10150 
	#I2S1_RCR5
 
	`I2S_RCR5_REG
(
I2S1_BASE_PTR
)

	)

10151 
	#I2S1_RDR0
 
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,0)

	)

10152 
	#I2S1_RDR1
 
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,1)

	)

10153 
	#I2S1_RFR0
 
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,0)

	)

10154 
	#I2S1_RFR1
 
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,1)

	)

10155 
	#I2S1_RMR
 
	`I2S_RMR_REG
(
I2S1_BASE_PTR
)

	)

10156 
	#I2S1_MCR
 
	`I2S_MCR_REG
(
I2S1_BASE_PTR
)

	)

10157 
	#I2S1_MDR
 
	`I2S_MDR_REG
(
I2S1_BASE_PTR
)

	)

10160 
	#I2S0_TDR
(
šdex
è
	`I2S_TDR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10161 
	#I2S1_TDR
(
šdex
è
	`I2S_TDR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10162 
	#I2S0_TFR
(
šdex
è
	`I2S_TFR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10163 
	#I2S1_TFR
(
šdex
è
	`I2S_TFR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10164 
	#I2S0_RDR
(
šdex
è
	`I2S_RDR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10165 
	#I2S1_RDR
(
šdex
è
	`I2S_RDR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10166 
	#I2S0_RFR
(
šdex
è
	`I2S_RFR_REG
(
I2S0_BASE_PTR
,šdex)

	)

10167 
	#I2S1_RFR
(
šdex
è
	`I2S_RFR_REG
(
I2S1_BASE_PTR
,šdex)

	)

10189 
	sITM_MemM­
 {

10191 
ušt32_t
 
	mSTIM_READ
[32];

10192 
ušt32_t
 
	mSTIM_WRITE
[32];

10194 
ušt8_t
 
	mRESERVED_0
[3456];

10195 
ušt32_t
 
	mTER
;

10196 
ušt8_t
 
	mRESERVED_1
[60];

10197 
ušt32_t
 
	mTPR
;

10198 
ušt8_t
 
	mRESERVED_2
[60];

10199 
ušt32_t
 
	mTCR
;

10200 
ušt8_t
 
	mRESERVED_3
[300];

10201 
ušt32_t
 
	mLAR
;

10202 
ušt32_t
 
	mLSR
;

10203 
ušt8_t
 
	mRESERVED_4
[24];

10204 
ušt32_t
 
	mPID4
;

10205 
ušt32_t
 
	mPID5
;

10206 
ušt32_t
 
	mPID6
;

10207 
ušt32_t
 
	mPID7
;

10208 
ušt32_t
 
	mPID0
;

10209 
ušt32_t
 
	mPID1
;

10210 
ušt32_t
 
	mPID2
;

10211 
ušt32_t
 
	mPID3
;

10212 
ušt32_t
 
	mCID0
;

10213 
ušt32_t
 
	mCID1
;

10214 
ušt32_t
 
	mCID2
;

10215 
ušt32_t
 
	mCID3
;

10216 } vÞ©ž*
	tITM_MemM­PŒ
;

10229 
	#ITM_STIM_READ_REG
(
ba£
,
šdex2
è((ba£)->
STIM_READ
[šdex2])

	)

10230 
	#ITM_STIM_WRITE_REG
(
ba£
,
šdex2
è((ba£)->
STIM_WRITE
[šdex2])

	)

10231 
	#ITM_TER_REG
(
ba£
è((ba£)->
TER
)

	)

10232 
	#ITM_TPR_REG
(
ba£
è((ba£)->
TPR
)

	)

10233 
	#ITM_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

10234 
	#ITM_LAR_REG
(
ba£
è((ba£)->
LAR
)

	)

10235 
	#ITM_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

10236 
	#ITM_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

10237 
	#ITM_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

10238 
	#ITM_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

10239 
	#ITM_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

10240 
	#ITM_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

10241 
	#ITM_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

10242 
	#ITM_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

10243 
	#ITM_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

10244 
	#ITM_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

10245 
	#ITM_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

10246 
	#ITM_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

10247 
	#ITM_CID3_REG
(
ba£
è((ba£)->
CID3
)

	)

10271 
	#ITM_BASE_PTR
 ((
ITM_MemM­PŒ
)0xE0000000u)

	)

10273 
	#ITM_BASE_PTRS
 { 
ITM_BASE_PTR
 }

	)

10287 
	#ITM_STIM0_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,0)

	)

10288 
	#ITM_STIM0_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,0)

	)

10289 
	#ITM_STIM1_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,1)

	)

10290 
	#ITM_STIM1_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,1)

	)

10291 
	#ITM_STIM2_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,2)

	)

10292 
	#ITM_STIM2_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,2)

	)

10293 
	#ITM_STIM3_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,3)

	)

10294 
	#ITM_STIM3_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,3)

	)

10295 
	#ITM_STIM4_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,4)

	)

10296 
	#ITM_STIM4_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,4)

	)

10297 
	#ITM_STIM5_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,5)

	)

10298 
	#ITM_STIM5_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,5)

	)

10299 
	#ITM_STIM6_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,6)

	)

10300 
	#ITM_STIM6_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,6)

	)

10301 
	#ITM_STIM7_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,7)

	)

10302 
	#ITM_STIM7_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,7)

	)

10303 
	#ITM_STIM8_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,8)

	)

10304 
	#ITM_STIM8_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,8)

	)

10305 
	#ITM_STIM9_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,9)

	)

10306 
	#ITM_STIM9_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,9)

	)

10307 
	#ITM_STIM10_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,10)

	)

10308 
	#ITM_STIM10_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,10)

	)

10309 
	#ITM_STIM11_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,11)

	)

10310 
	#ITM_STIM11_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,11)

	)

10311 
	#ITM_STIM12_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,12)

	)

10312 
	#ITM_STIM12_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,12)

	)

10313 
	#ITM_STIM13_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,13)

	)

10314 
	#ITM_STIM13_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,13)

	)

10315 
	#ITM_STIM14_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,14)

	)

10316 
	#ITM_STIM14_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,14)

	)

10317 
	#ITM_STIM15_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,15)

	)

10318 
	#ITM_STIM15_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,15)

	)

10319 
	#ITM_STIM16_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,16)

	)

10320 
	#ITM_STIM16_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,16)

	)

10321 
	#ITM_STIM17_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,17)

	)

10322 
	#ITM_STIM17_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,17)

	)

10323 
	#ITM_STIM18_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,18)

	)

10324 
	#ITM_STIM18_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,18)

	)

10325 
	#ITM_STIM19_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,19)

	)

10326 
	#ITM_STIM19_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,19)

	)

10327 
	#ITM_STIM20_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,20)

	)

10328 
	#ITM_STIM20_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,20)

	)

10329 
	#ITM_STIM21_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,21)

	)

10330 
	#ITM_STIM21_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,21)

	)

10331 
	#ITM_STIM22_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,22)

	)

10332 
	#ITM_STIM22_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,22)

	)

10333 
	#ITM_STIM23_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,23)

	)

10334 
	#ITM_STIM23_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,23)

	)

10335 
	#ITM_STIM24_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,24)

	)

10336 
	#ITM_STIM24_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,24)

	)

10337 
	#ITM_STIM25_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,25)

	)

10338 
	#ITM_STIM25_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,25)

	)

10339 
	#ITM_STIM26_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,26)

	)

10340 
	#ITM_STIM26_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,26)

	)

10341 
	#ITM_STIM27_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,27)

	)

10342 
	#ITM_STIM27_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,27)

	)

10343 
	#ITM_STIM28_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,28)

	)

10344 
	#ITM_STIM28_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,28)

	)

10345 
	#ITM_STIM29_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,29)

	)

10346 
	#ITM_STIM29_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,29)

	)

10347 
	#ITM_STIM30_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,30)

	)

10348 
	#ITM_STIM30_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,30)

	)

10349 
	#ITM_STIM31_READ
 
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,31)

	)

10350 
	#ITM_STIM31_WRITE
 
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,31)

	)

10351 
	#ITM_TER
 
	`ITM_TER_REG
(
ITM_BASE_PTR
)

	)

10352 
	#ITM_TPR
 
	`ITM_TPR_REG
(
ITM_BASE_PTR
)

	)

10353 
	#ITM_TCR
 
	`ITM_TCR_REG
(
ITM_BASE_PTR
)

	)

10354 
	#ITM_LAR
 
	`ITM_LAR_REG
(
ITM_BASE_PTR
)

	)

10355 
	#ITM_LSR
 
	`ITM_LSR_REG
(
ITM_BASE_PTR
)

	)

10356 
	#ITM_PID4
 
	`ITM_PID4_REG
(
ITM_BASE_PTR
)

	)

10357 
	#ITM_PID5
 
	`ITM_PID5_REG
(
ITM_BASE_PTR
)

	)

10358 
	#ITM_PID6
 
	`ITM_PID6_REG
(
ITM_BASE_PTR
)

	)

10359 
	#ITM_PID7
 
	`ITM_PID7_REG
(
ITM_BASE_PTR
)

	)

10360 
	#ITM_PID0
 
	`ITM_PID0_REG
(
ITM_BASE_PTR
)

	)

10361 
	#ITM_PID1
 
	`ITM_PID1_REG
(
ITM_BASE_PTR
)

	)

10362 
	#ITM_PID2
 
	`ITM_PID2_REG
(
ITM_BASE_PTR
)

	)

10363 
	#ITM_PID3
 
	`ITM_PID3_REG
(
ITM_BASE_PTR
)

	)

10364 
	#ITM_CID0
 
	`ITM_CID0_REG
(
ITM_BASE_PTR
)

	)

10365 
	#ITM_CID1
 
	`ITM_CID1_REG
(
ITM_BASE_PTR
)

	)

10366 
	#ITM_CID2
 
	`ITM_CID2_REG
(
ITM_BASE_PTR
)

	)

10367 
	#ITM_CID3
 
	`ITM_CID3_REG
(
ITM_BASE_PTR
)

	)

10370 
	#ITM_STIM_READ
(
šdex2
è
	`ITM_STIM_READ_REG
(
ITM_BASE_PTR
,šdex2)

	)

10371 
	#ITM_STIM_WRITE
(
šdex2
è
	`ITM_STIM_WRITE_REG
(
ITM_BASE_PTR
,šdex2)

	)

10393 
	sLCDC_MemM­
 {

10394 
ušt32_t
 
	mLSSAR
;

10395 
ušt32_t
 
	mLSR
;

10396 
ušt32_t
 
	mLVPWR
;

10397 
ušt32_t
 
	mLCPR
;

10398 
ušt32_t
 
	mLCWHB
;

10399 
ušt32_t
 
	mLCCMR
;

10400 
ušt32_t
 
	mLPCR
;

10401 
ušt32_t
 
	mLHCR
;

10402 
ušt32_t
 
	mLVCR
;

10403 
ušt32_t
 
	mLPOR
;

10404 
ušt8_t
 
	mRESERVED_0
[4];

10405 
ušt32_t
 
	mLPCCR
;

10406 
ušt32_t
 
	mLDCR
;

10407 
ušt32_t
 
	mLRMCR
;

10408 
ušt32_t
 
	mLICR
;

10409 
ušt32_t
 
	mLIER
;

10410 
ušt32_t
 
	mLISR
;

10411 
ušt8_t
 
	mRESERVED_1
[12];

10412 
ušt32_t
 
	mLGWSAR
;

10413 
ušt32_t
 
	mLGWSR
;

10414 
ušt32_t
 
	mLGWVPWR
;

10415 
ušt32_t
 
	mLGWPOR
;

10416 
ušt32_t
 
	mLGWPR
;

10417 
ušt32_t
 
	mLGWCR
;

10418 
ušt32_t
 
	mLGWDCR
;

10419 
ušt8_t
 
	mRESERVED_2
[20];

10420 
ušt32_t
 
	mLAUSCR
;

10421 
ušt32_t
 
	mLAUSCCR
;

10422 } vÞ©ž*
	tLCDC_MemM­PŒ
;

10435 
	#LCDC_LSSAR_REG
(
ba£
è((ba£)->
LSSAR
)

	)

10436 
	#LCDC_LSR_REG
(
ba£
è((ba£)->
LSR
)

	)

10437 
	#LCDC_LVPWR_REG
(
ba£
è((ba£)->
LVPWR
)

	)

10438 
	#LCDC_LCPR_REG
(
ba£
è((ba£)->
LCPR
)

	)

10439 
	#LCDC_LCWHB_REG
(
ba£
è((ba£)->
LCWHB
)

	)

10440 
	#LCDC_LCCMR_REG
(
ba£
è((ba£)->
LCCMR
)

	)

10441 
	#LCDC_LPCR_REG
(
ba£
è((ba£)->
LPCR
)

	)

10442 
	#LCDC_LHCR_REG
(
ba£
è((ba£)->
LHCR
)

	)

10443 
	#LCDC_LVCR_REG
(
ba£
è((ba£)->
LVCR
)

	)

10444 
	#LCDC_LPOR_REG
(
ba£
è((ba£)->
LPOR
)

	)

10445 
	#LCDC_LPCCR_REG
(
ba£
è((ba£)->
LPCCR
)

	)

10446 
	#LCDC_LDCR_REG
(
ba£
è((ba£)->
LDCR
)

	)

10447 
	#LCDC_LRMCR_REG
(
ba£
è((ba£)->
LRMCR
)

	)

10448 
	#LCDC_LICR_REG
(
ba£
è((ba£)->
LICR
)

	)

10449 
	#LCDC_LIER_REG
(
ba£
è((ba£)->
LIER
)

	)

10450 
	#LCDC_LISR_REG
(
ba£
è((ba£)->
LISR
)

	)

10451 
	#LCDC_LGWSAR_REG
(
ba£
è((ba£)->
LGWSAR
)

	)

10452 
	#LCDC_LGWSR_REG
(
ba£
è((ba£)->
LGWSR
)

	)

10453 
	#LCDC_LGWVPWR_REG
(
ba£
è((ba£)->
LGWVPWR
)

	)

10454 
	#LCDC_LGWPOR_REG
(
ba£
è((ba£)->
LGWPOR
)

	)

10455 
	#LCDC_LGWPR_REG
(
ba£
è((ba£)->
LGWPR
)

	)

10456 
	#LCDC_LGWCR_REG
(
ba£
è((ba£)->
LGWCR
)

	)

10457 
	#LCDC_LGWDCR_REG
(
ba£
è((ba£)->
LGWDCR
)

	)

10458 
	#LCDC_LAUSCR_REG
(
ba£
è((ba£)->
LAUSCR
)

	)

10459 
	#LCDC_LAUSCCR_REG
(
ba£
è((ba£)->
LAUSCCR
)

	)

10476 
	#LCDC_LSSAR_SSA_MASK
 0xFFFFFFFCu

	)

10477 
	#LCDC_LSSAR_SSA_SHIFT
 2

	)

10478 
	#LCDC_LSSAR_SSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSSAR_SSA_SHIFT
))&
LCDC_LSSAR_SSA_MASK
)

	)

10480 
	#LCDC_LSR_YMAX_MASK
 0x3FFu

	)

10481 
	#LCDC_LSR_YMAX_SHIFT
 0

	)

10482 
	#LCDC_LSR_YMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSR_YMAX_SHIFT
))&
LCDC_LSR_YMAX_MASK
)

	)

10483 
	#LCDC_LSR_XMAX_MASK
 0x7F00000u

	)

10484 
	#LCDC_LSR_XMAX_SHIFT
 20

	)

10485 
	#LCDC_LSR_XMAX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LSR_XMAX_SHIFT
))&
LCDC_LSR_XMAX_MASK
)

	)

10487 
	#LCDC_LVPWR_VPW_MASK
 0x7FFu

	)

10488 
	#LCDC_LVPWR_VPW_SHIFT
 0

	)

10489 
	#LCDC_LVPWR_VPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVPWR_VPW_SHIFT
))&
LCDC_LVPWR_VPW_MASK
)

	)

10491 
	#LCDC_LCPR_CYP_MASK
 0x3FFu

	)

10492 
	#LCDC_LCPR_CYP_SHIFT
 0

	)

10493 
	#LCDC_LCPR_CYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CYP_SHIFT
))&
LCDC_LCPR_CYP_MASK
)

	)

10494 
	#LCDC_LCPR_CXP_MASK
 0x3FF0000u

	)

10495 
	#LCDC_LCPR_CXP_SHIFT
 16

	)

10496 
	#LCDC_LCPR_CXP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CXP_SHIFT
))&
LCDC_LCPR_CXP_MASK
)

	)

10497 
	#LCDC_LCPR_OP_MASK
 0x10000000u

	)

10498 
	#LCDC_LCPR_OP_SHIFT
 28

	)

10499 
	#LCDC_LCPR_CC_MASK
 0xC0000000u

	)

10500 
	#LCDC_LCPR_CC_SHIFT
 30

	)

10501 
	#LCDC_LCPR_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCPR_CC_SHIFT
))&
LCDC_LCPR_CC_MASK
)

	)

10503 
	#LCDC_LCWHB_BD_MASK
 0xFFu

	)

10504 
	#LCDC_LCWHB_BD_SHIFT
 0

	)

10505 
	#LCDC_LCWHB_BD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_BD_SHIFT
))&
LCDC_LCWHB_BD_MASK
)

	)

10506 
	#LCDC_LCWHB_CH_MASK
 0x1F0000u

	)

10507 
	#LCDC_LCWHB_CH_SHIFT
 16

	)

10508 
	#LCDC_LCWHB_CH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_CH_SHIFT
))&
LCDC_LCWHB_CH_MASK
)

	)

10509 
	#LCDC_LCWHB_CW_MASK
 0x1F000000u

	)

10510 
	#LCDC_LCWHB_CW_SHIFT
 24

	)

10511 
	#LCDC_LCWHB_CW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCWHB_CW_SHIFT
))&
LCDC_LCWHB_CW_MASK
)

	)

10512 
	#LCDC_LCWHB_BK_EN_MASK
 0x80000000u

	)

10513 
	#LCDC_LCWHB_BK_EN_SHIFT
 31

	)

10515 
	#LCDC_LCCMR_CUR_COL_B_MASK
 0x3Fu

	)

10516 
	#LCDC_LCCMR_CUR_COL_B_SHIFT
 0

	)

10517 
	#LCDC_LCCMR_CUR_COL_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_B_SHIFT
))&
LCDC_LCCMR_CUR_COL_B_MASK
)

	)

10518 
	#LCDC_LCCMR_CUR_COL_G_MASK
 0xFC0u

	)

10519 
	#LCDC_LCCMR_CUR_COL_G_SHIFT
 6

	)

10520 
	#LCDC_LCCMR_CUR_COL_G
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_G_SHIFT
))&
LCDC_LCCMR_CUR_COL_G_MASK
)

	)

10521 
	#LCDC_LCCMR_CUR_COL_R_MASK
 0x3F000u

	)

10522 
	#LCDC_LCCMR_CUR_COL_R_SHIFT
 12

	)

10523 
	#LCDC_LCCMR_CUR_COL_R
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LCCMR_CUR_COL_R_SHIFT
))&
LCDC_LCCMR_CUR_COL_R_MASK
)

	)

10525 
	#LCDC_LPCR_PCD_MASK
 0x3Fu

	)

10526 
	#LCDC_LPCR_PCD_SHIFT
 0

	)

10527 
	#LCDC_LPCR_PCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_PCD_SHIFT
))&
LCDC_LPCR_PCD_MASK
)

	)

10528 
	#LCDC_LPCR_SCLKSEL_MASK
 0x80u

	)

10529 
	#LCDC_LPCR_SCLKSEL_SHIFT
 7

	)

10530 
	#LCDC_LPCR_ACD_MASK
 0x7F00u

	)

10531 
	#LCDC_LPCR_ACD_SHIFT
 8

	)

10532 
	#LCDC_LPCR_ACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_ACD_SHIFT
))&
LCDC_LPCR_ACD_MASK
)

	)

10533 
	#LCDC_LPCR_ACDSEL_MASK
 0x8000u

	)

10534 
	#LCDC_LPCR_ACDSEL_SHIFT
 15

	)

10535 
	#LCDC_LPCR_REV_VS_MASK
 0x10000u

	)

10536 
	#LCDC_LPCR_REV_VS_SHIFT
 16

	)

10537 
	#LCDC_LPCR_SWAP_SEL_MASK
 0x20000u

	)

10538 
	#LCDC_LPCR_SWAP_SEL_SHIFT
 17

	)

10539 
	#LCDC_LPCR_END_SEL_MASK
 0x40000u

	)

10540 
	#LCDC_LPCR_END_SEL_SHIFT
 18

	)

10541 
	#LCDC_LPCR_SCLKIDLE_MASK
 0x80000u

	)

10542 
	#LCDC_LPCR_SCLKIDLE_SHIFT
 19

	)

10543 
	#LCDC_LPCR_OEPOL_MASK
 0x100000u

	)

10544 
	#LCDC_LPCR_OEPOL_SHIFT
 20

	)

10545 
	#LCDC_LPCR_CLKPOL_MASK
 0x200000u

	)

10546 
	#LCDC_LPCR_CLKPOL_SHIFT
 21

	)

10547 
	#LCDC_LPCR_LPPOL_MASK
 0x400000u

	)

10548 
	#LCDC_LPCR_LPPOL_SHIFT
 22

	)

10549 
	#LCDC_LPCR_FLMPOL_MASK
 0x800000u

	)

10550 
	#LCDC_LPCR_FLMPOL_SHIFT
 23

	)

10551 
	#LCDC_LPCR_PIXPOL_MASK
 0x1000000u

	)

10552 
	#LCDC_LPCR_PIXPOL_SHIFT
 24

	)

10553 
	#LCDC_LPCR_BPIX_MASK
 0xE000000u

	)

10554 
	#LCDC_LPCR_BPIX_SHIFT
 25

	)

10555 
	#LCDC_LPCR_BPIX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_BPIX_SHIFT
))&
LCDC_LPCR_BPIX_MASK
)

	)

10556 
	#LCDC_LPCR_PBSIZ_MASK
 0x30000000u

	)

10557 
	#LCDC_LPCR_PBSIZ_SHIFT
 28

	)

10558 
	#LCDC_LPCR_PBSIZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCR_PBSIZ_SHIFT
))&
LCDC_LPCR_PBSIZ_MASK
)

	)

10559 
	#LCDC_LPCR_COLOR_MASK
 0x40000000u

	)

10560 
	#LCDC_LPCR_COLOR_SHIFT
 30

	)

10561 
	#LCDC_LPCR_TFT_MASK
 0x80000000u

	)

10562 
	#LCDC_LPCR_TFT_SHIFT
 31

	)

10564 
	#LCDC_LHCR_H_WAIT_2_MASK
 0xFFu

	)

10565 
	#LCDC_LHCR_H_WAIT_2_SHIFT
 0

	)

10566 
	#LCDC_LHCR_H_WAIT_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WAIT_2_SHIFT
))&
LCDC_LHCR_H_WAIT_2_MASK
)

	)

10567 
	#LCDC_LHCR_H_WAIT_1_MASK
 0xFF00u

	)

10568 
	#LCDC_LHCR_H_WAIT_1_SHIFT
 8

	)

10569 
	#LCDC_LHCR_H_WAIT_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WAIT_1_SHIFT
))&
LCDC_LHCR_H_WAIT_1_MASK
)

	)

10570 
	#LCDC_LHCR_H_WIDTH_MASK
 0xFC000000u

	)

10571 
	#LCDC_LHCR_H_WIDTH_SHIFT
 26

	)

10572 
	#LCDC_LHCR_H_WIDTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LHCR_H_WIDTH_SHIFT
))&
LCDC_LHCR_H_WIDTH_MASK
)

	)

10574 
	#LCDC_LVCR_V_WAIT_2_MASK
 0xFFu

	)

10575 
	#LCDC_LVCR_V_WAIT_2_SHIFT
 0

	)

10576 
	#LCDC_LVCR_V_WAIT_2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WAIT_2_SHIFT
))&
LCDC_LVCR_V_WAIT_2_MASK
)

	)

10577 
	#LCDC_LVCR_V_WAIT_1_MASK
 0xFF00u

	)

10578 
	#LCDC_LVCR_V_WAIT_1_SHIFT
 8

	)

10579 
	#LCDC_LVCR_V_WAIT_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WAIT_1_SHIFT
))&
LCDC_LVCR_V_WAIT_1_MASK
)

	)

10580 
	#LCDC_LVCR_V_WIDTH_MASK
 0xFC000000u

	)

10581 
	#LCDC_LVCR_V_WIDTH_SHIFT
 26

	)

10582 
	#LCDC_LVCR_V_WIDTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LVCR_V_WIDTH_SHIFT
))&
LCDC_LVCR_V_WIDTH_MASK
)

	)

10584 
	#LCDC_LPOR_POS_MASK
 0x1Fu

	)

10585 
	#LCDC_LPOR_POS_SHIFT
 0

	)

10586 
	#LCDC_LPOR_POS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPOR_POS_SHIFT
))&
LCDC_LPOR_POS_MASK
)

	)

10588 
	#LCDC_LPCCR_PW_MASK
 0xFFu

	)

10589 
	#LCDC_LPCCR_PW_SHIFT
 0

	)

10590 
	#LCDC_LPCCR_PW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCCR_PW_SHIFT
))&
LCDC_LPCCR_PW_MASK
)

	)

10591 
	#LCDC_LPCCR_CC_EN_MASK
 0x100u

	)

10592 
	#LCDC_LPCCR_CC_EN_SHIFT
 8

	)

10593 
	#LCDC_LPCCR_SCR_MASK
 0x600u

	)

10594 
	#LCDC_LPCCR_SCR_SHIFT
 9

	)

10595 
	#LCDC_LPCCR_SCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LPCCR_SCR_SHIFT
))&
LCDC_LPCCR_SCR_MASK
)

	)

10596 
	#LCDC_LPCCR_LDMSK_MASK
 0x8000u

	)

10597 
	#LCDC_LPCCR_LDMSK_SHIFT
 15

	)

10599 
	#LCDC_LDCR_TM_MASK
 0x7Fu

	)

10600 
	#LCDC_LDCR_TM_SHIFT
 0

	)

10601 
	#LCDC_LDCR_TM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LDCR_TM_SHIFT
))&
LCDC_LDCR_TM_MASK
)

	)

10602 
	#LCDC_LDCR_HM_MASK
 0x7F0000u

	)

10603 
	#LCDC_LDCR_HM_SHIFT
 16

	)

10604 
	#LCDC_LDCR_HM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LDCR_HM_SHIFT
))&
LCDC_LDCR_HM_MASK
)

	)

10605 
	#LCDC_LDCR_BURST_MASK
 0x80000000u

	)

10606 
	#LCDC_LDCR_BURST_SHIFT
 31

	)

10608 
	#LCDC_LRMCR_SELF_REF_MASK
 0x1u

	)

10609 
	#LCDC_LRMCR_SELF_REF_SHIFT
 0

	)

10611 
	#LCDC_LICR_INTCON_MASK
 0x1u

	)

10612 
	#LCDC_LICR_INTCON_SHIFT
 0

	)

10613 
	#LCDC_LICR_INTSYN_MASK
 0x4u

	)

10614 
	#LCDC_LICR_INTSYN_SHIFT
 2

	)

10615 
	#LCDC_LICR_GW_INT_CON_MASK
 0x10u

	)

10616 
	#LCDC_LICR_GW_INT_CON_SHIFT
 4

	)

10618 
	#LCDC_LIER_BOF_EN_MASK
 0x1u

	)

10619 
	#LCDC_LIER_BOF_EN_SHIFT
 0

	)

10620 
	#LCDC_LIER_EOF_EN_MASK
 0x2u

	)

10621 
	#LCDC_LIER_EOF_EN_SHIFT
 1

	)

10622 
	#LCDC_LIER_UDR_ERR_EN_MASK
 0x8u

	)

10623 
	#LCDC_LIER_UDR_ERR_EN_SHIFT
 3

	)

10624 
	#LCDC_LIER_GW_BOF_EN_MASK
 0x10u

	)

10625 
	#LCDC_LIER_GW_BOF_EN_SHIFT
 4

	)

10626 
	#LCDC_LIER_GW_EOF_EN_MASK
 0x20u

	)

10627 
	#LCDC_LIER_GW_EOF_EN_SHIFT
 5

	)

10628 
	#LCDC_LIER_GW_UDR_ERR_EN_MASK
 0x80u

	)

10629 
	#LCDC_LIER_GW_UDR_ERR_EN_SHIFT
 7

	)

10631 
	#LCDC_LISR_BOF_MASK
 0x1u

	)

10632 
	#LCDC_LISR_BOF_SHIFT
 0

	)

10633 
	#LCDC_LISR_EOF_MASK
 0x2u

	)

10634 
	#LCDC_LISR_EOF_SHIFT
 1

	)

10635 
	#LCDC_LISR_UDR_ERR_MASK
 0x8u

	)

10636 
	#LCDC_LISR_UDR_ERR_SHIFT
 3

	)

10637 
	#LCDC_LISR_GW_BOF_MASK
 0x10u

	)

10638 
	#LCDC_LISR_GW_BOF_SHIFT
 4

	)

10639 
	#LCDC_LISR_GW_EOF_MASK
 0x20u

	)

10640 
	#LCDC_LISR_GW_EOF_SHIFT
 5

	)

10641 
	#LCDC_LISR_GW_UDR_ERR_MASK
 0x80u

	)

10642 
	#LCDC_LISR_GW_UDR_ERR_SHIFT
 7

	)

10644 
	#LCDC_LGWSAR_GWSA_MASK
 0xFFFFFFFCu

	)

10645 
	#LCDC_LGWSAR_GWSA_SHIFT
 2

	)

10646 
	#LCDC_LGWSAR_GWSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSAR_GWSA_SHIFT
))&
LCDC_LGWSAR_GWSA_MASK
)

	)

10648 
	#LCDC_LGWSR_GWH_MASK
 0x3FFu

	)

10649 
	#LCDC_LGWSR_GWH_SHIFT
 0

	)

10650 
	#LCDC_LGWSR_GWH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSR_GWH_SHIFT
))&
LCDC_LGWSR_GWH_MASK
)

	)

10651 
	#LCDC_LGWSR_GWW_MASK
 0x7F00000u

	)

10652 
	#LCDC_LGWSR_GWW_SHIFT
 20

	)

10653 
	#LCDC_LGWSR_GWW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWSR_GWW_SHIFT
))&
LCDC_LGWSR_GWW_MASK
)

	)

10655 
	#LCDC_LGWVPWR_GWVPW_MASK
 0x7FFu

	)

10656 
	#LCDC_LGWVPWR_GWVPW_SHIFT
 0

	)

10657 
	#LCDC_LGWVPWR_GWVPW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWVPWR_GWVPW_SHIFT
))&
LCDC_LGWVPWR_GWVPW_MASK
)

	)

10659 
	#LCDC_LGWPOR_GWPO_MASK
 0x1Fu

	)

10660 
	#LCDC_LGWPOR_GWPO_SHIFT
 0

	)

10661 
	#LCDC_LGWPOR_GWPO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPOR_GWPO_SHIFT
))&
LCDC_LGWPOR_GWPO_MASK
)

	)

10663 
	#LCDC_LGWPR_GWYP_MASK
 0x3FFu

	)

10664 
	#LCDC_LGWPR_GWYP_SHIFT
 0

	)

10665 
	#LCDC_LGWPR_GWYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPR_GWYP_SHIFT
))&
LCDC_LGWPR_GWYP_MASK
)

	)

10666 
	#LCDC_LGWPR_GWXP_MASK
 0x3FF0000u

	)

10667 
	#LCDC_LGWPR_GWXP_SHIFT
 16

	)

10668 
	#LCDC_LGWPR_GWXP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWPR_GWXP_SHIFT
))&
LCDC_LGWPR_GWXP_MASK
)

	)

10670 
	#LCDC_LGWCR_GWCKB_MASK
 0x3Fu

	)

10671 
	#LCDC_LGWCR_GWCKB_SHIFT
 0

	)

10672 
	#LCDC_LGWCR_GWCKB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKB_SHIFT
))&
LCDC_LGWCR_GWCKB_MASK
)

	)

10673 
	#LCDC_LGWCR_GWCKG_MASK
 0xFC0u

	)

10674 
	#LCDC_LGWCR_GWCKG_SHIFT
 6

	)

10675 
	#LCDC_LGWCR_GWCKG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKG_SHIFT
))&
LCDC_LGWCR_GWCKG_MASK
)

	)

10676 
	#LCDC_LGWCR_GWCKR_MASK
 0x3F000u

	)

10677 
	#LCDC_LGWCR_GWCKR_SHIFT
 12

	)

10678 
	#LCDC_LGWCR_GWCKR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWCKR_SHIFT
))&
LCDC_LGWCR_GWCKR_MASK
)

	)

10679 
	#LCDC_LGWCR_GW_RVS_MASK
 0x200000u

	)

10680 
	#LCDC_LGWCR_GW_RVS_SHIFT
 21

	)

10681 
	#LCDC_LGWCR_GWE_MASK
 0x400000u

	)

10682 
	#LCDC_LGWCR_GWE_SHIFT
 22

	)

10683 
	#LCDC_LGWCR_GWCKE_MASK
 0x800000u

	)

10684 
	#LCDC_LGWCR_GWCKE_SHIFT
 23

	)

10685 
	#LCDC_LGWCR_GWAV_MASK
 0xFF000000u

	)

10686 
	#LCDC_LGWCR_GWAV_SHIFT
 24

	)

10687 
	#LCDC_LGWCR_GWAV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWCR_GWAV_SHIFT
))&
LCDC_LGWCR_GWAV_MASK
)

	)

10689 
	#LCDC_LGWDCR_GWTM_MASK
 0x7Fu

	)

10690 
	#LCDC_LGWDCR_GWTM_SHIFT
 0

	)

10691 
	#LCDC_LGWDCR_GWTM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWDCR_GWTM_SHIFT
))&
LCDC_LGWDCR_GWTM_MASK
)

	)

10692 
	#LCDC_LGWDCR_GWHM_MASK
 0x7F0000u

	)

10693 
	#LCDC_LGWDCR_GWHM_SHIFT
 16

	)

10694 
	#LCDC_LGWDCR_GWHM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LGWDCR_GWHM_SHIFT
))&
LCDC_LGWDCR_GWHM_MASK
)

	)

10695 
	#LCDC_LGWDCR_GWBT_MASK
 0x80000000u

	)

10696 
	#LCDC_LGWDCR_GWBT_SHIFT
 31

	)

10698 
	#LCDC_LAUSCR_AGWCKB_MASK
 0xFFu

	)

10699 
	#LCDC_LAUSCR_AGWCKB_SHIFT
 0

	)

10700 
	#LCDC_LAUSCR_AGWCKB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKB_SHIFT
))&
LCDC_LAUSCR_AGWCKB_MASK
)

	)

10701 
	#LCDC_LAUSCR_AGWCKG_MASK
 0xFF00u

	)

10702 
	#LCDC_LAUSCR_AGWCKG_SHIFT
 8

	)

10703 
	#LCDC_LAUSCR_AGWCKG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKG_SHIFT
))&
LCDC_LAUSCR_AGWCKG_MASK
)

	)

10704 
	#LCDC_LAUSCR_AGWCKR_MASK
 0xFF0000u

	)

10705 
	#LCDC_LAUSCR_AGWCKR_SHIFT
 16

	)

10706 
	#LCDC_LAUSCR_AGWCKR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCR_AGWCKR_SHIFT
))&
LCDC_LAUSCR_AGWCKR_MASK
)

	)

10707 
	#LCDC_LAUSCR_AUS_Mode_MASK
 0x80000000u

	)

10708 
	#LCDC_LAUSCR_AUS_Mode_SHIFT
 31

	)

10710 
	#LCDC_LAUSCCR_ACUR_COL_B_MASK
 0xFFu

	)

10711 
	#LCDC_LAUSCCR_ACUR_COL_B_SHIFT
 0

	)

10712 
	#LCDC_LAUSCCR_ACUR_COL_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_B_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_B_MASK
)

	)

10713 
	#LCDC_LAUSCCR_ACUR_COL_G_MASK
 0xFF00u

	)

10714 
	#LCDC_LAUSCCR_ACUR_COL_G_SHIFT
 8

	)

10715 
	#LCDC_LAUSCCR_ACUR_COL_G
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_G_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_G_MASK
)

	)

10716 
	#LCDC_LAUSCCR_ACUR_COL_R_MASK
 0xFF0000u

	)

10717 
	#LCDC_LAUSCCR_ACUR_COL_R_SHIFT
 16

	)

10718 
	#LCDC_LAUSCCR_ACUR_COL_R
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LCDC_LAUSCCR_ACUR_COL_R_SHIFT
))&
LCDC_LAUSCCR_ACUR_COL_R_MASK
)

	)

10727 
	#LCDC_BASE_PTR
 ((
LCDC_MemM­PŒ
)0x400B6000u)

	)

10729 
	#LCDC_BASE_PTRS
 { 
LCDC_BASE_PTR
 }

	)

10743 
	#LCDC_LSSAR
 
	`LCDC_LSSAR_REG
(
LCDC_BASE_PTR
)

	)

10744 
	#LCDC_LSR
 
	`LCDC_LSR_REG
(
LCDC_BASE_PTR
)

	)

10745 
	#LCDC_LVPWR
 
	`LCDC_LVPWR_REG
(
LCDC_BASE_PTR
)

	)

10746 
	#LCDC_LCPR
 
	`LCDC_LCPR_REG
(
LCDC_BASE_PTR
)

	)

10747 
	#LCDC_LCWHB
 
	`LCDC_LCWHB_REG
(
LCDC_BASE_PTR
)

	)

10748 
	#LCDC_LCCMR
 
	`LCDC_LCCMR_REG
(
LCDC_BASE_PTR
)

	)

10749 
	#LCDC_LPCR
 
	`LCDC_LPCR_REG
(
LCDC_BASE_PTR
)

	)

10750 
	#LCDC_LHCR
 
	`LCDC_LHCR_REG
(
LCDC_BASE_PTR
)

	)

10751 
	#LCDC_LVCR
 
	`LCDC_LVCR_REG
(
LCDC_BASE_PTR
)

	)

10752 
	#LCDC_LPOR
 
	`LCDC_LPOR_REG
(
LCDC_BASE_PTR
)

	)

10753 
	#LCDC_LPCCR
 
	`LCDC_LPCCR_REG
(
LCDC_BASE_PTR
)

	)

10754 
	#LCDC_LDCR
 
	`LCDC_LDCR_REG
(
LCDC_BASE_PTR
)

	)

10755 
	#LCDC_LRMCR
 
	`LCDC_LRMCR_REG
(
LCDC_BASE_PTR
)

	)

10756 
	#LCDC_LICR
 
	`LCDC_LICR_REG
(
LCDC_BASE_PTR
)

	)

10757 
	#LCDC_LIER
 
	`LCDC_LIER_REG
(
LCDC_BASE_PTR
)

	)

10758 
	#LCDC_LISR
 
	`LCDC_LISR_REG
(
LCDC_BASE_PTR
)

	)

10759 
	#LCDC_LGWSAR
 
	`LCDC_LGWSAR_REG
(
LCDC_BASE_PTR
)

	)

10760 
	#LCDC_LGWSR
 
	`LCDC_LGWSR_REG
(
LCDC_BASE_PTR
)

	)

10761 
	#LCDC_LGWVPWR
 
	`LCDC_LGWVPWR_REG
(
LCDC_BASE_PTR
)

	)

10762 
	#LCDC_LGWPOR
 
	`LCDC_LGWPOR_REG
(
LCDC_BASE_PTR
)

	)

10763 
	#LCDC_LGWPR
 
	`LCDC_LGWPR_REG
(
LCDC_BASE_PTR
)

	)

10764 
	#LCDC_LGWCR
 
	`LCDC_LGWCR_REG
(
LCDC_BASE_PTR
)

	)

10765 
	#LCDC_LGWDCR
 
	`LCDC_LGWDCR_REG
(
LCDC_BASE_PTR
)

	)

10766 
	#LCDC_LAUSCR
 
	`LCDC_LAUSCR_REG
(
LCDC_BASE_PTR
)

	)

10767 
	#LCDC_LAUSCCR
 
	`LCDC_LAUSCCR_REG
(
LCDC_BASE_PTR
)

	)

10789 
	sLLWU_MemM­
 {

10790 
ušt8_t
 
	mPE1
;

10791 
ušt8_t
 
	mPE2
;

10792 
ušt8_t
 
	mPE3
;

10793 
ušt8_t
 
	mPE4
;

10794 
ušt8_t
 
	mME
;

10795 
ušt8_t
 
	mF1
;

10796 
ušt8_t
 
	mF2
;

10797 
ušt8_t
 
	mF3
;

10798 
ušt8_t
 
	mFILT1
;

10799 
ušt8_t
 
	mFILT2
;

10800 
ušt8_t
 
	mRST
;

10801 } vÞ©ž*
	tLLWU_MemM­PŒ
;

10814 
	#LLWU_PE1_REG
(
ba£
è((ba£)->
PE1
)

	)

10815 
	#LLWU_PE2_REG
(
ba£
è((ba£)->
PE2
)

	)

10816 
	#LLWU_PE3_REG
(
ba£
è((ba£)->
PE3
)

	)

10817 
	#LLWU_PE4_REG
(
ba£
è((ba£)->
PE4
)

	)

10818 
	#LLWU_ME_REG
(
ba£
è((ba£)->
ME
)

	)

10819 
	#LLWU_F1_REG
(
ba£
è((ba£)->
F1
)

	)

10820 
	#LLWU_F2_REG
(
ba£
è((ba£)->
F2
)

	)

10821 
	#LLWU_F3_REG
(
ba£
è((ba£)->
F3
)

	)

10822 
	#LLWU_FILT1_REG
(
ba£
è((ba£)->
FILT1
)

	)

10823 
	#LLWU_FILT2_REG
(
ba£
è((ba£)->
FILT2
)

	)

10824 
	#LLWU_RST_REG
(
ba£
è((ba£)->
RST
)

	)

10841 
	#LLWU_PE1_WUPE0_MASK
 0x3u

	)

10842 
	#LLWU_PE1_WUPE0_SHIFT
 0

	)

10843 
	#LLWU_PE1_WUPE0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE0_SHIFT
))&
LLWU_PE1_WUPE0_MASK
)

	)

10844 
	#LLWU_PE1_WUPE1_MASK
 0xCu

	)

10845 
	#LLWU_PE1_WUPE1_SHIFT
 2

	)

10846 
	#LLWU_PE1_WUPE1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE1_SHIFT
))&
LLWU_PE1_WUPE1_MASK
)

	)

10847 
	#LLWU_PE1_WUPE2_MASK
 0x30u

	)

10848 
	#LLWU_PE1_WUPE2_SHIFT
 4

	)

10849 
	#LLWU_PE1_WUPE2
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE2_SHIFT
))&
LLWU_PE1_WUPE2_MASK
)

	)

10850 
	#LLWU_PE1_WUPE3_MASK
 0xC0u

	)

10851 
	#LLWU_PE1_WUPE3_SHIFT
 6

	)

10852 
	#LLWU_PE1_WUPE3
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE1_WUPE3_SHIFT
))&
LLWU_PE1_WUPE3_MASK
)

	)

10854 
	#LLWU_PE2_WUPE4_MASK
 0x3u

	)

10855 
	#LLWU_PE2_WUPE4_SHIFT
 0

	)

10856 
	#LLWU_PE2_WUPE4
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE4_SHIFT
))&
LLWU_PE2_WUPE4_MASK
)

	)

10857 
	#LLWU_PE2_WUPE5_MASK
 0xCu

	)

10858 
	#LLWU_PE2_WUPE5_SHIFT
 2

	)

10859 
	#LLWU_PE2_WUPE5
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE5_SHIFT
))&
LLWU_PE2_WUPE5_MASK
)

	)

10860 
	#LLWU_PE2_WUPE6_MASK
 0x30u

	)

10861 
	#LLWU_PE2_WUPE6_SHIFT
 4

	)

10862 
	#LLWU_PE2_WUPE6
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE6_SHIFT
))&
LLWU_PE2_WUPE6_MASK
)

	)

10863 
	#LLWU_PE2_WUPE7_MASK
 0xC0u

	)

10864 
	#LLWU_PE2_WUPE7_SHIFT
 6

	)

10865 
	#LLWU_PE2_WUPE7
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE2_WUPE7_SHIFT
))&
LLWU_PE2_WUPE7_MASK
)

	)

10867 
	#LLWU_PE3_WUPE8_MASK
 0x3u

	)

10868 
	#LLWU_PE3_WUPE8_SHIFT
 0

	)

10869 
	#LLWU_PE3_WUPE8
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE8_SHIFT
))&
LLWU_PE3_WUPE8_MASK
)

	)

10870 
	#LLWU_PE3_WUPE9_MASK
 0xCu

	)

10871 
	#LLWU_PE3_WUPE9_SHIFT
 2

	)

10872 
	#LLWU_PE3_WUPE9
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE9_SHIFT
))&
LLWU_PE3_WUPE9_MASK
)

	)

10873 
	#LLWU_PE3_WUPE10_MASK
 0x30u

	)

10874 
	#LLWU_PE3_WUPE10_SHIFT
 4

	)

10875 
	#LLWU_PE3_WUPE10
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE10_SHIFT
))&
LLWU_PE3_WUPE10_MASK
)

	)

10876 
	#LLWU_PE3_WUPE11_MASK
 0xC0u

	)

10877 
	#LLWU_PE3_WUPE11_SHIFT
 6

	)

10878 
	#LLWU_PE3_WUPE11
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE3_WUPE11_SHIFT
))&
LLWU_PE3_WUPE11_MASK
)

	)

10880 
	#LLWU_PE4_WUPE12_MASK
 0x3u

	)

10881 
	#LLWU_PE4_WUPE12_SHIFT
 0

	)

10882 
	#LLWU_PE4_WUPE12
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE12_SHIFT
))&
LLWU_PE4_WUPE12_MASK
)

	)

10883 
	#LLWU_PE4_WUPE13_MASK
 0xCu

	)

10884 
	#LLWU_PE4_WUPE13_SHIFT
 2

	)

10885 
	#LLWU_PE4_WUPE13
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE13_SHIFT
))&
LLWU_PE4_WUPE13_MASK
)

	)

10886 
	#LLWU_PE4_WUPE14_MASK
 0x30u

	)

10887 
	#LLWU_PE4_WUPE14_SHIFT
 4

	)

10888 
	#LLWU_PE4_WUPE14
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE14_SHIFT
))&
LLWU_PE4_WUPE14_MASK
)

	)

10889 
	#LLWU_PE4_WUPE15_MASK
 0xC0u

	)

10890 
	#LLWU_PE4_WUPE15_SHIFT
 6

	)

10891 
	#LLWU_PE4_WUPE15
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_PE4_WUPE15_SHIFT
))&
LLWU_PE4_WUPE15_MASK
)

	)

10893 
	#LLWU_ME_WUME0_MASK
 0x1u

	)

10894 
	#LLWU_ME_WUME0_SHIFT
 0

	)

10895 
	#LLWU_ME_WUME1_MASK
 0x2u

	)

10896 
	#LLWU_ME_WUME1_SHIFT
 1

	)

10897 
	#LLWU_ME_WUME2_MASK
 0x4u

	)

10898 
	#LLWU_ME_WUME2_SHIFT
 2

	)

10899 
	#LLWU_ME_WUME3_MASK
 0x8u

	)

10900 
	#LLWU_ME_WUME3_SHIFT
 3

	)

10901 
	#LLWU_ME_WUME4_MASK
 0x10u

	)

10902 
	#LLWU_ME_WUME4_SHIFT
 4

	)

10903 
	#LLWU_ME_WUME5_MASK
 0x20u

	)

10904 
	#LLWU_ME_WUME5_SHIFT
 5

	)

10905 
	#LLWU_ME_WUME6_MASK
 0x40u

	)

10906 
	#LLWU_ME_WUME6_SHIFT
 6

	)

10907 
	#LLWU_ME_WUME7_MASK
 0x80u

	)

10908 
	#LLWU_ME_WUME7_SHIFT
 7

	)

10910 
	#LLWU_F1_WUF0_MASK
 0x1u

	)

10911 
	#LLWU_F1_WUF0_SHIFT
 0

	)

10912 
	#LLWU_F1_WUF1_MASK
 0x2u

	)

10913 
	#LLWU_F1_WUF1_SHIFT
 1

	)

10914 
	#LLWU_F1_WUF2_MASK
 0x4u

	)

10915 
	#LLWU_F1_WUF2_SHIFT
 2

	)

10916 
	#LLWU_F1_WUF3_MASK
 0x8u

	)

10917 
	#LLWU_F1_WUF3_SHIFT
 3

	)

10918 
	#LLWU_F1_WUF4_MASK
 0x10u

	)

10919 
	#LLWU_F1_WUF4_SHIFT
 4

	)

10920 
	#LLWU_F1_WUF5_MASK
 0x20u

	)

10921 
	#LLWU_F1_WUF5_SHIFT
 5

	)

10922 
	#LLWU_F1_WUF6_MASK
 0x40u

	)

10923 
	#LLWU_F1_WUF6_SHIFT
 6

	)

10924 
	#LLWU_F1_WUF7_MASK
 0x80u

	)

10925 
	#LLWU_F1_WUF7_SHIFT
 7

	)

10927 
	#LLWU_F2_WUF8_MASK
 0x1u

	)

10928 
	#LLWU_F2_WUF8_SHIFT
 0

	)

10929 
	#LLWU_F2_WUF9_MASK
 0x2u

	)

10930 
	#LLWU_F2_WUF9_SHIFT
 1

	)

10931 
	#LLWU_F2_WUF10_MASK
 0x4u

	)

10932 
	#LLWU_F2_WUF10_SHIFT
 2

	)

10933 
	#LLWU_F2_WUF11_MASK
 0x8u

	)

10934 
	#LLWU_F2_WUF11_SHIFT
 3

	)

10935 
	#LLWU_F2_WUF12_MASK
 0x10u

	)

10936 
	#LLWU_F2_WUF12_SHIFT
 4

	)

10937 
	#LLWU_F2_WUF13_MASK
 0x20u

	)

10938 
	#LLWU_F2_WUF13_SHIFT
 5

	)

10939 
	#LLWU_F2_WUF14_MASK
 0x40u

	)

10940 
	#LLWU_F2_WUF14_SHIFT
 6

	)

10941 
	#LLWU_F2_WUF15_MASK
 0x80u

	)

10942 
	#LLWU_F2_WUF15_SHIFT
 7

	)

10944 
	#LLWU_F3_MWUF0_MASK
 0x1u

	)

10945 
	#LLWU_F3_MWUF0_SHIFT
 0

	)

10946 
	#LLWU_F3_MWUF1_MASK
 0x2u

	)

10947 
	#LLWU_F3_MWUF1_SHIFT
 1

	)

10948 
	#LLWU_F3_MWUF2_MASK
 0x4u

	)

10949 
	#LLWU_F3_MWUF2_SHIFT
 2

	)

10950 
	#LLWU_F3_MWUF3_MASK
 0x8u

	)

10951 
	#LLWU_F3_MWUF3_SHIFT
 3

	)

10952 
	#LLWU_F3_MWUF4_MASK
 0x10u

	)

10953 
	#LLWU_F3_MWUF4_SHIFT
 4

	)

10954 
	#LLWU_F3_MWUF5_MASK
 0x20u

	)

10955 
	#LLWU_F3_MWUF5_SHIFT
 5

	)

10956 
	#LLWU_F3_MWUF6_MASK
 0x40u

	)

10957 
	#LLWU_F3_MWUF6_SHIFT
 6

	)

10958 
	#LLWU_F3_MWUF7_MASK
 0x80u

	)

10959 
	#LLWU_F3_MWUF7_SHIFT
 7

	)

10961 
	#LLWU_FILT1_FILTSEL_MASK
 0xFu

	)

10962 
	#LLWU_FILT1_FILTSEL_SHIFT
 0

	)

10963 
	#LLWU_FILT1_FILTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT1_FILTSEL_SHIFT
))&
LLWU_FILT1_FILTSEL_MASK
)

	)

10964 
	#LLWU_FILT1_FILTE_MASK
 0x60u

	)

10965 
	#LLWU_FILT1_FILTE_SHIFT
 5

	)

10966 
	#LLWU_FILT1_FILTE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT1_FILTE_SHIFT
))&
LLWU_FILT1_FILTE_MASK
)

	)

10967 
	#LLWU_FILT1_FILTF_MASK
 0x80u

	)

10968 
	#LLWU_FILT1_FILTF_SHIFT
 7

	)

10970 
	#LLWU_FILT2_FILTSEL_MASK
 0xFu

	)

10971 
	#LLWU_FILT2_FILTSEL_SHIFT
 0

	)

10972 
	#LLWU_FILT2_FILTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT2_FILTSEL_SHIFT
))&
LLWU_FILT2_FILTSEL_MASK
)

	)

10973 
	#LLWU_FILT2_FILTE_MASK
 0x60u

	)

10974 
	#LLWU_FILT2_FILTE_SHIFT
 5

	)

10975 
	#LLWU_FILT2_FILTE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
LLWU_FILT2_FILTE_SHIFT
))&
LLWU_FILT2_FILTE_MASK
)

	)

10976 
	#LLWU_FILT2_FILTF_MASK
 0x80u

	)

10977 
	#LLWU_FILT2_FILTF_SHIFT
 7

	)

10979 
	#LLWU_RST_RSTFILT_MASK
 0x1u

	)

10980 
	#LLWU_RST_RSTFILT_SHIFT
 0

	)

10981 
	#LLWU_RST_LLRSTE_MASK
 0x2u

	)

10982 
	#LLWU_RST_LLRSTE_SHIFT
 1

	)

10991 
	#LLWU_BASE_PTR
 ((
LLWU_MemM­PŒ
)0x4007C000u)

	)

10993 
	#LLWU_BASE_PTRS
 { 
LLWU_BASE_PTR
 }

	)

11007 
	#LLWU_PE1
 
	`LLWU_PE1_REG
(
LLWU_BASE_PTR
)

	)

11008 
	#LLWU_PE2
 
	`LLWU_PE2_REG
(
LLWU_BASE_PTR
)

	)

11009 
	#LLWU_PE3
 
	`LLWU_PE3_REG
(
LLWU_BASE_PTR
)

	)

11010 
	#LLWU_PE4
 
	`LLWU_PE4_REG
(
LLWU_BASE_PTR
)

	)

11011 
	#LLWU_ME
 
	`LLWU_ME_REG
(
LLWU_BASE_PTR
)

	)

11012 
	#LLWU_F1
 
	`LLWU_F1_REG
(
LLWU_BASE_PTR
)

	)

11013 
	#LLWU_F2
 
	`LLWU_F2_REG
(
LLWU_BASE_PTR
)

	)

11014 
	#LLWU_F3
 
	`LLWU_F3_REG
(
LLWU_BASE_PTR
)

	)

11015 
	#LLWU_FILT1
 
	`LLWU_FILT1_REG
(
LLWU_BASE_PTR
)

	)

11016 
	#LLWU_FILT2
 
	`LLWU_FILT2_REG
(
LLWU_BASE_PTR
)

	)

11017 
	#LLWU_RST
 
	`LLWU_RST_REG
(
LLWU_BASE_PTR
)

	)

11039 
	sLMEM_MemM­
 {

11040 
ušt32_t
 
	mPCCCR
;

11041 
ušt32_t
 
	mPCCLCR
;

11042 
ušt32_t
 
	mPCCSAR
;

11043 
ušt32_t
 
	mPCCCVR
;

11044 
ušt8_t
 
	mRESERVED_0
[16];

11045 
ušt32_t
 
	mPCCRMR
;

11046 
ušt8_t
 
	mRESERVED_1
[2012];

11047 
ušt32_t
 
	mPSCCR
;

11048 
ušt32_t
 
	mPSCLCR
;

11049 
ušt32_t
 
	mPSCSAR
;

11050 
ušt32_t
 
	mPSCCVR
;

11051 
ušt8_t
 
	mRESERVED_2
[16];

11052 
ušt32_t
 
	mPSCRMR
;

11053 } vÞ©ž*
	tLMEM_MemM­PŒ
;

11066 
	#LMEM_PCCCR_REG
(
ba£
è((ba£)->
PCCCR
)

	)

11067 
	#LMEM_PCCLCR_REG
(
ba£
è((ba£)->
PCCLCR
)

	)

11068 
	#LMEM_PCCSAR_REG
(
ba£
è((ba£)->
PCCSAR
)

	)

11069 
	#LMEM_PCCCVR_REG
(
ba£
è((ba£)->
PCCCVR
)

	)

11070 
	#LMEM_PCCRMR_REG
(
ba£
è((ba£)->
PCCRMR
)

	)

11071 
	#LMEM_PSCCR_REG
(
ba£
è((ba£)->
PSCCR
)

	)

11072 
	#LMEM_PSCLCR_REG
(
ba£
è((ba£)->
PSCLCR
)

	)

11073 
	#LMEM_PSCSAR_REG
(
ba£
è((ba£)->
PSCSAR
)

	)

11074 
	#LMEM_PSCCVR_REG
(
ba£
è((ba£)->
PSCCVR
)

	)

11075 
	#LMEM_PSCRMR_REG
(
ba£
è((ba£)->
PSCRMR
)

	)

11092 
	#LMEM_PCCCR_ENCACHE_MASK
 0x1u

	)

11093 
	#LMEM_PCCCR_ENCACHE_SHIFT
 0

	)

11094 
	#LMEM_PCCCR_ENWRBUF_MASK
 0x2u

	)

11095 
	#LMEM_PCCCR_ENWRBUF_SHIFT
 1

	)

11096 
	#LMEM_PCCCR_INVW0_MASK
 0x1000000u

	)

11097 
	#LMEM_PCCCR_INVW0_SHIFT
 24

	)

11098 
	#LMEM_PCCCR_PUSHW0_MASK
 0x2000000u

	)

11099 
	#LMEM_PCCCR_PUSHW0_SHIFT
 25

	)

11100 
	#LMEM_PCCCR_INVW1_MASK
 0x4000000u

	)

11101 
	#LMEM_PCCCR_INVW1_SHIFT
 26

	)

11102 
	#LMEM_PCCCR_PUSHW1_MASK
 0x8000000u

	)

11103 
	#LMEM_PCCCR_PUSHW1_SHIFT
 27

	)

11104 
	#LMEM_PCCCR_GO_MASK
 0x80000000u

	)

11105 
	#LMEM_PCCCR_GO_SHIFT
 31

	)

11107 
	#LMEM_PCCLCR_LGO_MASK
 0x1u

	)

11108 
	#LMEM_PCCLCR_LGO_SHIFT
 0

	)

11109 
	#LMEM_PCCLCR_CACHEADDR_MASK
 0xFFCu

	)

11110 
	#LMEM_PCCLCR_CACHEADDR_SHIFT
 2

	)

11111 
	#LMEM_PCCLCR_CACHEADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCLCR_CACHEADDR_SHIFT
))&
LMEM_PCCLCR_CACHEADDR_MASK
)

	)

11112 
	#LMEM_PCCLCR_WSEL_MASK
 0x4000u

	)

11113 
	#LMEM_PCCLCR_WSEL_SHIFT
 14

	)

11114 
	#LMEM_PCCLCR_TDSEL_MASK
 0x10000u

	)

11115 
	#LMEM_PCCLCR_TDSEL_SHIFT
 16

	)

11116 
	#LMEM_PCCLCR_LCIVB_MASK
 0x100000u

	)

11117 
	#LMEM_PCCLCR_LCIVB_SHIFT
 20

	)

11118 
	#LMEM_PCCLCR_LCIMB_MASK
 0x200000u

	)

11119 
	#LMEM_PCCLCR_LCIMB_SHIFT
 21

	)

11120 
	#LMEM_PCCLCR_LCWAY_MASK
 0x400000u

	)

11121 
	#LMEM_PCCLCR_LCWAY_SHIFT
 22

	)

11122 
	#LMEM_PCCLCR_LCMD_MASK
 0x3000000u

	)

11123 
	#LMEM_PCCLCR_LCMD_SHIFT
 24

	)

11124 
	#LMEM_PCCLCR_LCMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCLCR_LCMD_SHIFT
))&
LMEM_PCCLCR_LCMD_MASK
)

	)

11125 
	#LMEM_PCCLCR_LADSEL_MASK
 0x4000000u

	)

11126 
	#LMEM_PCCLCR_LADSEL_SHIFT
 26

	)

11127 
	#LMEM_PCCLCR_LACC_MASK
 0x8000000u

	)

11128 
	#LMEM_PCCLCR_LACC_SHIFT
 27

	)

11130 
	#LMEM_PCCSAR_LGO_MASK
 0x1u

	)

11131 
	#LMEM_PCCSAR_LGO_SHIFT
 0

	)

11132 
	#LMEM_PCCSAR_PHYADDR_MASK
 0xFFFFFFFCu

	)

11133 
	#LMEM_PCCSAR_PHYADDR_SHIFT
 2

	)

11134 
	#LMEM_PCCSAR_PHYADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCSAR_PHYADDR_SHIFT
))&
LMEM_PCCSAR_PHYADDR_MASK
)

	)

11136 
	#LMEM_PCCCVR_DATA_MASK
 0xFFFFFFFFu

	)

11137 
	#LMEM_PCCCVR_DATA_SHIFT
 0

	)

11138 
	#LMEM_PCCCVR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCCVR_DATA_SHIFT
))&
LMEM_PCCCVR_DATA_MASK
)

	)

11140 
	#LMEM_PCCRMR_R15_MASK
 0x3u

	)

11141 
	#LMEM_PCCRMR_R15_SHIFT
 0

	)

11142 
	#LMEM_PCCRMR_R15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R15_SHIFT
))&
LMEM_PCCRMR_R15_MASK
)

	)

11143 
	#LMEM_PCCRMR_R14_MASK
 0xCu

	)

11144 
	#LMEM_PCCRMR_R14_SHIFT
 2

	)

11145 
	#LMEM_PCCRMR_R14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R14_SHIFT
))&
LMEM_PCCRMR_R14_MASK
)

	)

11146 
	#LMEM_PCCRMR_R13_MASK
 0x30u

	)

11147 
	#LMEM_PCCRMR_R13_SHIFT
 4

	)

11148 
	#LMEM_PCCRMR_R13
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R13_SHIFT
))&
LMEM_PCCRMR_R13_MASK
)

	)

11149 
	#LMEM_PCCRMR_R12_MASK
 0xC0u

	)

11150 
	#LMEM_PCCRMR_R12_SHIFT
 6

	)

11151 
	#LMEM_PCCRMR_R12
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R12_SHIFT
))&
LMEM_PCCRMR_R12_MASK
)

	)

11152 
	#LMEM_PCCRMR_R11_MASK
 0x300u

	)

11153 
	#LMEM_PCCRMR_R11_SHIFT
 8

	)

11154 
	#LMEM_PCCRMR_R11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R11_SHIFT
))&
LMEM_PCCRMR_R11_MASK
)

	)

11155 
	#LMEM_PCCRMR_R10_MASK
 0xC00u

	)

11156 
	#LMEM_PCCRMR_R10_SHIFT
 10

	)

11157 
	#LMEM_PCCRMR_R10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R10_SHIFT
))&
LMEM_PCCRMR_R10_MASK
)

	)

11158 
	#LMEM_PCCRMR_R9_MASK
 0x3000u

	)

11159 
	#LMEM_PCCRMR_R9_SHIFT
 12

	)

11160 
	#LMEM_PCCRMR_R9
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R9_SHIFT
))&
LMEM_PCCRMR_R9_MASK
)

	)

11161 
	#LMEM_PCCRMR_R8_MASK
 0xC000u

	)

11162 
	#LMEM_PCCRMR_R8_SHIFT
 14

	)

11163 
	#LMEM_PCCRMR_R8
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R8_SHIFT
))&
LMEM_PCCRMR_R8_MASK
)

	)

11164 
	#LMEM_PCCRMR_R7_MASK
 0x30000u

	)

11165 
	#LMEM_PCCRMR_R7_SHIFT
 16

	)

11166 
	#LMEM_PCCRMR_R7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R7_SHIFT
))&
LMEM_PCCRMR_R7_MASK
)

	)

11167 
	#LMEM_PCCRMR_R6_MASK
 0xC0000u

	)

11168 
	#LMEM_PCCRMR_R6_SHIFT
 18

	)

11169 
	#LMEM_PCCRMR_R6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R6_SHIFT
))&
LMEM_PCCRMR_R6_MASK
)

	)

11170 
	#LMEM_PCCRMR_R5_MASK
 0x300000u

	)

11171 
	#LMEM_PCCRMR_R5_SHIFT
 20

	)

11172 
	#LMEM_PCCRMR_R5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R5_SHIFT
))&
LMEM_PCCRMR_R5_MASK
)

	)

11173 
	#LMEM_PCCRMR_R4_MASK
 0xC00000u

	)

11174 
	#LMEM_PCCRMR_R4_SHIFT
 22

	)

11175 
	#LMEM_PCCRMR_R4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R4_SHIFT
))&
LMEM_PCCRMR_R4_MASK
)

	)

11176 
	#LMEM_PCCRMR_R3_MASK
 0x3000000u

	)

11177 
	#LMEM_PCCRMR_R3_SHIFT
 24

	)

11178 
	#LMEM_PCCRMR_R3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R3_SHIFT
))&
LMEM_PCCRMR_R3_MASK
)

	)

11179 
	#LMEM_PCCRMR_R2_MASK
 0xC000000u

	)

11180 
	#LMEM_PCCRMR_R2_SHIFT
 26

	)

11181 
	#LMEM_PCCRMR_R2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R2_SHIFT
))&
LMEM_PCCRMR_R2_MASK
)

	)

11182 
	#LMEM_PCCRMR_R1_MASK
 0x30000000u

	)

11183 
	#LMEM_PCCRMR_R1_SHIFT
 28

	)

11184 
	#LMEM_PCCRMR_R1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R1_SHIFT
))&
LMEM_PCCRMR_R1_MASK
)

	)

11185 
	#LMEM_PCCRMR_R0_MASK
 0xC0000000u

	)

11186 
	#LMEM_PCCRMR_R0_SHIFT
 30

	)

11187 
	#LMEM_PCCRMR_R0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PCCRMR_R0_SHIFT
))&
LMEM_PCCRMR_R0_MASK
)

	)

11189 
	#LMEM_PSCCR_ENCACHE_MASK
 0x1u

	)

11190 
	#LMEM_PSCCR_ENCACHE_SHIFT
 0

	)

11191 
	#LMEM_PSCCR_ENWRBUF_MASK
 0x2u

	)

11192 
	#LMEM_PSCCR_ENWRBUF_SHIFT
 1

	)

11193 
	#LMEM_PSCCR_INVW0_MASK
 0x1000000u

	)

11194 
	#LMEM_PSCCR_INVW0_SHIFT
 24

	)

11195 
	#LMEM_PSCCR_PUSHW0_MASK
 0x2000000u

	)

11196 
	#LMEM_PSCCR_PUSHW0_SHIFT
 25

	)

11197 
	#LMEM_PSCCR_INVW1_MASK
 0x4000000u

	)

11198 
	#LMEM_PSCCR_INVW1_SHIFT
 26

	)

11199 
	#LMEM_PSCCR_PUSHW1_MASK
 0x8000000u

	)

11200 
	#LMEM_PSCCR_PUSHW1_SHIFT
 27

	)

11201 
	#LMEM_PSCCR_GO_MASK
 0x80000000u

	)

11202 
	#LMEM_PSCCR_GO_SHIFT
 31

	)

11204 
	#LMEM_PSCLCR_LGO_MASK
 0x1u

	)

11205 
	#LMEM_PSCLCR_LGO_SHIFT
 0

	)

11206 
	#LMEM_PSCLCR_CACHEADDR_MASK
 0xFFCu

	)

11207 
	#LMEM_PSCLCR_CACHEADDR_SHIFT
 2

	)

11208 
	#LMEM_PSCLCR_CACHEADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCLCR_CACHEADDR_SHIFT
))&
LMEM_PSCLCR_CACHEADDR_MASK
)

	)

11209 
	#LMEM_PSCLCR_WSEL_MASK
 0x4000u

	)

11210 
	#LMEM_PSCLCR_WSEL_SHIFT
 14

	)

11211 
	#LMEM_PSCLCR_TDSEL_MASK
 0x10000u

	)

11212 
	#LMEM_PSCLCR_TDSEL_SHIFT
 16

	)

11213 
	#LMEM_PSCLCR_LCIVB_MASK
 0x100000u

	)

11214 
	#LMEM_PSCLCR_LCIVB_SHIFT
 20

	)

11215 
	#LMEM_PSCLCR_LCIMB_MASK
 0x200000u

	)

11216 
	#LMEM_PSCLCR_LCIMB_SHIFT
 21

	)

11217 
	#LMEM_PSCLCR_LCWAY_MASK
 0x400000u

	)

11218 
	#LMEM_PSCLCR_LCWAY_SHIFT
 22

	)

11219 
	#LMEM_PSCLCR_LCMD_MASK
 0x3000000u

	)

11220 
	#LMEM_PSCLCR_LCMD_SHIFT
 24

	)

11221 
	#LMEM_PSCLCR_LCMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCLCR_LCMD_SHIFT
))&
LMEM_PSCLCR_LCMD_MASK
)

	)

11222 
	#LMEM_PSCLCR_LADSEL_MASK
 0x4000000u

	)

11223 
	#LMEM_PSCLCR_LADSEL_SHIFT
 26

	)

11224 
	#LMEM_PSCLCR_LACC_MASK
 0x8000000u

	)

11225 
	#LMEM_PSCLCR_LACC_SHIFT
 27

	)

11227 
	#LMEM_PSCSAR_LGO_MASK
 0x1u

	)

11228 
	#LMEM_PSCSAR_LGO_SHIFT
 0

	)

11229 
	#LMEM_PSCSAR_PHYADDR_MASK
 0xFFFFFFFCu

	)

11230 
	#LMEM_PSCSAR_PHYADDR_SHIFT
 2

	)

11231 
	#LMEM_PSCSAR_PHYADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCSAR_PHYADDR_SHIFT
))&
LMEM_PSCSAR_PHYADDR_MASK
)

	)

11233 
	#LMEM_PSCCVR_DATA_MASK
 0xFFFFFFFFu

	)

11234 
	#LMEM_PSCCVR_DATA_SHIFT
 0

	)

11235 
	#LMEM_PSCCVR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCCVR_DATA_SHIFT
))&
LMEM_PSCCVR_DATA_MASK
)

	)

11237 
	#LMEM_PSCRMR_R15_MASK
 0x3u

	)

11238 
	#LMEM_PSCRMR_R15_SHIFT
 0

	)

11239 
	#LMEM_PSCRMR_R15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R15_SHIFT
))&
LMEM_PSCRMR_R15_MASK
)

	)

11240 
	#LMEM_PSCRMR_R14_MASK
 0xCu

	)

11241 
	#LMEM_PSCRMR_R14_SHIFT
 2

	)

11242 
	#LMEM_PSCRMR_R14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R14_SHIFT
))&
LMEM_PSCRMR_R14_MASK
)

	)

11243 
	#LMEM_PSCRMR_R13_MASK
 0x30u

	)

11244 
	#LMEM_PSCRMR_R13_SHIFT
 4

	)

11245 
	#LMEM_PSCRMR_R13
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R13_SHIFT
))&
LMEM_PSCRMR_R13_MASK
)

	)

11246 
	#LMEM_PSCRMR_R12_MASK
 0xC0u

	)

11247 
	#LMEM_PSCRMR_R12_SHIFT
 6

	)

11248 
	#LMEM_PSCRMR_R12
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R12_SHIFT
))&
LMEM_PSCRMR_R12_MASK
)

	)

11249 
	#LMEM_PSCRMR_R11_MASK
 0x300u

	)

11250 
	#LMEM_PSCRMR_R11_SHIFT
 8

	)

11251 
	#LMEM_PSCRMR_R11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R11_SHIFT
))&
LMEM_PSCRMR_R11_MASK
)

	)

11252 
	#LMEM_PSCRMR_R10_MASK
 0xC00u

	)

11253 
	#LMEM_PSCRMR_R10_SHIFT
 10

	)

11254 
	#LMEM_PSCRMR_R10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R10_SHIFT
))&
LMEM_PSCRMR_R10_MASK
)

	)

11255 
	#LMEM_PSCRMR_R9_MASK
 0x3000u

	)

11256 
	#LMEM_PSCRMR_R9_SHIFT
 12

	)

11257 
	#LMEM_PSCRMR_R9
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R9_SHIFT
))&
LMEM_PSCRMR_R9_MASK
)

	)

11258 
	#LMEM_PSCRMR_R8_MASK
 0xC000u

	)

11259 
	#LMEM_PSCRMR_R8_SHIFT
 14

	)

11260 
	#LMEM_PSCRMR_R8
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R8_SHIFT
))&
LMEM_PSCRMR_R8_MASK
)

	)

11261 
	#LMEM_PSCRMR_R7_MASK
 0x30000u

	)

11262 
	#LMEM_PSCRMR_R7_SHIFT
 16

	)

11263 
	#LMEM_PSCRMR_R7
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R7_SHIFT
))&
LMEM_PSCRMR_R7_MASK
)

	)

11264 
	#LMEM_PSCRMR_R6_MASK
 0xC0000u

	)

11265 
	#LMEM_PSCRMR_R6_SHIFT
 18

	)

11266 
	#LMEM_PSCRMR_R6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R6_SHIFT
))&
LMEM_PSCRMR_R6_MASK
)

	)

11267 
	#LMEM_PSCRMR_R5_MASK
 0x300000u

	)

11268 
	#LMEM_PSCRMR_R5_SHIFT
 20

	)

11269 
	#LMEM_PSCRMR_R5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R5_SHIFT
))&
LMEM_PSCRMR_R5_MASK
)

	)

11270 
	#LMEM_PSCRMR_R4_MASK
 0xC00000u

	)

11271 
	#LMEM_PSCRMR_R4_SHIFT
 22

	)

11272 
	#LMEM_PSCRMR_R4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R4_SHIFT
))&
LMEM_PSCRMR_R4_MASK
)

	)

11273 
	#LMEM_PSCRMR_R3_MASK
 0x3000000u

	)

11274 
	#LMEM_PSCRMR_R3_SHIFT
 24

	)

11275 
	#LMEM_PSCRMR_R3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R3_SHIFT
))&
LMEM_PSCRMR_R3_MASK
)

	)

11276 
	#LMEM_PSCRMR_R2_MASK
 0xC000000u

	)

11277 
	#LMEM_PSCRMR_R2_SHIFT
 26

	)

11278 
	#LMEM_PSCRMR_R2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R2_SHIFT
))&
LMEM_PSCRMR_R2_MASK
)

	)

11279 
	#LMEM_PSCRMR_R1_MASK
 0x30000000u

	)

11280 
	#LMEM_PSCRMR_R1_SHIFT
 28

	)

11281 
	#LMEM_PSCRMR_R1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R1_SHIFT
))&
LMEM_PSCRMR_R1_MASK
)

	)

11282 
	#LMEM_PSCRMR_R0_MASK
 0xC0000000u

	)

11283 
	#LMEM_PSCRMR_R0_SHIFT
 30

	)

11284 
	#LMEM_PSCRMR_R0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LMEM_PSCRMR_R0_SHIFT
))&
LMEM_PSCRMR_R0_MASK
)

	)

11293 
	#LMEM_BASE_PTR
 ((
LMEM_MemM­PŒ
)0xE0082000u)

	)

11295 
	#LMEM_BASE_PTRS
 { 
LMEM_BASE_PTR
 }

	)

11309 
	#LMEM_PCCCR
 
	`LMEM_PCCCR_REG
(
LMEM_BASE_PTR
)

	)

11310 
	#LMEM_PCCLCR
 
	`LMEM_PCCLCR_REG
(
LMEM_BASE_PTR
)

	)

11311 
	#LMEM_PCCSAR
 
	`LMEM_PCCSAR_REG
(
LMEM_BASE_PTR
)

	)

11312 
	#LMEM_PCCCVR
 
	`LMEM_PCCCVR_REG
(
LMEM_BASE_PTR
)

	)

11313 
	#LMEM_PCCRMR
 
	`LMEM_PCCRMR_REG
(
LMEM_BASE_PTR
)

	)

11314 
	#LMEM_PSCCR
 
	`LMEM_PSCCR_REG
(
LMEM_BASE_PTR
)

	)

11315 
	#LMEM_PSCLCR
 
	`LMEM_PSCLCR_REG
(
LMEM_BASE_PTR
)

	)

11316 
	#LMEM_PSCSAR
 
	`LMEM_PSCSAR_REG
(
LMEM_BASE_PTR
)

	)

11317 
	#LMEM_PSCCVR
 
	`LMEM_PSCCVR_REG
(
LMEM_BASE_PTR
)

	)

11318 
	#LMEM_PSCRMR
 
	`LMEM_PSCRMR_REG
(
LMEM_BASE_PTR
)

	)

11340 
	sLPTMR_MemM­
 {

11341 
ušt32_t
 
	mCSR
;

11342 
ušt32_t
 
	mPSR
;

11343 
ušt32_t
 
	mCMR
;

11344 
ušt32_t
 
	mCNR
;

11345 } vÞ©ž*
	tLPTMR_MemM­PŒ
;

11358 
	#LPTMR_CSR_REG
(
ba£
è((ba£)->
CSR
)

	)

11359 
	#LPTMR_PSR_REG
(
ba£
è((ba£)->
PSR
)

	)

11360 
	#LPTMR_CMR_REG
(
ba£
è((ba£)->
CMR
)

	)

11361 
	#LPTMR_CNR_REG
(
ba£
è((ba£)->
CNR
)

	)

11378 
	#LPTMR_CSR_TEN_MASK
 0x1u

	)

11379 
	#LPTMR_CSR_TEN_SHIFT
 0

	)

11380 
	#LPTMR_CSR_TMS_MASK
 0x2u

	)

11381 
	#LPTMR_CSR_TMS_SHIFT
 1

	)

11382 
	#LPTMR_CSR_TFC_MASK
 0x4u

	)

11383 
	#LPTMR_CSR_TFC_SHIFT
 2

	)

11384 
	#LPTMR_CSR_TPP_MASK
 0x8u

	)

11385 
	#LPTMR_CSR_TPP_SHIFT
 3

	)

11386 
	#LPTMR_CSR_TPS_MASK
 0x30u

	)

11387 
	#LPTMR_CSR_TPS_SHIFT
 4

	)

11388 
	#LPTMR_CSR_TPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CSR_TPS_SHIFT
))&
LPTMR_CSR_TPS_MASK
)

	)

11389 
	#LPTMR_CSR_TIE_MASK
 0x40u

	)

11390 
	#LPTMR_CSR_TIE_SHIFT
 6

	)

11391 
	#LPTMR_CSR_TCF_MASK
 0x80u

	)

11392 
	#LPTMR_CSR_TCF_SHIFT
 7

	)

11394 
	#LPTMR_PSR_PCS_MASK
 0x3u

	)

11395 
	#LPTMR_PSR_PCS_SHIFT
 0

	)

11396 
	#LPTMR_PSR_PCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_PSR_PCS_SHIFT
))&
LPTMR_PSR_PCS_MASK
)

	)

11397 
	#LPTMR_PSR_PBYP_MASK
 0x4u

	)

11398 
	#LPTMR_PSR_PBYP_SHIFT
 2

	)

11399 
	#LPTMR_PSR_PRESCALE_MASK
 0x78u

	)

11400 
	#LPTMR_PSR_PRESCALE_SHIFT
 3

	)

11401 
	#LPTMR_PSR_PRESCALE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_PSR_PRESCALE_SHIFT
))&
LPTMR_PSR_PRESCALE_MASK
)

	)

11403 
	#LPTMR_CMR_COMPARE_MASK
 0xFFFFu

	)

11404 
	#LPTMR_CMR_COMPARE_SHIFT
 0

	)

11405 
	#LPTMR_CMR_COMPARE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CMR_COMPARE_SHIFT
))&
LPTMR_CMR_COMPARE_MASK
)

	)

11407 
	#LPTMR_CNR_COUNTER_MASK
 0xFFFFu

	)

11408 
	#LPTMR_CNR_COUNTER_SHIFT
 0

	)

11409 
	#LPTMR_CNR_COUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
LPTMR_CNR_COUNTER_SHIFT
))&
LPTMR_CNR_COUNTER_MASK
)

	)

11418 
	#LPTMR0_BASE_PTR
 ((
LPTMR_MemM­PŒ
)0x40040000u)

	)

11420 
	#LPTMR_BASE_PTRS
 { 
LPTMR0_BASE_PTR
 }

	)

11434 
	#LPTMR0_CSR
 
	`LPTMR_CSR_REG
(
LPTMR0_BASE_PTR
)

	)

11435 
	#LPTMR0_PSR
 
	`LPTMR_PSR_REG
(
LPTMR0_BASE_PTR
)

	)

11436 
	#LPTMR0_CMR
 
	`LPTMR_CMR_REG
(
LPTMR0_BASE_PTR
)

	)

11437 
	#LPTMR0_CNR
 
	`LPTMR_CNR_REG
(
LPTMR0_BASE_PTR
)

	)

11459 
	sMCG_MemM­
 {

11460 
ušt8_t
 
	mC1
;

11461 
ušt8_t
 
	mC2
;

11462 
ušt8_t
 
	mC3
;

11463 
ušt8_t
 
	mC4
;

11464 
ušt8_t
 
	mC5
;

11465 
ušt8_t
 
	mC6
;

11466 
ušt8_t
 
	mS
;

11467 
ušt8_t
 
	mRESERVED_0
[1];

11468 
ušt8_t
 
	mSC
;

11469 
ušt8_t
 
	mRESERVED_1
[1];

11470 
ušt8_t
 
	mATCVH
;

11471 
ušt8_t
 
	mATCVL
;

11472 
ušt8_t
 
	mC7
;

11473 
ušt8_t
 
	mC8
;

11474 
ušt8_t
 
	mRESERVED_2
[1];

11475 
ušt8_t
 
	mC10
;

11476 
ušt8_t
 
	mC11
;

11477 
ušt8_t
 
	mC12
;

11478 
ušt8_t
 
	mS2
;

11479 } vÞ©ž*
	tMCG_MemM­PŒ
;

11492 
	#MCG_C1_REG
(
ba£
è((ba£)->
C1
)

	)

11493 
	#MCG_C2_REG
(
ba£
è((ba£)->
C2
)

	)

11494 
	#MCG_C3_REG
(
ba£
è((ba£)->
C3
)

	)

11495 
	#MCG_C4_REG
(
ba£
è((ba£)->
C4
)

	)

11496 
	#MCG_C5_REG
(
ba£
è((ba£)->
C5
)

	)

11497 
	#MCG_C6_REG
(
ba£
è((ba£)->
C6
)

	)

11498 
	#MCG_S_REG
(
ba£
è((ba£)->
S
)

	)

11499 
	#MCG_SC_REG
(
ba£
è((ba£)->
SC
)

	)

11500 
	#MCG_ATCVH_REG
(
ba£
è((ba£)->
ATCVH
)

	)

11501 
	#MCG_ATCVL_REG
(
ba£
è((ba£)->
ATCVL
)

	)

11502 
	#MCG_C7_REG
(
ba£
è((ba£)->
C7
)

	)

11503 
	#MCG_C8_REG
(
ba£
è((ba£)->
C8
)

	)

11504 
	#MCG_C10_REG
(
ba£
è((ba£)->
C10
)

	)

11505 
	#MCG_C11_REG
(
ba£
è((ba£)->
C11
)

	)

11506 
	#MCG_C12_REG
(
ba£
è((ba£)->
C12
)

	)

11507 
	#MCG_S2_REG
(
ba£
è((ba£)->
S2
)

	)

11524 
	#MCG_C1_IREFSTEN_MASK
 0x1u

	)

11525 
	#MCG_C1_IREFSTEN_SHIFT
 0

	)

11526 
	#MCG_C1_IRCLKEN_MASK
 0x2u

	)

11527 
	#MCG_C1_IRCLKEN_SHIFT
 1

	)

11528 
	#MCG_C1_IREFS_MASK
 0x4u

	)

11529 
	#MCG_C1_IREFS_SHIFT
 2

	)

11530 
	#MCG_C1_FRDIV_MASK
 0x38u

	)

11531 
	#MCG_C1_FRDIV_SHIFT
 3

	)

11532 
	#MCG_C1_FRDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C1_FRDIV_SHIFT
))&
MCG_C1_FRDIV_MASK
)

	)

11533 
	#MCG_C1_CLKS_MASK
 0xC0u

	)

11534 
	#MCG_C1_CLKS_SHIFT
 6

	)

11535 
	#MCG_C1_CLKS
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C1_CLKS_SHIFT
))&
MCG_C1_CLKS_MASK
)

	)

11537 
	#MCG_C2_IRCS_MASK
 0x1u

	)

11538 
	#MCG_C2_IRCS_SHIFT
 0

	)

11539 
	#MCG_C2_LP_MASK
 0x2u

	)

11540 
	#MCG_C2_LP_SHIFT
 1

	)

11541 
	#MCG_C2_EREFS0_MASK
 0x4u

	)

11542 
	#MCG_C2_EREFS0_SHIFT
 2

	)

11543 
	#MCG_C2_HGO0_MASK
 0x8u

	)

11544 
	#MCG_C2_HGO0_SHIFT
 3

	)

11545 
	#MCG_C2_RANGE0_MASK
 0x30u

	)

11546 
	#MCG_C2_RANGE0_SHIFT
 4

	)

11547 
	#MCG_C2_RANGE0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C2_RANGE0_SHIFT
))&
MCG_C2_RANGE0_MASK
)

	)

11548 
	#MCG_C2_LOCRE0_MASK
 0x80u

	)

11549 
	#MCG_C2_LOCRE0_SHIFT
 7

	)

11551 
	#MCG_C3_SCTRIM_MASK
 0xFFu

	)

11552 
	#MCG_C3_SCTRIM_SHIFT
 0

	)

11553 
	#MCG_C3_SCTRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C3_SCTRIM_SHIFT
))&
MCG_C3_SCTRIM_MASK
)

	)

11555 
	#MCG_C4_SCFTRIM_MASK
 0x1u

	)

11556 
	#MCG_C4_SCFTRIM_SHIFT
 0

	)

11557 
	#MCG_C4_FCTRIM_MASK
 0x1Eu

	)

11558 
	#MCG_C4_FCTRIM_SHIFT
 1

	)

11559 
	#MCG_C4_FCTRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C4_FCTRIM_SHIFT
))&
MCG_C4_FCTRIM_MASK
)

	)

11560 
	#MCG_C4_DRST_DRS_MASK
 0x60u

	)

11561 
	#MCG_C4_DRST_DRS_SHIFT
 5

	)

11562 
	#MCG_C4_DRST_DRS
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C4_DRST_DRS_SHIFT
))&
MCG_C4_DRST_DRS_MASK
)

	)

11563 
	#MCG_C4_DMX32_MASK
 0x80u

	)

11564 
	#MCG_C4_DMX32_SHIFT
 7

	)

11566 
	#MCG_C5_PRDIV0_MASK
 0x7u

	)

11567 
	#MCG_C5_PRDIV0_SHIFT
 0

	)

11568 
	#MCG_C5_PRDIV0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C5_PRDIV0_SHIFT
))&
MCG_C5_PRDIV0_MASK
)

	)

11569 
	#MCG_C5_PLLSTEN0_MASK
 0x20u

	)

11570 
	#MCG_C5_PLLSTEN0_SHIFT
 5

	)

11571 
	#MCG_C5_PLLCLKEN0_MASK
 0x40u

	)

11572 
	#MCG_C5_PLLCLKEN0_SHIFT
 6

	)

11573 
	#MCG_C5_PLLREFSEL0_MASK
 0x80u

	)

11574 
	#MCG_C5_PLLREFSEL0_SHIFT
 7

	)

11576 
	#MCG_C6_VDIV0_MASK
 0x1Fu

	)

11577 
	#MCG_C6_VDIV0_SHIFT
 0

	)

11578 
	#MCG_C6_VDIV0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C6_VDIV0_SHIFT
))&
MCG_C6_VDIV0_MASK
)

	)

11579 
	#MCG_C6_CME0_MASK
 0x20u

	)

11580 
	#MCG_C6_CME0_SHIFT
 5

	)

11581 
	#MCG_C6_PLLS_MASK
 0x40u

	)

11582 
	#MCG_C6_PLLS_SHIFT
 6

	)

11583 
	#MCG_C6_LOLIE0_MASK
 0x80u

	)

11584 
	#MCG_C6_LOLIE0_SHIFT
 7

	)

11586 
	#MCG_S_IRCST_MASK
 0x1u

	)

11587 
	#MCG_S_IRCST_SHIFT
 0

	)

11588 
	#MCG_S_OSCINIT0_MASK
 0x2u

	)

11589 
	#MCG_S_OSCINIT0_SHIFT
 1

	)

11590 
	#MCG_S_CLKST_MASK
 0xCu

	)

11591 
	#MCG_S_CLKST_SHIFT
 2

	)

11592 
	#MCG_S_CLKST
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_S_CLKST_SHIFT
))&
MCG_S_CLKST_MASK
)

	)

11593 
	#MCG_S_IREFST_MASK
 0x10u

	)

11594 
	#MCG_S_IREFST_SHIFT
 4

	)

11595 
	#MCG_S_PLLST_MASK
 0x20u

	)

11596 
	#MCG_S_PLLST_SHIFT
 5

	)

11597 
	#MCG_S_LOCK0_MASK
 0x40u

	)

11598 
	#MCG_S_LOCK0_SHIFT
 6

	)

11599 
	#MCG_S_LOLS0_MASK
 0x80u

	)

11600 
	#MCG_S_LOLS0_SHIFT
 7

	)

11602 
	#MCG_SC_LOCS0_MASK
 0x1u

	)

11603 
	#MCG_SC_LOCS0_SHIFT
 0

	)

11604 
	#MCG_SC_FCRDIV_MASK
 0xEu

	)

11605 
	#MCG_SC_FCRDIV_SHIFT
 1

	)

11606 
	#MCG_SC_FCRDIV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_SC_FCRDIV_SHIFT
))&
MCG_SC_FCRDIV_MASK
)

	)

11607 
	#MCG_SC_FLTPRSRV_MASK
 0x10u

	)

11608 
	#MCG_SC_FLTPRSRV_SHIFT
 4

	)

11609 
	#MCG_SC_ATMF_MASK
 0x20u

	)

11610 
	#MCG_SC_ATMF_SHIFT
 5

	)

11611 
	#MCG_SC_ATMS_MASK
 0x40u

	)

11612 
	#MCG_SC_ATMS_SHIFT
 6

	)

11613 
	#MCG_SC_ATME_MASK
 0x80u

	)

11614 
	#MCG_SC_ATME_SHIFT
 7

	)

11616 
	#MCG_ATCVH_ATCVH_MASK
 0xFFu

	)

11617 
	#MCG_ATCVH_ATCVH_SHIFT
 0

	)

11618 
	#MCG_ATCVH_ATCVH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_ATCVH_ATCVH_SHIFT
))&
MCG_ATCVH_ATCVH_MASK
)

	)

11620 
	#MCG_ATCVL_ATCVL_MASK
 0xFFu

	)

11621 
	#MCG_ATCVL_ATCVL_SHIFT
 0

	)

11622 
	#MCG_ATCVL_ATCVL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_ATCVL_ATCVL_SHIFT
))&
MCG_ATCVL_ATCVL_MASK
)

	)

11624 
	#MCG_C7_OSCSEL_MASK
 0x1u

	)

11625 
	#MCG_C7_OSCSEL_SHIFT
 0

	)

11627 
	#MCG_C8_LOCS1_MASK
 0x1u

	)

11628 
	#MCG_C8_LOCS1_SHIFT
 0

	)

11629 
	#MCG_C8_CME1_MASK
 0x20u

	)

11630 
	#MCG_C8_CME1_SHIFT
 5

	)

11631 
	#MCG_C8_LOCRE1_MASK
 0x80u

	)

11632 
	#MCG_C8_LOCRE1_SHIFT
 7

	)

11634 
	#MCG_C10_EREFS1_MASK
 0x4u

	)

11635 
	#MCG_C10_EREFS1_SHIFT
 2

	)

11636 
	#MCG_C10_HGO1_MASK
 0x8u

	)

11637 
	#MCG_C10_HGO1_SHIFT
 3

	)

11638 
	#MCG_C10_RANGE1_MASK
 0x30u

	)

11639 
	#MCG_C10_RANGE1_SHIFT
 4

	)

11640 
	#MCG_C10_RANGE1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C10_RANGE1_SHIFT
))&
MCG_C10_RANGE1_MASK
)

	)

11641 
	#MCG_C10_LOCRE2_MASK
 0x80u

	)

11642 
	#MCG_C10_LOCRE2_SHIFT
 7

	)

11644 
	#MCG_C11_PRDIV1_MASK
 0x7u

	)

11645 
	#MCG_C11_PRDIV1_SHIFT
 0

	)

11646 
	#MCG_C11_PRDIV1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C11_PRDIV1_SHIFT
))&
MCG_C11_PRDIV1_MASK
)

	)

11647 
	#MCG_C11_PLLCS_MASK
 0x10u

	)

11648 
	#MCG_C11_PLLCS_SHIFT
 4

	)

11649 
	#MCG_C11_PLLSTEN1_MASK
 0x20u

	)

11650 
	#MCG_C11_PLLSTEN1_SHIFT
 5

	)

11651 
	#MCG_C11_PLLCLKEN1_MASK
 0x40u

	)

11652 
	#MCG_C11_PLLCLKEN1_SHIFT
 6

	)

11653 
	#MCG_C11_PLLREFSEL1_MASK
 0x80u

	)

11654 
	#MCG_C11_PLLREFSEL1_SHIFT
 7

	)

11656 
	#MCG_C12_VDIV1_MASK
 0x1Fu

	)

11657 
	#MCG_C12_VDIV1_SHIFT
 0

	)

11658 
	#MCG_C12_VDIV1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
MCG_C12_VDIV1_SHIFT
))&
MCG_C12_VDIV1_MASK
)

	)

11659 
	#MCG_C12_CME2_MASK
 0x20u

	)

11660 
	#MCG_C12_CME2_SHIFT
 5

	)

11661 
	#MCG_C12_LOLIE1_MASK
 0x80u

	)

11662 
	#MCG_C12_LOLIE1_SHIFT
 7

	)

11664 
	#MCG_S2_LOCS2_MASK
 0x1u

	)

11665 
	#MCG_S2_LOCS2_SHIFT
 0

	)

11666 
	#MCG_S2_OSCINIT1_MASK
 0x2u

	)

11667 
	#MCG_S2_OSCINIT1_SHIFT
 1

	)

11668 
	#MCG_S2_PLLCST_MASK
 0x10u

	)

11669 
	#MCG_S2_PLLCST_SHIFT
 4

	)

11670 
	#MCG_S2_LOCK1_MASK
 0x40u

	)

11671 
	#MCG_S2_LOCK1_SHIFT
 6

	)

11672 
	#MCG_S2_LOLS1_MASK
 0x80u

	)

11673 
	#MCG_S2_LOLS1_SHIFT
 7

	)

11682 
	#MCG_BASE_PTR
 ((
MCG_MemM­PŒ
)0x40064000u)

	)

11684 
	#MCG_BASE_PTRS
 { 
MCG_BASE_PTR
 }

	)

11698 
	#MCG_C1
 
	`MCG_C1_REG
(
MCG_BASE_PTR
)

	)

11699 
	#MCG_C2
 
	`MCG_C2_REG
(
MCG_BASE_PTR
)

	)

11700 
	#MCG_C3
 
	`MCG_C3_REG
(
MCG_BASE_PTR
)

	)

11701 
	#MCG_C4
 
	`MCG_C4_REG
(
MCG_BASE_PTR
)

	)

11702 
	#MCG_C5
 
	`MCG_C5_REG
(
MCG_BASE_PTR
)

	)

11703 
	#MCG_C6
 
	`MCG_C6_REG
(
MCG_BASE_PTR
)

	)

11704 
	#MCG_S
 
	`MCG_S_REG
(
MCG_BASE_PTR
)

	)

11705 
	#MCG_SC
 
	`MCG_SC_REG
(
MCG_BASE_PTR
)

	)

11706 
	#MCG_ATCVH
 
	`MCG_ATCVH_REG
(
MCG_BASE_PTR
)

	)

11707 
	#MCG_ATCVL
 
	`MCG_ATCVL_REG
(
MCG_BASE_PTR
)

	)

11708 
	#MCG_C7
 
	`MCG_C7_REG
(
MCG_BASE_PTR
)

	)

11709 
	#MCG_C8
 
	`MCG_C8_REG
(
MCG_BASE_PTR
)

	)

11710 
	#MCG_C10
 
	`MCG_C10_REG
(
MCG_BASE_PTR
)

	)

11711 
	#MCG_C11
 
	`MCG_C11_REG
(
MCG_BASE_PTR
)

	)

11712 
	#MCG_C12
 
	`MCG_C12_REG
(
MCG_BASE_PTR
)

	)

11713 
	#MCG_S2
 
	`MCG_S2_REG
(
MCG_BASE_PTR
)

	)

11735 
	sMCM_MemM­
 {

11736 
ušt8_t
 
	mRESERVED_0
[8];

11737 
ušt16_t
 
	mPLASC
;

11738 
ušt16_t
 
	mPLAMC
;

11739 
ušt32_t
 
	mCR
;

11740 
ušt32_t
 
	mISR
;

11741 
ušt32_t
 
	mETBCC
;

11742 
ušt32_t
 
	mETBRL
;

11743 
ušt32_t
 
	mETBCNT
;

11744 
ušt32_t
 
	mFADR
;

11745 
ušt32_t
 
	mFATR
;

11746 
ušt32_t
 
	mFDR
;

11747 
ušt8_t
 
	mRESERVED_1
[4];

11748 
ušt32_t
 
	mPID
;

11749 } vÞ©ž*
	tMCM_MemM­PŒ
;

11762 
	#MCM_PLASC_REG
(
ba£
è((ba£)->
PLASC
)

	)

11763 
	#MCM_PLAMC_REG
(
ba£
è((ba£)->
PLAMC
)

	)

11764 
	#MCM_CR_REG
(
ba£
è((ba£)->
CR
)

	)

11765 
	#MCM_ISR_REG
(
ba£
è((ba£)->
ISR
)

	)

11766 
	#MCM_ETBCC_REG
(
ba£
è((ba£)->
ETBCC
)

	)

11767 
	#MCM_ETBRL_REG
(
ba£
è((ba£)->
ETBRL
)

	)

11768 
	#MCM_ETBCNT_REG
(
ba£
è((ba£)->
ETBCNT
)

	)

11769 
	#MCM_FADR_REG
(
ba£
è((ba£)->
FADR
)

	)

11770 
	#MCM_FATR_REG
(
ba£
è((ba£)->
FATR
)

	)

11771 
	#MCM_FDR_REG
(
ba£
è((ba£)->
FDR
)

	)

11772 
	#MCM_PID_REG
(
ba£
è((ba£)->
PID
)

	)

11789 
	#MCM_PLASC_ASC_MASK
 0xFFu

	)

11790 
	#MCM_PLASC_ASC_SHIFT
 0

	)

11791 
	#MCM_PLASC_ASC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
MCM_PLASC_ASC_SHIFT
))&
MCM_PLASC_ASC_MASK
)

	)

11793 
	#MCM_PLAMC_AMC_MASK
 0xFFu

	)

11794 
	#MCM_PLAMC_AMC_SHIFT
 0

	)

11795 
	#MCM_PLAMC_AMC
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
MCM_PLAMC_AMC_SHIFT
))&
MCM_PLAMC_AMC_MASK
)

	)

11797 
	#MCM_CR_DDRSIZE_MASK
 0x300000u

	)

11798 
	#MCM_CR_DDRSIZE_SHIFT
 20

	)

11799 
	#MCM_CR_DDRSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_DDRSIZE_SHIFT
))&
MCM_CR_DDRSIZE_MASK
)

	)

11800 
	#MCM_CR_SRAMUAP_MASK
 0x3000000u

	)

11801 
	#MCM_CR_SRAMUAP_SHIFT
 24

	)

11802 
	#MCM_CR_SRAMUAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_SRAMUAP_SHIFT
))&
MCM_CR_SRAMUAP_MASK
)

	)

11803 
	#MCM_CR_SRAMUWP_MASK
 0x4000000u

	)

11804 
	#MCM_CR_SRAMUWP_SHIFT
 26

	)

11805 
	#MCM_CR_SRAMLAP_MASK
 0x30000000u

	)

11806 
	#MCM_CR_SRAMLAP_SHIFT
 28

	)

11807 
	#MCM_CR_SRAMLAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_CR_SRAMLAP_SHIFT
))&
MCM_CR_SRAMLAP_MASK
)

	)

11808 
	#MCM_CR_SRAMLWP_MASK
 0x40000000u

	)

11809 
	#MCM_CR_SRAMLWP_SHIFT
 30

	)

11811 
	#MCM_ISR_IRQ_MASK
 0x2u

	)

11812 
	#MCM_ISR_IRQ_SHIFT
 1

	)

11813 
	#MCM_ISR_NMI_MASK
 0x4u

	)

11814 
	#MCM_ISR_NMI_SHIFT
 2

	)

11815 
	#MCM_ISR_DHREQ_MASK
 0x8u

	)

11816 
	#MCM_ISR_DHREQ_SHIFT
 3

	)

11817 
	#MCM_ISR_CWBER_MASK
 0x10u

	)

11818 
	#MCM_ISR_CWBER_SHIFT
 4

	)

11819 
	#MCM_ISR_FIOC_MASK
 0x100u

	)

11820 
	#MCM_ISR_FIOC_SHIFT
 8

	)

11821 
	#MCM_ISR_FDZC_MASK
 0x200u

	)

11822 
	#MCM_ISR_FDZC_SHIFT
 9

	)

11823 
	#MCM_ISR_FOFC_MASK
 0x400u

	)

11824 
	#MCM_ISR_FOFC_SHIFT
 10

	)

11825 
	#MCM_ISR_FUFC_MASK
 0x800u

	)

11826 
	#MCM_ISR_FUFC_SHIFT
 11

	)

11827 
	#MCM_ISR_FIXC_MASK
 0x1000u

	)

11828 
	#MCM_ISR_FIXC_SHIFT
 12

	)

11829 
	#MCM_ISR_FIDC_MASK
 0x8000u

	)

11830 
	#MCM_ISR_FIDC_SHIFT
 15

	)

11831 
	#MCM_ISR_CWBEE_MASK
 0x100000u

	)

11832 
	#MCM_ISR_CWBEE_SHIFT
 20

	)

11833 
	#MCM_ISR_FIOCE_MASK
 0x1000000u

	)

11834 
	#MCM_ISR_FIOCE_SHIFT
 24

	)

11835 
	#MCM_ISR_FDZCE_MASK
 0x2000000u

	)

11836 
	#MCM_ISR_FDZCE_SHIFT
 25

	)

11837 
	#MCM_ISR_FOFCE_MASK
 0x4000000u

	)

11838 
	#MCM_ISR_FOFCE_SHIFT
 26

	)

11839 
	#MCM_ISR_FUFCE_MASK
 0x8000000u

	)

11840 
	#MCM_ISR_FUFCE_SHIFT
 27

	)

11841 
	#MCM_ISR_FIXCE_MASK
 0x10000000u

	)

11842 
	#MCM_ISR_FIXCE_SHIFT
 28

	)

11843 
	#MCM_ISR_FIDCE_MASK
 0x80000000u

	)

11844 
	#MCM_ISR_FIDCE_SHIFT
 31

	)

11846 
	#MCM_ETBCC_CNTEN_MASK
 0x1u

	)

11847 
	#MCM_ETBCC_CNTEN_SHIFT
 0

	)

11848 
	#MCM_ETBCC_RSPT_MASK
 0x6u

	)

11849 
	#MCM_ETBCC_RSPT_SHIFT
 1

	)

11850 
	#MCM_ETBCC_RSPT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBCC_RSPT_SHIFT
))&
MCM_ETBCC_RSPT_MASK
)

	)

11851 
	#MCM_ETBCC_RLRQ_MASK
 0x8u

	)

11852 
	#MCM_ETBCC_RLRQ_SHIFT
 3

	)

11853 
	#MCM_ETBCC_ETDIS_MASK
 0x10u

	)

11854 
	#MCM_ETBCC_ETDIS_SHIFT
 4

	)

11855 
	#MCM_ETBCC_ITDIS_MASK
 0x20u

	)

11856 
	#MCM_ETBCC_ITDIS_SHIFT
 5

	)

11858 
	#MCM_ETBRL_RELOAD_MASK
 0x7FFu

	)

11859 
	#MCM_ETBRL_RELOAD_SHIFT
 0

	)

11860 
	#MCM_ETBRL_RELOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBRL_RELOAD_SHIFT
))&
MCM_ETBRL_RELOAD_MASK
)

	)

11862 
	#MCM_ETBCNT_COUNTER_MASK
 0x7FFu

	)

11863 
	#MCM_ETBCNT_COUNTER_SHIFT
 0

	)

11864 
	#MCM_ETBCNT_COUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_ETBCNT_COUNTER_SHIFT
))&
MCM_ETBCNT_COUNTER_MASK
)

	)

11866 
	#MCM_FADR_ADDRESS_MASK
 0xFFFFFFFFu

	)

11867 
	#MCM_FADR_ADDRESS_SHIFT
 0

	)

11868 
	#MCM_FADR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FADR_ADDRESS_SHIFT
))&
MCM_FADR_ADDRESS_MASK
)

	)

11870 
	#MCM_FATR_BEDA_MASK
 0x1u

	)

11871 
	#MCM_FATR_BEDA_SHIFT
 0

	)

11872 
	#MCM_FATR_BEMD_MASK
 0x2u

	)

11873 
	#MCM_FATR_BEMD_SHIFT
 1

	)

11874 
	#MCM_FATR_BESZ_MASK
 0x30u

	)

11875 
	#MCM_FATR_BESZ_SHIFT
 4

	)

11876 
	#MCM_FATR_BESZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FATR_BESZ_SHIFT
))&
MCM_FATR_BESZ_MASK
)

	)

11877 
	#MCM_FATR_BEWT_MASK
 0x80u

	)

11878 
	#MCM_FATR_BEWT_SHIFT
 7

	)

11879 
	#MCM_FATR_BEMN_MASK
 0xF00u

	)

11880 
	#MCM_FATR_BEMN_SHIFT
 8

	)

11881 
	#MCM_FATR_BEMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FATR_BEMN_SHIFT
))&
MCM_FATR_BEMN_MASK
)

	)

11882 
	#MCM_FATR_BEOVR_MASK
 0x80000000u

	)

11883 
	#MCM_FATR_BEOVR_SHIFT
 31

	)

11885 
	#MCM_FDR_DATA_MASK
 0xFFFFFFFFu

	)

11886 
	#MCM_FDR_DATA_SHIFT
 0

	)

11887 
	#MCM_FDR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_FDR_DATA_SHIFT
))&
MCM_FDR_DATA_MASK
)

	)

11889 
	#MCM_PID_PID_MASK
 0xFFu

	)

11890 
	#MCM_PID_PID_SHIFT
 0

	)

11891 
	#MCM_PID_PID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MCM_PID_PID_SHIFT
))&
MCM_PID_PID_MASK
)

	)

11900 
	#MCM_BASE_PTR
 ((
MCM_MemM­PŒ
)0xE0080000u)

	)

11902 
	#MCM_BASE_PTRS
 { 
MCM_BASE_PTR
 }

	)

11916 
	#MCM_PLASC
 
	`MCM_PLASC_REG
(
MCM_BASE_PTR
)

	)

11917 
	#MCM_PLAMC
 
	`MCM_PLAMC_REG
(
MCM_BASE_PTR
)

	)

11918 
	#MCM_CR
 
	`MCM_CR_REG
(
MCM_BASE_PTR
)

	)

11919 
	#MCM_ISCR
 
	`MCM_ISR_REG
(
MCM_BASE_PTR
)

	)

11920 
	#MCM_ETBCC
 
	`MCM_ETBCC_REG
(
MCM_BASE_PTR
)

	)

11921 
	#MCM_ETBRL
 
	`MCM_ETBRL_REG
(
MCM_BASE_PTR
)

	)

11922 
	#MCM_ETBCNT
 
	`MCM_ETBCNT_REG
(
MCM_BASE_PTR
)

	)

11923 
	#MCM_FADR
 
	`MCM_FADR_REG
(
MCM_BASE_PTR
)

	)

11924 
	#MCM_FATR
 
	`MCM_FATR_REG
(
MCM_BASE_PTR
)

	)

11925 
	#MCM_FDR
 
	`MCM_FDR_REG
(
MCM_BASE_PTR
)

	)

11926 
	#MCM_PID
 
	`MCM_PID_REG
(
MCM_BASE_PTR
)

	)

11948 
	sMPU_MemM­
 {

11949 
ušt32_t
 
	mCESR
;

11950 
ušt8_t
 
	mRESERVED_0
[12];

11952 
ušt32_t
 
	mEAR
;

11953 
ušt32_t
 
	mEDR
;

11954 } 
	mSP
[5];

11955 
ušt8_t
 
	mRESERVED_1
[968];

11956 
ušt32_t
 
	mWORD
[16][4];

11957 
ušt8_t
 
	mRESERVED_2
[768];

11958 
ušt32_t
 
	mRGDAAC
[16];

11959 } vÞ©ž*
	tMPU_MemM­PŒ
;

11972 
	#MPU_CESR_REG
(
ba£
è((ba£)->
CESR
)

	)

11973 
	#MPU_EAR_REG
(
ba£
,
šdex
è((ba£)->
SP
[šdex].
EAR
)

	)

11974 
	#MPU_EDR_REG
(
ba£
,
šdex
è((ba£)->
SP
[šdex].
EDR
)

	)

11975 
	#MPU_WORD_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
WORD
[šdex][šdex2])

	)

11976 
	#MPU_RGDAAC_REG
(
ba£
,
šdex
è((ba£)->
RGDAAC
[šdex])

	)

11993 
	#MPU_CESR_VLD_MASK
 0x1u

	)

11994 
	#MPU_CESR_VLD_SHIFT
 0

	)

11995 
	#MPU_CESR_NRGD_MASK
 0xF00u

	)

11996 
	#MPU_CESR_NRGD_SHIFT
 8

	)

11997 
	#MPU_CESR_NRGD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_NRGD_SHIFT
))&
MPU_CESR_NRGD_MASK
)

	)

11998 
	#MPU_CESR_NSP_MASK
 0xF000u

	)

11999 
	#MPU_CESR_NSP_SHIFT
 12

	)

12000 
	#MPU_CESR_NSP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_NSP_SHIFT
))&
MPU_CESR_NSP_MASK
)

	)

12001 
	#MPU_CESR_HRL_MASK
 0xF0000u

	)

12002 
	#MPU_CESR_HRL_SHIFT
 16

	)

12003 
	#MPU_CESR_HRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_HRL_SHIFT
))&
MPU_CESR_HRL_MASK
)

	)

12004 
	#MPU_CESR_SPERR_MASK
 0xFF000000u

	)

12005 
	#MPU_CESR_SPERR_SHIFT
 24

	)

12006 
	#MPU_CESR_SPERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_CESR_SPERR_SHIFT
))&
MPU_CESR_SPERR_MASK
)

	)

12008 
	#MPU_EAR_EADDR_MASK
 0xFFFFFFFFu

	)

12009 
	#MPU_EAR_EADDR_SHIFT
 0

	)

12010 
	#MPU_EAR_EADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EAR_EADDR_SHIFT
))&
MPU_EAR_EADDR_MASK
)

	)

12012 
	#MPU_EDR_ERW_MASK
 0x1u

	)

12013 
	#MPU_EDR_ERW_SHIFT
 0

	)

12014 
	#MPU_EDR_EATTR_MASK
 0xEu

	)

12015 
	#MPU_EDR_EATTR_SHIFT
 1

	)

12016 
	#MPU_EDR_EATTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EATTR_SHIFT
))&
MPU_EDR_EATTR_MASK
)

	)

12017 
	#MPU_EDR_EMN_MASK
 0xF0u

	)

12018 
	#MPU_EDR_EMN_SHIFT
 4

	)

12019 
	#MPU_EDR_EMN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EMN_SHIFT
))&
MPU_EDR_EMN_MASK
)

	)

12020 
	#MPU_EDR_EPID_MASK
 0xFF00u

	)

12021 
	#MPU_EDR_EPID_SHIFT
 8

	)

12022 
	#MPU_EDR_EPID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EPID_SHIFT
))&
MPU_EDR_EPID_MASK
)

	)

12023 
	#MPU_EDR_EACD_MASK
 0xFFFF0000u

	)

12024 
	#MPU_EDR_EACD_SHIFT
 16

	)

12025 
	#MPU_EDR_EACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_EDR_EACD_SHIFT
))&
MPU_EDR_EACD_MASK
)

	)

12027 
	#MPU_WORD_VLD_MASK
 0x1u

	)

12028 
	#MPU_WORD_VLD_SHIFT
 0

	)

12029 
	#MPU_WORD_M0UM_MASK
 0x7u

	)

12030 
	#MPU_WORD_M0UM_SHIFT
 0

	)

12031 
	#MPU_WORD_M0UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M0UM_SHIFT
))&
MPU_WORD_M0UM_MASK
)

	)

12032 
	#MPU_WORD_M0SM_MASK
 0x18u

	)

12033 
	#MPU_WORD_M0SM_SHIFT
 3

	)

12034 
	#MPU_WORD_M0SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M0SM_SHIFT
))&
MPU_WORD_M0SM_MASK
)

	)

12035 
	#MPU_WORD_M0PE_MASK
 0x20u

	)

12036 
	#MPU_WORD_M0PE_SHIFT
 5

	)

12037 
	#MPU_WORD_ENDADDR_MASK
 0xFFFFFFE0u

	)

12038 
	#MPU_WORD_ENDADDR_SHIFT
 5

	)

12039 
	#MPU_WORD_ENDADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_ENDADDR_SHIFT
))&
MPU_WORD_ENDADDR_MASK
)

	)

12040 
	#MPU_WORD_SRTADDR_MASK
 0xFFFFFFE0u

	)

12041 
	#MPU_WORD_SRTADDR_SHIFT
 5

	)

12042 
	#MPU_WORD_SRTADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_SRTADDR_SHIFT
))&
MPU_WORD_SRTADDR_MASK
)

	)

12043 
	#MPU_WORD_M1UM_MASK
 0x1C0u

	)

12044 
	#MPU_WORD_M1UM_SHIFT
 6

	)

12045 
	#MPU_WORD_M1UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M1UM_SHIFT
))&
MPU_WORD_M1UM_MASK
)

	)

12046 
	#MPU_WORD_M1SM_MASK
 0x600u

	)

12047 
	#MPU_WORD_M1SM_SHIFT
 9

	)

12048 
	#MPU_WORD_M1SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M1SM_SHIFT
))&
MPU_WORD_M1SM_MASK
)

	)

12049 
	#MPU_WORD_M1PE_MASK
 0x800u

	)

12050 
	#MPU_WORD_M1PE_SHIFT
 11

	)

12051 
	#MPU_WORD_M2UM_MASK
 0x7000u

	)

12052 
	#MPU_WORD_M2UM_SHIFT
 12

	)

12053 
	#MPU_WORD_M2UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M2UM_SHIFT
))&
MPU_WORD_M2UM_MASK
)

	)

12054 
	#MPU_WORD_M2SM_MASK
 0x18000u

	)

12055 
	#MPU_WORD_M2SM_SHIFT
 15

	)

12056 
	#MPU_WORD_M2SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M2SM_SHIFT
))&
MPU_WORD_M2SM_MASK
)

	)

12057 
	#MPU_WORD_PIDMASK_MASK
 0xFF0000u

	)

12058 
	#MPU_WORD_PIDMASK_SHIFT
 16

	)

12059 
	#MPU_WORD_PIDMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_PIDMASK_SHIFT
))&
MPU_WORD_PIDMASK_MASK
)

	)

12060 
	#MPU_WORD_M2PE_MASK
 0x20000u

	)

12061 
	#MPU_WORD_M2PE_SHIFT
 17

	)

12062 
	#MPU_WORD_M3UM_MASK
 0x1C0000u

	)

12063 
	#MPU_WORD_M3UM_SHIFT
 18

	)

12064 
	#MPU_WORD_M3UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M3UM_SHIFT
))&
MPU_WORD_M3UM_MASK
)

	)

12065 
	#MPU_WORD_M3SM_MASK
 0x600000u

	)

12066 
	#MPU_WORD_M3SM_SHIFT
 21

	)

12067 
	#MPU_WORD_M3SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_M3SM_SHIFT
))&
MPU_WORD_M3SM_MASK
)

	)

12068 
	#MPU_WORD_M3PE_MASK
 0x800000u

	)

12069 
	#MPU_WORD_M3PE_SHIFT
 23

	)

12070 
	#MPU_WORD_PID_MASK
 0xFF000000u

	)

12071 
	#MPU_WORD_PID_SHIFT
 24

	)

12072 
	#MPU_WORD_PID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_WORD_PID_SHIFT
))&
MPU_WORD_PID_MASK
)

	)

12073 
	#MPU_WORD_M4WE_MASK
 0x1000000u

	)

12074 
	#MPU_WORD_M4WE_SHIFT
 24

	)

12075 
	#MPU_WORD_M4RE_MASK
 0x2000000u

	)

12076 
	#MPU_WORD_M4RE_SHIFT
 25

	)

12077 
	#MPU_WORD_M5WE_MASK
 0x4000000u

	)

12078 
	#MPU_WORD_M5WE_SHIFT
 26

	)

12079 
	#MPU_WORD_M5RE_MASK
 0x8000000u

	)

12080 
	#MPU_WORD_M5RE_SHIFT
 27

	)

12081 
	#MPU_WORD_M6WE_MASK
 0x10000000u

	)

12082 
	#MPU_WORD_M6WE_SHIFT
 28

	)

12083 
	#MPU_WORD_M6RE_MASK
 0x20000000u

	)

12084 
	#MPU_WORD_M6RE_SHIFT
 29

	)

12085 
	#MPU_WORD_M7WE_MASK
 0x40000000u

	)

12086 
	#MPU_WORD_M7WE_SHIFT
 30

	)

12087 
	#MPU_WORD_M7RE_MASK
 0x80000000u

	)

12088 
	#MPU_WORD_M7RE_SHIFT
 31

	)

12090 
	#MPU_RGDAAC_M0UM_MASK
 0x7u

	)

12091 
	#MPU_RGDAAC_M0UM_SHIFT
 0

	)

12092 
	#MPU_RGDAAC_M0UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M0UM_SHIFT
))&
MPU_RGDAAC_M0UM_MASK
)

	)

12093 
	#MPU_RGDAAC_M0SM_MASK
 0x18u

	)

12094 
	#MPU_RGDAAC_M0SM_SHIFT
 3

	)

12095 
	#MPU_RGDAAC_M0SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M0SM_SHIFT
))&
MPU_RGDAAC_M0SM_MASK
)

	)

12096 
	#MPU_RGDAAC_M0PE_MASK
 0x20u

	)

12097 
	#MPU_RGDAAC_M0PE_SHIFT
 5

	)

12098 
	#MPU_RGDAAC_M1UM_MASK
 0x1C0u

	)

12099 
	#MPU_RGDAAC_M1UM_SHIFT
 6

	)

12100 
	#MPU_RGDAAC_M1UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M1UM_SHIFT
))&
MPU_RGDAAC_M1UM_MASK
)

	)

12101 
	#MPU_RGDAAC_M1SM_MASK
 0x600u

	)

12102 
	#MPU_RGDAAC_M1SM_SHIFT
 9

	)

12103 
	#MPU_RGDAAC_M1SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M1SM_SHIFT
))&
MPU_RGDAAC_M1SM_MASK
)

	)

12104 
	#MPU_RGDAAC_M1PE_MASK
 0x800u

	)

12105 
	#MPU_RGDAAC_M1PE_SHIFT
 11

	)

12106 
	#MPU_RGDAAC_M2UM_MASK
 0x7000u

	)

12107 
	#MPU_RGDAAC_M2UM_SHIFT
 12

	)

12108 
	#MPU_RGDAAC_M2UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M2UM_SHIFT
))&
MPU_RGDAAC_M2UM_MASK
)

	)

12109 
	#MPU_RGDAAC_M2SM_MASK
 0x18000u

	)

12110 
	#MPU_RGDAAC_M2SM_SHIFT
 15

	)

12111 
	#MPU_RGDAAC_M2SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M2SM_SHIFT
))&
MPU_RGDAAC_M2SM_MASK
)

	)

12112 
	#MPU_RGDAAC_M2PE_MASK
 0x20000u

	)

12113 
	#MPU_RGDAAC_M2PE_SHIFT
 17

	)

12114 
	#MPU_RGDAAC_M3UM_MASK
 0x1C0000u

	)

12115 
	#MPU_RGDAAC_M3UM_SHIFT
 18

	)

12116 
	#MPU_RGDAAC_M3UM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M3UM_SHIFT
))&
MPU_RGDAAC_M3UM_MASK
)

	)

12117 
	#MPU_RGDAAC_M3SM_MASK
 0x600000u

	)

12118 
	#MPU_RGDAAC_M3SM_SHIFT
 21

	)

12119 
	#MPU_RGDAAC_M3SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
MPU_RGDAAC_M3SM_SHIFT
))&
MPU_RGDAAC_M3SM_MASK
)

	)

12120 
	#MPU_RGDAAC_M3PE_MASK
 0x800000u

	)

12121 
	#MPU_RGDAAC_M3PE_SHIFT
 23

	)

12122 
	#MPU_RGDAAC_M4WE_MASK
 0x1000000u

	)

12123 
	#MPU_RGDAAC_M4WE_SHIFT
 24

	)

12124 
	#MPU_RGDAAC_M4RE_MASK
 0x2000000u

	)

12125 
	#MPU_RGDAAC_M4RE_SHIFT
 25

	)

12126 
	#MPU_RGDAAC_M5WE_MASK
 0x4000000u

	)

12127 
	#MPU_RGDAAC_M5WE_SHIFT
 26

	)

12128 
	#MPU_RGDAAC_M5RE_MASK
 0x8000000u

	)

12129 
	#MPU_RGDAAC_M5RE_SHIFT
 27

	)

12130 
	#MPU_RGDAAC_M6WE_MASK
 0x10000000u

	)

12131 
	#MPU_RGDAAC_M6WE_SHIFT
 28

	)

12132 
	#MPU_RGDAAC_M6RE_MASK
 0x20000000u

	)

12133 
	#MPU_RGDAAC_M6RE_SHIFT
 29

	)

12134 
	#MPU_RGDAAC_M7WE_MASK
 0x40000000u

	)

12135 
	#MPU_RGDAAC_M7WE_SHIFT
 30

	)

12136 
	#MPU_RGDAAC_M7RE_MASK
 0x80000000u

	)

12137 
	#MPU_RGDAAC_M7RE_SHIFT
 31

	)

12146 
	#MPU_BASE_PTR
 ((
MPU_MemM­PŒ
)0x4000D000u)

	)

12148 
	#MPU_BASE_PTRS
 { 
MPU_BASE_PTR
 }

	)

12162 
	#MPU_CESR
 
	`MPU_CESR_REG
(
MPU_BASE_PTR
)

	)

12163 
	#MPU_EAR0
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,0)

	)

12164 
	#MPU_EDR0
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,0)

	)

12165 
	#MPU_EAR1
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,1)

	)

12166 
	#MPU_EDR1
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,1)

	)

12167 
	#MPU_EAR2
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,2)

	)

12168 
	#MPU_EDR2
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,2)

	)

12169 
	#MPU_EAR3
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,3)

	)

12170 
	#MPU_EDR3
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,3)

	)

12171 
	#MPU_EAR4
 
	`MPU_EAR_REG
(
MPU_BASE_PTR
,4)

	)

12172 
	#MPU_EDR4
 
	`MPU_EDR_REG
(
MPU_BASE_PTR
,4)

	)

12173 
	#MPU_RGD0_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,0)

	)

12174 
	#MPU_RGD0_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,1)

	)

12175 
	#MPU_RGD0_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,2)

	)

12176 
	#MPU_RGD0_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,0,3)

	)

12177 
	#MPU_RGD1_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,0)

	)

12178 
	#MPU_RGD1_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,1)

	)

12179 
	#MPU_RGD1_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,2)

	)

12180 
	#MPU_RGD1_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,1,3)

	)

12181 
	#MPU_RGD2_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,0)

	)

12182 
	#MPU_RGD2_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,1)

	)

12183 
	#MPU_RGD2_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,2)

	)

12184 
	#MPU_RGD2_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,2,3)

	)

12185 
	#MPU_RGD3_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,0)

	)

12186 
	#MPU_RGD3_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,1)

	)

12187 
	#MPU_RGD3_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,2)

	)

12188 
	#MPU_RGD3_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,3,3)

	)

12189 
	#MPU_RGD4_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,0)

	)

12190 
	#MPU_RGD4_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,1)

	)

12191 
	#MPU_RGD4_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,2)

	)

12192 
	#MPU_RGD4_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,4,3)

	)

12193 
	#MPU_RGD5_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,0)

	)

12194 
	#MPU_RGD5_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,1)

	)

12195 
	#MPU_RGD5_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,2)

	)

12196 
	#MPU_RGD5_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,5,3)

	)

12197 
	#MPU_RGD6_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,0)

	)

12198 
	#MPU_RGD6_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,1)

	)

12199 
	#MPU_RGD6_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,2)

	)

12200 
	#MPU_RGD6_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,6,3)

	)

12201 
	#MPU_RGD7_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,0)

	)

12202 
	#MPU_RGD7_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,1)

	)

12203 
	#MPU_RGD7_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,2)

	)

12204 
	#MPU_RGD7_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,7,3)

	)

12205 
	#MPU_RGD8_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,0)

	)

12206 
	#MPU_RGD8_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,1)

	)

12207 
	#MPU_RGD8_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,2)

	)

12208 
	#MPU_RGD8_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,8,3)

	)

12209 
	#MPU_RGD9_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,0)

	)

12210 
	#MPU_RGD9_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,1)

	)

12211 
	#MPU_RGD9_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,2)

	)

12212 
	#MPU_RGD9_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,9,3)

	)

12213 
	#MPU_RGD10_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,0)

	)

12214 
	#MPU_RGD10_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,1)

	)

12215 
	#MPU_RGD10_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,2)

	)

12216 
	#MPU_RGD10_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,10,3)

	)

12217 
	#MPU_RGD11_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,0)

	)

12218 
	#MPU_RGD11_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,1)

	)

12219 
	#MPU_RGD11_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,2)

	)

12220 
	#MPU_RGD11_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,11,3)

	)

12221 
	#MPU_RGD12_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,0)

	)

12222 
	#MPU_RGD12_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,1)

	)

12223 
	#MPU_RGD12_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,2)

	)

12224 
	#MPU_RGD12_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,12,3)

	)

12225 
	#MPU_RGD13_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,0)

	)

12226 
	#MPU_RGD13_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,1)

	)

12227 
	#MPU_RGD13_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,2)

	)

12228 
	#MPU_RGD13_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,13,3)

	)

12229 
	#MPU_RGD14_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,0)

	)

12230 
	#MPU_RGD14_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,1)

	)

12231 
	#MPU_RGD14_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,2)

	)

12232 
	#MPU_RGD14_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,14,3)

	)

12233 
	#MPU_RGD15_WORD0
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,0)

	)

12234 
	#MPU_RGD15_WORD1
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,1)

	)

12235 
	#MPU_RGD15_WORD2
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,2)

	)

12236 
	#MPU_RGD15_WORD3
 
	`MPU_WORD_REG
(
MPU_BASE_PTR
,15,3)

	)

12237 
	#MPU_RGDAAC0
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,0)

	)

12238 
	#MPU_RGDAAC1
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,1)

	)

12239 
	#MPU_RGDAAC2
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,2)

	)

12240 
	#MPU_RGDAAC3
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,3)

	)

12241 
	#MPU_RGDAAC4
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,4)

	)

12242 
	#MPU_RGDAAC5
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,5)

	)

12243 
	#MPU_RGDAAC6
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,6)

	)

12244 
	#MPU_RGDAAC7
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,7)

	)

12245 
	#MPU_RGDAAC8
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,8)

	)

12246 
	#MPU_RGDAAC9
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,9)

	)

12247 
	#MPU_RGDAAC10
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,10)

	)

12248 
	#MPU_RGDAAC11
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,11)

	)

12249 
	#MPU_RGDAAC12
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,12)

	)

12250 
	#MPU_RGDAAC13
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,13)

	)

12251 
	#MPU_RGDAAC14
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,14)

	)

12252 
	#MPU_RGDAAC15
 
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,15)

	)

12255 
	#MPU_EAR
(
šdex
è
	`MPU_EAR_REG
(
MPU_BASE_PTR
,šdex)

	)

12256 
	#MPU_EDR
(
šdex
è
	`MPU_EDR_REG
(
MPU_BASE_PTR
,šdex)

	)

12257 
	#MPU_WORD
(
šdex
,
šdex2
è
	`MPU_WORD_REG
(
MPU_BASE_PTR
,šdex,šdex2)

	)

12258 
	#MPU_RGDAAC
(
šdex
è
	`MPU_RGDAAC_REG
(
MPU_BASE_PTR
,šdex)

	)

12284 
	#NFC_SRAM_B0_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex])

	)

12285 
	#NFC_SRAM_B1_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x1000u])

	)

12286 
	#NFC_SRAM_B2_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x2000u])

	)

12287 
	#NFC_SRAM_B3_REG
(
ba£
,
šdex
è((ba£)->
RESERVED_0
[šdex+0x3000u])

	)

12289 
	#NFC_SRAM_B0
(
šdex
è
	`NFC_SRAM_B0_REG
(
NFC_BASE_PTR
,šdex)

	)

12290 
	#NFC_SRAM_B1
(
šdex
è
	`NFC_SRAM_B1_REG
(
NFC_BASE_PTR
,šdex)

	)

12291 
	#NFC_SRAM_B2
(
šdex
è
	`NFC_SRAM_B2_REG
(
NFC_BASE_PTR
,šdex)

	)

12292 
	#NFC_SRAM_B3
(
šdex
è
	`NFC_SRAM_B3_REG
(
NFC_BASE_PTR
,šdex)

	)

12295 
	sNFC_MemM­
 {

12296 
ušt8_t
 
	mRESERVED_0
[16128];

12297 
ušt32_t
 
	mCMD1
;

12298 
ušt32_t
 
	mCMD2
;

12299 
ušt32_t
 
	mCAR
;

12300 
ušt32_t
 
	mRAR
;

12301 
ušt32_t
 
	mRPT
;

12302 
ušt32_t
 
	mRAI
;

12303 
ušt32_t
 
	mSR1
;

12304 
ušt32_t
 
	mSR2
;

12305 
ušt32_t
 
	mDMA1
;

12306 
ušt32_t
 
	mDMACFG
;

12307 
ušt32_t
 
	mSWAP
;

12308 
ušt32_t
 
	mSECSZ
;

12309 
ušt32_t
 
	mCFG
;

12310 
ušt32_t
 
	mDMA2
;

12311 
ušt32_t
 
	mISR
;

12312 } vÞ©ž*
	tNFC_MemM­PŒ
;

12325 
	#NFC_CMD1_REG
(
ba£
è((ba£)->
CMD1
)

	)

12326 
	#NFC_CMD2_REG
(
ba£
è((ba£)->
CMD2
)

	)

12327 
	#NFC_CAR_REG
(
ba£
è((ba£)->
CAR
)

	)

12328 
	#NFC_RAR_REG
(
ba£
è((ba£)->
RAR
)

	)

12329 
	#NFC_RPT_REG
(
ba£
è((ba£)->
RPT
)

	)

12330 
	#NFC_RAI_REG
(
ba£
è((ba£)->
RAI
)

	)

12331 
	#NFC_SR1_REG
(
ba£
è((ba£)->
SR1
)

	)

12332 
	#NFC_SR2_REG
(
ba£
è((ba£)->
SR2
)

	)

12333 
	#NFC_DMA1_REG
(
ba£
è((ba£)->
DMA1
)

	)

12334 
	#NFC_DMACFG_REG
(
ba£
è((ba£)->
DMACFG
)

	)

12335 
	#NFC_SWAP_REG
(
ba£
è((ba£)->
SWAP
)

	)

12336 
	#NFC_SECSZ_REG
(
ba£
è((ba£)->
SECSZ
)

	)

12337 
	#NFC_CFG_REG
(
ba£
è((ba£)->
CFG
)

	)

12338 
	#NFC_DMA2_REG
(
ba£
è((ba£)->
DMA2
)

	)

12339 
	#NFC_ISR_REG
(
ba£
è((ba£)->
ISR
)

	)

12356 
	#NFC_CMD1_BYTE3_MASK
 0xFF0000u

	)

12357 
	#NFC_CMD1_BYTE3_SHIFT
 16

	)

12358 
	#NFC_CMD1_BYTE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD1_BYTE3_SHIFT
))&
NFC_CMD1_BYTE3_MASK
)

	)

12359 
	#NFC_CMD1_BYTE2_MASK
 0xFF000000u

	)

12360 
	#NFC_CMD1_BYTE2_SHIFT
 24

	)

12361 
	#NFC_CMD1_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD1_BYTE2_SHIFT
))&
NFC_CMD1_BYTE2_MASK
)

	)

12363 
	#NFC_CMD2_BUSY_START_MASK
 0x1u

	)

12364 
	#NFC_CMD2_BUSY_START_SHIFT
 0

	)

12365 
	#NFC_CMD2_BUFNO_MASK
 0x6u

	)

12366 
	#NFC_CMD2_BUFNO_SHIFT
 1

	)

12367 
	#NFC_CMD2_BUFNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_BUFNO_SHIFT
))&
NFC_CMD2_BUFNO_MASK
)

	)

12368 
	#NFC_CMD2_CODE_MASK
 0xFFFF00u

	)

12369 
	#NFC_CMD2_CODE_SHIFT
 8

	)

12370 
	#NFC_CMD2_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_CODE_SHIFT
))&
NFC_CMD2_CODE_MASK
)

	)

12371 
	#NFC_CMD2_BYTE1_MASK
 0xFF000000u

	)

12372 
	#NFC_CMD2_BYTE1_SHIFT
 24

	)

12373 
	#NFC_CMD2_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CMD2_BYTE1_SHIFT
))&
NFC_CMD2_BYTE1_MASK
)

	)

12375 
	#NFC_CAR_BYTE1_MASK
 0xFFu

	)

12376 
	#NFC_CAR_BYTE1_SHIFT
 0

	)

12377 
	#NFC_CAR_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CAR_BYTE1_SHIFT
))&
NFC_CAR_BYTE1_MASK
)

	)

12378 
	#NFC_CAR_BYTE2_MASK
 0xFF00u

	)

12379 
	#NFC_CAR_BYTE2_SHIFT
 8

	)

12380 
	#NFC_CAR_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CAR_BYTE2_SHIFT
))&
NFC_CAR_BYTE2_MASK
)

	)

12382 
	#NFC_RAR_BYTE1_MASK
 0xFFu

	)

12383 
	#NFC_RAR_BYTE1_SHIFT
 0

	)

12384 
	#NFC_RAR_BYTE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE1_SHIFT
))&
NFC_RAR_BYTE1_MASK
)

	)

12385 
	#NFC_RAR_BYTE2_MASK
 0xFF00u

	)

12386 
	#NFC_RAR_BYTE2_SHIFT
 8

	)

12387 
	#NFC_RAR_BYTE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE2_SHIFT
))&
NFC_RAR_BYTE2_MASK
)

	)

12388 
	#NFC_RAR_BYTE3_MASK
 0xFF0000u

	)

12389 
	#NFC_RAR_BYTE3_SHIFT
 16

	)

12390 
	#NFC_RAR_BYTE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAR_BYTE3_SHIFT
))&
NFC_RAR_BYTE3_MASK
)

	)

12391 
	#NFC_RAR_RB0_MASK
 0x1000000u

	)

12392 
	#NFC_RAR_RB0_SHIFT
 24

	)

12393 
	#NFC_RAR_RB1_MASK
 0x2000000u

	)

12394 
	#NFC_RAR_RB1_SHIFT
 25

	)

12395 
	#NFC_RAR_CS0_MASK
 0x10000000u

	)

12396 
	#NFC_RAR_CS0_SHIFT
 28

	)

12397 
	#NFC_RAR_CS1_MASK
 0x20000000u

	)

12398 
	#NFC_RAR_CS1_SHIFT
 29

	)

12400 
	#NFC_RPT_COUNT_MASK
 0xFFFFu

	)

12401 
	#NFC_RPT_COUNT_SHIFT
 0

	)

12402 
	#NFC_RPT_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RPT_COUNT_SHIFT
))&
NFC_RPT_COUNT_MASK
)

	)

12404 
	#NFC_RAI_INC1_MASK
 0xFFu

	)

12405 
	#NFC_RAI_INC1_SHIFT
 0

	)

12406 
	#NFC_RAI_INC1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC1_SHIFT
))&
NFC_RAI_INC1_MASK
)

	)

12407 
	#NFC_RAI_INC2_MASK
 0xFF00u

	)

12408 
	#NFC_RAI_INC2_SHIFT
 8

	)

12409 
	#NFC_RAI_INC2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC2_SHIFT
))&
NFC_RAI_INC2_MASK
)

	)

12410 
	#NFC_RAI_INC3_MASK
 0xFF0000u

	)

12411 
	#NFC_RAI_INC3_SHIFT
 16

	)

12412 
	#NFC_RAI_INC3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_RAI_INC3_SHIFT
))&
NFC_RAI_INC3_MASK
)

	)

12414 
	#NFC_SR1_ID4_MASK
 0xFFu

	)

12415 
	#NFC_SR1_ID4_SHIFT
 0

	)

12416 
	#NFC_SR1_ID4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID4_SHIFT
))&
NFC_SR1_ID4_MASK
)

	)

12417 
	#NFC_SR1_ID3_MASK
 0xFF00u

	)

12418 
	#NFC_SR1_ID3_SHIFT
 8

	)

12419 
	#NFC_SR1_ID3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID3_SHIFT
))&
NFC_SR1_ID3_MASK
)

	)

12420 
	#NFC_SR1_ID2_MASK
 0xFF0000u

	)

12421 
	#NFC_SR1_ID2_SHIFT
 16

	)

12422 
	#NFC_SR1_ID2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID2_SHIFT
))&
NFC_SR1_ID2_MASK
)

	)

12423 
	#NFC_SR1_ID1_MASK
 0xFF000000u

	)

12424 
	#NFC_SR1_ID1_SHIFT
 24

	)

12425 
	#NFC_SR1_ID1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR1_ID1_SHIFT
))&
NFC_SR1_ID1_MASK
)

	)

12427 
	#NFC_SR2_STATUS1_MASK
 0xFFu

	)

12428 
	#NFC_SR2_STATUS1_SHIFT
 0

	)

12429 
	#NFC_SR2_STATUS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR2_STATUS1_SHIFT
))&
NFC_SR2_STATUS1_MASK
)

	)

12430 
	#NFC_SR2_ID5_MASK
 0xFF000000u

	)

12431 
	#NFC_SR2_ID5_SHIFT
 24

	)

12432 
	#NFC_SR2_ID5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SR2_ID5_SHIFT
))&
NFC_SR2_ID5_MASK
)

	)

12434 
	#NFC_DMA1_ADDRESS_MASK
 0xFFFFFFFFu

	)

12435 
	#NFC_DMA1_ADDRESS_SHIFT
 0

	)

12436 
	#NFC_DMA1_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMA1_ADDRESS_SHIFT
))&
NFC_DMA1_ADDRESS_MASK
)

	)

12438 
	#NFC_DMACFG_ACT2_MASK
 0x1u

	)

12439 
	#NFC_DMACFG_ACT2_SHIFT
 0

	)

12440 
	#NFC_DMACFG_ACT1_MASK
 0x2u

	)

12441 
	#NFC_DMACFG_ACT1_SHIFT
 1

	)

12442 
	#NFC_DMACFG_OFFSET2_MASK
 0x1E00u

	)

12443 
	#NFC_DMACFG_OFFSET2_SHIFT
 9

	)

12444 
	#NFC_DMACFG_OFFSET2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_OFFSET2_SHIFT
))&
NFC_DMACFG_OFFSET2_MASK
)

	)

12445 
	#NFC_DMACFG_COUNT2_MASK
 0xFE000u

	)

12446 
	#NFC_DMACFG_COUNT2_SHIFT
 13

	)

12447 
	#NFC_DMACFG_COUNT2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_COUNT2_SHIFT
))&
NFC_DMACFG_COUNT2_MASK
)

	)

12448 
	#NFC_DMACFG_COUNT1_MASK
 0xFFF00000u

	)

12449 
	#NFC_DMACFG_COUNT1_SHIFT
 20

	)

12450 
	#NFC_DMACFG_COUNT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMACFG_COUNT1_SHIFT
))&
NFC_DMACFG_COUNT1_MASK
)

	)

12452 
	#NFC_SWAP_ADDR2_MASK
 0xFFEu

	)

12453 
	#NFC_SWAP_ADDR2_SHIFT
 1

	)

12454 
	#NFC_SWAP_ADDR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SWAP_ADDR2_SHIFT
))&
NFC_SWAP_ADDR2_MASK
)

	)

12455 
	#NFC_SWAP_ADDR1_MASK
 0xFFE0000u

	)

12456 
	#NFC_SWAP_ADDR1_SHIFT
 17

	)

12457 
	#NFC_SWAP_ADDR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SWAP_ADDR1_SHIFT
))&
NFC_SWAP_ADDR1_MASK
)

	)

12459 
	#NFC_SECSZ_SIZE_MASK
 0x1FFFu

	)

12460 
	#NFC_SECSZ_SIZE_SHIFT
 0

	)

12461 
	#NFC_SECSZ_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_SECSZ_SIZE_SHIFT
))&
NFC_SECSZ_SIZE_MASK
)

	)

12463 
	#NFC_CFG_PAGECNT_MASK
 0xFu

	)

12464 
	#NFC_CFG_PAGECNT_SHIFT
 0

	)

12465 
	#NFC_CFG_PAGECNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_PAGECNT_SHIFT
))&
NFC_CFG_PAGECNT_MASK
)

	)

12466 
	#NFC_CFG_AIBN_MASK
 0x10u

	)

12467 
	#NFC_CFG_AIBN_SHIFT
 4

	)

12468 
	#NFC_CFG_AIAD_MASK
 0x20u

	)

12469 
	#NFC_CFG_AIAD_SHIFT
 5

	)

12470 
	#NFC_CFG_BITWIDTH_MASK
 0x80u

	)

12471 
	#NFC_CFG_BITWIDTH_SHIFT
 7

	)

12472 
	#NFC_CFG_TIMEOUT_MASK
 0x1F00u

	)

12473 
	#NFC_CFG_TIMEOUT_SHIFT
 8

	)

12474 
	#NFC_CFG_TIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_TIMEOUT_SHIFT
))&
NFC_CFG_TIMEOUT_MASK
)

	)

12475 
	#NFC_CFG_IDCNT_MASK
 0xE000u

	)

12476 
	#NFC_CFG_IDCNT_SHIFT
 13

	)

12477 
	#NFC_CFG_IDCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_IDCNT_SHIFT
))&
NFC_CFG_IDCNT_MASK
)

	)

12478 
	#NFC_CFG_FAST_MASK
 0x10000u

	)

12479 
	#NFC_CFG_FAST_SHIFT
 16

	)

12480 
	#NFC_CFG_ECCMODE_MASK
 0xE0000u

	)

12481 
	#NFC_CFG_ECCMODE_SHIFT
 17

	)

12482 
	#NFC_CFG_ECCMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_ECCMODE_SHIFT
))&
NFC_CFG_ECCMODE_MASK
)

	)

12483 
	#NFC_CFG_DMAREQ_MASK
 0x100000u

	)

12484 
	#NFC_CFG_DMAREQ_SHIFT
 20

	)

12485 
	#NFC_CFG_ECCSRAM_MASK
 0x200000u

	)

12486 
	#NFC_CFG_ECCSRAM_SHIFT
 21

	)

12487 
	#NFC_CFG_ECCAD_MASK
 0x7FC00000u

	)

12488 
	#NFC_CFG_ECCAD_SHIFT
 22

	)

12489 
	#NFC_CFG_ECCAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_CFG_ECCAD_SHIFT
))&
NFC_CFG_ECCAD_MASK
)

	)

12490 
	#NFC_CFG_STOPWERR_MASK
 0x80000000u

	)

12491 
	#NFC_CFG_STOPWERR_SHIFT
 31

	)

12493 
	#NFC_DMA2_ADDRESS_MASK
 0xFFFFFFFFu

	)

12494 
	#NFC_DMA2_ADDRESS_SHIFT
 0

	)

12495 
	#NFC_DMA2_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_DMA2_ADDRESS_SHIFT
))&
NFC_DMA2_ADDRESS_MASK
)

	)

12497 
	#NFC_ISR_DMABN_MASK
 0x3u

	)

12498 
	#NFC_ISR_DMABN_SHIFT
 0

	)

12499 
	#NFC_ISR_DMABN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_DMABN_SHIFT
))&
NFC_ISR_DMABN_MASK
)

	)

12500 
	#NFC_ISR_ECCBN_MASK
 0xCu

	)

12501 
	#NFC_ISR_ECCBN_SHIFT
 2

	)

12502 
	#NFC_ISR_ECCBN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_ECCBN_SHIFT
))&
NFC_ISR_ECCBN_MASK
)

	)

12503 
	#NFC_ISR_RESBN_MASK
 0x30u

	)

12504 
	#NFC_ISR_RESBN_SHIFT
 4

	)

12505 
	#NFC_ISR_RESBN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NFC_ISR_RESBN_SHIFT
))&
NFC_ISR_RESBN_MASK
)

	)

12506 
	#NFC_ISR_IDLECLR_MASK
 0x20000u

	)

12507 
	#NFC_ISR_IDLECLR_SHIFT
 17

	)

12508 
	#NFC_ISR_DONECLR_MASK
 0x40000u

	)

12509 
	#NFC_ISR_DONECLR_SHIFT
 18

	)

12510 
	#NFC_ISR_WERRCLR_MASK
 0x80000u

	)

12511 
	#NFC_ISR_WERRCLR_SHIFT
 19

	)

12512 
	#NFC_ISR_IDLEEN_MASK
 0x100000u

	)

12513 
	#NFC_ISR_IDLEEN_SHIFT
 20

	)

12514 
	#NFC_ISR_DONEEN_MASK
 0x200000u

	)

12515 
	#NFC_ISR_DONEEN_SHIFT
 21

	)

12516 
	#NFC_ISR_WERREN_MASK
 0x400000u

	)

12517 
	#NFC_ISR_WERREN_SHIFT
 22

	)

12518 
	#NFC_ISR_DMABUSY_MASK
 0x800000u

	)

12519 
	#NFC_ISR_DMABUSY_SHIFT
 23

	)

12520 
	#NFC_ISR_ECCBUSY_MASK
 0x1000000u

	)

12521 
	#NFC_ISR_ECCBUSY_SHIFT
 24

	)

12522 
	#NFC_ISR_RESBUSY_MASK
 0x2000000u

	)

12523 
	#NFC_ISR_RESBUSY_SHIFT
 25

	)

12524 
	#NFC_ISR_CMDBUSY_MASK
 0x4000000u

	)

12525 
	#NFC_ISR_CMDBUSY_SHIFT
 26

	)

12526 
	#NFC_ISR_WERRNS_MASK
 0x8000000u

	)

12527 
	#NFC_ISR_WERRNS_SHIFT
 27

	)

12528 
	#NFC_ISR_IDLE_MASK
 0x20000000u

	)

12529 
	#NFC_ISR_IDLE_SHIFT
 29

	)

12530 
	#NFC_ISR_DONE_MASK
 0x40000000u

	)

12531 
	#NFC_ISR_DONE_SHIFT
 30

	)

12532 
	#NFC_ISR_WERR_MASK
 0x80000000u

	)

12533 
	#NFC_ISR_WERR_SHIFT
 31

	)

12542 
	#NFC_BASE_PTR
 ((
NFC_MemM­PŒ
)0x400A8000u)

	)

12544 
	#NFC_BASE_PTRS
 { 
NFC_BASE_PTR
 }

	)

12558 
	#NFC_CMD1
 
	`NFC_CMD1_REG
(
NFC_BASE_PTR
)

	)

12559 
	#NFC_CMD2
 
	`NFC_CMD2_REG
(
NFC_BASE_PTR
)

	)

12560 
	#NFC_CAR
 
	`NFC_CAR_REG
(
NFC_BASE_PTR
)

	)

12561 
	#NFC_RAR
 
	`NFC_RAR_REG
(
NFC_BASE_PTR
)

	)

12562 
	#NFC_RPT
 
	`NFC_RPT_REG
(
NFC_BASE_PTR
)

	)

12563 
	#NFC_RAI
 
	`NFC_RAI_REG
(
NFC_BASE_PTR
)

	)

12564 
	#NFC_SR1
 
	`NFC_SR1_REG
(
NFC_BASE_PTR
)

	)

12565 
	#NFC_SR2
 
	`NFC_SR2_REG
(
NFC_BASE_PTR
)

	)

12566 
	#NFC_DMA1
 
	`NFC_DMA1_REG
(
NFC_BASE_PTR
)

	)

12567 
	#NFC_DMACFG
 
	`NFC_DMACFG_REG
(
NFC_BASE_PTR
)

	)

12568 
	#NFC_SWAP
 
	`NFC_SWAP_REG
(
NFC_BASE_PTR
)

	)

12569 
	#NFC_SECSZ
 
	`NFC_SECSZ_REG
(
NFC_BASE_PTR
)

	)

12570 
	#NFC_CFG
 
	`NFC_CFG_REG
(
NFC_BASE_PTR
)

	)

12571 
	#NFC_DMA2
 
	`NFC_DMA2_REG
(
NFC_BASE_PTR
)

	)

12572 
	#NFC_ISR
 
	`NFC_ISR_REG
(
NFC_BASE_PTR
)

	)

12594 
	sNV_MemM­
 {

12595 
ušt8_t
 
	mBACKKEY3
;

12596 
ušt8_t
 
	mBACKKEY2
;

12597 
ušt8_t
 
	mBACKKEY1
;

12598 
ušt8_t
 
	mBACKKEY0
;

12599 
ušt8_t
 
	mBACKKEY7
;

12600 
ušt8_t
 
	mBACKKEY6
;

12601 
ušt8_t
 
	mBACKKEY5
;

12602 
ušt8_t
 
	mBACKKEY4
;

12603 
ušt8_t
 
	mFPROT3
;

12604 
ušt8_t
 
	mFPROT2
;

12605 
ušt8_t
 
	mFPROT1
;

12606 
ušt8_t
 
	mFPROT0
;

12607 
ušt8_t
 
	mFSEC
;

12608 
ušt8_t
 
	mFOPT
;

12609 
ušt8_t
 
	mFEPROT
;

12610 
ušt8_t
 
	mFDPROT
;

12611 } vÞ©ž*
	tNV_MemM­PŒ
;

12624 
	#NV_BACKKEY3_REG
(
ba£
è((ba£)->
BACKKEY3
)

	)

12625 
	#NV_BACKKEY2_REG
(
ba£
è((ba£)->
BACKKEY2
)

	)

12626 
	#NV_BACKKEY1_REG
(
ba£
è((ba£)->
BACKKEY1
)

	)

12627 
	#NV_BACKKEY0_REG
(
ba£
è((ba£)->
BACKKEY0
)

	)

12628 
	#NV_BACKKEY7_REG
(
ba£
è((ba£)->
BACKKEY7
)

	)

12629 
	#NV_BACKKEY6_REG
(
ba£
è((ba£)->
BACKKEY6
)

	)

12630 
	#NV_BACKKEY5_REG
(
ba£
è((ba£)->
BACKKEY5
)

	)

12631 
	#NV_BACKKEY4_REG
(
ba£
è((ba£)->
BACKKEY4
)

	)

12632 
	#NV_FPROT3_REG
(
ba£
è((ba£)->
FPROT3
)

	)

12633 
	#NV_FPROT2_REG
(
ba£
è((ba£)->
FPROT2
)

	)

12634 
	#NV_FPROT1_REG
(
ba£
è((ba£)->
FPROT1
)

	)

12635 
	#NV_FPROT0_REG
(
ba£
è((ba£)->
FPROT0
)

	)

12636 
	#NV_FSEC_REG
(
ba£
è((ba£)->
FSEC
)

	)

12637 
	#NV_FOPT_REG
(
ba£
è((ba£)->
FOPT
)

	)

12638 
	#NV_FEPROT_REG
(
ba£
è((ba£)->
FEPROT
)

	)

12639 
	#NV_FDPROT_REG
(
ba£
è((ba£)->
FDPROT
)

	)

12656 
	#NV_BACKKEY3_KEY_MASK
 0xFFu

	)

12657 
	#NV_BACKKEY3_KEY_SHIFT
 0

	)

12658 
	#NV_BACKKEY3_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY3_KEY_SHIFT
))&
NV_BACKKEY3_KEY_MASK
)

	)

12660 
	#NV_BACKKEY2_KEY_MASK
 0xFFu

	)

12661 
	#NV_BACKKEY2_KEY_SHIFT
 0

	)

12662 
	#NV_BACKKEY2_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY2_KEY_SHIFT
))&
NV_BACKKEY2_KEY_MASK
)

	)

12664 
	#NV_BACKKEY1_KEY_MASK
 0xFFu

	)

12665 
	#NV_BACKKEY1_KEY_SHIFT
 0

	)

12666 
	#NV_BACKKEY1_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY1_KEY_SHIFT
))&
NV_BACKKEY1_KEY_MASK
)

	)

12668 
	#NV_BACKKEY0_KEY_MASK
 0xFFu

	)

12669 
	#NV_BACKKEY0_KEY_SHIFT
 0

	)

12670 
	#NV_BACKKEY0_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY0_KEY_SHIFT
))&
NV_BACKKEY0_KEY_MASK
)

	)

12672 
	#NV_BACKKEY7_KEY_MASK
 0xFFu

	)

12673 
	#NV_BACKKEY7_KEY_SHIFT
 0

	)

12674 
	#NV_BACKKEY7_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY7_KEY_SHIFT
))&
NV_BACKKEY7_KEY_MASK
)

	)

12676 
	#NV_BACKKEY6_KEY_MASK
 0xFFu

	)

12677 
	#NV_BACKKEY6_KEY_SHIFT
 0

	)

12678 
	#NV_BACKKEY6_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY6_KEY_SHIFT
))&
NV_BACKKEY6_KEY_MASK
)

	)

12680 
	#NV_BACKKEY5_KEY_MASK
 0xFFu

	)

12681 
	#NV_BACKKEY5_KEY_SHIFT
 0

	)

12682 
	#NV_BACKKEY5_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY5_KEY_SHIFT
))&
NV_BACKKEY5_KEY_MASK
)

	)

12684 
	#NV_BACKKEY4_KEY_MASK
 0xFFu

	)

12685 
	#NV_BACKKEY4_KEY_SHIFT
 0

	)

12686 
	#NV_BACKKEY4_KEY
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_BACKKEY4_KEY_SHIFT
))&
NV_BACKKEY4_KEY_MASK
)

	)

12688 
	#NV_FPROT3_PROT_MASK
 0xFFu

	)

12689 
	#NV_FPROT3_PROT_SHIFT
 0

	)

12690 
	#NV_FPROT3_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT3_PROT_SHIFT
))&
NV_FPROT3_PROT_MASK
)

	)

12692 
	#NV_FPROT2_PROT_MASK
 0xFFu

	)

12693 
	#NV_FPROT2_PROT_SHIFT
 0

	)

12694 
	#NV_FPROT2_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT2_PROT_SHIFT
))&
NV_FPROT2_PROT_MASK
)

	)

12696 
	#NV_FPROT1_PROT_MASK
 0xFFu

	)

12697 
	#NV_FPROT1_PROT_SHIFT
 0

	)

12698 
	#NV_FPROT1_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT1_PROT_SHIFT
))&
NV_FPROT1_PROT_MASK
)

	)

12700 
	#NV_FPROT0_PROT_MASK
 0xFFu

	)

12701 
	#NV_FPROT0_PROT_SHIFT
 0

	)

12702 
	#NV_FPROT0_PROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FPROT0_PROT_SHIFT
))&
NV_FPROT0_PROT_MASK
)

	)

12704 
	#NV_FSEC_SEC_MASK
 0x3u

	)

12705 
	#NV_FSEC_SEC_SHIFT
 0

	)

12706 
	#NV_FSEC_SEC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_SEC_SHIFT
))&
NV_FSEC_SEC_MASK
)

	)

12707 
	#NV_FSEC_FSLACC_MASK
 0xCu

	)

12708 
	#NV_FSEC_FSLACC_SHIFT
 2

	)

12709 
	#NV_FSEC_FSLACC
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_FSLACC_SHIFT
))&
NV_FSEC_FSLACC_MASK
)

	)

12710 
	#NV_FSEC_MEEN_MASK
 0x30u

	)

12711 
	#NV_FSEC_MEEN_SHIFT
 4

	)

12712 
	#NV_FSEC_MEEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_MEEN_SHIFT
))&
NV_FSEC_MEEN_MASK
)

	)

12713 
	#NV_FSEC_KEYEN_MASK
 0xC0u

	)

12714 
	#NV_FSEC_KEYEN_SHIFT
 6

	)

12715 
	#NV_FSEC_KEYEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FSEC_KEYEN_SHIFT
))&
NV_FSEC_KEYEN_MASK
)

	)

12717 
	#NV_FOPT_LPBOOT_MASK
 0x1u

	)

12718 
	#NV_FOPT_LPBOOT_SHIFT
 0

	)

12719 
	#NV_FOPT_EZPORT_DIS_MASK
 0x2u

	)

12720 
	#NV_FOPT_EZPORT_DIS_SHIFT
 1

	)

12722 
	#NV_FEPROT_EPROT_MASK
 0xFFu

	)

12723 
	#NV_FEPROT_EPROT_SHIFT
 0

	)

12724 
	#NV_FEPROT_EPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FEPROT_EPROT_SHIFT
))&
NV_FEPROT_EPROT_MASK
)

	)

12726 
	#NV_FDPROT_DPROT_MASK
 0xFFu

	)

12727 
	#NV_FDPROT_DPROT_SHIFT
 0

	)

12728 
	#NV_FDPROT_DPROT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NV_FDPROT_DPROT_SHIFT
))&
NV_FDPROT_DPROT_MASK
)

	)

12737 
	#FTFE_FÏshCÚfig_BASE_PTR
 ((
NV_MemM­PŒ
)0x400u)

	)

12739 
	#NV_BASE_PTRS
 { 
FTFE_FÏshCÚfig_BASE_PTR
 }

	)

12753 
	#NV_BACKKEY3
 
	`NV_BACKKEY3_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12754 
	#NV_BACKKEY2
 
	`NV_BACKKEY2_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12755 
	#NV_BACKKEY1
 
	`NV_BACKKEY1_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12756 
	#NV_BACKKEY0
 
	`NV_BACKKEY0_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12757 
	#NV_BACKKEY7
 
	`NV_BACKKEY7_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12758 
	#NV_BACKKEY6
 
	`NV_BACKKEY6_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12759 
	#NV_BACKKEY5
 
	`NV_BACKKEY5_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12760 
	#NV_BACKKEY4
 
	`NV_BACKKEY4_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12761 
	#NV_FPROT3
 
	`NV_FPROT3_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12762 
	#NV_FPROT2
 
	`NV_FPROT2_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12763 
	#NV_FPROT1
 
	`NV_FPROT1_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12764 
	#NV_FPROT0
 
	`NV_FPROT0_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12765 
	#NV_FSEC
 
	`NV_FSEC_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12766 
	#NV_FOPT
 
	`NV_FOPT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12767 
	#NV_FEPROT
 
	`NV_FEPROT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12768 
	#NV_FDPROT
 
	`NV_FDPROT_REG
(
FTFE_FÏshCÚfig_BASE_PTR
)

	)

12790 
	sNVIC_MemM­
 {

12791 
ušt32_t
 
	mISER
[4];

12792 
ušt8_t
 
	mRESERVED_0
[112];

12793 
ušt32_t
 
	mICER
[4];

12794 
ušt8_t
 
	mRESERVED_1
[112];

12795 
ušt32_t
 
	mISPR
[4];

12796 
ušt8_t
 
	mRESERVED_2
[112];

12797 
ušt32_t
 
	mICPR
[4];

12798 
ušt8_t
 
	mRESERVED_3
[112];

12799 
ušt32_t
 
	mIABR
[4];

12800 
ušt8_t
 
	mRESERVED_4
[240];

12801 
ušt8_t
 
	mIP
[106];

12802 
ušt8_t
 
	mRESERVED_5
[2710];

12803 
ušt32_t
 
	mSTIR
[1];

12804 } vÞ©ž*
	tNVIC_MemM­PŒ
;

12817 
	#NVIC_ISER_REG
(
ba£
,
šdex
è((ba£)->
ISER
[šdex])

	)

12818 
	#NVIC_ICER_REG
(
ba£
,
šdex
è((ba£)->
ICER
[šdex])

	)

12819 
	#NVIC_ISPR_REG
(
ba£
,
šdex
è((ba£)->
ISPR
[šdex])

	)

12820 
	#NVIC_ICPR_REG
(
ba£
,
šdex
è((ba£)->
ICPR
[šdex])

	)

12821 
	#NVIC_IABR_REG
(
ba£
,
šdex
è((ba£)->
IABR
[šdex])

	)

12822 
	#NVIC_IP_REG
(
ba£
,
šdex
è((ba£)->
IP
[šdex])

	)

12823 
	#NVIC_STIR_REG
(
ba£
,
šdex
è((ba£)->
STIR
[šdex])

	)

12840 
	#NVIC_ISER_SETENA_MASK
 0xFFFFFFFFu

	)

12841 
	#NVIC_ISER_SETENA_SHIFT
 0

	)

12842 
	#NVIC_ISER_SETENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ISER_SETENA_SHIFT
))&
NVIC_ISER_SETENA_MASK
)

	)

12844 
	#NVIC_ICER_CLRENA_MASK
 0xFFFFFFFFu

	)

12845 
	#NVIC_ICER_CLRENA_SHIFT
 0

	)

12846 
	#NVIC_ICER_CLRENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ICER_CLRENA_SHIFT
))&
NVIC_ICER_CLRENA_MASK
)

	)

12848 
	#NVIC_ISPR_SETPEND_MASK
 0xFFFFFFFFu

	)

12849 
	#NVIC_ISPR_SETPEND_SHIFT
 0

	)

12850 
	#NVIC_ISPR_SETPEND
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ISPR_SETPEND_SHIFT
))&
NVIC_ISPR_SETPEND_MASK
)

	)

12852 
	#NVIC_ICPR_CLRPEND_MASK
 0xFFFFFFFFu

	)

12853 
	#NVIC_ICPR_CLRPEND_SHIFT
 0

	)

12854 
	#NVIC_ICPR_CLRPEND
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_ICPR_CLRPEND_SHIFT
))&
NVIC_ICPR_CLRPEND_MASK
)

	)

12856 
	#NVIC_IABR_ACTIVE_MASK
 0xFFFFFFFFu

	)

12857 
	#NVIC_IABR_ACTIVE_SHIFT
 0

	)

12858 
	#NVIC_IABR_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_IABR_ACTIVE_SHIFT
))&
NVIC_IABR_ACTIVE_MASK
)

	)

12860 
	#NVIC_IP_PRI0_MASK
 0xFFu

	)

12861 
	#NVIC_IP_PRI0_SHIFT
 0

	)

12862 
	#NVIC_IP_PRI0
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI0_SHIFT
))&
NVIC_IP_PRI0_MASK
)

	)

12863 
	#NVIC_IP_PRI1_MASK
 0xFFu

	)

12864 
	#NVIC_IP_PRI1_SHIFT
 0

	)

12865 
	#NVIC_IP_PRI1
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI1_SHIFT
))&
NVIC_IP_PRI1_MASK
)

	)

12866 
	#NVIC_IP_PRI2_MASK
 0xFFu

	)

12867 
	#NVIC_IP_PRI2_SHIFT
 0

	)

12868 
	#NVIC_IP_PRI2
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI2_SHIFT
))&
NVIC_IP_PRI2_MASK
)

	)

12869 
	#NVIC_IP_PRI3_MASK
 0xFFu

	)

12870 
	#NVIC_IP_PRI3_SHIFT
 0

	)

12871 
	#NVIC_IP_PRI3
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI3_SHIFT
))&
NVIC_IP_PRI3_MASK
)

	)

12872 
	#NVIC_IP_PRI4_MASK
 0xFFu

	)

12873 
	#NVIC_IP_PRI4_SHIFT
 0

	)

12874 
	#NVIC_IP_PRI4
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI4_SHIFT
))&
NVIC_IP_PRI4_MASK
)

	)

12875 
	#NVIC_IP_PRI5_MASK
 0xFFu

	)

12876 
	#NVIC_IP_PRI5_SHIFT
 0

	)

12877 
	#NVIC_IP_PRI5
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI5_SHIFT
))&
NVIC_IP_PRI5_MASK
)

	)

12878 
	#NVIC_IP_PRI6_MASK
 0xFFu

	)

12879 
	#NVIC_IP_PRI6_SHIFT
 0

	)

12880 
	#NVIC_IP_PRI6
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI6_SHIFT
))&
NVIC_IP_PRI6_MASK
)

	)

12881 
	#NVIC_IP_PRI7_MASK
 0xFFu

	)

12882 
	#NVIC_IP_PRI7_SHIFT
 0

	)

12883 
	#NVIC_IP_PRI7
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI7_SHIFT
))&
NVIC_IP_PRI7_MASK
)

	)

12884 
	#NVIC_IP_PRI8_MASK
 0xFFu

	)

12885 
	#NVIC_IP_PRI8_SHIFT
 0

	)

12886 
	#NVIC_IP_PRI8
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI8_SHIFT
))&
NVIC_IP_PRI8_MASK
)

	)

12887 
	#NVIC_IP_PRI9_MASK
 0xFFu

	)

12888 
	#NVIC_IP_PRI9_SHIFT
 0

	)

12889 
	#NVIC_IP_PRI9
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI9_SHIFT
))&
NVIC_IP_PRI9_MASK
)

	)

12890 
	#NVIC_IP_PRI10_MASK
 0xFFu

	)

12891 
	#NVIC_IP_PRI10_SHIFT
 0

	)

12892 
	#NVIC_IP_PRI10
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI10_SHIFT
))&
NVIC_IP_PRI10_MASK
)

	)

12893 
	#NVIC_IP_PRI11_MASK
 0xFFu

	)

12894 
	#NVIC_IP_PRI11_SHIFT
 0

	)

12895 
	#NVIC_IP_PRI11
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI11_SHIFT
))&
NVIC_IP_PRI11_MASK
)

	)

12896 
	#NVIC_IP_PRI12_MASK
 0xFFu

	)

12897 
	#NVIC_IP_PRI12_SHIFT
 0

	)

12898 
	#NVIC_IP_PRI12
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI12_SHIFT
))&
NVIC_IP_PRI12_MASK
)

	)

12899 
	#NVIC_IP_PRI13_MASK
 0xFFu

	)

12900 
	#NVIC_IP_PRI13_SHIFT
 0

	)

12901 
	#NVIC_IP_PRI13
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI13_SHIFT
))&
NVIC_IP_PRI13_MASK
)

	)

12902 
	#NVIC_IP_PRI14_MASK
 0xFFu

	)

12903 
	#NVIC_IP_PRI14_SHIFT
 0

	)

12904 
	#NVIC_IP_PRI14
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI14_SHIFT
))&
NVIC_IP_PRI14_MASK
)

	)

12905 
	#NVIC_IP_PRI15_MASK
 0xFFu

	)

12906 
	#NVIC_IP_PRI15_SHIFT
 0

	)

12907 
	#NVIC_IP_PRI15
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI15_SHIFT
))&
NVIC_IP_PRI15_MASK
)

	)

12908 
	#NVIC_IP_PRI16_MASK
 0xFFu

	)

12909 
	#NVIC_IP_PRI16_SHIFT
 0

	)

12910 
	#NVIC_IP_PRI16
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI16_SHIFT
))&
NVIC_IP_PRI16_MASK
)

	)

12911 
	#NVIC_IP_PRI17_MASK
 0xFFu

	)

12912 
	#NVIC_IP_PRI17_SHIFT
 0

	)

12913 
	#NVIC_IP_PRI17
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI17_SHIFT
))&
NVIC_IP_PRI17_MASK
)

	)

12914 
	#NVIC_IP_PRI18_MASK
 0xFFu

	)

12915 
	#NVIC_IP_PRI18_SHIFT
 0

	)

12916 
	#NVIC_IP_PRI18
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI18_SHIFT
))&
NVIC_IP_PRI18_MASK
)

	)

12917 
	#NVIC_IP_PRI19_MASK
 0xFFu

	)

12918 
	#NVIC_IP_PRI19_SHIFT
 0

	)

12919 
	#NVIC_IP_PRI19
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI19_SHIFT
))&
NVIC_IP_PRI19_MASK
)

	)

12920 
	#NVIC_IP_PRI20_MASK
 0xFFu

	)

12921 
	#NVIC_IP_PRI20_SHIFT
 0

	)

12922 
	#NVIC_IP_PRI20
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI20_SHIFT
))&
NVIC_IP_PRI20_MASK
)

	)

12923 
	#NVIC_IP_PRI21_MASK
 0xFFu

	)

12924 
	#NVIC_IP_PRI21_SHIFT
 0

	)

12925 
	#NVIC_IP_PRI21
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI21_SHIFT
))&
NVIC_IP_PRI21_MASK
)

	)

12926 
	#NVIC_IP_PRI22_MASK
 0xFFu

	)

12927 
	#NVIC_IP_PRI22_SHIFT
 0

	)

12928 
	#NVIC_IP_PRI22
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI22_SHIFT
))&
NVIC_IP_PRI22_MASK
)

	)

12929 
	#NVIC_IP_PRI23_MASK
 0xFFu

	)

12930 
	#NVIC_IP_PRI23_SHIFT
 0

	)

12931 
	#NVIC_IP_PRI23
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI23_SHIFT
))&
NVIC_IP_PRI23_MASK
)

	)

12932 
	#NVIC_IP_PRI24_MASK
 0xFFu

	)

12933 
	#NVIC_IP_PRI24_SHIFT
 0

	)

12934 
	#NVIC_IP_PRI24
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI24_SHIFT
))&
NVIC_IP_PRI24_MASK
)

	)

12935 
	#NVIC_IP_PRI25_MASK
 0xFFu

	)

12936 
	#NVIC_IP_PRI25_SHIFT
 0

	)

12937 
	#NVIC_IP_PRI25
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI25_SHIFT
))&
NVIC_IP_PRI25_MASK
)

	)

12938 
	#NVIC_IP_PRI26_MASK
 0xFFu

	)

12939 
	#NVIC_IP_PRI26_SHIFT
 0

	)

12940 
	#NVIC_IP_PRI26
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI26_SHIFT
))&
NVIC_IP_PRI26_MASK
)

	)

12941 
	#NVIC_IP_PRI27_MASK
 0xFFu

	)

12942 
	#NVIC_IP_PRI27_SHIFT
 0

	)

12943 
	#NVIC_IP_PRI27
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI27_SHIFT
))&
NVIC_IP_PRI27_MASK
)

	)

12944 
	#NVIC_IP_PRI28_MASK
 0xFFu

	)

12945 
	#NVIC_IP_PRI28_SHIFT
 0

	)

12946 
	#NVIC_IP_PRI28
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI28_SHIFT
))&
NVIC_IP_PRI28_MASK
)

	)

12947 
	#NVIC_IP_PRI29_MASK
 0xFFu

	)

12948 
	#NVIC_IP_PRI29_SHIFT
 0

	)

12949 
	#NVIC_IP_PRI29
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI29_SHIFT
))&
NVIC_IP_PRI29_MASK
)

	)

12950 
	#NVIC_IP_PRI30_MASK
 0xFFu

	)

12951 
	#NVIC_IP_PRI30_SHIFT
 0

	)

12952 
	#NVIC_IP_PRI30
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI30_SHIFT
))&
NVIC_IP_PRI30_MASK
)

	)

12953 
	#NVIC_IP_PRI31_MASK
 0xFFu

	)

12954 
	#NVIC_IP_PRI31_SHIFT
 0

	)

12955 
	#NVIC_IP_PRI31
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI31_SHIFT
))&
NVIC_IP_PRI31_MASK
)

	)

12956 
	#NVIC_IP_PRI32_MASK
 0xFFu

	)

12957 
	#NVIC_IP_PRI32_SHIFT
 0

	)

12958 
	#NVIC_IP_PRI32
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI32_SHIFT
))&
NVIC_IP_PRI32_MASK
)

	)

12959 
	#NVIC_IP_PRI33_MASK
 0xFFu

	)

12960 
	#NVIC_IP_PRI33_SHIFT
 0

	)

12961 
	#NVIC_IP_PRI33
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI33_SHIFT
))&
NVIC_IP_PRI33_MASK
)

	)

12962 
	#NVIC_IP_PRI34_MASK
 0xFFu

	)

12963 
	#NVIC_IP_PRI34_SHIFT
 0

	)

12964 
	#NVIC_IP_PRI34
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI34_SHIFT
))&
NVIC_IP_PRI34_MASK
)

	)

12965 
	#NVIC_IP_PRI35_MASK
 0xFFu

	)

12966 
	#NVIC_IP_PRI35_SHIFT
 0

	)

12967 
	#NVIC_IP_PRI35
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI35_SHIFT
))&
NVIC_IP_PRI35_MASK
)

	)

12968 
	#NVIC_IP_PRI36_MASK
 0xFFu

	)

12969 
	#NVIC_IP_PRI36_SHIFT
 0

	)

12970 
	#NVIC_IP_PRI36
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI36_SHIFT
))&
NVIC_IP_PRI36_MASK
)

	)

12971 
	#NVIC_IP_PRI37_MASK
 0xFFu

	)

12972 
	#NVIC_IP_PRI37_SHIFT
 0

	)

12973 
	#NVIC_IP_PRI37
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI37_SHIFT
))&
NVIC_IP_PRI37_MASK
)

	)

12974 
	#NVIC_IP_PRI38_MASK
 0xFFu

	)

12975 
	#NVIC_IP_PRI38_SHIFT
 0

	)

12976 
	#NVIC_IP_PRI38
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI38_SHIFT
))&
NVIC_IP_PRI38_MASK
)

	)

12977 
	#NVIC_IP_PRI39_MASK
 0xFFu

	)

12978 
	#NVIC_IP_PRI39_SHIFT
 0

	)

12979 
	#NVIC_IP_PRI39
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI39_SHIFT
))&
NVIC_IP_PRI39_MASK
)

	)

12980 
	#NVIC_IP_PRI40_MASK
 0xFFu

	)

12981 
	#NVIC_IP_PRI40_SHIFT
 0

	)

12982 
	#NVIC_IP_PRI40
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI40_SHIFT
))&
NVIC_IP_PRI40_MASK
)

	)

12983 
	#NVIC_IP_PRI41_MASK
 0xFFu

	)

12984 
	#NVIC_IP_PRI41_SHIFT
 0

	)

12985 
	#NVIC_IP_PRI41
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI41_SHIFT
))&
NVIC_IP_PRI41_MASK
)

	)

12986 
	#NVIC_IP_PRI42_MASK
 0xFFu

	)

12987 
	#NVIC_IP_PRI42_SHIFT
 0

	)

12988 
	#NVIC_IP_PRI42
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI42_SHIFT
))&
NVIC_IP_PRI42_MASK
)

	)

12989 
	#NVIC_IP_PRI43_MASK
 0xFFu

	)

12990 
	#NVIC_IP_PRI43_SHIFT
 0

	)

12991 
	#NVIC_IP_PRI43
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI43_SHIFT
))&
NVIC_IP_PRI43_MASK
)

	)

12992 
	#NVIC_IP_PRI44_MASK
 0xFFu

	)

12993 
	#NVIC_IP_PRI44_SHIFT
 0

	)

12994 
	#NVIC_IP_PRI44
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI44_SHIFT
))&
NVIC_IP_PRI44_MASK
)

	)

12995 
	#NVIC_IP_PRI45_MASK
 0xFFu

	)

12996 
	#NVIC_IP_PRI45_SHIFT
 0

	)

12997 
	#NVIC_IP_PRI45
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI45_SHIFT
))&
NVIC_IP_PRI45_MASK
)

	)

12998 
	#NVIC_IP_PRI46_MASK
 0xFFu

	)

12999 
	#NVIC_IP_PRI46_SHIFT
 0

	)

13000 
	#NVIC_IP_PRI46
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI46_SHIFT
))&
NVIC_IP_PRI46_MASK
)

	)

13001 
	#NVIC_IP_PRI47_MASK
 0xFFu

	)

13002 
	#NVIC_IP_PRI47_SHIFT
 0

	)

13003 
	#NVIC_IP_PRI47
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI47_SHIFT
))&
NVIC_IP_PRI47_MASK
)

	)

13004 
	#NVIC_IP_PRI48_MASK
 0xFFu

	)

13005 
	#NVIC_IP_PRI48_SHIFT
 0

	)

13006 
	#NVIC_IP_PRI48
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI48_SHIFT
))&
NVIC_IP_PRI48_MASK
)

	)

13007 
	#NVIC_IP_PRI49_MASK
 0xFFu

	)

13008 
	#NVIC_IP_PRI49_SHIFT
 0

	)

13009 
	#NVIC_IP_PRI49
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI49_SHIFT
))&
NVIC_IP_PRI49_MASK
)

	)

13010 
	#NVIC_IP_PRI50_MASK
 0xFFu

	)

13011 
	#NVIC_IP_PRI50_SHIFT
 0

	)

13012 
	#NVIC_IP_PRI50
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI50_SHIFT
))&
NVIC_IP_PRI50_MASK
)

	)

13013 
	#NVIC_IP_PRI51_MASK
 0xFFu

	)

13014 
	#NVIC_IP_PRI51_SHIFT
 0

	)

13015 
	#NVIC_IP_PRI51
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI51_SHIFT
))&
NVIC_IP_PRI51_MASK
)

	)

13016 
	#NVIC_IP_PRI52_MASK
 0xFFu

	)

13017 
	#NVIC_IP_PRI52_SHIFT
 0

	)

13018 
	#NVIC_IP_PRI52
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI52_SHIFT
))&
NVIC_IP_PRI52_MASK
)

	)

13019 
	#NVIC_IP_PRI53_MASK
 0xFFu

	)

13020 
	#NVIC_IP_PRI53_SHIFT
 0

	)

13021 
	#NVIC_IP_PRI53
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI53_SHIFT
))&
NVIC_IP_PRI53_MASK
)

	)

13022 
	#NVIC_IP_PRI54_MASK
 0xFFu

	)

13023 
	#NVIC_IP_PRI54_SHIFT
 0

	)

13024 
	#NVIC_IP_PRI54
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI54_SHIFT
))&
NVIC_IP_PRI54_MASK
)

	)

13025 
	#NVIC_IP_PRI55_MASK
 0xFFu

	)

13026 
	#NVIC_IP_PRI55_SHIFT
 0

	)

13027 
	#NVIC_IP_PRI55
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI55_SHIFT
))&
NVIC_IP_PRI55_MASK
)

	)

13028 
	#NVIC_IP_PRI56_MASK
 0xFFu

	)

13029 
	#NVIC_IP_PRI56_SHIFT
 0

	)

13030 
	#NVIC_IP_PRI56
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI56_SHIFT
))&
NVIC_IP_PRI56_MASK
)

	)

13031 
	#NVIC_IP_PRI57_MASK
 0xFFu

	)

13032 
	#NVIC_IP_PRI57_SHIFT
 0

	)

13033 
	#NVIC_IP_PRI57
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI57_SHIFT
))&
NVIC_IP_PRI57_MASK
)

	)

13034 
	#NVIC_IP_PRI58_MASK
 0xFFu

	)

13035 
	#NVIC_IP_PRI58_SHIFT
 0

	)

13036 
	#NVIC_IP_PRI58
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI58_SHIFT
))&
NVIC_IP_PRI58_MASK
)

	)

13037 
	#NVIC_IP_PRI59_MASK
 0xFFu

	)

13038 
	#NVIC_IP_PRI59_SHIFT
 0

	)

13039 
	#NVIC_IP_PRI59
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI59_SHIFT
))&
NVIC_IP_PRI59_MASK
)

	)

13040 
	#NVIC_IP_PRI60_MASK
 0xFFu

	)

13041 
	#NVIC_IP_PRI60_SHIFT
 0

	)

13042 
	#NVIC_IP_PRI60
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI60_SHIFT
))&
NVIC_IP_PRI60_MASK
)

	)

13043 
	#NVIC_IP_PRI61_MASK
 0xFFu

	)

13044 
	#NVIC_IP_PRI61_SHIFT
 0

	)

13045 
	#NVIC_IP_PRI61
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI61_SHIFT
))&
NVIC_IP_PRI61_MASK
)

	)

13046 
	#NVIC_IP_PRI62_MASK
 0xFFu

	)

13047 
	#NVIC_IP_PRI62_SHIFT
 0

	)

13048 
	#NVIC_IP_PRI62
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI62_SHIFT
))&
NVIC_IP_PRI62_MASK
)

	)

13049 
	#NVIC_IP_PRI63_MASK
 0xFFu

	)

13050 
	#NVIC_IP_PRI63_SHIFT
 0

	)

13051 
	#NVIC_IP_PRI63
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI63_SHIFT
))&
NVIC_IP_PRI63_MASK
)

	)

13052 
	#NVIC_IP_PRI64_MASK
 0xFFu

	)

13053 
	#NVIC_IP_PRI64_SHIFT
 0

	)

13054 
	#NVIC_IP_PRI64
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI64_SHIFT
))&
NVIC_IP_PRI64_MASK
)

	)

13055 
	#NVIC_IP_PRI65_MASK
 0xFFu

	)

13056 
	#NVIC_IP_PRI65_SHIFT
 0

	)

13057 
	#NVIC_IP_PRI65
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI65_SHIFT
))&
NVIC_IP_PRI65_MASK
)

	)

13058 
	#NVIC_IP_PRI66_MASK
 0xFFu

	)

13059 
	#NVIC_IP_PRI66_SHIFT
 0

	)

13060 
	#NVIC_IP_PRI66
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI66_SHIFT
))&
NVIC_IP_PRI66_MASK
)

	)

13061 
	#NVIC_IP_PRI67_MASK
 0xFFu

	)

13062 
	#NVIC_IP_PRI67_SHIFT
 0

	)

13063 
	#NVIC_IP_PRI67
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI67_SHIFT
))&
NVIC_IP_PRI67_MASK
)

	)

13064 
	#NVIC_IP_PRI68_MASK
 0xFFu

	)

13065 
	#NVIC_IP_PRI68_SHIFT
 0

	)

13066 
	#NVIC_IP_PRI68
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI68_SHIFT
))&
NVIC_IP_PRI68_MASK
)

	)

13067 
	#NVIC_IP_PRI69_MASK
 0xFFu

	)

13068 
	#NVIC_IP_PRI69_SHIFT
 0

	)

13069 
	#NVIC_IP_PRI69
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI69_SHIFT
))&
NVIC_IP_PRI69_MASK
)

	)

13070 
	#NVIC_IP_PRI70_MASK
 0xFFu

	)

13071 
	#NVIC_IP_PRI70_SHIFT
 0

	)

13072 
	#NVIC_IP_PRI70
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI70_SHIFT
))&
NVIC_IP_PRI70_MASK
)

	)

13073 
	#NVIC_IP_PRI71_MASK
 0xFFu

	)

13074 
	#NVIC_IP_PRI71_SHIFT
 0

	)

13075 
	#NVIC_IP_PRI71
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI71_SHIFT
))&
NVIC_IP_PRI71_MASK
)

	)

13076 
	#NVIC_IP_PRI72_MASK
 0xFFu

	)

13077 
	#NVIC_IP_PRI72_SHIFT
 0

	)

13078 
	#NVIC_IP_PRI72
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI72_SHIFT
))&
NVIC_IP_PRI72_MASK
)

	)

13079 
	#NVIC_IP_PRI73_MASK
 0xFFu

	)

13080 
	#NVIC_IP_PRI73_SHIFT
 0

	)

13081 
	#NVIC_IP_PRI73
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI73_SHIFT
))&
NVIC_IP_PRI73_MASK
)

	)

13082 
	#NVIC_IP_PRI74_MASK
 0xFFu

	)

13083 
	#NVIC_IP_PRI74_SHIFT
 0

	)

13084 
	#NVIC_IP_PRI74
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI74_SHIFT
))&
NVIC_IP_PRI74_MASK
)

	)

13085 
	#NVIC_IP_PRI75_MASK
 0xFFu

	)

13086 
	#NVIC_IP_PRI75_SHIFT
 0

	)

13087 
	#NVIC_IP_PRI75
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI75_SHIFT
))&
NVIC_IP_PRI75_MASK
)

	)

13088 
	#NVIC_IP_PRI76_MASK
 0xFFu

	)

13089 
	#NVIC_IP_PRI76_SHIFT
 0

	)

13090 
	#NVIC_IP_PRI76
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI76_SHIFT
))&
NVIC_IP_PRI76_MASK
)

	)

13091 
	#NVIC_IP_PRI77_MASK
 0xFFu

	)

13092 
	#NVIC_IP_PRI77_SHIFT
 0

	)

13093 
	#NVIC_IP_PRI77
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI77_SHIFT
))&
NVIC_IP_PRI77_MASK
)

	)

13094 
	#NVIC_IP_PRI78_MASK
 0xFFu

	)

13095 
	#NVIC_IP_PRI78_SHIFT
 0

	)

13096 
	#NVIC_IP_PRI78
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI78_SHIFT
))&
NVIC_IP_PRI78_MASK
)

	)

13097 
	#NVIC_IP_PRI79_MASK
 0xFFu

	)

13098 
	#NVIC_IP_PRI79_SHIFT
 0

	)

13099 
	#NVIC_IP_PRI79
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI79_SHIFT
))&
NVIC_IP_PRI79_MASK
)

	)

13100 
	#NVIC_IP_PRI80_MASK
 0xFFu

	)

13101 
	#NVIC_IP_PRI80_SHIFT
 0

	)

13102 
	#NVIC_IP_PRI80
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI80_SHIFT
))&
NVIC_IP_PRI80_MASK
)

	)

13103 
	#NVIC_IP_PRI81_MASK
 0xFFu

	)

13104 
	#NVIC_IP_PRI81_SHIFT
 0

	)

13105 
	#NVIC_IP_PRI81
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI81_SHIFT
))&
NVIC_IP_PRI81_MASK
)

	)

13106 
	#NVIC_IP_PRI82_MASK
 0xFFu

	)

13107 
	#NVIC_IP_PRI82_SHIFT
 0

	)

13108 
	#NVIC_IP_PRI82
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI82_SHIFT
))&
NVIC_IP_PRI82_MASK
)

	)

13109 
	#NVIC_IP_PRI83_MASK
 0xFFu

	)

13110 
	#NVIC_IP_PRI83_SHIFT
 0

	)

13111 
	#NVIC_IP_PRI83
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI83_SHIFT
))&
NVIC_IP_PRI83_MASK
)

	)

13112 
	#NVIC_IP_PRI84_MASK
 0xFFu

	)

13113 
	#NVIC_IP_PRI84_SHIFT
 0

	)

13114 
	#NVIC_IP_PRI84
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI84_SHIFT
))&
NVIC_IP_PRI84_MASK
)

	)

13115 
	#NVIC_IP_PRI85_MASK
 0xFFu

	)

13116 
	#NVIC_IP_PRI85_SHIFT
 0

	)

13117 
	#NVIC_IP_PRI85
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI85_SHIFT
))&
NVIC_IP_PRI85_MASK
)

	)

13118 
	#NVIC_IP_PRI86_MASK
 0xFFu

	)

13119 
	#NVIC_IP_PRI86_SHIFT
 0

	)

13120 
	#NVIC_IP_PRI86
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI86_SHIFT
))&
NVIC_IP_PRI86_MASK
)

	)

13121 
	#NVIC_IP_PRI87_MASK
 0xFFu

	)

13122 
	#NVIC_IP_PRI87_SHIFT
 0

	)

13123 
	#NVIC_IP_PRI87
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI87_SHIFT
))&
NVIC_IP_PRI87_MASK
)

	)

13124 
	#NVIC_IP_PRI88_MASK
 0xFFu

	)

13125 
	#NVIC_IP_PRI88_SHIFT
 0

	)

13126 
	#NVIC_IP_PRI88
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI88_SHIFT
))&
NVIC_IP_PRI88_MASK
)

	)

13127 
	#NVIC_IP_PRI89_MASK
 0xFFu

	)

13128 
	#NVIC_IP_PRI89_SHIFT
 0

	)

13129 
	#NVIC_IP_PRI89
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI89_SHIFT
))&
NVIC_IP_PRI89_MASK
)

	)

13130 
	#NVIC_IP_PRI90_MASK
 0xFFu

	)

13131 
	#NVIC_IP_PRI90_SHIFT
 0

	)

13132 
	#NVIC_IP_PRI90
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI90_SHIFT
))&
NVIC_IP_PRI90_MASK
)

	)

13133 
	#NVIC_IP_PRI91_MASK
 0xFFu

	)

13134 
	#NVIC_IP_PRI91_SHIFT
 0

	)

13135 
	#NVIC_IP_PRI91
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI91_SHIFT
))&
NVIC_IP_PRI91_MASK
)

	)

13136 
	#NVIC_IP_PRI92_MASK
 0xFFu

	)

13137 
	#NVIC_IP_PRI92_SHIFT
 0

	)

13138 
	#NVIC_IP_PRI92
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI92_SHIFT
))&
NVIC_IP_PRI92_MASK
)

	)

13139 
	#NVIC_IP_PRI93_MASK
 0xFFu

	)

13140 
	#NVIC_IP_PRI93_SHIFT
 0

	)

13141 
	#NVIC_IP_PRI93
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI93_SHIFT
))&
NVIC_IP_PRI93_MASK
)

	)

13142 
	#NVIC_IP_PRI94_MASK
 0xFFu

	)

13143 
	#NVIC_IP_PRI94_SHIFT
 0

	)

13144 
	#NVIC_IP_PRI94
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI94_SHIFT
))&
NVIC_IP_PRI94_MASK
)

	)

13145 
	#NVIC_IP_PRI95_MASK
 0xFFu

	)

13146 
	#NVIC_IP_PRI95_SHIFT
 0

	)

13147 
	#NVIC_IP_PRI95
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI95_SHIFT
))&
NVIC_IP_PRI95_MASK
)

	)

13148 
	#NVIC_IP_PRI96_MASK
 0xFFu

	)

13149 
	#NVIC_IP_PRI96_SHIFT
 0

	)

13150 
	#NVIC_IP_PRI96
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI96_SHIFT
))&
NVIC_IP_PRI96_MASK
)

	)

13151 
	#NVIC_IP_PRI97_MASK
 0xFFu

	)

13152 
	#NVIC_IP_PRI97_SHIFT
 0

	)

13153 
	#NVIC_IP_PRI97
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI97_SHIFT
))&
NVIC_IP_PRI97_MASK
)

	)

13154 
	#NVIC_IP_PRI98_MASK
 0xFFu

	)

13155 
	#NVIC_IP_PRI98_SHIFT
 0

	)

13156 
	#NVIC_IP_PRI98
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI98_SHIFT
))&
NVIC_IP_PRI98_MASK
)

	)

13157 
	#NVIC_IP_PRI99_MASK
 0xFFu

	)

13158 
	#NVIC_IP_PRI99_SHIFT
 0

	)

13159 
	#NVIC_IP_PRI99
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI99_SHIFT
))&
NVIC_IP_PRI99_MASK
)

	)

13160 
	#NVIC_IP_PRI100_MASK
 0xFFu

	)

13161 
	#NVIC_IP_PRI100_SHIFT
 0

	)

13162 
	#NVIC_IP_PRI100
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI100_SHIFT
))&
NVIC_IP_PRI100_MASK
)

	)

13163 
	#NVIC_IP_PRI101_MASK
 0xFFu

	)

13164 
	#NVIC_IP_PRI101_SHIFT
 0

	)

13165 
	#NVIC_IP_PRI101
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI101_SHIFT
))&
NVIC_IP_PRI101_MASK
)

	)

13166 
	#NVIC_IP_PRI102_MASK
 0xFFu

	)

13167 
	#NVIC_IP_PRI102_SHIFT
 0

	)

13168 
	#NVIC_IP_PRI102
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI102_SHIFT
))&
NVIC_IP_PRI102_MASK
)

	)

13169 
	#NVIC_IP_PRI103_MASK
 0xFFu

	)

13170 
	#NVIC_IP_PRI103_SHIFT
 0

	)

13171 
	#NVIC_IP_PRI103
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI103_SHIFT
))&
NVIC_IP_PRI103_MASK
)

	)

13172 
	#NVIC_IP_PRI104_MASK
 0xFFu

	)

13173 
	#NVIC_IP_PRI104_SHIFT
 0

	)

13174 
	#NVIC_IP_PRI104
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI104_SHIFT
))&
NVIC_IP_PRI104_MASK
)

	)

13175 
	#NVIC_IP_PRI105_MASK
 0xFFu

	)

13176 
	#NVIC_IP_PRI105_SHIFT
 0

	)

13177 
	#NVIC_IP_PRI105
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
NVIC_IP_PRI105_SHIFT
))&
NVIC_IP_PRI105_MASK
)

	)

13179 
	#NVIC_STIR_INTID_MASK
 0x1FFu

	)

13180 
	#NVIC_STIR_INTID_SHIFT
 0

	)

13181 
	#NVIC_STIR_INTID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
NVIC_STIR_INTID_SHIFT
))&
NVIC_STIR_INTID_MASK
)

	)

13190 
	#NVIC_BASE_PTR
 ((
NVIC_MemM­PŒ
)0xE000E100u)

	)

13192 
	#NVIC_BASE_PTRS
 { 
NVIC_BASE_PTR
 }

	)

13206 
	#NVICISER0
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,0)

	)

13207 
	#NVICISER1
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,1)

	)

13208 
	#NVICISER2
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,2)

	)

13209 
	#NVICISER3
 
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,3)

	)

13210 
	#NVICICER0
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,0)

	)

13211 
	#NVICICER1
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,1)

	)

13212 
	#NVICICER2
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,2)

	)

13213 
	#NVICICER3
 
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,3)

	)

13214 
	#NVICISPR0
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,0)

	)

13215 
	#NVICISPR1
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,1)

	)

13216 
	#NVICISPR2
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,2)

	)

13217 
	#NVICISPR3
 
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,3)

	)

13218 
	#NVICICPR0
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,0)

	)

13219 
	#NVICICPR1
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,1)

	)

13220 
	#NVICICPR2
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,2)

	)

13221 
	#NVICICPR3
 
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,3)

	)

13222 
	#NVICIABR0
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,0)

	)

13223 
	#NVICIABR1
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,1)

	)

13224 
	#NVICIABR2
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,2)

	)

13225 
	#NVICIABR3
 
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,3)

	)

13226 
	#NVICIP0
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,0)

	)

13227 
	#NVICIP1
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,1)

	)

13228 
	#NVICIP2
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,2)

	)

13229 
	#NVICIP3
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,3)

	)

13230 
	#NVICIP4
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,4)

	)

13231 
	#NVICIP5
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,5)

	)

13232 
	#NVICIP6
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,6)

	)

13233 
	#NVICIP7
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,7)

	)

13234 
	#NVICIP8
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,8)

	)

13235 
	#NVICIP9
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,9)

	)

13236 
	#NVICIP10
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,10)

	)

13237 
	#NVICIP11
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,11)

	)

13238 
	#NVICIP12
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,12)

	)

13239 
	#NVICIP13
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,13)

	)

13240 
	#NVICIP14
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,14)

	)

13241 
	#NVICIP15
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,15)

	)

13242 
	#NVICIP16
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,16)

	)

13243 
	#NVICIP17
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,17)

	)

13244 
	#NVICIP18
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,18)

	)

13245 
	#NVICIP19
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,19)

	)

13246 
	#NVICIP20
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,20)

	)

13247 
	#NVICIP21
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,21)

	)

13248 
	#NVICIP22
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,22)

	)

13249 
	#NVICIP23
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,23)

	)

13250 
	#NVICIP24
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,24)

	)

13251 
	#NVICIP25
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,25)

	)

13252 
	#NVICIP26
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,26)

	)

13253 
	#NVICIP27
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,27)

	)

13254 
	#NVICIP28
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,28)

	)

13255 
	#NVICIP29
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,29)

	)

13256 
	#NVICIP30
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,30)

	)

13257 
	#NVICIP31
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,31)

	)

13258 
	#NVICIP32
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,32)

	)

13259 
	#NVICIP33
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,33)

	)

13260 
	#NVICIP34
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,34)

	)

13261 
	#NVICIP35
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,35)

	)

13262 
	#NVICIP36
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,36)

	)

13263 
	#NVICIP37
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,37)

	)

13264 
	#NVICIP38
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,38)

	)

13265 
	#NVICIP39
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,39)

	)

13266 
	#NVICIP40
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,40)

	)

13267 
	#NVICIP41
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,41)

	)

13268 
	#NVICIP42
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,42)

	)

13269 
	#NVICIP43
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,43)

	)

13270 
	#NVICIP44
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,44)

	)

13271 
	#NVICIP45
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,45)

	)

13272 
	#NVICIP46
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,46)

	)

13273 
	#NVICIP47
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,47)

	)

13274 
	#NVICIP48
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,48)

	)

13275 
	#NVICIP49
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,49)

	)

13276 
	#NVICIP50
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,50)

	)

13277 
	#NVICIP51
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,51)

	)

13278 
	#NVICIP52
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,52)

	)

13279 
	#NVICIP53
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,53)

	)

13280 
	#NVICIP54
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,54)

	)

13281 
	#NVICIP55
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,55)

	)

13282 
	#NVICIP56
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,56)

	)

13283 
	#NVICIP57
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,57)

	)

13284 
	#NVICIP58
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,58)

	)

13285 
	#NVICIP59
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,59)

	)

13286 
	#NVICIP60
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,60)

	)

13287 
	#NVICIP61
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,61)

	)

13288 
	#NVICIP62
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,62)

	)

13289 
	#NVICIP63
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,63)

	)

13290 
	#NVICIP64
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,64)

	)

13291 
	#NVICIP65
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,65)

	)

13292 
	#NVICIP66
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,66)

	)

13293 
	#NVICIP67
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,67)

	)

13294 
	#NVICIP68
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,68)

	)

13295 
	#NVICIP69
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,69)

	)

13296 
	#NVICIP70
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,70)

	)

13297 
	#NVICIP71
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,71)

	)

13298 
	#NVICIP72
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,72)

	)

13299 
	#NVICIP73
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,73)

	)

13300 
	#NVICIP74
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,74)

	)

13301 
	#NVICIP75
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,75)

	)

13302 
	#NVICIP76
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,76)

	)

13303 
	#NVICIP77
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,77)

	)

13304 
	#NVICIP78
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,78)

	)

13305 
	#NVICIP79
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,79)

	)

13306 
	#NVICIP80
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,80)

	)

13307 
	#NVICIP81
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,81)

	)

13308 
	#NVICIP82
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,82)

	)

13309 
	#NVICIP83
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,83)

	)

13310 
	#NVICIP84
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,84)

	)

13311 
	#NVICIP85
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,85)

	)

13312 
	#NVICIP86
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,86)

	)

13313 
	#NVICIP87
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,87)

	)

13314 
	#NVICIP88
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,88)

	)

13315 
	#NVICIP89
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,89)

	)

13316 
	#NVICIP90
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,90)

	)

13317 
	#NVICIP91
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,91)

	)

13318 
	#NVICIP92
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,92)

	)

13319 
	#NVICIP93
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,93)

	)

13320 
	#NVICIP94
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,94)

	)

13321 
	#NVICIP95
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,95)

	)

13322 
	#NVICIP96
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,96)

	)

13323 
	#NVICIP97
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,97)

	)

13324 
	#NVICIP98
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,98)

	)

13325 
	#NVICIP99
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,99)

	)

13326 
	#NVICIP100
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,100)

	)

13327 
	#NVICIP101
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,101)

	)

13328 
	#NVICIP102
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,102)

	)

13329 
	#NVICIP103
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,103)

	)

13330 
	#NVICIP104
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,104)

	)

13331 
	#NVICIP105
 
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,105)

	)

13332 
	#NVICSTIR
 
	`NVIC_STIR_REG
(
NVIC_BASE_PTR
,0)

	)

13335 
	#NVIC_ISER
(
šdex
è
	`NVIC_ISER_REG
(
NVIC_BASE_PTR
,šdex)

	)

13336 
	#NVIC_ICER
(
šdex
è
	`NVIC_ICER_REG
(
NVIC_BASE_PTR
,šdex)

	)

13337 
	#NVIC_ISPR
(
šdex
è
	`NVIC_ISPR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13338 
	#NVIC_ICPR
(
šdex
è
	`NVIC_ICPR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13339 
	#NVIC_IABR
(
šdex
è
	`NVIC_IABR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13340 
	#NVIC_IP
(
šdex
è
	`NVIC_IP_REG
(
NVIC_BASE_PTR
,šdex)

	)

13341 
	#NVIC_STIR
(
šdex
è
	`NVIC_STIR_REG
(
NVIC_BASE_PTR
,šdex)

	)

13363 
	sOSC_MemM­
 {

13364 
ušt8_t
 
	mCR
;

13365 } vÞ©ž*
	tOSC_MemM­PŒ
;

13378 
	#OSC_CR_REG
(
ba£
è((ba£)->
CR
)

	)

13395 
	#OSC_CR_SC16P_MASK
 0x1u

	)

13396 
	#OSC_CR_SC16P_SHIFT
 0

	)

13397 
	#OSC_CR_SC8P_MASK
 0x2u

	)

13398 
	#OSC_CR_SC8P_SHIFT
 1

	)

13399 
	#OSC_CR_SC4P_MASK
 0x4u

	)

13400 
	#OSC_CR_SC4P_SHIFT
 2

	)

13401 
	#OSC_CR_SC2P_MASK
 0x8u

	)

13402 
	#OSC_CR_SC2P_SHIFT
 3

	)

13403 
	#OSC_CR_EREFSTEN_MASK
 0x20u

	)

13404 
	#OSC_CR_EREFSTEN_SHIFT
 5

	)

13405 
	#OSC_CR_ERCLKEN_MASK
 0x80u

	)

13406 
	#OSC_CR_ERCLKEN_SHIFT
 7

	)

13415 
	#OSC0_BASE_PTR
 ((
OSC_MemM­PŒ
)0x40065000u)

	)

13417 
	#OSC1_BASE_PTR
 ((
OSC_MemM­PŒ
)0x400E5000u)

	)

13419 
	#OSC_BASE_PTRS
 { 
OSC0_BASE_PTR
, 
OSC1_BASE_PTR
 }

	)

13433 
	#OSC0_CR
 
	`OSC_CR_REG
(
OSC0_BASE_PTR
)

	)

13435 
	#OSC1_CR
 
	`OSC_CR_REG
(
OSC1_BASE_PTR
)

	)

13457 
	sPDB_MemM­
 {

13458 
ušt32_t
 
	mSC
;

13459 
ušt32_t
 
	mMOD
;

13460 
ušt32_t
 
	mCNT
;

13461 
ušt32_t
 
	mIDLY
;

13463 
ušt32_t
 
	mC1
;

13464 
ušt32_t
 
	mS
;

13465 
ušt32_t
 
	mDLY
[2];

13466 
ušt8_t
 
	mRESERVED_0
[24];

13467 } 
	mCH
[4];

13468 
ušt8_t
 
	mRESERVED_0
[160];

13470 
ušt32_t
 
	mINTC
;

13471 
ušt32_t
 
	mINT
;

13472 } 
	mDAC
[2];

13473 
ušt8_t
 
	mRESERVED_1
[48];

13474 
ušt32_t
 
	mPOEN
;

13475 
ušt32_t
 
	mPODLY
[4];

13476 } vÞ©ž*
	tPDB_MemM­PŒ
;

13489 
	#PDB_SC_REG
(
ba£
è((ba£)->
SC
)

	)

13490 
	#PDB_MOD_REG
(
ba£
è((ba£)->
MOD
)

	)

13491 
	#PDB_CNT_REG
(
ba£
è((ba£)->
CNT
)

	)

13492 
	#PDB_IDLY_REG
(
ba£
è((ba£)->
IDLY
)

	)

13493 
	#PDB_C1_REG
(
ba£
,
šdex
è((ba£)->
CH
[šdex].
C1
)

	)

13494 
	#PDB_S_REG
(
ba£
,
šdex
è((ba£)->
CH
[šdex].
S
)

	)

13495 
	#PDB_DLY_REG
(
ba£
,
šdex
,
šdex2
è((ba£)->
CH
[šdex].
DLY
[šdex2])

	)

13496 
	#PDB_INTC_REG
(
ba£
,
šdex
è((ba£)->
DAC
[šdex].
INTC
)

	)

13497 
	#PDB_INT_REG
(
ba£
,
šdex
è((ba£)->
DAC
[šdex].
INT
)

	)

13498 
	#PDB_POEN_REG
(
ba£
è((ba£)->
POEN
)

	)

13499 
	#PDB_PODLY_REG
(
ba£
,
šdex
è((ba£)->
PODLY
[šdex])

	)

13516 
	#PDB_SC_LDOK_MASK
 0x1u

	)

13517 
	#PDB_SC_LDOK_SHIFT
 0

	)

13518 
	#PDB_SC_CONT_MASK
 0x2u

	)

13519 
	#PDB_SC_CONT_SHIFT
 1

	)

13520 
	#PDB_SC_MULT_MASK
 0xCu

	)

13521 
	#PDB_SC_MULT_SHIFT
 2

	)

13522 
	#PDB_SC_MULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_MULT_SHIFT
))&
PDB_SC_MULT_MASK
)

	)

13523 
	#PDB_SC_PDBIE_MASK
 0x20u

	)

13524 
	#PDB_SC_PDBIE_SHIFT
 5

	)

13525 
	#PDB_SC_PDBIF_MASK
 0x40u

	)

13526 
	#PDB_SC_PDBIF_SHIFT
 6

	)

13527 
	#PDB_SC_PDBEN_MASK
 0x80u

	)

13528 
	#PDB_SC_PDBEN_SHIFT
 7

	)

13529 
	#PDB_SC_TRGSEL_MASK
 0xF00u

	)

13530 
	#PDB_SC_TRGSEL_SHIFT
 8

	)

13531 
	#PDB_SC_TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_TRGSEL_SHIFT
))&
PDB_SC_TRGSEL_MASK
)

	)

13532 
	#PDB_SC_PRESCALER_MASK
 0x7000u

	)

13533 
	#PDB_SC_PRESCALER_SHIFT
 12

	)

13534 
	#PDB_SC_PRESCALER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_PRESCALER_SHIFT
))&
PDB_SC_PRESCALER_MASK
)

	)

13535 
	#PDB_SC_DMAEN_MASK
 0x8000u

	)

13536 
	#PDB_SC_DMAEN_SHIFT
 15

	)

13537 
	#PDB_SC_SWTRIG_MASK
 0x10000u

	)

13538 
	#PDB_SC_SWTRIG_SHIFT
 16

	)

13539 
	#PDB_SC_PDBEIE_MASK
 0x20000u

	)

13540 
	#PDB_SC_PDBEIE_SHIFT
 17

	)

13541 
	#PDB_SC_LDMOD_MASK
 0xC0000u

	)

13542 
	#PDB_SC_LDMOD_SHIFT
 18

	)

13543 
	#PDB_SC_LDMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_SC_LDMOD_SHIFT
))&
PDB_SC_LDMOD_MASK
)

	)

13545 
	#PDB_MOD_MOD_MASK
 0xFFFFu

	)

13546 
	#PDB_MOD_MOD_SHIFT
 0

	)

13547 
	#PDB_MOD_MOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_MOD_MOD_SHIFT
))&
PDB_MOD_MOD_MASK
)

	)

13549 
	#PDB_CNT_CNT_MASK
 0xFFFFu

	)

13550 
	#PDB_CNT_CNT_SHIFT
 0

	)

13551 
	#PDB_CNT_CNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_CNT_CNT_SHIFT
))&
PDB_CNT_CNT_MASK
)

	)

13553 
	#PDB_IDLY_IDLY_MASK
 0xFFFFu

	)

13554 
	#PDB_IDLY_IDLY_SHIFT
 0

	)

13555 
	#PDB_IDLY_IDLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_IDLY_IDLY_SHIFT
))&
PDB_IDLY_IDLY_MASK
)

	)

13557 
	#PDB_C1_EN_MASK
 0xFFu

	)

13558 
	#PDB_C1_EN_SHIFT
 0

	)

13559 
	#PDB_C1_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_EN_SHIFT
))&
PDB_C1_EN_MASK
)

	)

13560 
	#PDB_C1_TOS_MASK
 0xFF00u

	)

13561 
	#PDB_C1_TOS_SHIFT
 8

	)

13562 
	#PDB_C1_TOS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_TOS_SHIFT
))&
PDB_C1_TOS_MASK
)

	)

13563 
	#PDB_C1_BB_MASK
 0xFF0000u

	)

13564 
	#PDB_C1_BB_SHIFT
 16

	)

13565 
	#PDB_C1_BB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_C1_BB_SHIFT
))&
PDB_C1_BB_MASK
)

	)

13567 
	#PDB_S_ERR_MASK
 0xFFu

	)

13568 
	#PDB_S_ERR_SHIFT
 0

	)

13569 
	#PDB_S_ERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_S_ERR_SHIFT
))&
PDB_S_ERR_MASK
)

	)

13570 
	#PDB_S_CF_MASK
 0xFF0000u

	)

13571 
	#PDB_S_CF_SHIFT
 16

	)

13572 
	#PDB_S_CF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_S_CF_SHIFT
))&
PDB_S_CF_MASK
)

	)

13574 
	#PDB_DLY_DLY_MASK
 0xFFFFu

	)

13575 
	#PDB_DLY_DLY_SHIFT
 0

	)

13576 
	#PDB_DLY_DLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_DLY_DLY_SHIFT
))&
PDB_DLY_DLY_MASK
)

	)

13578 
	#PDB_INTC_TOE_MASK
 0x1u

	)

13579 
	#PDB_INTC_TOE_SHIFT
 0

	)

13580 
	#PDB_INTC_EXT_MASK
 0x2u

	)

13581 
	#PDB_INTC_EXT_SHIFT
 1

	)

13583 
	#PDB_INT_INT_MASK
 0xFFFFu

	)

13584 
	#PDB_INT_INT_SHIFT
 0

	)

13585 
	#PDB_INT_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_INT_INT_SHIFT
))&
PDB_INT_INT_MASK
)

	)

13587 
	#PDB_POEN_POEN_MASK
 0xFFu

	)

13588 
	#PDB_POEN_POEN_SHIFT
 0

	)

13589 
	#PDB_POEN_POEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_POEN_POEN_SHIFT
))&
PDB_POEN_POEN_MASK
)

	)

13591 
	#PDB_PODLY_DLY2_MASK
 0xFFFFu

	)

13592 
	#PDB_PODLY_DLY2_SHIFT
 0

	)

13593 
	#PDB_PODLY_DLY2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_PODLY_DLY2_SHIFT
))&
PDB_PODLY_DLY2_MASK
)

	)

13594 
	#PDB_PODLY_DLY1_MASK
 0xFFFF0000u

	)

13595 
	#PDB_PODLY_DLY1_SHIFT
 16

	)

13596 
	#PDB_PODLY_DLY1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PDB_PODLY_DLY1_SHIFT
))&
PDB_PODLY_DLY1_MASK
)

	)

13605 
	#PDB0_BASE_PTR
 ((
PDB_MemM­PŒ
)0x40036000u)

	)

13607 
	#PDB_BASE_PTRS
 { 
PDB0_BASE_PTR
 }

	)

13621 
	#PDB0_SC
 
	`PDB_SC_REG
(
PDB0_BASE_PTR
)

	)

13622 
	#PDB0_MOD
 
	`PDB_MOD_REG
(
PDB0_BASE_PTR
)

	)

13623 
	#PDB0_CNT
 
	`PDB_CNT_REG
(
PDB0_BASE_PTR
)

	)

13624 
	#PDB0_IDLY
 
	`PDB_IDLY_REG
(
PDB0_BASE_PTR
)

	)

13625 
	#PDB0_CH0C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,0)

	)

13626 
	#PDB0_CH0S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,0)

	)

13627 
	#PDB0_CH0DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,0,0)

	)

13628 
	#PDB0_CH0DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,0,1)

	)

13629 
	#PDB0_CH1C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,1)

	)

13630 
	#PDB0_CH1S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,1)

	)

13631 
	#PDB0_CH1DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,1,0)

	)

13632 
	#PDB0_CH1DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,1,1)

	)

13633 
	#PDB0_CH2C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,2)

	)

13634 
	#PDB0_CH2S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,2)

	)

13635 
	#PDB0_CH2DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,2,0)

	)

13636 
	#PDB0_CH2DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,2,1)

	)

13637 
	#PDB0_CH3C1
 
	`PDB_C1_REG
(
PDB0_BASE_PTR
,3)

	)

13638 
	#PDB0_CH3S
 
	`PDB_S_REG
(
PDB0_BASE_PTR
,3)

	)

13639 
	#PDB0_CH3DLY0
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,3,0)

	)

13640 
	#PDB0_CH3DLY1
 
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,3,1)

	)

13641 
	#PDB0_DACINTC0
 
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,0)

	)

13642 
	#PDB0_DACINT0
 
	`PDB_INT_REG
(
PDB0_BASE_PTR
,0)

	)

13643 
	#PDB0_DACINTC1
 
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,1)

	)

13644 
	#PDB0_DACINT1
 
	`PDB_INT_REG
(
PDB0_BASE_PTR
,1)

	)

13645 
	#PDB0_POEN
 
	`PDB_POEN_REG
(
PDB0_BASE_PTR
)

	)

13646 
	#PDB0_PO0DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,0)

	)

13647 
	#PDB0_PO1DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,1)

	)

13648 
	#PDB0_PO2DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,2)

	)

13649 
	#PDB0_PO3DLY
 
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,3)

	)

13652 
	#PDB0_C1
(
šdex
è
	`PDB_C1_REG
(
PDB0_BASE_PTR
,šdex)

	)

13653 
	#PDB0_S
(
šdex
è
	`PDB_S_REG
(
PDB0_BASE_PTR
,šdex)

	)

13654 
	#PDB0_DLY
(
šdex
,
šdex2
è
	`PDB_DLY_REG
(
PDB0_BASE_PTR
,šdex,šdex2)

	)

13655 
	#PDB0_INTC
(
šdex
è
	`PDB_INTC_REG
(
PDB0_BASE_PTR
,šdex)

	)

13656 
	#PDB0_INT
(
šdex
è
	`PDB_INT_REG
(
PDB0_BASE_PTR
,šdex)

	)

13657 
	#PDB0_PODLY
(
šdex
è
	`PDB_PODLY_REG
(
PDB0_BASE_PTR
,šdex)

	)

13679 
	sPIT_MemM­
 {

13680 
ušt32_t
 
	mMCR
;

13681 
ušt8_t
 
	mRESERVED_0
[252];

13683 
ušt32_t
 
	mLDVAL
;

13684 
ušt32_t
 
	mCVAL
;

13685 
ušt32_t
 
	mTCTRL
;

13686 
ušt32_t
 
	mTFLG
;

13687 } 
	mCHANNEL
[4];

13688 } vÞ©ž*
	tPIT_MemM­PŒ
;

13701 
	#PIT_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

13702 
	#PIT_LDVAL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
LDVAL
)

	)

13703 
	#PIT_CVAL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
CVAL
)

	)

13704 
	#PIT_TCTRL_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TCTRL
)

	)

13705 
	#PIT_TFLG_REG
(
ba£
,
šdex
è((ba£)->
CHANNEL
[šdex].
TFLG
)

	)

13722 
	#PIT_MCR_FRZ_MASK
 0x1u

	)

13723 
	#PIT_MCR_FRZ_SHIFT
 0

	)

13724 
	#PIT_MCR_MDIS_MASK
 0x2u

	)

13725 
	#PIT_MCR_MDIS_SHIFT
 1

	)

13727 
	#PIT_LDVAL_TSV_MASK
 0xFFFFFFFFu

	)

13728 
	#PIT_LDVAL_TSV_SHIFT
 0

	)

13729 
	#PIT_LDVAL_TSV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PIT_LDVAL_TSV_SHIFT
))&
PIT_LDVAL_TSV_MASK
)

	)

13731 
	#PIT_CVAL_TVL_MASK
 0xFFFFFFFFu

	)

13732 
	#PIT_CVAL_TVL_SHIFT
 0

	)

13733 
	#PIT_CVAL_TVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PIT_CVAL_TVL_SHIFT
))&
PIT_CVAL_TVL_MASK
)

	)

13735 
	#PIT_TCTRL_TEN_MASK
 0x1u

	)

13736 
	#PIT_TCTRL_TEN_SHIFT
 0

	)

13737 
	#PIT_TCTRL_TIE_MASK
 0x2u

	)

13738 
	#PIT_TCTRL_TIE_SHIFT
 1

	)

13740 
	#PIT_TFLG_TIF_MASK
 0x1u

	)

13741 
	#PIT_TFLG_TIF_SHIFT
 0

	)

13750 
	#PIT_BASE_PTR
 ((
PIT_MemM­PŒ
)0x40037000u)

	)

13752 
	#PIT_BASE_PTRS
 { 
PIT_BASE_PTR
 }

	)

13766 
	#PIT_MCR
 
	`PIT_MCR_REG
(
PIT_BASE_PTR
)

	)

13767 
	#PIT_LDVAL0
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,0)

	)

13768 
	#PIT_CVAL0
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,0)

	)

13769 
	#PIT_TCTRL0
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,0)

	)

13770 
	#PIT_TFLG0
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,0)

	)

13771 
	#PIT_LDVAL1
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,1)

	)

13772 
	#PIT_CVAL1
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,1)

	)

13773 
	#PIT_TCTRL1
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,1)

	)

13774 
	#PIT_TFLG1
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,1)

	)

13775 
	#PIT_LDVAL2
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,2)

	)

13776 
	#PIT_CVAL2
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,2)

	)

13777 
	#PIT_TCTRL2
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,2)

	)

13778 
	#PIT_TFLG2
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,2)

	)

13779 
	#PIT_LDVAL3
 
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,3)

	)

13780 
	#PIT_CVAL3
 
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,3)

	)

13781 
	#PIT_TCTRL3
 
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,3)

	)

13782 
	#PIT_TFLG3
 
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,3)

	)

13785 
	#PIT_LDVAL
(
šdex
è
	`PIT_LDVAL_REG
(
PIT_BASE_PTR
,šdex)

	)

13786 
	#PIT_CVAL
(
šdex
è
	`PIT_CVAL_REG
(
PIT_BASE_PTR
,šdex)

	)

13787 
	#PIT_TCTRL
(
šdex
è
	`PIT_TCTRL_REG
(
PIT_BASE_PTR
,šdex)

	)

13788 
	#PIT_TFLG
(
šdex
è
	`PIT_TFLG_REG
(
PIT_BASE_PTR
,šdex)

	)

13810 
	sPMC_MemM­
 {

13811 
ušt8_t
 
	mLVDSC1
;

13812 
ušt8_t
 
	mLVDSC2
;

13813 
ušt8_t
 
	mREGSC
;

13814 } vÞ©ž*
	tPMC_MemM­PŒ
;

13827 
	#PMC_LVDSC1_REG
(
ba£
è((ba£)->
LVDSC1
)

	)

13828 
	#PMC_LVDSC2_REG
(
ba£
è((ba£)->
LVDSC2
)

	)

13829 
	#PMC_REGSC_REG
(
ba£
è((ba£)->
REGSC
)

	)

13846 
	#PMC_LVDSC1_LVDV_MASK
 0x3u

	)

13847 
	#PMC_LVDSC1_LVDV_SHIFT
 0

	)

13848 
	#PMC_LVDSC1_LVDV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
PMC_LVDSC1_LVDV_SHIFT
))&
PMC_LVDSC1_LVDV_MASK
)

	)

13849 
	#PMC_LVDSC1_LVDRE_MASK
 0x10u

	)

13850 
	#PMC_LVDSC1_LVDRE_SHIFT
 4

	)

13851 
	#PMC_LVDSC1_LVDIE_MASK
 0x20u

	)

13852 
	#PMC_LVDSC1_LVDIE_SHIFT
 5

	)

13853 
	#PMC_LVDSC1_LVDACK_MASK
 0x40u

	)

13854 
	#PMC_LVDSC1_LVDACK_SHIFT
 6

	)

13855 
	#PMC_LVDSC1_LVDF_MASK
 0x80u

	)

13856 
	#PMC_LVDSC1_LVDF_SHIFT
 7

	)

13858 
	#PMC_LVDSC2_LVWV_MASK
 0x3u

	)

13859 
	#PMC_LVDSC2_LVWV_SHIFT
 0

	)

13860 
	#PMC_LVDSC2_LVWV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
PMC_LVDSC2_LVWV_SHIFT
))&
PMC_LVDSC2_LVWV_MASK
)

	)

13861 
	#PMC_LVDSC2_LVWIE_MASK
 0x20u

	)

13862 
	#PMC_LVDSC2_LVWIE_SHIFT
 5

	)

13863 
	#PMC_LVDSC2_LVWACK_MASK
 0x40u

	)

13864 
	#PMC_LVDSC2_LVWACK_SHIFT
 6

	)

13865 
	#PMC_LVDSC2_LVWF_MASK
 0x80u

	)

13866 
	#PMC_LVDSC2_LVWF_SHIFT
 7

	)

13868 
	#PMC_REGSC_BGBE_MASK
 0x1u

	)

13869 
	#PMC_REGSC_BGBE_SHIFT
 0

	)

13870 
	#PMC_REGSC_REGONS_MASK
 0x4u

	)

13871 
	#PMC_REGSC_REGONS_SHIFT
 2

	)

13872 
	#PMC_REGSC_ACKISO_MASK
 0x8u

	)

13873 
	#PMC_REGSC_ACKISO_SHIFT
 3

	)

13882 
	#PMC_BASE_PTR
 ((
PMC_MemM­PŒ
)0x4007D000u)

	)

13884 
	#PMC_BASE_PTRS
 { 
PMC_BASE_PTR
 }

	)

13898 
	#PMC_LVDSC1
 
	`PMC_LVDSC1_REG
(
PMC_BASE_PTR
)

	)

13899 
	#PMC_LVDSC2
 
	`PMC_LVDSC2_REG
(
PMC_BASE_PTR
)

	)

13900 
	#PMC_REGSC
 
	`PMC_REGSC_REG
(
PMC_BASE_PTR
)

	)

13922 
	sPORT_MemM­
 {

13923 
ušt32_t
 
	mPCR
[32];

13924 
ušt32_t
 
	mGPCLR
;

13925 
ušt32_t
 
	mGPCHR
;

13926 
ušt8_t
 
	mRESERVED_0
[24];

13927 
ušt32_t
 
	mISFR
;

13928 
ušt8_t
 
	mRESERVED_1
[28];

13929 
ušt32_t
 
	mDFER
;

13930 
ušt32_t
 
	mDFCR
;

13931 
ušt32_t
 
	mDFWR
;

13932 } vÞ©ž*
	tPORT_MemM­PŒ
;

13945 
	#PORT_PCR_REG
(
ba£
,
šdex
è((ba£)->
PCR
[šdex])

	)

13946 
	#PORT_GPCLR_REG
(
ba£
è((ba£)->
GPCLR
)

	)

13947 
	#PORT_GPCHR_REG
(
ba£
è((ba£)->
GPCHR
)

	)

13948 
	#PORT_ISFR_REG
(
ba£
è((ba£)->
ISFR
)

	)

13949 
	#PORT_DFER_REG
(
ba£
è((ba£)->
DFER
)

	)

13950 
	#PORT_DFCR_REG
(
ba£
è((ba£)->
DFCR
)

	)

13951 
	#PORT_DFWR_REG
(
ba£
è((ba£)->
DFWR
)

	)

13968 
	#PORT_PCR_PS_MASK
 0x1u

	)

13969 
	#PORT_PCR_PS_SHIFT
 0

	)

13970 
	#PORT_PCR_PE_MASK
 0x2u

	)

13971 
	#PORT_PCR_PE_SHIFT
 1

	)

13972 
	#PORT_PCR_SRE_MASK
 0x4u

	)

13973 
	#PORT_PCR_SRE_SHIFT
 2

	)

13974 
	#PORT_PCR_PFE_MASK
 0x10u

	)

13975 
	#PORT_PCR_PFE_SHIFT
 4

	)

13976 
	#PORT_PCR_ODE_MASK
 0x20u

	)

13977 
	#PORT_PCR_ODE_SHIFT
 5

	)

13978 
	#PORT_PCR_DSE_MASK
 0x40u

	)

13979 
	#PORT_PCR_DSE_SHIFT
 6

	)

13980 
	#PORT_PCR_MUX_MASK
 0x700u

	)

13981 
	#PORT_PCR_MUX_SHIFT
 8

	)

13982 
	#PORT_PCR_MUX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_PCR_MUX_SHIFT
))&
PORT_PCR_MUX_MASK
)

	)

13983 
	#PORT_PCR_LK_MASK
 0x8000u

	)

13984 
	#PORT_PCR_LK_SHIFT
 15

	)

13985 
	#PORT_PCR_IRQC_MASK
 0xF0000u

	)

13986 
	#PORT_PCR_IRQC_SHIFT
 16

	)

13987 
	#PORT_PCR_IRQC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_PCR_IRQC_SHIFT
))&
PORT_PCR_IRQC_MASK
)

	)

13988 
	#PORT_PCR_ISF_MASK
 0x1000000u

	)

13989 
	#PORT_PCR_ISF_SHIFT
 24

	)

13991 
	#PORT_GPCLR_GPWD_MASK
 0xFFFFu

	)

13992 
	#PORT_GPCLR_GPWD_SHIFT
 0

	)

13993 
	#PORT_GPCLR_GPWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCLR_GPWD_SHIFT
))&
PORT_GPCLR_GPWD_MASK
)

	)

13994 
	#PORT_GPCLR_GPWE_MASK
 0xFFFF0000u

	)

13995 
	#PORT_GPCLR_GPWE_SHIFT
 16

	)

13996 
	#PORT_GPCLR_GPWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCLR_GPWE_SHIFT
))&
PORT_GPCLR_GPWE_MASK
)

	)

13998 
	#PORT_GPCHR_GPWD_MASK
 0xFFFFu

	)

13999 
	#PORT_GPCHR_GPWD_SHIFT
 0

	)

14000 
	#PORT_GPCHR_GPWD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCHR_GPWD_SHIFT
))&
PORT_GPCHR_GPWD_MASK
)

	)

14001 
	#PORT_GPCHR_GPWE_MASK
 0xFFFF0000u

	)

14002 
	#PORT_GPCHR_GPWE_SHIFT
 16

	)

14003 
	#PORT_GPCHR_GPWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_GPCHR_GPWE_SHIFT
))&
PORT_GPCHR_GPWE_MASK
)

	)

14005 
	#PORT_ISFR_ISF_MASK
 0xFFFFFFFFu

	)

14006 
	#PORT_ISFR_ISF_SHIFT
 0

	)

14007 
	#PORT_ISFR_ISF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_ISFR_ISF_SHIFT
))&
PORT_ISFR_ISF_MASK
)

	)

14009 
	#PORT_DFER_DFE_MASK
 0xFFFFFFFFu

	)

14010 
	#PORT_DFER_DFE_SHIFT
 0

	)

14011 
	#PORT_DFER_DFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_DFER_DFE_SHIFT
))&
PORT_DFER_DFE_MASK
)

	)

14013 
	#PORT_DFCR_CS_MASK
 0x1u

	)

14014 
	#PORT_DFCR_CS_SHIFT
 0

	)

14016 
	#PORT_DFWR_FILT_MASK
 0x1Fu

	)

14017 
	#PORT_DFWR_FILT_SHIFT
 0

	)

14018 
	#PORT_DFWR_FILT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
PORT_DFWR_FILT_SHIFT
))&
PORT_DFWR_FILT_MASK
)

	)

14027 
	#PORTA_BASE_PTR
 ((
PORT_MemM­PŒ
)0x40049000u)

	)

14029 
	#PORTB_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004A000u)

	)

14031 
	#PORTC_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004B000u)

	)

14033 
	#PORTD_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004C000u)

	)

14035 
	#PORTE_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004D000u)

	)

14037 
	#PORTF_BASE_PTR
 ((
PORT_MemM­PŒ
)0x4004E000u)

	)

14039 
	#PORT_BASE_PTRS
 { 
PORTA_BASE_PTR
, 
PORTB_BASE_PTR
, 
PORTC_BASE_PTR
, 
PORTD_BASE_PTR
, 
PORTE_BASE_PTR
, 
PORTF_BASE_PTR
 }

	)

14053 
	#PORTA_PCR0
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,0)

	)

14054 
	#PORTA_PCR1
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,1)

	)

14055 
	#PORTA_PCR2
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,2)

	)

14056 
	#PORTA_PCR3
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,3)

	)

14057 
	#PORTA_PCR4
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,4)

	)

14058 
	#PORTA_PCR5
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,5)

	)

14059 
	#PORTA_PCR6
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,6)

	)

14060 
	#PORTA_PCR7
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,7)

	)

14061 
	#PORTA_PCR8
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,8)

	)

14062 
	#PORTA_PCR9
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,9)

	)

14063 
	#PORTA_PCR10
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,10)

	)

14064 
	#PORTA_PCR11
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,11)

	)

14065 
	#PORTA_PCR12
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,12)

	)

14066 
	#PORTA_PCR13
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,13)

	)

14067 
	#PORTA_PCR14
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,14)

	)

14068 
	#PORTA_PCR15
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,15)

	)

14069 
	#PORTA_PCR16
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,16)

	)

14070 
	#PORTA_PCR17
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,17)

	)

14071 
	#PORTA_PCR18
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,18)

	)

14072 
	#PORTA_PCR19
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,19)

	)

14073 
	#PORTA_PCR20
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,20)

	)

14074 
	#PORTA_PCR21
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,21)

	)

14075 
	#PORTA_PCR22
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,22)

	)

14076 
	#PORTA_PCR23
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,23)

	)

14077 
	#PORTA_PCR24
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,24)

	)

14078 
	#PORTA_PCR25
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,25)

	)

14079 
	#PORTA_PCR26
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,26)

	)

14080 
	#PORTA_PCR27
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,27)

	)

14081 
	#PORTA_PCR28
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,28)

	)

14082 
	#PORTA_PCR29
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,29)

	)

14083 
	#PORTA_PCR30
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,30)

	)

14084 
	#PORTA_PCR31
 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,31)

	)

14085 
	#PORTA_GPCLR
 
	`PORT_GPCLR_REG
(
PORTA_BASE_PTR
)

	)

14086 
	#PORTA_GPCHR
 
	`PORT_GPCHR_REG
(
PORTA_BASE_PTR
)

	)

14087 
	#PORTA_ISFR
 
	`PORT_ISFR_REG
(
PORTA_BASE_PTR
)

	)

14088 
	#PORTA_DFER
 
	`PORT_DFER_REG
(
PORTA_BASE_PTR
)

	)

14089 
	#PORTA_DFCR
 
	`PORT_DFCR_REG
(
PORTA_BASE_PTR
)

	)

14090 
	#PORTA_DFWR
 
	`PORT_DFWR_REG
(
PORTA_BASE_PTR
)

	)

14092 
	#PORTB_PCR0
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,0)

	)

14093 
	#PORTB_PCR1
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,1)

	)

14094 
	#PORTB_PCR2
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,2)

	)

14095 
	#PORTB_PCR3
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,3)

	)

14096 
	#PORTB_PCR4
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,4)

	)

14097 
	#PORTB_PCR5
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,5)

	)

14098 
	#PORTB_PCR6
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,6)

	)

14099 
	#PORTB_PCR7
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,7)

	)

14100 
	#PORTB_PCR8
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,8)

	)

14101 
	#PORTB_PCR9
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,9)

	)

14102 
	#PORTB_PCR10
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,10)

	)

14103 
	#PORTB_PCR11
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,11)

	)

14104 
	#PORTB_PCR12
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,12)

	)

14105 
	#PORTB_PCR13
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,13)

	)

14106 
	#PORTB_PCR14
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,14)

	)

14107 
	#PORTB_PCR15
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,15)

	)

14108 
	#PORTB_PCR16
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,16)

	)

14109 
	#PORTB_PCR17
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,17)

	)

14110 
	#PORTB_PCR18
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,18)

	)

14111 
	#PORTB_PCR19
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,19)

	)

14112 
	#PORTB_PCR20
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,20)

	)

14113 
	#PORTB_PCR21
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,21)

	)

14114 
	#PORTB_PCR22
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,22)

	)

14115 
	#PORTB_PCR23
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,23)

	)

14116 
	#PORTB_PCR24
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,24)

	)

14117 
	#PORTB_PCR25
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,25)

	)

14118 
	#PORTB_PCR26
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,26)

	)

14119 
	#PORTB_PCR27
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,27)

	)

14120 
	#PORTB_PCR28
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,28)

	)

14121 
	#PORTB_PCR29
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,29)

	)

14122 
	#PORTB_PCR30
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,30)

	)

14123 
	#PORTB_PCR31
 
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,31)

	)

14124 
	#PORTB_GPCLR
 
	`PORT_GPCLR_REG
(
PORTB_BASE_PTR
)

	)

14125 
	#PORTB_GPCHR
 
	`PORT_GPCHR_REG
(
PORTB_BASE_PTR
)

	)

14126 
	#PORTB_ISFR
 
	`PORT_ISFR_REG
(
PORTB_BASE_PTR
)

	)

14127 
	#PORTB_DFER
 
	`PORT_DFER_REG
(
PORTB_BASE_PTR
)

	)

14128 
	#PORTB_DFCR
 
	`PORT_DFCR_REG
(
PORTB_BASE_PTR
)

	)

14129 
	#PORTB_DFWR
 
	`PORT_DFWR_REG
(
PORTB_BASE_PTR
)

	)

14131 
	#PORTC_PCR0
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,0)

	)

14132 
	#PORTC_PCR1
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,1)

	)

14133 
	#PORTC_PCR2
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,2)

	)

14134 
	#PORTC_PCR3
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,3)

	)

14135 
	#PORTC_PCR4
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,4)

	)

14136 
	#PORTC_PCR5
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,5)

	)

14137 
	#PORTC_PCR6
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,6)

	)

14138 
	#PORTC_PCR7
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,7)

	)

14139 
	#PORTC_PCR8
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,8)

	)

14140 
	#PORTC_PCR9
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,9)

	)

14141 
	#PORTC_PCR10
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,10)

	)

14142 
	#PORTC_PCR11
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,11)

	)

14143 
	#PORTC_PCR12
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,12)

	)

14144 
	#PORTC_PCR13
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,13)

	)

14145 
	#PORTC_PCR14
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,14)

	)

14146 
	#PORTC_PCR15
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,15)

	)

14147 
	#PORTC_PCR16
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,16)

	)

14148 
	#PORTC_PCR17
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,17)

	)

14149 
	#PORTC_PCR18
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,18)

	)

14150 
	#PORTC_PCR19
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,19)

	)

14151 
	#PORTC_PCR20
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,20)

	)

14152 
	#PORTC_PCR21
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,21)

	)

14153 
	#PORTC_PCR22
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,22)

	)

14154 
	#PORTC_PCR23
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,23)

	)

14155 
	#PORTC_PCR24
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,24)

	)

14156 
	#PORTC_PCR25
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,25)

	)

14157 
	#PORTC_PCR26
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,26)

	)

14158 
	#PORTC_PCR27
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,27)

	)

14159 
	#PORTC_PCR28
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,28)

	)

14160 
	#PORTC_PCR29
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,29)

	)

14161 
	#PORTC_PCR30
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,30)

	)

14162 
	#PORTC_PCR31
 
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,31)

	)

14163 
	#PORTC_GPCLR
 
	`PORT_GPCLR_REG
(
PORTC_BASE_PTR
)

	)

14164 
	#PORTC_GPCHR
 
	`PORT_GPCHR_REG
(
PORTC_BASE_PTR
)

	)

14165 
	#PORTC_ISFR
 
	`PORT_ISFR_REG
(
PORTC_BASE_PTR
)

	)

14166 
	#PORTC_DFER
 
	`PORT_DFER_REG
(
PORTC_BASE_PTR
)

	)

14167 
	#PORTC_DFCR
 
	`PORT_DFCR_REG
(
PORTC_BASE_PTR
)

	)

14168 
	#PORTC_DFWR
 
	`PORT_DFWR_REG
(
PORTC_BASE_PTR
)

	)

14170 
	#PORTD_PCR0
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,0)

	)

14171 
	#PORTD_PCR1
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,1)

	)

14172 
	#PORTD_PCR2
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,2)

	)

14173 
	#PORTD_PCR3
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,3)

	)

14174 
	#PORTD_PCR4
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,4)

	)

14175 
	#PORTD_PCR5
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,5)

	)

14176 
	#PORTD_PCR6
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,6)

	)

14177 
	#PORTD_PCR7
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,7)

	)

14178 
	#PORTD_PCR8
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,8)

	)

14179 
	#PORTD_PCR9
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,9)

	)

14180 
	#PORTD_PCR10
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,10)

	)

14181 
	#PORTD_PCR11
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,11)

	)

14182 
	#PORTD_PCR12
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,12)

	)

14183 
	#PORTD_PCR13
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,13)

	)

14184 
	#PORTD_PCR14
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,14)

	)

14185 
	#PORTD_PCR15
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,15)

	)

14186 
	#PORTD_PCR16
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,16)

	)

14187 
	#PORTD_PCR17
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,17)

	)

14188 
	#PORTD_PCR18
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,18)

	)

14189 
	#PORTD_PCR19
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,19)

	)

14190 
	#PORTD_PCR20
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,20)

	)

14191 
	#PORTD_PCR21
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,21)

	)

14192 
	#PORTD_PCR22
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,22)

	)

14193 
	#PORTD_PCR23
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,23)

	)

14194 
	#PORTD_PCR24
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,24)

	)

14195 
	#PORTD_PCR25
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,25)

	)

14196 
	#PORTD_PCR26
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,26)

	)

14197 
	#PORTD_PCR27
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,27)

	)

14198 
	#PORTD_PCR28
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,28)

	)

14199 
	#PORTD_PCR29
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,29)

	)

14200 
	#PORTD_PCR30
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,30)

	)

14201 
	#PORTD_PCR31
 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,31)

	)

14202 
	#PORTD_GPCLR
 
	`PORT_GPCLR_REG
(
PORTD_BASE_PTR
)

	)

14203 
	#PORTD_GPCHR
 
	`PORT_GPCHR_REG
(
PORTD_BASE_PTR
)

	)

14204 
	#PORTD_ISFR
 
	`PORT_ISFR_REG
(
PORTD_BASE_PTR
)

	)

14205 
	#PORTD_DFER
 
	`PORT_DFER_REG
(
PORTD_BASE_PTR
)

	)

14206 
	#PORTD_DFCR
 
	`PORT_DFCR_REG
(
PORTD_BASE_PTR
)

	)

14207 
	#PORTD_DFWR
 
	`PORT_DFWR_REG
(
PORTD_BASE_PTR
)

	)

14209 
	#PORTE_PCR0
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,0)

	)

14210 
	#PORTE_PCR1
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,1)

	)

14211 
	#PORTE_PCR2
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,2)

	)

14212 
	#PORTE_PCR3
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,3)

	)

14213 
	#PORTE_PCR4
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,4)

	)

14214 
	#PORTE_PCR5
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,5)

	)

14215 
	#PORTE_PCR6
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,6)

	)

14216 
	#PORTE_PCR7
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,7)

	)

14217 
	#PORTE_PCR8
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,8)

	)

14218 
	#PORTE_PCR9
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,9)

	)

14219 
	#PORTE_PCR10
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,10)

	)

14220 
	#PORTE_PCR11
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,11)

	)

14221 
	#PORTE_PCR12
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,12)

	)

14222 
	#PORTE_PCR13
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,13)

	)

14223 
	#PORTE_PCR14
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,14)

	)

14224 
	#PORTE_PCR15
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,15)

	)

14225 
	#PORTE_PCR16
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,16)

	)

14226 
	#PORTE_PCR17
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,17)

	)

14227 
	#PORTE_PCR18
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,18)

	)

14228 
	#PORTE_PCR19
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,19)

	)

14229 
	#PORTE_PCR20
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,20)

	)

14230 
	#PORTE_PCR21
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,21)

	)

14231 
	#PORTE_PCR22
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,22)

	)

14232 
	#PORTE_PCR23
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,23)

	)

14233 
	#PORTE_PCR24
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,24)

	)

14234 
	#PORTE_PCR25
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,25)

	)

14235 
	#PORTE_PCR26
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,26)

	)

14236 
	#PORTE_PCR27
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,27)

	)

14237 
	#PORTE_PCR28
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,28)

	)

14238 
	#PORTE_PCR29
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,29)

	)

14239 
	#PORTE_PCR30
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,30)

	)

14240 
	#PORTE_PCR31
 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,31)

	)

14241 
	#PORTE_GPCLR
 
	`PORT_GPCLR_REG
(
PORTE_BASE_PTR
)

	)

14242 
	#PORTE_GPCHR
 
	`PORT_GPCHR_REG
(
PORTE_BASE_PTR
)

	)

14243 
	#PORTE_ISFR
 
	`PORT_ISFR_REG
(
PORTE_BASE_PTR
)

	)

14244 
	#PORTE_DFER
 
	`PORT_DFER_REG
(
PORTE_BASE_PTR
)

	)

14245 
	#PORTE_DFCR
 
	`PORT_DFCR_REG
(
PORTE_BASE_PTR
)

	)

14246 
	#PORTE_DFWR
 
	`PORT_DFWR_REG
(
PORTE_BASE_PTR
)

	)

14248 
	#PORTF_PCR0
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,0)

	)

14249 
	#PORTF_PCR1
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,1)

	)

14250 
	#PORTF_PCR2
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,2)

	)

14251 
	#PORTF_PCR3
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,3)

	)

14252 
	#PORTF_PCR4
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,4)

	)

14253 
	#PORTF_PCR5
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,5)

	)

14254 
	#PORTF_PCR6
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,6)

	)

14255 
	#PORTF_PCR7
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,7)

	)

14256 
	#PORTF_PCR8
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,8)

	)

14257 
	#PORTF_PCR9
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,9)

	)

14258 
	#PORTF_PCR10
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,10)

	)

14259 
	#PORTF_PCR11
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,11)

	)

14260 
	#PORTF_PCR12
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,12)

	)

14261 
	#PORTF_PCR13
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,13)

	)

14262 
	#PORTF_PCR14
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,14)

	)

14263 
	#PORTF_PCR15
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,15)

	)

14264 
	#PORTF_PCR16
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,16)

	)

14265 
	#PORTF_PCR17
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,17)

	)

14266 
	#PORTF_PCR18
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,18)

	)

14267 
	#PORTF_PCR19
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,19)

	)

14268 
	#PORTF_PCR20
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,20)

	)

14269 
	#PORTF_PCR21
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,21)

	)

14270 
	#PORTF_PCR22
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,22)

	)

14271 
	#PORTF_PCR23
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,23)

	)

14272 
	#PORTF_PCR24
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,24)

	)

14273 
	#PORTF_PCR25
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,25)

	)

14274 
	#PORTF_PCR26
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,26)

	)

14275 
	#PORTF_PCR27
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,27)

	)

14276 
	#PORTF_PCR28
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,28)

	)

14277 
	#PORTF_PCR29
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,29)

	)

14278 
	#PORTF_PCR30
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,30)

	)

14279 
	#PORTF_PCR31
 
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,31)

	)

14280 
	#PORTF_GPCLR
 
	`PORT_GPCLR_REG
(
PORTF_BASE_PTR
)

	)

14281 
	#PORTF_GPCHR
 
	`PORT_GPCHR_REG
(
PORTF_BASE_PTR
)

	)

14282 
	#PORTF_ISFR
 
	`PORT_ISFR_REG
(
PORTF_BASE_PTR
)

	)

14283 
	#PORTF_DFER
 
	`PORT_DFER_REG
(
PORTF_BASE_PTR
)

	)

14284 
	#PORTF_DFCR
 
	`PORT_DFCR_REG
(
PORTF_BASE_PTR
)

	)

14285 
	#PORTF_DFWR
 
	`PORT_DFWR_REG
(
PORTF_BASE_PTR
)

	)

14288 
	#PORTA_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTA_BASE_PTR
,šdex)

	)

14289 
	#PORTB_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTB_BASE_PTR
,šdex)

	)

14290 
	#PORTC_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTC_BASE_PTR
,šdex)

	)

14291 
	#PORTD_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTD_BASE_PTR
,šdex)

	)

14292 
	#PORTE_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTE_BASE_PTR
,šdex)

	)

14293 
	#PORTF_PCR
(
šdex
è
	`PORT_PCR_REG
(
PORTF_BASE_PTR
,šdex)

	)

14315 
	sRCM_MemM­
 {

14316 
ušt8_t
 
	mSRS0
;

14317 
ušt8_t
 
	mSRS1
;

14318 
ušt8_t
 
	mRESERVED_0
[2];

14319 
ušt8_t
 
	mRPFC
;

14320 
ušt8_t
 
	mRPFW
;

14321 
ušt8_t
 
	mRESERVED_1
[1];

14322 
ušt8_t
 
	mMR
;

14323 } vÞ©ž*
	tRCM_MemM­PŒ
;

14336 
	#RCM_SRS0_REG
(
ba£
è((ba£)->
SRS0
)

	)

14337 
	#RCM_SRS1_REG
(
ba£
è((ba£)->
SRS1
)

	)

14338 
	#RCM_RPFC_REG
(
ba£
è((ba£)->
RPFC
)

	)

14339 
	#RCM_RPFW_REG
(
ba£
è((ba£)->
RPFW
)

	)

14340 
	#RCM_MR_REG
(
ba£
è((ba£)->
MR
)

	)

14357 
	#RCM_SRS0_WAKEUP_MASK
 0x1u

	)

14358 
	#RCM_SRS0_WAKEUP_SHIFT
 0

	)

14359 
	#RCM_SRS0_LVD_MASK
 0x2u

	)

14360 
	#RCM_SRS0_LVD_SHIFT
 1

	)

14361 
	#RCM_SRS0_LOC_MASK
 0x4u

	)

14362 
	#RCM_SRS0_LOC_SHIFT
 2

	)

14363 
	#RCM_SRS0_WDOG_MASK
 0x20u

	)

14364 
	#RCM_SRS0_WDOG_SHIFT
 5

	)

14365 
	#RCM_SRS0_PIN_MASK
 0x40u

	)

14366 
	#RCM_SRS0_PIN_SHIFT
 6

	)

14367 
	#RCM_SRS0_POR_MASK
 0x80u

	)

14368 
	#RCM_SRS0_POR_SHIFT
 7

	)

14370 
	#RCM_SRS1_JTAG_MASK
 0x1u

	)

14371 
	#RCM_SRS1_JTAG_SHIFT
 0

	)

14372 
	#RCM_SRS1_LOCKUP_MASK
 0x2u

	)

14373 
	#RCM_SRS1_LOCKUP_SHIFT
 1

	)

14374 
	#RCM_SRS1_SW_MASK
 0x4u

	)

14375 
	#RCM_SRS1_SW_SHIFT
 2

	)

14376 
	#RCM_SRS1_MDM_AP_MASK
 0x8u

	)

14377 
	#RCM_SRS1_MDM_AP_SHIFT
 3

	)

14378 
	#RCM_SRS1_EZPT_MASK
 0x10u

	)

14379 
	#RCM_SRS1_EZPT_SHIFT
 4

	)

14380 
	#RCM_SRS1_SACKERR_MASK
 0x20u

	)

14381 
	#RCM_SRS1_SACKERR_SHIFT
 5

	)

14382 
	#RCM_SRS1_TAMPER_MASK
 0x80u

	)

14383 
	#RCM_SRS1_TAMPER_SHIFT
 7

	)

14385 
	#RCM_RPFC_RSTFLTSRW_MASK
 0x3u

	)

14386 
	#RCM_RPFC_RSTFLTSRW_SHIFT
 0

	)

14387 
	#RCM_RPFC_RSTFLTSRW
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
RCM_RPFC_RSTFLTSRW_SHIFT
))&
RCM_RPFC_RSTFLTSRW_MASK
)

	)

14388 
	#RCM_RPFC_RSTFLTSS_MASK
 0x4u

	)

14389 
	#RCM_RPFC_RSTFLTSS_SHIFT
 2

	)

14391 
	#RCM_RPFW_RSTFLTSEL_MASK
 0x1Fu

	)

14392 
	#RCM_RPFW_RSTFLTSEL_SHIFT
 0

	)

14393 
	#RCM_RPFW_RSTFLTSEL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
RCM_RPFW_RSTFLTSEL_SHIFT
))&
RCM_RPFW_RSTFLTSEL_MASK
)

	)

14395 
	#RCM_MR_EZP_MS_MASK
 0x2u

	)

14396 
	#RCM_MR_EZP_MS_SHIFT
 1

	)

14405 
	#RCM_BASE_PTR
 ((
RCM_MemM­PŒ
)0x4007F000u)

	)

14407 
	#RCM_BASE_PTRS
 { 
RCM_BASE_PTR
 }

	)

14421 
	#RCM_SRS0
 
	`RCM_SRS0_REG
(
RCM_BASE_PTR
)

	)

14422 
	#RCM_SRS1
 
	`RCM_SRS1_REG
(
RCM_BASE_PTR
)

	)

14423 
	#RCM_RPFC
 
	`RCM_RPFC_REG
(
RCM_BASE_PTR
)

	)

14424 
	#RCM_RPFW
 
	`RCM_RPFW_REG
(
RCM_BASE_PTR
)

	)

14425 
	#RCM_MR
 
	`RCM_MR_REG
(
RCM_BASE_PTR
)

	)

14447 
	sRFSYS_MemM­
 {

14448 
ušt32_t
 
	mREG
[8];

14449 } vÞ©ž*
	tRFSYS_MemM­PŒ
;

14462 
	#RFSYS_REG_REG
(
ba£
,
šdex
è((ba£)->
REG
[šdex])

	)

14479 
	#RFSYS_REG_LL_MASK
 0xFFu

	)

14480 
	#RFSYS_REG_LL_SHIFT
 0

	)

14481 
	#RFSYS_REG_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_LL_SHIFT
))&
RFSYS_REG_LL_MASK
)

	)

14482 
	#RFSYS_REG_LH_MASK
 0xFF00u

	)

14483 
	#RFSYS_REG_LH_SHIFT
 8

	)

14484 
	#RFSYS_REG_LH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_LH_SHIFT
))&
RFSYS_REG_LH_MASK
)

	)

14485 
	#RFSYS_REG_HL_MASK
 0xFF0000u

	)

14486 
	#RFSYS_REG_HL_SHIFT
 16

	)

14487 
	#RFSYS_REG_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_HL_SHIFT
))&
RFSYS_REG_HL_MASK
)

	)

14488 
	#RFSYS_REG_HH_MASK
 0xFF000000u

	)

14489 
	#RFSYS_REG_HH_SHIFT
 24

	)

14490 
	#RFSYS_REG_HH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFSYS_REG_HH_SHIFT
))&
RFSYS_REG_HH_MASK
)

	)

14499 
	#RFSYS_BASE_PTR
 ((
RFSYS_MemM­PŒ
)0x40041000u)

	)

14501 
	#RFSYS_BASE_PTRS
 { 
RFSYS_BASE_PTR
 }

	)

14515 
	#RFSYS_REG0
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,0)

	)

14516 
	#RFSYS_REG1
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,1)

	)

14517 
	#RFSYS_REG2
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,2)

	)

14518 
	#RFSYS_REG3
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,3)

	)

14519 
	#RFSYS_REG4
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,4)

	)

14520 
	#RFSYS_REG5
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,5)

	)

14521 
	#RFSYS_REG6
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,6)

	)

14522 
	#RFSYS_REG7
 
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,7)

	)

14525 
	#RFSYS_REG
(
šdex
è
	`RFSYS_REG_REG
(
RFSYS_BASE_PTR
,šdex)

	)

14547 
	sRFVBAT_MemM­
 {

14548 
ušt32_t
 
	mREG
[8];

14549 } vÞ©ž*
	tRFVBAT_MemM­PŒ
;

14562 
	#RFVBAT_REG_REG
(
ba£
,
šdex
è((ba£)->
REG
[šdex])

	)

14579 
	#RFVBAT_REG_LL_MASK
 0xFFu

	)

14580 
	#RFVBAT_REG_LL_SHIFT
 0

	)

14581 
	#RFVBAT_REG_LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_LL_SHIFT
))&
RFVBAT_REG_LL_MASK
)

	)

14582 
	#RFVBAT_REG_LH_MASK
 0xFF00u

	)

14583 
	#RFVBAT_REG_LH_SHIFT
 8

	)

14584 
	#RFVBAT_REG_LH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_LH_SHIFT
))&
RFVBAT_REG_LH_MASK
)

	)

14585 
	#RFVBAT_REG_HL_MASK
 0xFF0000u

	)

14586 
	#RFVBAT_REG_HL_SHIFT
 16

	)

14587 
	#RFVBAT_REG_HL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_HL_SHIFT
))&
RFVBAT_REG_HL_MASK
)

	)

14588 
	#RFVBAT_REG_HH_MASK
 0xFF000000u

	)

14589 
	#RFVBAT_REG_HH_SHIFT
 24

	)

14590 
	#RFVBAT_REG_HH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RFVBAT_REG_HH_SHIFT
))&
RFVBAT_REG_HH_MASK
)

	)

14599 
	#RFVBAT_BASE_PTR
 ((
RFVBAT_MemM­PŒ
)0x4003E000u)

	)

14601 
	#RFVBAT_BASE_PTRS
 { 
RFVBAT_BASE_PTR
 }

	)

14615 
	#RFVBAT_REG0
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,0)

	)

14616 
	#RFVBAT_REG1
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,1)

	)

14617 
	#RFVBAT_REG2
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,2)

	)

14618 
	#RFVBAT_REG3
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,3)

	)

14619 
	#RFVBAT_REG4
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,4)

	)

14620 
	#RFVBAT_REG5
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,5)

	)

14621 
	#RFVBAT_REG6
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,6)

	)

14622 
	#RFVBAT_REG7
 
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,7)

	)

14625 
	#RFVBAT_REG
(
šdex
è
	`RFVBAT_REG_REG
(
RFVBAT_BASE_PTR
,šdex)

	)

14647 
	sRNG_MemM­
 {

14648 
ušt32_t
 
	mCR
;

14649 
ušt32_t
 
	mSR
;

14650 
ušt32_t
 
	mER
;

14651 
ušt32_t
 
	mOR
;

14652 } vÞ©ž*
	tRNG_MemM­PŒ
;

14665 
	#RNG_CR_REG
(
ba£
è((ba£)->
CR
)

	)

14666 
	#RNG_SR_REG
(
ba£
è((ba£)->
SR
)

	)

14667 
	#RNG_ER_REG
(
ba£
è((ba£)->
ER
)

	)

14668 
	#RNG_OR_REG
(
ba£
è((ba£)->
OR
)

	)

14685 
	#RNG_CR_GO_MASK
 0x1u

	)

14686 
	#RNG_CR_GO_SHIFT
 0

	)

14687 
	#RNG_CR_HA_MASK
 0x2u

	)

14688 
	#RNG_CR_HA_SHIFT
 1

	)

14689 
	#RNG_CR_INTM_MASK
 0x4u

	)

14690 
	#RNG_CR_INTM_SHIFT
 2

	)

14691 
	#RNG_CR_CLRI_MASK
 0x8u

	)

14692 
	#RNG_CR_CLRI_SHIFT
 3

	)

14693 
	#RNG_CR_SLP_MASK
 0x10u

	)

14694 
	#RNG_CR_SLP_SHIFT
 4

	)

14696 
	#RNG_SR_SECV_MASK
 0x1u

	)

14697 
	#RNG_SR_SECV_SHIFT
 0

	)

14698 
	#RNG_SR_LRS_MASK
 0x2u

	)

14699 
	#RNG_SR_LRS_SHIFT
 1

	)

14700 
	#RNG_SR_ORU_MASK
 0x4u

	)

14701 
	#RNG_SR_ORU_SHIFT
 2

	)

14702 
	#RNG_SR_ERRI_MASK
 0x8u

	)

14703 
	#RNG_SR_ERRI_SHIFT
 3

	)

14704 
	#RNG_SR_SLP_MASK
 0x10u

	)

14705 
	#RNG_SR_SLP_SHIFT
 4

	)

14706 
	#RNG_SR_OREG_LVL_MASK
 0xFF00u

	)

14707 
	#RNG_SR_OREG_LVL_SHIFT
 8

	)

14708 
	#RNG_SR_OREG_LVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_SR_OREG_LVL_SHIFT
))&
RNG_SR_OREG_LVL_MASK
)

	)

14709 
	#RNG_SR_OREG_SIZE_MASK
 0xFF0000u

	)

14710 
	#RNG_SR_OREG_SIZE_SHIFT
 16

	)

14711 
	#RNG_SR_OREG_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_SR_OREG_SIZE_SHIFT
))&
RNG_SR_OREG_SIZE_MASK
)

	)

14713 
	#RNG_ER_EXT_ENT_MASK
 0xFFFFFFFFu

	)

14714 
	#RNG_ER_EXT_ENT_SHIFT
 0

	)

14715 
	#RNG_ER_EXT_ENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_ER_EXT_ENT_SHIFT
))&
RNG_ER_EXT_ENT_MASK
)

	)

14717 
	#RNG_OR_RANDOUT_MASK
 0xFFFFFFFFu

	)

14718 
	#RNG_OR_RANDOUT_SHIFT
 0

	)

14719 
	#RNG_OR_RANDOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RNG_OR_RANDOUT_SHIFT
))&
RNG_OR_RANDOUT_MASK
)

	)

14728 
	#RNG_BASE_PTR
 ((
RNG_MemM­PŒ
)0x400A0000u)

	)

14730 
	#RNG_BASE_PTRS
 { 
RNG_BASE_PTR
 }

	)

14744 
	#RNG_CR
 
	`RNG_CR_REG
(
RNG_BASE_PTR
)

	)

14745 
	#RNG_SR
 
	`RNG_SR_REG
(
RNG_BASE_PTR
)

	)

14746 
	#RNG_ER
 
	`RNG_ER_REG
(
RNG_BASE_PTR
)

	)

14747 
	#RNG_OR
 
	`RNG_OR_REG
(
RNG_BASE_PTR
)

	)

14769 
	sRTC_MemM­
 {

14770 
ušt32_t
 
	mTSR
;

14771 
ušt32_t
 
	mTPR
;

14772 
ušt32_t
 
	mTAR
;

14773 
ušt32_t
 
	mTCR
;

14774 
ušt32_t
 
	mCR
;

14775 
ušt32_t
 
	mSR
;

14776 
ušt32_t
 
	mLR
;

14777 
ušt32_t
 
	mIER
;

14778 
ušt32_t
 
	mTTSR
;

14779 
ušt32_t
 
	mMER
;

14780 
ušt32_t
 
	mMCLR
;

14781 
ušt32_t
 
	mMCHR
;

14782 
ušt8_t
 
	mRESERVED_0
[2000];

14783 
ušt32_t
 
	mWAR
;

14784 
ušt32_t
 
	mRAR
;

14785 } vÞ©ž*
	tRTC_MemM­PŒ
;

14798 
	#RTC_TSR_REG
(
ba£
è((ba£)->
TSR
)

	)

14799 
	#RTC_TPR_REG
(
ba£
è((ba£)->
TPR
)

	)

14800 
	#RTC_TAR_REG
(
ba£
è((ba£)->
TAR
)

	)

14801 
	#RTC_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

14802 
	#RTC_CR_REG
(
ba£
è((ba£)->
CR
)

	)

14803 
	#RTC_SR_REG
(
ba£
è((ba£)->
SR
)

	)

14804 
	#RTC_LR_REG
(
ba£
è((ba£)->
LR
)

	)

14805 
	#RTC_IER_REG
(
ba£
è((ba£)->
IER
)

	)

14806 
	#RTC_TTSR_REG
(
ba£
è((ba£)->
TTSR
)

	)

14807 
	#RTC_MER_REG
(
ba£
è((ba£)->
MER
)

	)

14808 
	#RTC_MCLR_REG
(
ba£
è((ba£)->
MCLR
)

	)

14809 
	#RTC_MCHR_REG
(
ba£
è((ba£)->
MCHR
)

	)

14810 
	#RTC_WAR_REG
(
ba£
è((ba£)->
WAR
)

	)

14811 
	#RTC_RAR_REG
(
ba£
è((ba£)->
RAR
)

	)

14828 
	#RTC_TSR_TSR_MASK
 0xFFFFFFFFu

	)

14829 
	#RTC_TSR_TSR_SHIFT
 0

	)

14830 
	#RTC_TSR_TSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TSR_TSR_SHIFT
))&
RTC_TSR_TSR_MASK
)

	)

14832 
	#RTC_TPR_TPR_MASK
 0xFFFFu

	)

14833 
	#RTC_TPR_TPR_SHIFT
 0

	)

14834 
	#RTC_TPR_TPR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TPR_TPR_SHIFT
))&
RTC_TPR_TPR_MASK
)

	)

14836 
	#RTC_TAR_TAR_MASK
 0xFFFFFFFFu

	)

14837 
	#RTC_TAR_TAR_SHIFT
 0

	)

14838 
	#RTC_TAR_TAR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TAR_TAR_SHIFT
))&
RTC_TAR_TAR_MASK
)

	)

14840 
	#RTC_TCR_TCR_MASK
 0xFFu

	)

14841 
	#RTC_TCR_TCR_SHIFT
 0

	)

14842 
	#RTC_TCR_TCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_TCR_SHIFT
))&
RTC_TCR_TCR_MASK
)

	)

14843 
	#RTC_TCR_CIR_MASK
 0xFF00u

	)

14844 
	#RTC_TCR_CIR_SHIFT
 8

	)

14845 
	#RTC_TCR_CIR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_CIR_SHIFT
))&
RTC_TCR_CIR_MASK
)

	)

14846 
	#RTC_TCR_TCV_MASK
 0xFF0000u

	)

14847 
	#RTC_TCR_TCV_SHIFT
 16

	)

14848 
	#RTC_TCR_TCV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_TCV_SHIFT
))&
RTC_TCR_TCV_MASK
)

	)

14849 
	#RTC_TCR_CIC_MASK
 0xFF000000u

	)

14850 
	#RTC_TCR_CIC_SHIFT
 24

	)

14851 
	#RTC_TCR_CIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TCR_CIC_SHIFT
))&
RTC_TCR_CIC_MASK
)

	)

14853 
	#RTC_CR_SWR_MASK
 0x1u

	)

14854 
	#RTC_CR_SWR_SHIFT
 0

	)

14855 
	#RTC_CR_WPE_MASK
 0x2u

	)

14856 
	#RTC_CR_WPE_SHIFT
 1

	)

14857 
	#RTC_CR_SUP_MASK
 0x4u

	)

14858 
	#RTC_CR_SUP_SHIFT
 2

	)

14859 
	#RTC_CR_UM_MASK
 0x8u

	)

14860 
	#RTC_CR_UM_SHIFT
 3

	)

14861 
	#RTC_CR_OSCE_MASK
 0x100u

	)

14862 
	#RTC_CR_OSCE_SHIFT
 8

	)

14863 
	#RTC_CR_CLKO_MASK
 0x200u

	)

14864 
	#RTC_CR_CLKO_SHIFT
 9

	)

14865 
	#RTC_CR_SC16P_MASK
 0x400u

	)

14866 
	#RTC_CR_SC16P_SHIFT
 10

	)

14867 
	#RTC_CR_SC8P_MASK
 0x800u

	)

14868 
	#RTC_CR_SC8P_SHIFT
 11

	)

14869 
	#RTC_CR_SC4P_MASK
 0x1000u

	)

14870 
	#RTC_CR_SC4P_SHIFT
 12

	)

14871 
	#RTC_CR_SC2P_MASK
 0x2000u

	)

14872 
	#RTC_CR_SC2P_SHIFT
 13

	)

14874 
	#RTC_SR_TIF_MASK
 0x1u

	)

14875 
	#RTC_SR_TIF_SHIFT
 0

	)

14876 
	#RTC_SR_TOF_MASK
 0x2u

	)

14877 
	#RTC_SR_TOF_SHIFT
 1

	)

14878 
	#RTC_SR_TAF_MASK
 0x4u

	)

14879 
	#RTC_SR_TAF_SHIFT
 2

	)

14880 
	#RTC_SR_MOF_MASK
 0x8u

	)

14881 
	#RTC_SR_MOF_SHIFT
 3

	)

14882 
	#RTC_SR_TCE_MASK
 0x10u

	)

14883 
	#RTC_SR_TCE_SHIFT
 4

	)

14885 
	#RTC_LR_TCL_MASK
 0x8u

	)

14886 
	#RTC_LR_TCL_SHIFT
 3

	)

14887 
	#RTC_LR_CRL_MASK
 0x10u

	)

14888 
	#RTC_LR_CRL_SHIFT
 4

	)

14889 
	#RTC_LR_SRL_MASK
 0x20u

	)

14890 
	#RTC_LR_SRL_SHIFT
 5

	)

14891 
	#RTC_LR_LRL_MASK
 0x40u

	)

14892 
	#RTC_LR_LRL_SHIFT
 6

	)

14893 
	#RTC_LR_TTSL_MASK
 0x100u

	)

14894 
	#RTC_LR_TTSL_SHIFT
 8

	)

14895 
	#RTC_LR_MEL_MASK
 0x200u

	)

14896 
	#RTC_LR_MEL_SHIFT
 9

	)

14897 
	#RTC_LR_MCLL_MASK
 0x400u

	)

14898 
	#RTC_LR_MCLL_SHIFT
 10

	)

14899 
	#RTC_LR_MCHL_MASK
 0x800u

	)

14900 
	#RTC_LR_MCHL_SHIFT
 11

	)

14902 
	#RTC_IER_TIIE_MASK
 0x1u

	)

14903 
	#RTC_IER_TIIE_SHIFT
 0

	)

14904 
	#RTC_IER_TOIE_MASK
 0x2u

	)

14905 
	#RTC_IER_TOIE_SHIFT
 1

	)

14906 
	#RTC_IER_TAIE_MASK
 0x4u

	)

14907 
	#RTC_IER_TAIE_SHIFT
 2

	)

14908 
	#RTC_IER_MOIE_MASK
 0x8u

	)

14909 
	#RTC_IER_MOIE_SHIFT
 3

	)

14910 
	#RTC_IER_TSIE_MASK
 0x10u

	)

14911 
	#RTC_IER_TSIE_SHIFT
 4

	)

14913 
	#RTC_TTSR_TTS_MASK
 0xFFFFFFFFu

	)

14914 
	#RTC_TTSR_TTS_SHIFT
 0

	)

14915 
	#RTC_TTSR_TTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_TTSR_TTS_SHIFT
))&
RTC_TTSR_TTS_MASK
)

	)

14917 
	#RTC_MER_MCE_MASK
 0x10u

	)

14918 
	#RTC_MER_MCE_SHIFT
 4

	)

14920 
	#RTC_MCLR_MCL_MASK
 0xFFFFFFFFu

	)

14921 
	#RTC_MCLR_MCL_SHIFT
 0

	)

14922 
	#RTC_MCLR_MCL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_MCLR_MCL_SHIFT
))&
RTC_MCLR_MCL_MASK
)

	)

14924 
	#RTC_MCHR_MCH_MASK
 0xFFFFFFFFu

	)

14925 
	#RTC_MCHR_MCH_SHIFT
 0

	)

14926 
	#RTC_MCHR_MCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
RTC_MCHR_MCH_SHIFT
))&
RTC_MCHR_MCH_MASK
)

	)

14928 
	#RTC_WAR_TSRW_MASK
 0x1u

	)

14929 
	#RTC_WAR_TSRW_SHIFT
 0

	)

14930 
	#RTC_WAR_TPRW_MASK
 0x2u

	)

14931 
	#RTC_WAR_TPRW_SHIFT
 1

	)

14932 
	#RTC_WAR_TARW_MASK
 0x4u

	)

14933 
	#RTC_WAR_TARW_SHIFT
 2

	)

14934 
	#RTC_WAR_TCRW_MASK
 0x8u

	)

14935 
	#RTC_WAR_TCRW_SHIFT
 3

	)

14936 
	#RTC_WAR_CRW_MASK
 0x10u

	)

14937 
	#RTC_WAR_CRW_SHIFT
 4

	)

14938 
	#RTC_WAR_SRW_MASK
 0x20u

	)

14939 
	#RTC_WAR_SRW_SHIFT
 5

	)

14940 
	#RTC_WAR_LRW_MASK
 0x40u

	)

14941 
	#RTC_WAR_LRW_SHIFT
 6

	)

14942 
	#RTC_WAR_IERW_MASK
 0x80u

	)

14943 
	#RTC_WAR_IERW_SHIFT
 7

	)

14944 
	#RTC_WAR_TTSW_MASK
 0x100u

	)

14945 
	#RTC_WAR_TTSW_SHIFT
 8

	)

14946 
	#RTC_WAR_MERW_MASK
 0x200u

	)

14947 
	#RTC_WAR_MERW_SHIFT
 9

	)

14948 
	#RTC_WAR_MCLW_MASK
 0x400u

	)

14949 
	#RTC_WAR_MCLW_SHIFT
 10

	)

14950 
	#RTC_WAR_MCHW_MASK
 0x800u

	)

14951 
	#RTC_WAR_MCHW_SHIFT
 11

	)

14953 
	#RTC_RAR_TSRR_MASK
 0x1u

	)

14954 
	#RTC_RAR_TSRR_SHIFT
 0

	)

14955 
	#RTC_RAR_TPRR_MASK
 0x2u

	)

14956 
	#RTC_RAR_TPRR_SHIFT
 1

	)

14957 
	#RTC_RAR_TARR_MASK
 0x4u

	)

14958 
	#RTC_RAR_TARR_SHIFT
 2

	)

14959 
	#RTC_RAR_TCRR_MASK
 0x8u

	)

14960 
	#RTC_RAR_TCRR_SHIFT
 3

	)

14961 
	#RTC_RAR_CRR_MASK
 0x10u

	)

14962 
	#RTC_RAR_CRR_SHIFT
 4

	)

14963 
	#RTC_RAR_SRR_MASK
 0x20u

	)

14964 
	#RTC_RAR_SRR_SHIFT
 5

	)

14965 
	#RTC_RAR_LRR_MASK
 0x40u

	)

14966 
	#RTC_RAR_LRR_SHIFT
 6

	)

14967 
	#RTC_RAR_IERR_MASK
 0x80u

	)

14968 
	#RTC_RAR_IERR_SHIFT
 7

	)

14969 
	#RTC_RAR_TTSR_MASK
 0x100u

	)

14970 
	#RTC_RAR_TTSR_SHIFT
 8

	)

14971 
	#RTC_RAR_MERR_MASK
 0x200u

	)

14972 
	#RTC_RAR_MERR_SHIFT
 9

	)

14973 
	#RTC_RAR_MCLR_MASK
 0x400u

	)

14974 
	#RTC_RAR_MCLR_SHIFT
 10

	)

14975 
	#RTC_RAR_MCHR_MASK
 0x800u

	)

14976 
	#RTC_RAR_MCHR_SHIFT
 11

	)

14985 
	#RTC_BASE_PTR
 ((
RTC_MemM­PŒ
)0x4003D000u)

	)

14987 
	#RTC_BASE_PTRS
 { 
RTC_BASE_PTR
 }

	)

15001 
	#RTC_TSR
 
	`RTC_TSR_REG
(
RTC_BASE_PTR
)

	)

15002 
	#RTC_TPR
 
	`RTC_TPR_REG
(
RTC_BASE_PTR
)

	)

15003 
	#RTC_TAR
 
	`RTC_TAR_REG
(
RTC_BASE_PTR
)

	)

15004 
	#RTC_TCR
 
	`RTC_TCR_REG
(
RTC_BASE_PTR
)

	)

15005 
	#RTC_CR
 
	`RTC_CR_REG
(
RTC_BASE_PTR
)

	)

15006 
	#RTC_SR
 
	`RTC_SR_REG
(
RTC_BASE_PTR
)

	)

15007 
	#RTC_LR
 
	`RTC_LR_REG
(
RTC_BASE_PTR
)

	)

15008 
	#RTC_IER
 
	`RTC_IER_REG
(
RTC_BASE_PTR
)

	)

15009 
	#RTC_TTSR
 
	`RTC_TTSR_REG
(
RTC_BASE_PTR
)

	)

15010 
	#RTC_MER
 
	`RTC_MER_REG
(
RTC_BASE_PTR
)

	)

15011 
	#RTC_MCLR
 
	`RTC_MCLR_REG
(
RTC_BASE_PTR
)

	)

15012 
	#RTC_MCHR
 
	`RTC_MCHR_REG
(
RTC_BASE_PTR
)

	)

15013 
	#RTC_WAR
 
	`RTC_WAR_REG
(
RTC_BASE_PTR
)

	)

15014 
	#RTC_RAR
 
	`RTC_RAR_REG
(
RTC_BASE_PTR
)

	)

15036 
	sSCB_MemM­
 {

15037 
ušt8_t
 
	mRESERVED_0
[8];

15038 
ušt32_t
 
	mACTLR
;

15039 
ušt8_t
 
	mRESERVED_1
[3316];

15040 
ušt32_t
 
	mCPUID
;

15041 
ušt32_t
 
	mICSR
;

15042 
ušt32_t
 
	mVTOR
;

15043 
ušt32_t
 
	mAIRCR
;

15044 
ušt32_t
 
	mSCR
;

15045 
ušt32_t
 
	mCCR
;

15046 
ušt32_t
 
	mSHPR1
;

15047 
ušt32_t
 
	mSHPR2
;

15048 
ušt32_t
 
	mSHPR3
;

15049 
ušt32_t
 
	mSHCSR
;

15050 
ušt32_t
 
	mCFSR
;

15051 
ušt32_t
 
	mHFSR
;

15052 
ušt32_t
 
	mDFSR
;

15053 
ušt32_t
 
	mMMFAR
;

15054 
ušt32_t
 
	mBFAR
;

15055 
ušt32_t
 
	mAFSR
;

15056 
ušt8_t
 
	mRESERVED_2
[72];

15057 
ušt32_t
 
	mCPACR
;

15058 } vÞ©ž*
	tSCB_MemM­PŒ
;

15071 
	#SCB_ACTLR_REG
(
ba£
è((ba£)->
ACTLR
)

	)

15072 
	#SCB_CPUID_REG
(
ba£
è((ba£)->
CPUID
)

	)

15073 
	#SCB_ICSR_REG
(
ba£
è((ba£)->
ICSR
)

	)

15074 
	#SCB_VTOR_REG
(
ba£
è((ba£)->
VTOR
)

	)

15075 
	#SCB_AIRCR_REG
(
ba£
è((ba£)->
AIRCR
)

	)

15076 
	#SCB_SCR_REG
(
ba£
è((ba£)->
SCR
)

	)

15077 
	#SCB_CCR_REG
(
ba£
è((ba£)->
CCR
)

	)

15078 
	#SCB_SHPR1_REG
(
ba£
è((ba£)->
SHPR1
)

	)

15079 
	#SCB_SHPR2_REG
(
ba£
è((ba£)->
SHPR2
)

	)

15080 
	#SCB_SHPR3_REG
(
ba£
è((ba£)->
SHPR3
)

	)

15081 
	#SCB_SHCSR_REG
(
ba£
è((ba£)->
SHCSR
)

	)

15082 
	#SCB_CFSR_REG
(
ba£
è((ba£)->
CFSR
)

	)

15083 
	#SCB_HFSR_REG
(
ba£
è((ba£)->
HFSR
)

	)

15084 
	#SCB_DFSR_REG
(
ba£
è((ba£)->
DFSR
)

	)

15085 
	#SCB_MMFAR_REG
(
ba£
è((ba£)->
MMFAR
)

	)

15086 
	#SCB_BFAR_REG
(
ba£
è((ba£)->
BFAR
)

	)

15087 
	#SCB_AFSR_REG
(
ba£
è((ba£)->
AFSR
)

	)

15088 
	#SCB_CPACR_REG
(
ba£
è((ba£)->
CPACR
)

	)

15105 
	#SCB_ACTLR_DISMCYCINT_MASK
 0x1u

	)

15106 
	#SCB_ACTLR_DISMCYCINT_SHIFT
 0

	)

15107 
	#SCB_ACTLR_DISDEFWBUF_MASK
 0x2u

	)

15108 
	#SCB_ACTLR_DISDEFWBUF_SHIFT
 1

	)

15109 
	#SCB_ACTLR_DISFOLD_MASK
 0x4u

	)

15110 
	#SCB_ACTLR_DISFOLD_SHIFT
 2

	)

15112 
	#SCB_CPUID_REVISION_MASK
 0xFu

	)

15113 
	#SCB_CPUID_REVISION_SHIFT
 0

	)

15114 
	#SCB_CPUID_REVISION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_REVISION_SHIFT
))&
SCB_CPUID_REVISION_MASK
)

	)

15115 
	#SCB_CPUID_PARTNO_MASK
 0xFFF0u

	)

15116 
	#SCB_CPUID_PARTNO_SHIFT
 4

	)

15117 
	#SCB_CPUID_PARTNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_PARTNO_SHIFT
))&
SCB_CPUID_PARTNO_MASK
)

	)

15118 
	#SCB_CPUID_VARIANT_MASK
 0xF00000u

	)

15119 
	#SCB_CPUID_VARIANT_SHIFT
 20

	)

15120 
	#SCB_CPUID_VARIANT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_VARIANT_SHIFT
))&
SCB_CPUID_VARIANT_MASK
)

	)

15121 
	#SCB_CPUID_IMPLEMENTER_MASK
 0xFF000000u

	)

15122 
	#SCB_CPUID_IMPLEMENTER_SHIFT
 24

	)

15123 
	#SCB_CPUID_IMPLEMENTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPUID_IMPLEMENTER_SHIFT
))&
SCB_CPUID_IMPLEMENTER_MASK
)

	)

15125 
	#SCB_ICSR_VECTACTIVE_MASK
 0x1FFu

	)

15126 
	#SCB_ICSR_VECTACTIVE_SHIFT
 0

	)

15127 
	#SCB_ICSR_VECTACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_ICSR_VECTACTIVE_SHIFT
))&
SCB_ICSR_VECTACTIVE_MASK
)

	)

15128 
	#SCB_ICSR_RETTOBASE_MASK
 0x800u

	)

15129 
	#SCB_ICSR_RETTOBASE_SHIFT
 11

	)

15130 
	#SCB_ICSR_VECTPENDING_MASK
 0x3F000u

	)

15131 
	#SCB_ICSR_VECTPENDING_SHIFT
 12

	)

15132 
	#SCB_ICSR_VECTPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_ICSR_VECTPENDING_SHIFT
))&
SCB_ICSR_VECTPENDING_MASK
)

	)

15133 
	#SCB_ICSR_ISRPENDING_MASK
 0x400000u

	)

15134 
	#SCB_ICSR_ISRPENDING_SHIFT
 22

	)

15135 
	#SCB_ICSR_ISRPREEMPT_MASK
 0x800000u

	)

15136 
	#SCB_ICSR_ISRPREEMPT_SHIFT
 23

	)

15137 
	#SCB_ICSR_PENDSTCLR_MASK
 0x2000000u

	)

15138 
	#SCB_ICSR_PENDSTCLR_SHIFT
 25

	)

15139 
	#SCB_ICSR_PENDSTSET_MASK
 0x4000000u

	)

15140 
	#SCB_ICSR_PENDSTSET_SHIFT
 26

	)

15141 
	#SCB_ICSR_PENDSVCLR_MASK
 0x8000000u

	)

15142 
	#SCB_ICSR_PENDSVCLR_SHIFT
 27

	)

15143 
	#SCB_ICSR_PENDSVSET_MASK
 0x10000000u

	)

15144 
	#SCB_ICSR_PENDSVSET_SHIFT
 28

	)

15145 
	#SCB_ICSR_NMIPENDSET_MASK
 0x80000000u

	)

15146 
	#SCB_ICSR_NMIPENDSET_SHIFT
 31

	)

15148 
	#SCB_VTOR_TBLOFF_MASK
 0xFFFFFF80u

	)

15149 
	#SCB_VTOR_TBLOFF_SHIFT
 7

	)

15150 
	#SCB_VTOR_TBLOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_VTOR_TBLOFF_SHIFT
))&
SCB_VTOR_TBLOFF_MASK
)

	)

15152 
	#SCB_AIRCR_VECTRESET_MASK
 0x1u

	)

15153 
	#SCB_AIRCR_VECTRESET_SHIFT
 0

	)

15154 
	#SCB_AIRCR_VECTCLRACTIVE_MASK
 0x2u

	)

15155 
	#SCB_AIRCR_VECTCLRACTIVE_SHIFT
 1

	)

15156 
	#SCB_AIRCR_SYSRESETREQ_MASK
 0x4u

	)

15157 
	#SCB_AIRCR_SYSRESETREQ_SHIFT
 2

	)

15158 
	#SCB_AIRCR_PRIGROUP_MASK
 0x700u

	)

15159 
	#SCB_AIRCR_PRIGROUP_SHIFT
 8

	)

15160 
	#SCB_AIRCR_PRIGROUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AIRCR_PRIGROUP_SHIFT
))&
SCB_AIRCR_PRIGROUP_MASK
)

	)

15161 
	#SCB_AIRCR_ENDIANNESS_MASK
 0x8000u

	)

15162 
	#SCB_AIRCR_ENDIANNESS_SHIFT
 15

	)

15163 
	#SCB_AIRCR_VECTKEY_MASK
 0xFFFF0000u

	)

15164 
	#SCB_AIRCR_VECTKEY_SHIFT
 16

	)

15165 
	#SCB_AIRCR_VECTKEY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AIRCR_VECTKEY_SHIFT
))&
SCB_AIRCR_VECTKEY_MASK
)

	)

15167 
	#SCB_SCR_SLEEPONEXIT_MASK
 0x2u

	)

15168 
	#SCB_SCR_SLEEPONEXIT_SHIFT
 1

	)

15169 
	#SCB_SCR_SLEEPDEEP_MASK
 0x4u

	)

15170 
	#SCB_SCR_SLEEPDEEP_SHIFT
 2

	)

15171 
	#SCB_SCR_SEVONPEND_MASK
 0x10u

	)

15172 
	#SCB_SCR_SEVONPEND_SHIFT
 4

	)

15174 
	#SCB_CCR_NONBASETHRDENA_MASK
 0x1u

	)

15175 
	#SCB_CCR_NONBASETHRDENA_SHIFT
 0

	)

15176 
	#SCB_CCR_USERSETMPEND_MASK
 0x2u

	)

15177 
	#SCB_CCR_USERSETMPEND_SHIFT
 1

	)

15178 
	#SCB_CCR_UNALIGN_TRP_MASK
 0x8u

	)

15179 
	#SCB_CCR_UNALIGN_TRP_SHIFT
 3

	)

15180 
	#SCB_CCR_DIV_0_TRP_MASK
 0x10u

	)

15181 
	#SCB_CCR_DIV_0_TRP_SHIFT
 4

	)

15182 
	#SCB_CCR_BFHFNMIGN_MASK
 0x100u

	)

15183 
	#SCB_CCR_BFHFNMIGN_SHIFT
 8

	)

15184 
	#SCB_CCR_STKALIGN_MASK
 0x200u

	)

15185 
	#SCB_CCR_STKALIGN_SHIFT
 9

	)

15187 
	#SCB_SHPR1_PRI_4_MASK
 0xFFu

	)

15188 
	#SCB_SHPR1_PRI_4_SHIFT
 0

	)

15189 
	#SCB_SHPR1_PRI_4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_4_SHIFT
))&
SCB_SHPR1_PRI_4_MASK
)

	)

15190 
	#SCB_SHPR1_PRI_5_MASK
 0xFF00u

	)

15191 
	#SCB_SHPR1_PRI_5_SHIFT
 8

	)

15192 
	#SCB_SHPR1_PRI_5
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_5_SHIFT
))&
SCB_SHPR1_PRI_5_MASK
)

	)

15193 
	#SCB_SHPR1_PRI_6_MASK
 0xFF0000u

	)

15194 
	#SCB_SHPR1_PRI_6_SHIFT
 16

	)

15195 
	#SCB_SHPR1_PRI_6
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR1_PRI_6_SHIFT
))&
SCB_SHPR1_PRI_6_MASK
)

	)

15197 
	#SCB_SHPR2_PRI_11_MASK
 0xFF000000u

	)

15198 
	#SCB_SHPR2_PRI_11_SHIFT
 24

	)

15199 
	#SCB_SHPR2_PRI_11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR2_PRI_11_SHIFT
))&
SCB_SHPR2_PRI_11_MASK
)

	)

15201 
	#SCB_SHPR3_PRI_14_MASK
 0xFF0000u

	)

15202 
	#SCB_SHPR3_PRI_14_SHIFT
 16

	)

15203 
	#SCB_SHPR3_PRI_14
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR3_PRI_14_SHIFT
))&
SCB_SHPR3_PRI_14_MASK
)

	)

15204 
	#SCB_SHPR3_PRI_15_MASK
 0xFF000000u

	)

15205 
	#SCB_SHPR3_PRI_15_SHIFT
 24

	)

15206 
	#SCB_SHPR3_PRI_15
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_SHPR3_PRI_15_SHIFT
))&
SCB_SHPR3_PRI_15_MASK
)

	)

15208 
	#SCB_SHCSR_MEMFAULTACT_MASK
 0x1u

	)

15209 
	#SCB_SHCSR_MEMFAULTACT_SHIFT
 0

	)

15210 
	#SCB_SHCSR_BUSFAULTACT_MASK
 0x2u

	)

15211 
	#SCB_SHCSR_BUSFAULTACT_SHIFT
 1

	)

15212 
	#SCB_SHCSR_USGFAULTACT_MASK
 0x8u

	)

15213 
	#SCB_SHCSR_USGFAULTACT_SHIFT
 3

	)

15214 
	#SCB_SHCSR_SVCALLACT_MASK
 0x80u

	)

15215 
	#SCB_SHCSR_SVCALLACT_SHIFT
 7

	)

15216 
	#SCB_SHCSR_MONITORACT_MASK
 0x100u

	)

15217 
	#SCB_SHCSR_MONITORACT_SHIFT
 8

	)

15218 
	#SCB_SHCSR_PENDSVACT_MASK
 0x400u

	)

15219 
	#SCB_SHCSR_PENDSVACT_SHIFT
 10

	)

15220 
	#SCB_SHCSR_SYSTICKACT_MASK
 0x800u

	)

15221 
	#SCB_SHCSR_SYSTICKACT_SHIFT
 11

	)

15222 
	#SCB_SHCSR_USGFAULTPENDED_MASK
 0x1000u

	)

15223 
	#SCB_SHCSR_USGFAULTPENDED_SHIFT
 12

	)

15224 
	#SCB_SHCSR_MEMFAULTPENDED_MASK
 0x2000u

	)

15225 
	#SCB_SHCSR_MEMFAULTPENDED_SHIFT
 13

	)

15226 
	#SCB_SHCSR_BUSFAULTPENDED_MASK
 0x4000u

	)

15227 
	#SCB_SHCSR_BUSFAULTPENDED_SHIFT
 14

	)

15228 
	#SCB_SHCSR_SVCALLPENDED_MASK
 0x8000u

	)

15229 
	#SCB_SHCSR_SVCALLPENDED_SHIFT
 15

	)

15230 
	#SCB_SHCSR_MEMFAULTENA_MASK
 0x10000u

	)

15231 
	#SCB_SHCSR_MEMFAULTENA_SHIFT
 16

	)

15232 
	#SCB_SHCSR_BUSFAULTENA_MASK
 0x20000u

	)

15233 
	#SCB_SHCSR_BUSFAULTENA_SHIFT
 17

	)

15234 
	#SCB_SHCSR_USGFAULTENA_MASK
 0x40000u

	)

15235 
	#SCB_SHCSR_USGFAULTENA_SHIFT
 18

	)

15237 
	#SCB_CFSR_IACCVIOL_MASK
 0x1u

	)

15238 
	#SCB_CFSR_IACCVIOL_SHIFT
 0

	)

15239 
	#SCB_CFSR_DACCVIOL_MASK
 0x2u

	)

15240 
	#SCB_CFSR_DACCVIOL_SHIFT
 1

	)

15241 
	#SCB_CFSR_MUNSTKERR_MASK
 0x8u

	)

15242 
	#SCB_CFSR_MUNSTKERR_SHIFT
 3

	)

15243 
	#SCB_CFSR_MSTKERR_MASK
 0x10u

	)

15244 
	#SCB_CFSR_MSTKERR_SHIFT
 4

	)

15245 
	#SCB_CFSR_MLSPERR_MASK
 0x20u

	)

15246 
	#SCB_CFSR_MLSPERR_SHIFT
 5

	)

15247 
	#SCB_CFSR_MMARVALID_MASK
 0x80u

	)

15248 
	#SCB_CFSR_MMARVALID_SHIFT
 7

	)

15249 
	#SCB_CFSR_IBUSERR_MASK
 0x100u

	)

15250 
	#SCB_CFSR_IBUSERR_SHIFT
 8

	)

15251 
	#SCB_CFSR_PRECISERR_MASK
 0x200u

	)

15252 
	#SCB_CFSR_PRECISERR_SHIFT
 9

	)

15253 
	#SCB_CFSR_IMPRECISERR_MASK
 0x400u

	)

15254 
	#SCB_CFSR_IMPRECISERR_SHIFT
 10

	)

15255 
	#SCB_CFSR_UNSTKERR_MASK
 0x800u

	)

15256 
	#SCB_CFSR_UNSTKERR_SHIFT
 11

	)

15257 
	#SCB_CFSR_STKERR_MASK
 0x1000u

	)

15258 
	#SCB_CFSR_STKERR_SHIFT
 12

	)

15259 
	#SCB_CFSR_LSPERR_MASK
 0x2000u

	)

15260 
	#SCB_CFSR_LSPERR_SHIFT
 13

	)

15261 
	#SCB_CFSR_BFARVALID_MASK
 0x8000u

	)

15262 
	#SCB_CFSR_BFARVALID_SHIFT
 15

	)

15263 
	#SCB_CFSR_UNDEFINSTR_MASK
 0x10000u

	)

15264 
	#SCB_CFSR_UNDEFINSTR_SHIFT
 16

	)

15265 
	#SCB_CFSR_INVSTATE_MASK
 0x20000u

	)

15266 
	#SCB_CFSR_INVSTATE_SHIFT
 17

	)

15267 
	#SCB_CFSR_INVPC_MASK
 0x40000u

	)

15268 
	#SCB_CFSR_INVPC_SHIFT
 18

	)

15269 
	#SCB_CFSR_NOCP_MASK
 0x80000u

	)

15270 
	#SCB_CFSR_NOCP_SHIFT
 19

	)

15271 
	#SCB_CFSR_UNALIGNED_MASK
 0x1000000u

	)

15272 
	#SCB_CFSR_UNALIGNED_SHIFT
 24

	)

15273 
	#SCB_CFSR_DIVBYZERO_MASK
 0x2000000u

	)

15274 
	#SCB_CFSR_DIVBYZERO_SHIFT
 25

	)

15276 
	#SCB_HFSR_VECTTBL_MASK
 0x2u

	)

15277 
	#SCB_HFSR_VECTTBL_SHIFT
 1

	)

15278 
	#SCB_HFSR_FORCED_MASK
 0x40000000u

	)

15279 
	#SCB_HFSR_FORCED_SHIFT
 30

	)

15280 
	#SCB_HFSR_DEBUGEVT_MASK
 0x80000000u

	)

15281 
	#SCB_HFSR_DEBUGEVT_SHIFT
 31

	)

15283 
	#SCB_DFSR_HALTED_MASK
 0x1u

	)

15284 
	#SCB_DFSR_HALTED_SHIFT
 0

	)

15285 
	#SCB_DFSR_BKPT_MASK
 0x2u

	)

15286 
	#SCB_DFSR_BKPT_SHIFT
 1

	)

15287 
	#SCB_DFSR_DWTTRAP_MASK
 0x4u

	)

15288 
	#SCB_DFSR_DWTTRAP_SHIFT
 2

	)

15289 
	#SCB_DFSR_VCATCH_MASK
 0x8u

	)

15290 
	#SCB_DFSR_VCATCH_SHIFT
 3

	)

15291 
	#SCB_DFSR_EXTERNAL_MASK
 0x10u

	)

15292 
	#SCB_DFSR_EXTERNAL_SHIFT
 4

	)

15294 
	#SCB_MMFAR_ADDRESS_MASK
 0xFFFFFFFFu

	)

15295 
	#SCB_MMFAR_ADDRESS_SHIFT
 0

	)

15296 
	#SCB_MMFAR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_MMFAR_ADDRESS_SHIFT
))&
SCB_MMFAR_ADDRESS_MASK
)

	)

15298 
	#SCB_BFAR_ADDRESS_MASK
 0xFFFFFFFFu

	)

15299 
	#SCB_BFAR_ADDRESS_SHIFT
 0

	)

15300 
	#SCB_BFAR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_BFAR_ADDRESS_SHIFT
))&
SCB_BFAR_ADDRESS_MASK
)

	)

15302 
	#SCB_AFSR_AUXFAULT_MASK
 0xFFFFFFFFu

	)

15303 
	#SCB_AFSR_AUXFAULT_SHIFT
 0

	)

15304 
	#SCB_AFSR_AUXFAULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_AFSR_AUXFAULT_SHIFT
))&
SCB_AFSR_AUXFAULT_MASK
)

	)

15306 
	#SCB_CPACR_CP10_MASK
 0x300000u

	)

15307 
	#SCB_CPACR_CP10_SHIFT
 20

	)

15308 
	#SCB_CPACR_CP10
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPACR_CP10_SHIFT
))&
SCB_CPACR_CP10_MASK
)

	)

15309 
	#SCB_CPACR_CP11_MASK
 0xC00000u

	)

15310 
	#SCB_CPACR_CP11_SHIFT
 22

	)

15311 
	#SCB_CPACR_CP11
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SCB_CPACR_CP11_SHIFT
))&
SCB_CPACR_CP11_MASK
)

	)

15320 
	#Sy¡emCÚŒÞ_BASE_PTR
 ((
SCB_MemM­PŒ
)0xE000E000u)

	)

15322 
	#SCB_BASE_PTRS
 { 
Sy¡emCÚŒÞ_BASE_PTR
 }

	)

15336 
	#SCB_ACTLR
 
	`SCB_ACTLR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15337 
	#SCB_CPUID
 
	`SCB_CPUID_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15338 
	#SCB_ICSR
 
	`SCB_ICSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15339 
	#SCB_VTOR
 
	`SCB_VTOR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15340 
	#SCB_AIRCR
 
	`SCB_AIRCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15341 
	#SCB_SCR
 
	`SCB_SCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15342 
	#SCB_CCR
 
	`SCB_CCR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15343 
	#SCB_SHPR1
 
	`SCB_SHPR1_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15344 
	#SCB_SHPR2
 
	`SCB_SHPR2_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15345 
	#SCB_SHPR3
 
	`SCB_SHPR3_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15346 
	#SCB_SHCSR
 
	`SCB_SHCSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15347 
	#SCB_CFSR
 
	`SCB_CFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15348 
	#SCB_HFSR
 
	`SCB_HFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15349 
	#SCB_DFSR
 
	`SCB_DFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15350 
	#SCB_MMFAR
 
	`SCB_MMFAR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15351 
	#SCB_BFAR
 
	`SCB_BFAR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15352 
	#SCB_AFSR
 
	`SCB_AFSR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15353 
	#SCB_CPACR
 
	`SCB_CPACR_REG
(
Sy¡emCÚŒÞ_BASE_PTR
)

	)

15375 
	sSDHC_MemM­
 {

15376 
ušt32_t
 
	mDSADDR
;

15377 
ušt32_t
 
	mBLKATTR
;

15378 
ušt32_t
 
	mCMDARG
;

15379 
ušt32_t
 
	mXFERTYP
;

15380 
ušt32_t
 
	mCMDRSP
[4];

15381 
ušt32_t
 
	mDATPORT
;

15382 
ušt32_t
 
	mPRSSTAT
;

15383 
ušt32_t
 
	mPROCTL
;

15384 
ušt32_t
 
	mSYSCTL
;

15385 
ušt32_t
 
	mIRQSTAT
;

15386 
ušt32_t
 
	mIRQSTATEN
;

15387 
ušt32_t
 
	mIRQSIGEN
;

15388 
ušt32_t
 
	mAC12ERR
;

15389 
ušt32_t
 
	mHTCAPBLT
;

15390 
ušt32_t
 
	mWML
;

15391 
ušt8_t
 
	mRESERVED_0
[8];

15392 
ušt32_t
 
	mFEVT
;

15393 
ušt32_t
 
	mADMAES
;

15394 
ušt32_t
 
	mADSADDR
;

15395 
ušt8_t
 
	mRESERVED_1
[100];

15396 
ušt32_t
 
	mVENDOR
;

15397 
ušt32_t
 
	mMMCBOOT
;

15398 
ušt8_t
 
	mRESERVED_2
[52];

15399 
ušt32_t
 
	mHOSTVER
;

15400 } vÞ©ž*
	tSDHC_MemM­PŒ
;

15413 
	#SDHC_DSADDR_REG
(
ba£
è((ba£)->
DSADDR
)

	)

15414 
	#SDHC_BLKATTR_REG
(
ba£
è((ba£)->
BLKATTR
)

	)

15415 
	#SDHC_CMDARG_REG
(
ba£
è((ba£)->
CMDARG
)

	)

15416 
	#SDHC_XFERTYP_REG
(
ba£
è((ba£)->
XFERTYP
)

	)

15417 
	#SDHC_CMDRSP_REG
(
ba£
,
šdex
è((ba£)->
CMDRSP
[šdex])

	)

15418 
	#SDHC_DATPORT_REG
(
ba£
è((ba£)->
DATPORT
)

	)

15419 
	#SDHC_PRSSTAT_REG
(
ba£
è((ba£)->
PRSSTAT
)

	)

15420 
	#SDHC_PROCTL_REG
(
ba£
è((ba£)->
PROCTL
)

	)

15421 
	#SDHC_SYSCTL_REG
(
ba£
è((ba£)->
SYSCTL
)

	)

15422 
	#SDHC_IRQSTAT_REG
(
ba£
è((ba£)->
IRQSTAT
)

	)

15423 
	#SDHC_IRQSTATEN_REG
(
ba£
è((ba£)->
IRQSTATEN
)

	)

15424 
	#SDHC_IRQSIGEN_REG
(
ba£
è((ba£)->
IRQSIGEN
)

	)

15425 
	#SDHC_AC12ERR_REG
(
ba£
è((ba£)->
AC12ERR
)

	)

15426 
	#SDHC_HTCAPBLT_REG
(
ba£
è((ba£)->
HTCAPBLT
)

	)

15427 
	#SDHC_WML_REG
(
ba£
è((ba£)->
WML
)

	)

15428 
	#SDHC_FEVT_REG
(
ba£
è((ba£)->
FEVT
)

	)

15429 
	#SDHC_ADMAES_REG
(
ba£
è((ba£)->
ADMAES
)

	)

15430 
	#SDHC_ADSADDR_REG
(
ba£
è((ba£)->
ADSADDR
)

	)

15431 
	#SDHC_VENDOR_REG
(
ba£
è((ba£)->
VENDOR
)

	)

15432 
	#SDHC_MMCBOOT_REG
(
ba£
è((ba£)->
MMCBOOT
)

	)

15433 
	#SDHC_HOSTVER_REG
(
ba£
è((ba£)->
HOSTVER
)

	)

15450 
	#SDHC_DSADDR_DSADDR_MASK
 0xFFFFFFFCu

	)

15451 
	#SDHC_DSADDR_DSADDR_SHIFT
 2

	)

15452 
	#SDHC_DSADDR_DSADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_DSADDR_DSADDR_SHIFT
))&
SDHC_DSADDR_DSADDR_MASK
)

	)

15454 
	#SDHC_BLKATTR_BLKSIZE_MASK
 0x1FFFu

	)

15455 
	#SDHC_BLKATTR_BLKSIZE_SHIFT
 0

	)

15456 
	#SDHC_BLKATTR_BLKSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_BLKATTR_BLKSIZE_SHIFT
))&
SDHC_BLKATTR_BLKSIZE_MASK
)

	)

15457 
	#SDHC_BLKATTR_BLKCNT_MASK
 0xFFFF0000u

	)

15458 
	#SDHC_BLKATTR_BLKCNT_SHIFT
 16

	)

15459 
	#SDHC_BLKATTR_BLKCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_BLKATTR_BLKCNT_SHIFT
))&
SDHC_BLKATTR_BLKCNT_MASK
)

	)

15461 
	#SDHC_CMDARG_CMDARG_MASK
 0xFFFFFFFFu

	)

15462 
	#SDHC_CMDARG_CMDARG_SHIFT
 0

	)

15463 
	#SDHC_CMDARG_CMDARG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDARG_CMDARG_SHIFT
))&
SDHC_CMDARG_CMDARG_MASK
)

	)

15465 
	#SDHC_XFERTYP_DMAEN_MASK
 0x1u

	)

15466 
	#SDHC_XFERTYP_DMAEN_SHIFT
 0

	)

15467 
	#SDHC_XFERTYP_BCEN_MASK
 0x2u

	)

15468 
	#SDHC_XFERTYP_BCEN_SHIFT
 1

	)

15469 
	#SDHC_XFERTYP_AC12EN_MASK
 0x4u

	)

15470 
	#SDHC_XFERTYP_AC12EN_SHIFT
 2

	)

15471 
	#SDHC_XFERTYP_DTDSEL_MASK
 0x10u

	)

15472 
	#SDHC_XFERTYP_DTDSEL_SHIFT
 4

	)

15473 
	#SDHC_XFERTYP_MSBSEL_MASK
 0x20u

	)

15474 
	#SDHC_XFERTYP_MSBSEL_SHIFT
 5

	)

15475 
	#SDHC_XFERTYP_RSPTYP_MASK
 0x30000u

	)

15476 
	#SDHC_XFERTYP_RSPTYP_SHIFT
 16

	)

15477 
	#SDHC_XFERTYP_RSPTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_RSPTYP_SHIFT
))&
SDHC_XFERTYP_RSPTYP_MASK
)

	)

15478 
	#SDHC_XFERTYP_CCCEN_MASK
 0x80000u

	)

15479 
	#SDHC_XFERTYP_CCCEN_SHIFT
 19

	)

15480 
	#SDHC_XFERTYP_CICEN_MASK
 0x100000u

	)

15481 
	#SDHC_XFERTYP_CICEN_SHIFT
 20

	)

15482 
	#SDHC_XFERTYP_DPSEL_MASK
 0x200000u

	)

15483 
	#SDHC_XFERTYP_DPSEL_SHIFT
 21

	)

15484 
	#SDHC_XFERTYP_CMDTYP_MASK
 0xC00000u

	)

15485 
	#SDHC_XFERTYP_CMDTYP_SHIFT
 22

	)

15486 
	#SDHC_XFERTYP_CMDTYP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_CMDTYP_SHIFT
))&
SDHC_XFERTYP_CMDTYP_MASK
)

	)

15487 
	#SDHC_XFERTYP_CMDINX_MASK
 0x3F000000u

	)

15488 
	#SDHC_XFERTYP_CMDINX_SHIFT
 24

	)

15489 
	#SDHC_XFERTYP_CMDINX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_XFERTYP_CMDINX_SHIFT
))&
SDHC_XFERTYP_CMDINX_MASK
)

	)

15491 
	#SDHC_CMDRSP_CMDRSP0_MASK
 0xFFFFFFFFu

	)

15492 
	#SDHC_CMDRSP_CMDRSP0_SHIFT
 0

	)

15493 
	#SDHC_CMDRSP_CMDRSP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP0_SHIFT
))&
SDHC_CMDRSP_CMDRSP0_MASK
)

	)

15494 
	#SDHC_CMDRSP_CMDRSP1_MASK
 0xFFFFFFFFu

	)

15495 
	#SDHC_CMDRSP_CMDRSP1_SHIFT
 0

	)

15496 
	#SDHC_CMDRSP_CMDRSP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP1_SHIFT
))&
SDHC_CMDRSP_CMDRSP1_MASK
)

	)

15497 
	#SDHC_CMDRSP_CMDRSP2_MASK
 0xFFFFFFFFu

	)

15498 
	#SDHC_CMDRSP_CMDRSP2_SHIFT
 0

	)

15499 
	#SDHC_CMDRSP_CMDRSP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP2_SHIFT
))&
SDHC_CMDRSP_CMDRSP2_MASK
)

	)

15500 
	#SDHC_CMDRSP_CMDRSP3_MASK
 0xFFFFFFFFu

	)

15501 
	#SDHC_CMDRSP_CMDRSP3_SHIFT
 0

	)

15502 
	#SDHC_CMDRSP_CMDRSP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_CMDRSP_CMDRSP3_SHIFT
))&
SDHC_CMDRSP_CMDRSP3_MASK
)

	)

15504 
	#SDHC_DATPORT_DATCONT_MASK
 0xFFFFFFFFu

	)

15505 
	#SDHC_DATPORT_DATCONT_SHIFT
 0

	)

15506 
	#SDHC_DATPORT_DATCONT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_DATPORT_DATCONT_SHIFT
))&
SDHC_DATPORT_DATCONT_MASK
)

	)

15508 
	#SDHC_PRSSTAT_CIHB_MASK
 0x1u

	)

15509 
	#SDHC_PRSSTAT_CIHB_SHIFT
 0

	)

15510 
	#SDHC_PRSSTAT_CDIHB_MASK
 0x2u

	)

15511 
	#SDHC_PRSSTAT_CDIHB_SHIFT
 1

	)

15512 
	#SDHC_PRSSTAT_DLA_MASK
 0x4u

	)

15513 
	#SDHC_PRSSTAT_DLA_SHIFT
 2

	)

15514 
	#SDHC_PRSSTAT_SDSTB_MASK
 0x8u

	)

15515 
	#SDHC_PRSSTAT_SDSTB_SHIFT
 3

	)

15516 
	#SDHC_PRSSTAT_IPGOFF_MASK
 0x10u

	)

15517 
	#SDHC_PRSSTAT_IPGOFF_SHIFT
 4

	)

15518 
	#SDHC_PRSSTAT_HCKOFF_MASK
 0x20u

	)

15519 
	#SDHC_PRSSTAT_HCKOFF_SHIFT
 5

	)

15520 
	#SDHC_PRSSTAT_PEROFF_MASK
 0x40u

	)

15521 
	#SDHC_PRSSTAT_PEROFF_SHIFT
 6

	)

15522 
	#SDHC_PRSSTAT_SDOFF_MASK
 0x80u

	)

15523 
	#SDHC_PRSSTAT_SDOFF_SHIFT
 7

	)

15524 
	#SDHC_PRSSTAT_WTA_MASK
 0x100u

	)

15525 
	#SDHC_PRSSTAT_WTA_SHIFT
 8

	)

15526 
	#SDHC_PRSSTAT_RTA_MASK
 0x200u

	)

15527 
	#SDHC_PRSSTAT_RTA_SHIFT
 9

	)

15528 
	#SDHC_PRSSTAT_BWEN_MASK
 0x400u

	)

15529 
	#SDHC_PRSSTAT_BWEN_SHIFT
 10

	)

15530 
	#SDHC_PRSSTAT_BREN_MASK
 0x800u

	)

15531 
	#SDHC_PRSSTAT_BREN_SHIFT
 11

	)

15532 
	#SDHC_PRSSTAT_CINS_MASK
 0x10000u

	)

15533 
	#SDHC_PRSSTAT_CINS_SHIFT
 16

	)

15534 
	#SDHC_PRSSTAT_CLSL_MASK
 0x800000u

	)

15535 
	#SDHC_PRSSTAT_CLSL_SHIFT
 23

	)

15536 
	#SDHC_PRSSTAT_DLSL_MASK
 0xFF000000u

	)

15537 
	#SDHC_PRSSTAT_DLSL_SHIFT
 24

	)

15538 
	#SDHC_PRSSTAT_DLSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PRSSTAT_DLSL_SHIFT
))&
SDHC_PRSSTAT_DLSL_MASK
)

	)

15540 
	#SDHC_PROCTL_LCTL_MASK
 0x1u

	)

15541 
	#SDHC_PROCTL_LCTL_SHIFT
 0

	)

15542 
	#SDHC_PROCTL_DTW_MASK
 0x6u

	)

15543 
	#SDHC_PROCTL_DTW_SHIFT
 1

	)

15544 
	#SDHC_PROCTL_DTW
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_DTW_SHIFT
))&
SDHC_PROCTL_DTW_MASK
)

	)

15545 
	#SDHC_PROCTL_D3CD_MASK
 0x8u

	)

15546 
	#SDHC_PROCTL_D3CD_SHIFT
 3

	)

15547 
	#SDHC_PROCTL_EMODE_MASK
 0x30u

	)

15548 
	#SDHC_PROCTL_EMODE_SHIFT
 4

	)

15549 
	#SDHC_PROCTL_EMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_EMODE_SHIFT
))&
SDHC_PROCTL_EMODE_MASK
)

	)

15550 
	#SDHC_PROCTL_CDTL_MASK
 0x40u

	)

15551 
	#SDHC_PROCTL_CDTL_SHIFT
 6

	)

15552 
	#SDHC_PROCTL_CDSS_MASK
 0x80u

	)

15553 
	#SDHC_PROCTL_CDSS_SHIFT
 7

	)

15554 
	#SDHC_PROCTL_DMAS_MASK
 0x300u

	)

15555 
	#SDHC_PROCTL_DMAS_SHIFT
 8

	)

15556 
	#SDHC_PROCTL_DMAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_PROCTL_DMAS_SHIFT
))&
SDHC_PROCTL_DMAS_MASK
)

	)

15557 
	#SDHC_PROCTL_SABGREQ_MASK
 0x10000u

	)

15558 
	#SDHC_PROCTL_SABGREQ_SHIFT
 16

	)

15559 
	#SDHC_PROCTL_CREQ_MASK
 0x20000u

	)

15560 
	#SDHC_PROCTL_CREQ_SHIFT
 17

	)

15561 
	#SDHC_PROCTL_RWCTL_MASK
 0x40000u

	)

15562 
	#SDHC_PROCTL_RWCTL_SHIFT
 18

	)

15563 
	#SDHC_PROCTL_IABG_MASK
 0x80000u

	)

15564 
	#SDHC_PROCTL_IABG_SHIFT
 19

	)

15565 
	#SDHC_PROCTL_WECINT_MASK
 0x1000000u

	)

15566 
	#SDHC_PROCTL_WECINT_SHIFT
 24

	)

15567 
	#SDHC_PROCTL_WECINS_MASK
 0x2000000u

	)

15568 
	#SDHC_PROCTL_WECINS_SHIFT
 25

	)

15569 
	#SDHC_PROCTL_WECRM_MASK
 0x4000000u

	)

15570 
	#SDHC_PROCTL_WECRM_SHIFT
 26

	)

15572 
	#SDHC_SYSCTL_IPGEN_MASK
 0x1u

	)

15573 
	#SDHC_SYSCTL_IPGEN_SHIFT
 0

	)

15574 
	#SDHC_SYSCTL_HCKEN_MASK
 0x2u

	)

15575 
	#SDHC_SYSCTL_HCKEN_SHIFT
 1

	)

15576 
	#SDHC_SYSCTL_PEREN_MASK
 0x4u

	)

15577 
	#SDHC_SYSCTL_PEREN_SHIFT
 2

	)

15578 
	#SDHC_SYSCTL_SDCLKEN_MASK
 0x8u

	)

15579 
	#SDHC_SYSCTL_SDCLKEN_SHIFT
 3

	)

15580 
	#SDHC_SYSCTL_DVS_MASK
 0xF0u

	)

15581 
	#SDHC_SYSCTL_DVS_SHIFT
 4

	)

15582 
	#SDHC_SYSCTL_DVS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_DVS_SHIFT
))&
SDHC_SYSCTL_DVS_MASK
)

	)

15583 
	#SDHC_SYSCTL_SDCLKFS_MASK
 0xFF00u

	)

15584 
	#SDHC_SYSCTL_SDCLKFS_SHIFT
 8

	)

15585 
	#SDHC_SYSCTL_SDCLKFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_SDCLKFS_SHIFT
))&
SDHC_SYSCTL_SDCLKFS_MASK
)

	)

15586 
	#SDHC_SYSCTL_DTOCV_MASK
 0xF0000u

	)

15587 
	#SDHC_SYSCTL_DTOCV_SHIFT
 16

	)

15588 
	#SDHC_SYSCTL_DTOCV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_SYSCTL_DTOCV_SHIFT
))&
SDHC_SYSCTL_DTOCV_MASK
)

	)

15589 
	#SDHC_SYSCTL_RSTA_MASK
 0x1000000u

	)

15590 
	#SDHC_SYSCTL_RSTA_SHIFT
 24

	)

15591 
	#SDHC_SYSCTL_RSTC_MASK
 0x2000000u

	)

15592 
	#SDHC_SYSCTL_RSTC_SHIFT
 25

	)

15593 
	#SDHC_SYSCTL_RSTD_MASK
 0x4000000u

	)

15594 
	#SDHC_SYSCTL_RSTD_SHIFT
 26

	)

15595 
	#SDHC_SYSCTL_INITA_MASK
 0x8000000u

	)

15596 
	#SDHC_SYSCTL_INITA_SHIFT
 27

	)

15598 
	#SDHC_IRQSTAT_CC_MASK
 0x1u

	)

15599 
	#SDHC_IRQSTAT_CC_SHIFT
 0

	)

15600 
	#SDHC_IRQSTAT_TC_MASK
 0x2u

	)

15601 
	#SDHC_IRQSTAT_TC_SHIFT
 1

	)

15602 
	#SDHC_IRQSTAT_BGE_MASK
 0x4u

	)

15603 
	#SDHC_IRQSTAT_BGE_SHIFT
 2

	)

15604 
	#SDHC_IRQSTAT_DINT_MASK
 0x8u

	)

15605 
	#SDHC_IRQSTAT_DINT_SHIFT
 3

	)

15606 
	#SDHC_IRQSTAT_BWR_MASK
 0x10u

	)

15607 
	#SDHC_IRQSTAT_BWR_SHIFT
 4

	)

15608 
	#SDHC_IRQSTAT_BRR_MASK
 0x20u

	)

15609 
	#SDHC_IRQSTAT_BRR_SHIFT
 5

	)

15610 
	#SDHC_IRQSTAT_CINS_MASK
 0x40u

	)

15611 
	#SDHC_IRQSTAT_CINS_SHIFT
 6

	)

15612 
	#SDHC_IRQSTAT_CRM_MASK
 0x80u

	)

15613 
	#SDHC_IRQSTAT_CRM_SHIFT
 7

	)

15614 
	#SDHC_IRQSTAT_CINT_MASK
 0x100u

	)

15615 
	#SDHC_IRQSTAT_CINT_SHIFT
 8

	)

15616 
	#SDHC_IRQSTAT_CTOE_MASK
 0x10000u

	)

15617 
	#SDHC_IRQSTAT_CTOE_SHIFT
 16

	)

15618 
	#SDHC_IRQSTAT_CCE_MASK
 0x20000u

	)

15619 
	#SDHC_IRQSTAT_CCE_SHIFT
 17

	)

15620 
	#SDHC_IRQSTAT_CEBE_MASK
 0x40000u

	)

15621 
	#SDHC_IRQSTAT_CEBE_SHIFT
 18

	)

15622 
	#SDHC_IRQSTAT_CIE_MASK
 0x80000u

	)

15623 
	#SDHC_IRQSTAT_CIE_SHIFT
 19

	)

15624 
	#SDHC_IRQSTAT_DTOE_MASK
 0x100000u

	)

15625 
	#SDHC_IRQSTAT_DTOE_SHIFT
 20

	)

15626 
	#SDHC_IRQSTAT_DCE_MASK
 0x200000u

	)

15627 
	#SDHC_IRQSTAT_DCE_SHIFT
 21

	)

15628 
	#SDHC_IRQSTAT_DEBE_MASK
 0x400000u

	)

15629 
	#SDHC_IRQSTAT_DEBE_SHIFT
 22

	)

15630 
	#SDHC_IRQSTAT_AC12E_MASK
 0x1000000u

	)

15631 
	#SDHC_IRQSTAT_AC12E_SHIFT
 24

	)

15632 
	#SDHC_IRQSTAT_DMAE_MASK
 0x10000000u

	)

15633 
	#SDHC_IRQSTAT_DMAE_SHIFT
 28

	)

15635 
	#SDHC_IRQSTATEN_CCSEN_MASK
 0x1u

	)

15636 
	#SDHC_IRQSTATEN_CCSEN_SHIFT
 0

	)

15637 
	#SDHC_IRQSTATEN_TCSEN_MASK
 0x2u

	)

15638 
	#SDHC_IRQSTATEN_TCSEN_SHIFT
 1

	)

15639 
	#SDHC_IRQSTATEN_BGESEN_MASK
 0x4u

	)

15640 
	#SDHC_IRQSTATEN_BGESEN_SHIFT
 2

	)

15641 
	#SDHC_IRQSTATEN_DINTSEN_MASK
 0x8u

	)

15642 
	#SDHC_IRQSTATEN_DINTSEN_SHIFT
 3

	)

15643 
	#SDHC_IRQSTATEN_BWRSEN_MASK
 0x10u

	)

15644 
	#SDHC_IRQSTATEN_BWRSEN_SHIFT
 4

	)

15645 
	#SDHC_IRQSTATEN_BRRSEN_MASK
 0x20u

	)

15646 
	#SDHC_IRQSTATEN_BRRSEN_SHIFT
 5

	)

15647 
	#SDHC_IRQSTATEN_CINSEN_MASK
 0x40u

	)

15648 
	#SDHC_IRQSTATEN_CINSEN_SHIFT
 6

	)

15649 
	#SDHC_IRQSTATEN_CRMSEN_MASK
 0x80u

	)

15650 
	#SDHC_IRQSTATEN_CRMSEN_SHIFT
 7

	)

15651 
	#SDHC_IRQSTATEN_CINTSEN_MASK
 0x100u

	)

15652 
	#SDHC_IRQSTATEN_CINTSEN_SHIFT
 8

	)

15653 
	#SDHC_IRQSTATEN_CTOESEN_MASK
 0x10000u

	)

15654 
	#SDHC_IRQSTATEN_CTOESEN_SHIFT
 16

	)

15655 
	#SDHC_IRQSTATEN_CCESEN_MASK
 0x20000u

	)

15656 
	#SDHC_IRQSTATEN_CCESEN_SHIFT
 17

	)

15657 
	#SDHC_IRQSTATEN_CEBESEN_MASK
 0x40000u

	)

15658 
	#SDHC_IRQSTATEN_CEBESEN_SHIFT
 18

	)

15659 
	#SDHC_IRQSTATEN_CIESEN_MASK
 0x80000u

	)

15660 
	#SDHC_IRQSTATEN_CIESEN_SHIFT
 19

	)

15661 
	#SDHC_IRQSTATEN_DTOESEN_MASK
 0x100000u

	)

15662 
	#SDHC_IRQSTATEN_DTOESEN_SHIFT
 20

	)

15663 
	#SDHC_IRQSTATEN_DCESEN_MASK
 0x200000u

	)

15664 
	#SDHC_IRQSTATEN_DCESEN_SHIFT
 21

	)

15665 
	#SDHC_IRQSTATEN_DEBESEN_MASK
 0x400000u

	)

15666 
	#SDHC_IRQSTATEN_DEBESEN_SHIFT
 22

	)

15667 
	#SDHC_IRQSTATEN_AC12ESEN_MASK
 0x1000000u

	)

15668 
	#SDHC_IRQSTATEN_AC12ESEN_SHIFT
 24

	)

15669 
	#SDHC_IRQSTATEN_DMAESEN_MASK
 0x10000000u

	)

15670 
	#SDHC_IRQSTATEN_DMAESEN_SHIFT
 28

	)

15672 
	#SDHC_IRQSIGEN_CCIEN_MASK
 0x1u

	)

15673 
	#SDHC_IRQSIGEN_CCIEN_SHIFT
 0

	)

15674 
	#SDHC_IRQSIGEN_TCIEN_MASK
 0x2u

	)

15675 
	#SDHC_IRQSIGEN_TCIEN_SHIFT
 1

	)

15676 
	#SDHC_IRQSIGEN_BGEIEN_MASK
 0x4u

	)

15677 
	#SDHC_IRQSIGEN_BGEIEN_SHIFT
 2

	)

15678 
	#SDHC_IRQSIGEN_DINTIEN_MASK
 0x8u

	)

15679 
	#SDHC_IRQSIGEN_DINTIEN_SHIFT
 3

	)

15680 
	#SDHC_IRQSIGEN_BWRIEN_MASK
 0x10u

	)

15681 
	#SDHC_IRQSIGEN_BWRIEN_SHIFT
 4

	)

15682 
	#SDHC_IRQSIGEN_BRRIEN_MASK
 0x20u

	)

15683 
	#SDHC_IRQSIGEN_BRRIEN_SHIFT
 5

	)

15684 
	#SDHC_IRQSIGEN_CINSIEN_MASK
 0x40u

	)

15685 
	#SDHC_IRQSIGEN_CINSIEN_SHIFT
 6

	)

15686 
	#SDHC_IRQSIGEN_CRMIEN_MASK
 0x80u

	)

15687 
	#SDHC_IRQSIGEN_CRMIEN_SHIFT
 7

	)

15688 
	#SDHC_IRQSIGEN_CINTIEN_MASK
 0x100u

	)

15689 
	#SDHC_IRQSIGEN_CINTIEN_SHIFT
 8

	)

15690 
	#SDHC_IRQSIGEN_CTOEIEN_MASK
 0x10000u

	)

15691 
	#SDHC_IRQSIGEN_CTOEIEN_SHIFT
 16

	)

15692 
	#SDHC_IRQSIGEN_CCEIEN_MASK
 0x20000u

	)

15693 
	#SDHC_IRQSIGEN_CCEIEN_SHIFT
 17

	)

15694 
	#SDHC_IRQSIGEN_CEBEIEN_MASK
 0x40000u

	)

15695 
	#SDHC_IRQSIGEN_CEBEIEN_SHIFT
 18

	)

15696 
	#SDHC_IRQSIGEN_CIEIEN_MASK
 0x80000u

	)

15697 
	#SDHC_IRQSIGEN_CIEIEN_SHIFT
 19

	)

15698 
	#SDHC_IRQSIGEN_DTOEIEN_MASK
 0x100000u

	)

15699 
	#SDHC_IRQSIGEN_DTOEIEN_SHIFT
 20

	)

15700 
	#SDHC_IRQSIGEN_DCEIEN_MASK
 0x200000u

	)

15701 
	#SDHC_IRQSIGEN_DCEIEN_SHIFT
 21

	)

15702 
	#SDHC_IRQSIGEN_DEBEIEN_MASK
 0x400000u

	)

15703 
	#SDHC_IRQSIGEN_DEBEIEN_SHIFT
 22

	)

15704 
	#SDHC_IRQSIGEN_AC12EIEN_MASK
 0x1000000u

	)

15705 
	#SDHC_IRQSIGEN_AC12EIEN_SHIFT
 24

	)

15706 
	#SDHC_IRQSIGEN_DMAEIEN_MASK
 0x10000000u

	)

15707 
	#SDHC_IRQSIGEN_DMAEIEN_SHIFT
 28

	)

15709 
	#SDHC_AC12ERR_AC12NE_MASK
 0x1u

	)

15710 
	#SDHC_AC12ERR_AC12NE_SHIFT
 0

	)

15711 
	#SDHC_AC12ERR_AC12TOE_MASK
 0x2u

	)

15712 
	#SDHC_AC12ERR_AC12TOE_SHIFT
 1

	)

15713 
	#SDHC_AC12ERR_AC12EBE_MASK
 0x4u

	)

15714 
	#SDHC_AC12ERR_AC12EBE_SHIFT
 2

	)

15715 
	#SDHC_AC12ERR_AC12CE_MASK
 0x8u

	)

15716 
	#SDHC_AC12ERR_AC12CE_SHIFT
 3

	)

15717 
	#SDHC_AC12ERR_AC12IE_MASK
 0x10u

	)

15718 
	#SDHC_AC12ERR_AC12IE_SHIFT
 4

	)

15719 
	#SDHC_AC12ERR_CNIBAC12E_MASK
 0x80u

	)

15720 
	#SDHC_AC12ERR_CNIBAC12E_SHIFT
 7

	)

15722 
	#SDHC_HTCAPBLT_MBL_MASK
 0x70000u

	)

15723 
	#SDHC_HTCAPBLT_MBL_SHIFT
 16

	)

15724 
	#SDHC_HTCAPBLT_MBL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HTCAPBLT_MBL_SHIFT
))&
SDHC_HTCAPBLT_MBL_MASK
)

	)

15725 
	#SDHC_HTCAPBLT_ADMAS_MASK
 0x100000u

	)

15726 
	#SDHC_HTCAPBLT_ADMAS_SHIFT
 20

	)

15727 
	#SDHC_HTCAPBLT_HSS_MASK
 0x200000u

	)

15728 
	#SDHC_HTCAPBLT_HSS_SHIFT
 21

	)

15729 
	#SDHC_HTCAPBLT_DMAS_MASK
 0x400000u

	)

15730 
	#SDHC_HTCAPBLT_DMAS_SHIFT
 22

	)

15731 
	#SDHC_HTCAPBLT_SRS_MASK
 0x800000u

	)

15732 
	#SDHC_HTCAPBLT_SRS_SHIFT
 23

	)

15733 
	#SDHC_HTCAPBLT_VS33_MASK
 0x1000000u

	)

15734 
	#SDHC_HTCAPBLT_VS33_SHIFT
 24

	)

15735 
	#SDHC_HTCAPBLT_VS30_MASK
 0x2000000u

	)

15736 
	#SDHC_HTCAPBLT_VS30_SHIFT
 25

	)

15737 
	#SDHC_HTCAPBLT_VS18_MASK
 0x4000000u

	)

15738 
	#SDHC_HTCAPBLT_VS18_SHIFT
 26

	)

15740 
	#SDHC_WML_RDWML_MASK
 0xFFu

	)

15741 
	#SDHC_WML_RDWML_SHIFT
 0

	)

15742 
	#SDHC_WML_RDWML
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_RDWML_SHIFT
))&
SDHC_WML_RDWML_MASK
)

	)

15743 
	#SDHC_WML_WRWML_MASK
 0xFF0000u

	)

15744 
	#SDHC_WML_WRWML_SHIFT
 16

	)

15745 
	#SDHC_WML_WRWML
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_WRWML_SHIFT
))&
SDHC_WML_WRWML_MASK
)

	)

15746 
	#SDHC_WML_WRBRSTLEN_MASK
 0x1F000000u

	)

15747 
	#SDHC_WML_WRBRSTLEN_SHIFT
 24

	)

15748 
	#SDHC_WML_WRBRSTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_WML_WRBRSTLEN_SHIFT
))&
SDHC_WML_WRBRSTLEN_MASK
)

	)

15750 
	#SDHC_FEVT_AC12NE_MASK
 0x1u

	)

15751 
	#SDHC_FEVT_AC12NE_SHIFT
 0

	)

15752 
	#SDHC_FEVT_AC12TOE_MASK
 0x2u

	)

15753 
	#SDHC_FEVT_AC12TOE_SHIFT
 1

	)

15754 
	#SDHC_FEVT_AC12CE_MASK
 0x4u

	)

15755 
	#SDHC_FEVT_AC12CE_SHIFT
 2

	)

15756 
	#SDHC_FEVT_AC12EBE_MASK
 0x8u

	)

15757 
	#SDHC_FEVT_AC12EBE_SHIFT
 3

	)

15758 
	#SDHC_FEVT_AC12IE_MASK
 0x10u

	)

15759 
	#SDHC_FEVT_AC12IE_SHIFT
 4

	)

15760 
	#SDHC_FEVT_CNIBAC12E_MASK
 0x80u

	)

15761 
	#SDHC_FEVT_CNIBAC12E_SHIFT
 7

	)

15762 
	#SDHC_FEVT_CTOE_MASK
 0x10000u

	)

15763 
	#SDHC_FEVT_CTOE_SHIFT
 16

	)

15764 
	#SDHC_FEVT_CCE_MASK
 0x20000u

	)

15765 
	#SDHC_FEVT_CCE_SHIFT
 17

	)

15766 
	#SDHC_FEVT_CEBE_MASK
 0x40000u

	)

15767 
	#SDHC_FEVT_CEBE_SHIFT
 18

	)

15768 
	#SDHC_FEVT_CIE_MASK
 0x80000u

	)

15769 
	#SDHC_FEVT_CIE_SHIFT
 19

	)

15770 
	#SDHC_FEVT_DTOE_MASK
 0x100000u

	)

15771 
	#SDHC_FEVT_DTOE_SHIFT
 20

	)

15772 
	#SDHC_FEVT_DCE_MASK
 0x200000u

	)

15773 
	#SDHC_FEVT_DCE_SHIFT
 21

	)

15774 
	#SDHC_FEVT_DEBE_MASK
 0x400000u

	)

15775 
	#SDHC_FEVT_DEBE_SHIFT
 22

	)

15776 
	#SDHC_FEVT_AC12E_MASK
 0x1000000u

	)

15777 
	#SDHC_FEVT_AC12E_SHIFT
 24

	)

15778 
	#SDHC_FEVT_DMAE_MASK
 0x10000000u

	)

15779 
	#SDHC_FEVT_DMAE_SHIFT
 28

	)

15780 
	#SDHC_FEVT_CINT_MASK
 0x80000000u

	)

15781 
	#SDHC_FEVT_CINT_SHIFT
 31

	)

15783 
	#SDHC_ADMAES_ADMAES_MASK
 0x3u

	)

15784 
	#SDHC_ADMAES_ADMAES_SHIFT
 0

	)

15785 
	#SDHC_ADMAES_ADMAES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_ADMAES_ADMAES_SHIFT
))&
SDHC_ADMAES_ADMAES_MASK
)

	)

15786 
	#SDHC_ADMAES_ADMALME_MASK
 0x4u

	)

15787 
	#SDHC_ADMAES_ADMALME_SHIFT
 2

	)

15788 
	#SDHC_ADMAES_ADMADCE_MASK
 0x8u

	)

15789 
	#SDHC_ADMAES_ADMADCE_SHIFT
 3

	)

15791 
	#SDHC_ADSADDR_ADSADDR_MASK
 0xFFFFFFFCu

	)

15792 
	#SDHC_ADSADDR_ADSADDR_SHIFT
 2

	)

15793 
	#SDHC_ADSADDR_ADSADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_ADSADDR_ADSADDR_SHIFT
))&
SDHC_ADSADDR_ADSADDR_MASK
)

	)

15795 
	#SDHC_VENDOR_EXTDMAEN_MASK
 0x1u

	)

15796 
	#SDHC_VENDOR_EXTDMAEN_SHIFT
 0

	)

15797 
	#SDHC_VENDOR_EXBLKNU_MASK
 0x2u

	)

15798 
	#SDHC_VENDOR_EXBLKNU_SHIFT
 1

	)

15799 
	#SDHC_VENDOR_INTSTVAL_MASK
 0xFF0000u

	)

15800 
	#SDHC_VENDOR_INTSTVAL_SHIFT
 16

	)

15801 
	#SDHC_VENDOR_INTSTVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_VENDOR_INTSTVAL_SHIFT
))&
SDHC_VENDOR_INTSTVAL_MASK
)

	)

15803 
	#SDHC_MMCBOOT_DTOCVACK_MASK
 0xFu

	)

15804 
	#SDHC_MMCBOOT_DTOCVACK_SHIFT
 0

	)

15805 
	#SDHC_MMCBOOT_DTOCVACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_MMCBOOT_DTOCVACK_SHIFT
))&
SDHC_MMCBOOT_DTOCVACK_MASK
)

	)

15806 
	#SDHC_MMCBOOT_BOOTACK_MASK
 0x10u

	)

15807 
	#SDHC_MMCBOOT_BOOTACK_SHIFT
 4

	)

15808 
	#SDHC_MMCBOOT_BOOTMODE_MASK
 0x20u

	)

15809 
	#SDHC_MMCBOOT_BOOTMODE_SHIFT
 5

	)

15810 
	#SDHC_MMCBOOT_BOOTEN_MASK
 0x40u

	)

15811 
	#SDHC_MMCBOOT_BOOTEN_SHIFT
 6

	)

15812 
	#SDHC_MMCBOOT_AUTOSABGEN_MASK
 0x80u

	)

15813 
	#SDHC_MMCBOOT_AUTOSABGEN_SHIFT
 7

	)

15814 
	#SDHC_MMCBOOT_BOOTBLKCNT_MASK
 0xFFFF0000u

	)

15815 
	#SDHC_MMCBOOT_BOOTBLKCNT_SHIFT
 16

	)

15816 
	#SDHC_MMCBOOT_BOOTBLKCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_MMCBOOT_BOOTBLKCNT_SHIFT
))&
SDHC_MMCBOOT_BOOTBLKCNT_MASK
)

	)

15818 
	#SDHC_HOSTVER_SVN_MASK
 0xFFu

	)

15819 
	#SDHC_HOSTVER_SVN_SHIFT
 0

	)

15820 
	#SDHC_HOSTVER_SVN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HOSTVER_SVN_SHIFT
))&
SDHC_HOSTVER_SVN_MASK
)

	)

15821 
	#SDHC_HOSTVER_VVN_MASK
 0xFF00u

	)

15822 
	#SDHC_HOSTVER_VVN_SHIFT
 8

	)

15823 
	#SDHC_HOSTVER_VVN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SDHC_HOSTVER_VVN_SHIFT
))&
SDHC_HOSTVER_VVN_MASK
)

	)

15832 
	#SDHC_BASE_PTR
 ((
SDHC_MemM­PŒ
)0x400B1000u)

	)

15834 
	#SDHC_BASE_PTRS
 { 
SDHC_BASE_PTR
 }

	)

15848 
	#SDHC_DSADDR
 
	`SDHC_DSADDR_REG
(
SDHC_BASE_PTR
)

	)

15849 
	#SDHC_BLKATTR
 
	`SDHC_BLKATTR_REG
(
SDHC_BASE_PTR
)

	)

15850 
	#SDHC_CMDARG
 
	`SDHC_CMDARG_REG
(
SDHC_BASE_PTR
)

	)

15851 
	#SDHC_XFERTYP
 
	`SDHC_XFERTYP_REG
(
SDHC_BASE_PTR
)

	)

15852 
	#SDHC_CMDRSP0
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,0)

	)

15853 
	#SDHC_CMDRSP1
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,1)

	)

15854 
	#SDHC_CMDRSP2
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,2)

	)

15855 
	#SDHC_CMDRSP3
 
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,3)

	)

15856 
	#SDHC_DATPORT
 
	`SDHC_DATPORT_REG
(
SDHC_BASE_PTR
)

	)

15857 
	#SDHC_PRSSTAT
 
	`SDHC_PRSSTAT_REG
(
SDHC_BASE_PTR
)

	)

15858 
	#SDHC_PROCTL
 
	`SDHC_PROCTL_REG
(
SDHC_BASE_PTR
)

	)

15859 
	#SDHC_SYSCTL
 
	`SDHC_SYSCTL_REG
(
SDHC_BASE_PTR
)

	)

15860 
	#SDHC_IRQSTAT
 
	`SDHC_IRQSTAT_REG
(
SDHC_BASE_PTR
)

	)

15861 
	#SDHC_IRQSTATEN
 
	`SDHC_IRQSTATEN_REG
(
SDHC_BASE_PTR
)

	)

15862 
	#SDHC_IRQSIGEN
 
	`SDHC_IRQSIGEN_REG
(
SDHC_BASE_PTR
)

	)

15863 
	#SDHC_AC12ERR
 
	`SDHC_AC12ERR_REG
(
SDHC_BASE_PTR
)

	)

15864 
	#SDHC_HTCAPBLT
 
	`SDHC_HTCAPBLT_REG
(
SDHC_BASE_PTR
)

	)

15865 
	#SDHC_WML
 
	`SDHC_WML_REG
(
SDHC_BASE_PTR
)

	)

15866 
	#SDHC_FEVT
 
	`SDHC_FEVT_REG
(
SDHC_BASE_PTR
)

	)

15867 
	#SDHC_ADMAES
 
	`SDHC_ADMAES_REG
(
SDHC_BASE_PTR
)

	)

15868 
	#SDHC_ADSADDR
 
	`SDHC_ADSADDR_REG
(
SDHC_BASE_PTR
)

	)

15869 
	#SDHC_VENDOR
 
	`SDHC_VENDOR_REG
(
SDHC_BASE_PTR
)

	)

15870 
	#SDHC_MMCBOOT
 
	`SDHC_MMCBOOT_REG
(
SDHC_BASE_PTR
)

	)

15871 
	#SDHC_HOSTVER
 
	`SDHC_HOSTVER_REG
(
SDHC_BASE_PTR
)

	)

15874 
	#SDHC_CMDRSP
(
šdex
è
	`SDHC_CMDRSP_REG
(
SDHC_BASE_PTR
,šdex)

	)

15896 
	sSIM_MemM­
 {

15897 
ušt32_t
 
	mSOPT1
;

15898 
ušt32_t
 
	mSOPT1CFG
;

15899 
ušt8_t
 
	mRESERVED_0
[4092];

15900 
ušt32_t
 
	mSOPT2
;

15901 
ušt8_t
 
	mRESERVED_1
[4];

15902 
ušt32_t
 
	mSOPT4
;

15903 
ušt32_t
 
	mSOPT5
;

15904 
ušt32_t
 
	mSOPT6
;

15905 
ušt32_t
 
	mSOPT7
;

15906 
ušt8_t
 
	mRESERVED_2
[8];

15907 
ušt32_t
 
	mSDID
;

15908 
ušt32_t
 
	mSCGC1
;

15909 
ušt32_t
 
	mSCGC2
;

15910 
ušt32_t
 
	mSCGC3
;

15911 
ušt32_t
 
	mSCGC4
;

15912 
ušt32_t
 
	mSCGC5
;

15913 
ušt32_t
 
	mSCGC6
;

15914 
ušt32_t
 
	mSCGC7
;

15915 
ušt32_t
 
	mCLKDIV1
;

15916 
ušt32_t
 
	mCLKDIV2
;

15917 
ušt32_t
 
	mFCFG1
;

15918 
ušt32_t
 
	mFCFG2
;

15919 
ušt32_t
 
	mUIDH
;

15920 
ušt32_t
 
	mUIDMH
;

15921 
ušt32_t
 
	mUIDML
;

15922 
ušt32_t
 
	mUIDL
;

15923 
ušt32_t
 
	mCLKDIV3
;

15924 
ušt32_t
 
	mCLKDIV4
;

15925 
ušt32_t
 
	mMCR
;

15926 } vÞ©ž*
	tSIM_MemM­PŒ
;

15939 
	#SIM_SOPT1_REG
(
ba£
è((ba£)->
SOPT1
)

	)

15940 
	#SIM_SOPT1CFG_REG
(
ba£
è((ba£)->
SOPT1CFG
)

	)

15941 
	#SIM_SOPT2_REG
(
ba£
è((ba£)->
SOPT2
)

	)

15942 
	#SIM_SOPT4_REG
(
ba£
è((ba£)->
SOPT4
)

	)

15943 
	#SIM_SOPT5_REG
(
ba£
è((ba£)->
SOPT5
)

	)

15944 
	#SIM_SOPT6_REG
(
ba£
è((ba£)->
SOPT6
)

	)

15945 
	#SIM_SOPT7_REG
(
ba£
è((ba£)->
SOPT7
)

	)

15946 
	#SIM_SDID_REG
(
ba£
è((ba£)->
SDID
)

	)

15947 
	#SIM_SCGC1_REG
(
ba£
è((ba£)->
SCGC1
)

	)

15948 
	#SIM_SCGC2_REG
(
ba£
è((ba£)->
SCGC2
)

	)

15949 
	#SIM_SCGC3_REG
(
ba£
è((ba£)->
SCGC3
)

	)

15950 
	#SIM_SCGC4_REG
(
ba£
è((ba£)->
SCGC4
)

	)

15951 
	#SIM_SCGC5_REG
(
ba£
è((ba£)->
SCGC5
)

	)

15952 
	#SIM_SCGC6_REG
(
ba£
è((ba£)->
SCGC6
)

	)

15953 
	#SIM_SCGC7_REG
(
ba£
è((ba£)->
SCGC7
)

	)

15954 
	#SIM_CLKDIV1_REG
(
ba£
è((ba£)->
CLKDIV1
)

	)

15955 
	#SIM_CLKDIV2_REG
(
ba£
è((ba£)->
CLKDIV2
)

	)

15956 
	#SIM_FCFG1_REG
(
ba£
è((ba£)->
FCFG1
)

	)

15957 
	#SIM_FCFG2_REG
(
ba£
è((ba£)->
FCFG2
)

	)

15958 
	#SIM_UIDH_REG
(
ba£
è((ba£)->
UIDH
)

	)

15959 
	#SIM_UIDMH_REG
(
ba£
è((ba£)->
UIDMH
)

	)

15960 
	#SIM_UIDML_REG
(
ba£
è((ba£)->
UIDML
)

	)

15961 
	#SIM_UIDL_REG
(
ba£
è((ba£)->
UIDL
)

	)

15962 
	#SIM_CLKDIV3_REG
(
ba£
è((ba£)->
CLKDIV3
)

	)

15963 
	#SIM_CLKDIV4_REG
(
ba£
è((ba£)->
CLKDIV4
)

	)

15964 
	#SIM_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

15981 
	#SIM_SOPT1_RAMSIZE_MASK
 0xF000u

	)

15982 
	#SIM_SOPT1_RAMSIZE_SHIFT
 12

	)

15983 
	#SIM_SOPT1_RAMSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT1_RAMSIZE_SHIFT
))&
SIM_SOPT1_RAMSIZE_MASK
)

	)

15984 
	#SIM_SOPT1_OSC32KSEL_MASK
 0x80000u

	)

15985 
	#SIM_SOPT1_OSC32KSEL_SHIFT
 19

	)

15986 
	#SIM_SOPT1_USBVSTBY_MASK
 0x20000000u

	)

15987 
	#SIM_SOPT1_USBVSTBY_SHIFT
 29

	)

15988 
	#SIM_SOPT1_USBSSTBY_MASK
 0x40000000u

	)

15989 
	#SIM_SOPT1_USBSSTBY_SHIFT
 30

	)

15990 
	#SIM_SOPT1_USBREGEN_MASK
 0x80000000u

	)

15991 
	#SIM_SOPT1_USBREGEN_SHIFT
 31

	)

15993 
	#SIM_SOPT1CFG_URWE_MASK
 0x1000000u

	)

15994 
	#SIM_SOPT1CFG_URWE_SHIFT
 24

	)

15995 
	#SIM_SOPT1CFG_UVSWE_MASK
 0x2000000u

	)

15996 
	#SIM_SOPT1CFG_UVSWE_SHIFT
 25

	)

15997 
	#SIM_SOPT1CFG_USSWE_MASK
 0x4000000u

	)

15998 
	#SIM_SOPT1CFG_USSWE_SHIFT
 26

	)

16000 
	#SIM_SOPT2_USBHSRC_MASK
 0xCu

	)

16001 
	#SIM_SOPT2_USBHSRC_SHIFT
 2

	)

16002 
	#SIM_SOPT2_USBHSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_USBHSRC_SHIFT
))&
SIM_SOPT2_USBHSRC_MASK
)

	)

16003 
	#SIM_SOPT2_RTCCLKOUTSEL_MASK
 0x10u

	)

16004 
	#SIM_SOPT2_RTCCLKOUTSEL_SHIFT
 4

	)

16005 
	#SIM_SOPT2_CLKOUTSEL_MASK
 0xE0u

	)

16006 
	#SIM_SOPT2_CLKOUTSEL_SHIFT
 5

	)

16007 
	#SIM_SOPT2_CLKOUTSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_CLKOUTSEL_SHIFT
))&
SIM_SOPT2_CLKOUTSEL_MASK
)

	)

16008 
	#SIM_SOPT2_FBSL_MASK
 0x300u

	)

16009 
	#SIM_SOPT2_FBSL_SHIFT
 8

	)

16010 
	#SIM_SOPT2_FBSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_FBSL_SHIFT
))&
SIM_SOPT2_FBSL_MASK
)

	)

16011 
	#SIM_SOPT2_CMTUARTPAD_MASK
 0x800u

	)

16012 
	#SIM_SOPT2_CMTUARTPAD_SHIFT
 11

	)

16013 
	#SIM_SOPT2_TRACECLKSEL_MASK
 0x1000u

	)

16014 
	#SIM_SOPT2_TRACECLKSEL_SHIFT
 12

	)

16015 
	#SIM_SOPT2_LCDC_CLKSEL_MASK
 0x4000u

	)

16016 
	#SIM_SOPT2_LCDC_CLKSEL_SHIFT
 14

	)

16017 
	#SIM_SOPT2_NFC_CLKSEL_MASK
 0x8000u

	)

16018 
	#SIM_SOPT2_NFC_CLKSEL_SHIFT
 15

	)

16019 
	#SIM_SOPT2_PLLFLLSEL_MASK
 0x30000u

	)

16020 
	#SIM_SOPT2_PLLFLLSEL_SHIFT
 16

	)

16021 
	#SIM_SOPT2_PLLFLLSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_PLLFLLSEL_SHIFT
))&
SIM_SOPT2_PLLFLLSEL_MASK
)

	)

16022 
	#SIM_SOPT2_USBF_CLKSEL_MASK
 0x40000u

	)

16023 
	#SIM_SOPT2_USBF_CLKSEL_SHIFT
 18

	)

16024 
	#SIM_SOPT2_TIMESRC_MASK
 0x300000u

	)

16025 
	#SIM_SOPT2_TIMESRC_SHIFT
 20

	)

16026 
	#SIM_SOPT2_TIMESRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_TIMESRC_SHIFT
))&
SIM_SOPT2_TIMESRC_MASK
)

	)

16027 
	#SIM_SOPT2_USBFSRC_MASK
 0xC00000u

	)

16028 
	#SIM_SOPT2_USBFSRC_SHIFT
 22

	)

16029 
	#SIM_SOPT2_USBFSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_USBFSRC_SHIFT
))&
SIM_SOPT2_USBFSRC_MASK
)

	)

16030 
	#SIM_SOPT2_LCDCSRC_MASK
 0xC000000u

	)

16031 
	#SIM_SOPT2_LCDCSRC_SHIFT
 26

	)

16032 
	#SIM_SOPT2_LCDCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_LCDCSRC_SHIFT
))&
SIM_SOPT2_LCDCSRC_MASK
)

	)

16033 
	#SIM_SOPT2_ESDHCSRC_MASK
 0x30000000u

	)

16034 
	#SIM_SOPT2_ESDHCSRC_SHIFT
 28

	)

16035 
	#SIM_SOPT2_ESDHCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_ESDHCSRC_SHIFT
))&
SIM_SOPT2_ESDHCSRC_MASK
)

	)

16036 
	#SIM_SOPT2_NFCSRC_MASK
 0xC0000000u

	)

16037 
	#SIM_SOPT2_NFCSRC_SHIFT
 30

	)

16038 
	#SIM_SOPT2_NFCSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT2_NFCSRC_SHIFT
))&
SIM_SOPT2_NFCSRC_MASK
)

	)

16040 
	#SIM_SOPT4_FTM0FLT0_MASK
 0x1u

	)

16041 
	#SIM_SOPT4_FTM0FLT0_SHIFT
 0

	)

16042 
	#SIM_SOPT4_FTM0FLT1_MASK
 0x2u

	)

16043 
	#SIM_SOPT4_FTM0FLT1_SHIFT
 1

	)

16044 
	#SIM_SOPT4_FTM0FLT2_MASK
 0x4u

	)

16045 
	#SIM_SOPT4_FTM0FLT2_SHIFT
 2

	)

16046 
	#SIM_SOPT4_FTM0FLT3_MASK
 0x8u

	)

16047 
	#SIM_SOPT4_FTM0FLT3_SHIFT
 3

	)

16048 
	#SIM_SOPT4_FTM1FLT0_MASK
 0x10u

	)

16049 
	#SIM_SOPT4_FTM1FLT0_SHIFT
 4

	)

16050 
	#SIM_SOPT4_FTM2FLT0_MASK
 0x100u

	)

16051 
	#SIM_SOPT4_FTM2FLT0_SHIFT
 8

	)

16052 
	#SIM_SOPT4_FTM3FLT0_MASK
 0x1000u

	)

16053 
	#SIM_SOPT4_FTM3FLT0_SHIFT
 12

	)

16054 
	#SIM_SOPT4_FTM1CH0SRC_MASK
 0xC0000u

	)

16055 
	#SIM_SOPT4_FTM1CH0SRC_SHIFT
 18

	)

16056 
	#SIM_SOPT4_FTM1CH0SRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT4_FTM1CH0SRC_SHIFT
))&
SIM_SOPT4_FTM1CH0SRC_MASK
)

	)

16057 
	#SIM_SOPT4_FTM2CH0SRC_MASK
 0x300000u

	)

16058 
	#SIM_SOPT4_FTM2CH0SRC_SHIFT
 20

	)

16059 
	#SIM_SOPT4_FTM2CH0SRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT4_FTM2CH0SRC_SHIFT
))&
SIM_SOPT4_FTM2CH0SRC_MASK
)

	)

16060 
	#SIM_SOPT4_FTM0CLKSEL_MASK
 0x1000000u

	)

16061 
	#SIM_SOPT4_FTM0CLKSEL_SHIFT
 24

	)

16062 
	#SIM_SOPT4_FTM1CLKSEL_MASK
 0x2000000u

	)

16063 
	#SIM_SOPT4_FTM1CLKSEL_SHIFT
 25

	)

16064 
	#SIM_SOPT4_FTM2CLKSEL_MASK
 0x4000000u

	)

16065 
	#SIM_SOPT4_FTM2CLKSEL_SHIFT
 26

	)

16066 
	#SIM_SOPT4_FTM3CLKSEL_MASK
 0x8000000u

	)

16067 
	#SIM_SOPT4_FTM3CLKSEL_SHIFT
 27

	)

16068 
	#SIM_SOPT4_FTM0TRG0SRC_MASK
 0x10000000u

	)

16069 
	#SIM_SOPT4_FTM0TRG0SRC_SHIFT
 28

	)

16070 
	#SIM_SOPT4_FTM0TRG1SRC_MASK
 0x20000000u

	)

16071 
	#SIM_SOPT4_FTM0TRG1SRC_SHIFT
 29

	)

16072 
	#SIM_SOPT4_FTM3TRG0SRC_MASK
 0x40000000u

	)

16073 
	#SIM_SOPT4_FTM3TRG0SRC_SHIFT
 30

	)

16074 
	#SIM_SOPT4_FTM3TRG1SRC_MASK
 0x80000000u

	)

16075 
	#SIM_SOPT4_FTM3TRG1SRC_SHIFT
 31

	)

16077 
	#SIM_SOPT5_UART0TXSRC_MASK
 0x3u

	)

16078 
	#SIM_SOPT5_UART0TXSRC_SHIFT
 0

	)

16079 
	#SIM_SOPT5_UART0TXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART0TXSRC_SHIFT
))&
SIM_SOPT5_UART0TXSRC_MASK
)

	)

16080 
	#SIM_SOPT5_UART0RXSRC_MASK
 0xCu

	)

16081 
	#SIM_SOPT5_UART0RXSRC_SHIFT
 2

	)

16082 
	#SIM_SOPT5_UART0RXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART0RXSRC_SHIFT
))&
SIM_SOPT5_UART0RXSRC_MASK
)

	)

16083 
	#SIM_SOPT5_UART1TXSRC_MASK
 0x30u

	)

16084 
	#SIM_SOPT5_UART1TXSRC_SHIFT
 4

	)

16085 
	#SIM_SOPT5_UART1TXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART1TXSRC_SHIFT
))&
SIM_SOPT5_UART1TXSRC_MASK
)

	)

16086 
	#SIM_SOPT5_UART1RXSRC_MASK
 0xC0u

	)

16087 
	#SIM_SOPT5_UART1RXSRC_SHIFT
 6

	)

16088 
	#SIM_SOPT5_UART1RXSRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT5_UART1RXSRC_SHIFT
))&
SIM_SOPT5_UART1RXSRC_MASK
)

	)

16090 
	#SIM_SOPT6_MCC_MASK
 0xFFFFu

	)

16091 
	#SIM_SOPT6_MCC_SHIFT
 0

	)

16092 
	#SIM_SOPT6_MCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT6_MCC_SHIFT
))&
SIM_SOPT6_MCC_MASK
)

	)

16093 
	#SIM_SOPT6_PCR_MASK
 0xF0000u

	)

16094 
	#SIM_SOPT6_PCR_SHIFT
 16

	)

16095 
	#SIM_SOPT6_PCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT6_PCR_SHIFT
))&
SIM_SOPT6_PCR_MASK
)

	)

16097 
	#SIM_SOPT7_ADC0TRGSEL_MASK
 0xFu

	)

16098 
	#SIM_SOPT7_ADC0TRGSEL_SHIFT
 0

	)

16099 
	#SIM_SOPT7_ADC0TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC0TRGSEL_SHIFT
))&
SIM_SOPT7_ADC0TRGSEL_MASK
)

	)

16100 
	#SIM_SOPT7_ADC0PRETRGSEL_MASK
 0x10u

	)

16101 
	#SIM_SOPT7_ADC0PRETRGSEL_SHIFT
 4

	)

16102 
	#SIM_SOPT7_ADC0ALTTRGEN_MASK
 0x80u

	)

16103 
	#SIM_SOPT7_ADC0ALTTRGEN_SHIFT
 7

	)

16104 
	#SIM_SOPT7_ADC1TRGSEL_MASK
 0xF00u

	)

16105 
	#SIM_SOPT7_ADC1TRGSEL_SHIFT
 8

	)

16106 
	#SIM_SOPT7_ADC1TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC1TRGSEL_SHIFT
))&
SIM_SOPT7_ADC1TRGSEL_MASK
)

	)

16107 
	#SIM_SOPT7_ADC1PRETRGSEL_MASK
 0x1000u

	)

16108 
	#SIM_SOPT7_ADC1PRETRGSEL_SHIFT
 12

	)

16109 
	#SIM_SOPT7_ADC1ALTTRGEN_MASK
 0x8000u

	)

16110 
	#SIM_SOPT7_ADC1ALTTRGEN_SHIFT
 15

	)

16111 
	#SIM_SOPT7_ADC2TRGSEL_MASK
 0xF0000u

	)

16112 
	#SIM_SOPT7_ADC2TRGSEL_SHIFT
 16

	)

16113 
	#SIM_SOPT7_ADC2TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC2TRGSEL_SHIFT
))&
SIM_SOPT7_ADC2TRGSEL_MASK
)

	)

16114 
	#SIM_SOPT7_ADC2PRETRGSEL_MASK
 0x100000u

	)

16115 
	#SIM_SOPT7_ADC2PRETRGSEL_SHIFT
 20

	)

16116 
	#SIM_SOPT7_ADC2ALTTRGEN_MASK
 0x800000u

	)

16117 
	#SIM_SOPT7_ADC2ALTTRGEN_SHIFT
 23

	)

16118 
	#SIM_SOPT7_ADC3TRGSEL_MASK
 0xF000000u

	)

16119 
	#SIM_SOPT7_ADC3TRGSEL_SHIFT
 24

	)

16120 
	#SIM_SOPT7_ADC3TRGSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SOPT7_ADC3TRGSEL_SHIFT
))&
SIM_SOPT7_ADC3TRGSEL_MASK
)

	)

16121 
	#SIM_SOPT7_ADC3PRETRGSEL_MASK
 0x10000000u

	)

16122 
	#SIM_SOPT7_ADC3PRETRGSEL_SHIFT
 28

	)

16123 
	#SIM_SOPT7_ADC3ALTTRGEN_MASK
 0x80000000u

	)

16124 
	#SIM_SOPT7_ADC3ALTTRGEN_SHIFT
 31

	)

16126 
	#SIM_SDID_PINID_MASK
 0xFu

	)

16127 
	#SIM_SDID_PINID_SHIFT
 0

	)

16128 
	#SIM_SDID_PINID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_PINID_SHIFT
))&
SIM_SDID_PINID_MASK
)

	)

16129 
	#SIM_SDID_FAMID_MASK
 0x70u

	)

16130 
	#SIM_SDID_FAMID_SHIFT
 4

	)

16131 
	#SIM_SDID_FAMID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_FAMID_SHIFT
))&
SIM_SDID_FAMID_MASK
)

	)

16132 
	#SIM_SDID_REVID_MASK
 0xF000u

	)

16133 
	#SIM_SDID_REVID_SHIFT
 12

	)

16134 
	#SIM_SDID_REVID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_SDID_REVID_SHIFT
))&
SIM_SDID_REVID_MASK
)

	)

16136 
	#SIM_SCGC1_OSC1_MASK
 0x20u

	)

16137 
	#SIM_SCGC1_OSC1_SHIFT
 5

	)

16138 
	#SIM_SCGC1_UART4_MASK
 0x400u

	)

16139 
	#SIM_SCGC1_UART4_SHIFT
 10

	)

16140 
	#SIM_SCGC1_UART5_MASK
 0x800u

	)

16141 
	#SIM_SCGC1_UART5_SHIFT
 11

	)

16143 
	#SIM_SCGC2_ENET_MASK
 0x1u

	)

16144 
	#SIM_SCGC2_ENET_SHIFT
 0

	)

16145 
	#SIM_SCGC2_DAC0_MASK
 0x1000u

	)

16146 
	#SIM_SCGC2_DAC0_SHIFT
 12

	)

16147 
	#SIM_SCGC2_DAC1_MASK
 0x2000u

	)

16148 
	#SIM_SCGC2_DAC1_SHIFT
 13

	)

16150 
	#SIM_SCGC3_RNGA_MASK
 0x1u

	)

16151 
	#SIM_SCGC3_RNGA_SHIFT
 0

	)

16152 
	#SIM_SCGC3_FLEXCAN1_MASK
 0x10u

	)

16153 
	#SIM_SCGC3_FLEXCAN1_SHIFT
 4

	)

16154 
	#SIM_SCGC3_NFC_MASK
 0x100u

	)

16155 
	#SIM_SCGC3_NFC_SHIFT
 8

	)

16156 
	#SIM_SCGC3_DSPI2_MASK
 0x1000u

	)

16157 
	#SIM_SCGC3_DSPI2_SHIFT
 12

	)

16158 
	#SIM_SCGC3_DDR_MASK
 0x4000u

	)

16159 
	#SIM_SCGC3_DDR_SHIFT
 14

	)

16160 
	#SIM_SCGC3_SAI1_MASK
 0x8000u

	)

16161 
	#SIM_SCGC3_SAI1_SHIFT
 15

	)

16162 
	#SIM_SCGC3_ESDHC_MASK
 0x20000u

	)

16163 
	#SIM_SCGC3_ESDHC_SHIFT
 17

	)

16164 
	#SIM_SCGC3_LCDC_MASK
 0x400000u

	)

16165 
	#SIM_SCGC3_LCDC_SHIFT
 22

	)

16166 
	#SIM_SCGC3_FTM2_MASK
 0x1000000u

	)

16167 
	#SIM_SCGC3_FTM2_SHIFT
 24

	)

16168 
	#SIM_SCGC3_FTM3_MASK
 0x2000000u

	)

16169 
	#SIM_SCGC3_FTM3_SHIFT
 25

	)

16170 
	#SIM_SCGC3_ADC1_MASK
 0x8000000u

	)

16171 
	#SIM_SCGC3_ADC1_SHIFT
 27

	)

16172 
	#SIM_SCGC3_ADC3_MASK
 0x10000000u

	)

16173 
	#SIM_SCGC3_ADC3_SHIFT
 28

	)

16175 
	#SIM_SCGC4_EWM_MASK
 0x2u

	)

16176 
	#SIM_SCGC4_EWM_SHIFT
 1

	)

16177 
	#SIM_SCGC4_CMT_MASK
 0x4u

	)

16178 
	#SIM_SCGC4_CMT_SHIFT
 2

	)

16179 
	#SIM_SCGC4_IIC0_MASK
 0x40u

	)

16180 
	#SIM_SCGC4_IIC0_SHIFT
 6

	)

16181 
	#SIM_SCGC4_IIC1_MASK
 0x80u

	)

16182 
	#SIM_SCGC4_IIC1_SHIFT
 7

	)

16183 
	#SIM_SCGC4_UART0_MASK
 0x400u

	)

16184 
	#SIM_SCGC4_UART0_SHIFT
 10

	)

16185 
	#SIM_SCGC4_UART1_MASK
 0x800u

	)

16186 
	#SIM_SCGC4_UART1_SHIFT
 11

	)

16187 
	#SIM_SCGC4_UART2_MASK
 0x1000u

	)

16188 
	#SIM_SCGC4_UART2_SHIFT
 12

	)

16189 
	#SIM_SCGC4_UART3_MASK
 0x2000u

	)

16190 
	#SIM_SCGC4_UART3_SHIFT
 13

	)

16191 
	#SIM_SCGC4_USBFS_MASK
 0x40000u

	)

16192 
	#SIM_SCGC4_USBFS_SHIFT
 18

	)

16193 
	#SIM_SCGC4_CMP_MASK
 0x80000u

	)

16194 
	#SIM_SCGC4_CMP_SHIFT
 19

	)

16195 
	#SIM_SCGC4_VREF_MASK
 0x100000u

	)

16196 
	#SIM_SCGC4_VREF_SHIFT
 20

	)

16197 
	#SIM_SCGC4_LLWU_MASK
 0x10000000u

	)

16198 
	#SIM_SCGC4_LLWU_SHIFT
 28

	)

16200 
	#SIM_SCGC5_LPTIMER_MASK
 0x1u

	)

16201 
	#SIM_SCGC5_LPTIMER_SHIFT
 0

	)

16202 
	#SIM_SCGC5_REGFILE_MASK
 0x2u

	)

16203 
	#SIM_SCGC5_REGFILE_SHIFT
 1

	)

16204 
	#SIM_SCGC5_DRYICE_MASK
 0x4u

	)

16205 
	#SIM_SCGC5_DRYICE_SHIFT
 2

	)

16206 
	#SIM_SCGC5_DRYICESECREG_MASK
 0x8u

	)

16207 
	#SIM_SCGC5_DRYICESECREG_SHIFT
 3

	)

16208 
	#SIM_SCGC5_TSI_MASK
 0x20u

	)

16209 
	#SIM_SCGC5_TSI_SHIFT
 5

	)

16210 
	#SIM_SCGC5_PORTA_MASK
 0x200u

	)

16211 
	#SIM_SCGC5_PORTA_SHIFT
 9

	)

16212 
	#SIM_SCGC5_PORTB_MASK
 0x400u

	)

16213 
	#SIM_SCGC5_PORTB_SHIFT
 10

	)

16214 
	#SIM_SCGC5_PORTC_MASK
 0x800u

	)

16215 
	#SIM_SCGC5_PORTC_SHIFT
 11

	)

16216 
	#SIM_SCGC5_PORTD_MASK
 0x1000u

	)

16217 
	#SIM_SCGC5_PORTD_SHIFT
 12

	)

16218 
	#SIM_SCGC5_PORTE_MASK
 0x2000u

	)

16219 
	#SIM_SCGC5_PORTE_SHIFT
 13

	)

16220 
	#SIM_SCGC5_PORTF_MASK
 0x4000u

	)

16221 
	#SIM_SCGC5_PORTF_SHIFT
 14

	)

16223 
	#SIM_SCGC6_DMAMUX0_MASK
 0x2u

	)

16224 
	#SIM_SCGC6_DMAMUX0_SHIFT
 1

	)

16225 
	#SIM_SCGC6_DMAMUX1_MASK
 0x4u

	)

16226 
	#SIM_SCGC6_DMAMUX1_SHIFT
 2

	)

16227 
	#SIM_SCGC6_FLEXCAN0_MASK
 0x10u

	)

16228 
	#SIM_SCGC6_FLEXCAN0_SHIFT
 4

	)

16229 
	#SIM_SCGC6_DSPI0_MASK
 0x1000u

	)

16230 
	#SIM_SCGC6_DSPI0_SHIFT
 12

	)

16231 
	#SIM_SCGC6_DSPI1_MASK
 0x2000u

	)

16232 
	#SIM_SCGC6_DSPI1_SHIFT
 13

	)

16233 
	#SIM_SCGC6_SAI0_MASK
 0x8000u

	)

16234 
	#SIM_SCGC6_SAI0_SHIFT
 15

	)

16235 
	#SIM_SCGC6_CRC_MASK
 0x40000u

	)

16236 
	#SIM_SCGC6_CRC_SHIFT
 18

	)

16237 
	#SIM_SCGC6_USBHS_MASK
 0x100000u

	)

16238 
	#SIM_SCGC6_USBHS_SHIFT
 20

	)

16239 
	#SIM_SCGC6_USBDCD_MASK
 0x200000u

	)

16240 
	#SIM_SCGC6_USBDCD_SHIFT
 21

	)

16241 
	#SIM_SCGC6_PDB_MASK
 0x400000u

	)

16242 
	#SIM_SCGC6_PDB_SHIFT
 22

	)

16243 
	#SIM_SCGC6_PIT_MASK
 0x800000u

	)

16244 
	#SIM_SCGC6_PIT_SHIFT
 23

	)

16245 
	#SIM_SCGC6_FTM0_MASK
 0x1000000u

	)

16246 
	#SIM_SCGC6_FTM0_SHIFT
 24

	)

16247 
	#SIM_SCGC6_FTM1_MASK
 0x2000000u

	)

16248 
	#SIM_SCGC6_FTM1_SHIFT
 25

	)

16249 
	#SIM_SCGC6_ADC0_MASK
 0x8000000u

	)

16250 
	#SIM_SCGC6_ADC0_SHIFT
 27

	)

16251 
	#SIM_SCGC6_ADC2_MASK
 0x10000000u

	)

16252 
	#SIM_SCGC6_ADC2_SHIFT
 28

	)

16253 
	#SIM_SCGC6_RTC_MASK
 0x20000000u

	)

16254 
	#SIM_SCGC6_RTC_SHIFT
 29

	)

16256 
	#SIM_SCGC7_FLEXBUS_MASK
 0x1u

	)

16257 
	#SIM_SCGC7_FLEXBUS_SHIFT
 0

	)

16258 
	#SIM_SCGC7_DMA_MASK
 0x2u

	)

16259 
	#SIM_SCGC7_DMA_SHIFT
 1

	)

16260 
	#SIM_SCGC7_MPU_MASK
 0x4u

	)

16261 
	#SIM_SCGC7_MPU_SHIFT
 2

	)

16263 
	#SIM_CLKDIV1_OUTDIV4_MASK
 0xF0000u

	)

16264 
	#SIM_CLKDIV1_OUTDIV4_SHIFT
 16

	)

16265 
	#SIM_CLKDIV1_OUTDIV4
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV4_SHIFT
))&
SIM_CLKDIV1_OUTDIV4_MASK
)

	)

16266 
	#SIM_CLKDIV1_OUTDIV3_MASK
 0xF00000u

	)

16267 
	#SIM_CLKDIV1_OUTDIV3_SHIFT
 20

	)

16268 
	#SIM_CLKDIV1_OUTDIV3
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV3_SHIFT
))&
SIM_CLKDIV1_OUTDIV3_MASK
)

	)

16269 
	#SIM_CLKDIV1_OUTDIV2_MASK
 0xF000000u

	)

16270 
	#SIM_CLKDIV1_OUTDIV2_SHIFT
 24

	)

16271 
	#SIM_CLKDIV1_OUTDIV2
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV2_SHIFT
))&
SIM_CLKDIV1_OUTDIV2_MASK
)

	)

16272 
	#SIM_CLKDIV1_OUTDIV1_MASK
 0xF0000000u

	)

16273 
	#SIM_CLKDIV1_OUTDIV1_SHIFT
 28

	)

16274 
	#SIM_CLKDIV1_OUTDIV1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV1_OUTDIV1_SHIFT
))&
SIM_CLKDIV1_OUTDIV1_MASK
)

	)

16276 
	#SIM_CLKDIV2_USBFSFRAC_MASK
 0x1u

	)

16277 
	#SIM_CLKDIV2_USBFSFRAC_SHIFT
 0

	)

16278 
	#SIM_CLKDIV2_USBFSDIV_MASK
 0xEu

	)

16279 
	#SIM_CLKDIV2_USBFSDIV_SHIFT
 1

	)

16280 
	#SIM_CLKDIV2_USBFSDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV2_USBFSDIV_SHIFT
))&
SIM_CLKDIV2_USBFSDIV_MASK
)

	)

16281 
	#SIM_CLKDIV2_USBHSFRAC_MASK
 0x100u

	)

16282 
	#SIM_CLKDIV2_USBHSFRAC_SHIFT
 8

	)

16283 
	#SIM_CLKDIV2_USBHSDIV_MASK
 0xE00u

	)

16284 
	#SIM_CLKDIV2_USBHSDIV_SHIFT
 9

	)

16285 
	#SIM_CLKDIV2_USBHSDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV2_USBHSDIV_SHIFT
))&
SIM_CLKDIV2_USBHSDIV_MASK
)

	)

16287 
	#SIM_FCFG1_FTFDIS_MASK
 0x1u

	)

16288 
	#SIM_FCFG1_FTFDIS_SHIFT
 0

	)

16289 
	#SIM_FCFG1_DEPART_MASK
 0xF00u

	)

16290 
	#SIM_FCFG1_DEPART_SHIFT
 8

	)

16291 
	#SIM_FCFG1_DEPART
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_DEPART_SHIFT
))&
SIM_FCFG1_DEPART_MASK
)

	)

16292 
	#SIM_FCFG1_EESIZE_MASK
 0xF0000u

	)

16293 
	#SIM_FCFG1_EESIZE_SHIFT
 16

	)

16294 
	#SIM_FCFG1_EESIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_EESIZE_SHIFT
))&
SIM_FCFG1_EESIZE_MASK
)

	)

16295 
	#SIM_FCFG1_PFSIZE_MASK
 0xF000000u

	)

16296 
	#SIM_FCFG1_PFSIZE_SHIFT
 24

	)

16297 
	#SIM_FCFG1_PFSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_PFSIZE_SHIFT
))&
SIM_FCFG1_PFSIZE_MASK
)

	)

16298 
	#SIM_FCFG1_NVMSIZE_MASK
 0xF0000000u

	)

16299 
	#SIM_FCFG1_NVMSIZE_SHIFT
 28

	)

16300 
	#SIM_FCFG1_NVMSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG1_NVMSIZE_SHIFT
))&
SIM_FCFG1_NVMSIZE_MASK
)

	)

16302 
	#SIM_FCFG2_MAXADDR23_MASK
 0x3F0000u

	)

16303 
	#SIM_FCFG2_MAXADDR23_SHIFT
 16

	)

16304 
	#SIM_FCFG2_MAXADDR23
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG2_MAXADDR23_SHIFT
))&
SIM_FCFG2_MAXADDR23_MASK
)

	)

16305 
	#SIM_FCFG2_MAXADDR01_MASK
 0x3F000000u

	)

16306 
	#SIM_FCFG2_MAXADDR01_SHIFT
 24

	)

16307 
	#SIM_FCFG2_MAXADDR01
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_FCFG2_MAXADDR01_SHIFT
))&
SIM_FCFG2_MAXADDR01_MASK
)

	)

16309 
	#SIM_UIDH_UID_MASK
 0xFFFFFFFFu

	)

16310 
	#SIM_UIDH_UID_SHIFT
 0

	)

16311 
	#SIM_UIDH_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDH_UID_SHIFT
))&
SIM_UIDH_UID_MASK
)

	)

16313 
	#SIM_UIDMH_UID_MASK
 0xFFFFFFFFu

	)

16314 
	#SIM_UIDMH_UID_SHIFT
 0

	)

16315 
	#SIM_UIDMH_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDMH_UID_SHIFT
))&
SIM_UIDMH_UID_MASK
)

	)

16317 
	#SIM_UIDML_UID_MASK
 0xFFFFFFFFu

	)

16318 
	#SIM_UIDML_UID_SHIFT
 0

	)

16319 
	#SIM_UIDML_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDML_UID_SHIFT
))&
SIM_UIDML_UID_MASK
)

	)

16321 
	#SIM_UIDL_UID_MASK
 0xFFFFFFFFu

	)

16322 
	#SIM_UIDL_UID_SHIFT
 0

	)

16323 
	#SIM_UIDL_UID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_UIDL_UID_SHIFT
))&
SIM_UIDL_UID_MASK
)

	)

16325 
	#SIM_CLKDIV3_LCDCFRAC_MASK
 0xFF00u

	)

16326 
	#SIM_CLKDIV3_LCDCFRAC_SHIFT
 8

	)

16327 
	#SIM_CLKDIV3_LCDCFRAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV3_LCDCFRAC_SHIFT
))&
SIM_CLKDIV3_LCDCFRAC_MASK
)

	)

16328 
	#SIM_CLKDIV3_LCDCDIV_MASK
 0xFFF0000u

	)

16329 
	#SIM_CLKDIV3_LCDCDIV_SHIFT
 16

	)

16330 
	#SIM_CLKDIV3_LCDCDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV3_LCDCDIV_SHIFT
))&
SIM_CLKDIV3_LCDCDIV_MASK
)

	)

16332 
	#SIM_CLKDIV4_TRACEFRAC_MASK
 0x1u

	)

16333 
	#SIM_CLKDIV4_TRACEFRAC_SHIFT
 0

	)

16334 
	#SIM_CLKDIV4_TRACEDIV_MASK
 0xEu

	)

16335 
	#SIM_CLKDIV4_TRACEDIV_SHIFT
 1

	)

16336 
	#SIM_CLKDIV4_TRACEDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_TRACEDIV_SHIFT
))&
SIM_CLKDIV4_TRACEDIV_MASK
)

	)

16337 
	#SIM_CLKDIV4_NFCFRAC_MASK
 0x7000000u

	)

16338 
	#SIM_CLKDIV4_NFCFRAC_SHIFT
 24

	)

16339 
	#SIM_CLKDIV4_NFCFRAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_NFCFRAC_SHIFT
))&
SIM_CLKDIV4_NFCFRAC_MASK
)

	)

16340 
	#SIM_CLKDIV4_NFCDIV_MASK
 0xF8000000u

	)

16341 
	#SIM_CLKDIV4_NFCDIV_SHIFT
 27

	)

16342 
	#SIM_CLKDIV4_NFCDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_CLKDIV4_NFCDIV_SHIFT
))&
SIM_CLKDIV4_NFCDIV_MASK
)

	)

16344 
	#SIM_MCR_DDRSREN_MASK
 0x1u

	)

16345 
	#SIM_MCR_DDRSREN_SHIFT
 0

	)

16346 
	#SIM_MCR_DDRS_MASK
 0x2u

	)

16347 
	#SIM_MCR_DDRS_SHIFT
 1

	)

16348 
	#SIM_MCR_DDRPEN_MASK
 0x4u

	)

16349 
	#SIM_MCR_DDRPEN_SHIFT
 2

	)

16350 
	#SIM_MCR_DDRDQSDIS_MASK
 0x8u

	)

16351 
	#SIM_MCR_DDRDQSDIS_SHIFT
 3

	)

16352 
	#SIM_MCR_DDRCFG_MASK
 0xE0u

	)

16353 
	#SIM_MCR_DDRCFG_SHIFT
 5

	)

16354 
	#SIM_MCR_DDRCFG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SIM_MCR_DDRCFG_SHIFT
))&
SIM_MCR_DDRCFG_MASK
)

	)

16355 
	#SIM_MCR_RCRRSTEN_MASK
 0x100u

	)

16356 
	#SIM_MCR_RCRRSTEN_SHIFT
 8

	)

16357 
	#SIM_MCR_RCRRST_MASK
 0x200u

	)

16358 
	#SIM_MCR_RCRRST_SHIFT
 9

	)

16359 
	#SIM_MCR_LCDSTART_MASK
 0x10000u

	)

16360 
	#SIM_MCR_LCDSTART_SHIFT
 16

	)

16361 
	#SIM_MCR_PDBLOOP_MASK
 0x20000000u

	)

16362 
	#SIM_MCR_PDBLOOP_SHIFT
 29

	)

16363 
	#SIM_MCR_ULPICLKOBE_MASK
 0x40000000u

	)

16364 
	#SIM_MCR_ULPICLKOBE_SHIFT
 30

	)

16365 
	#SIM_MCR_TRACECLKDIS_MASK
 0x80000000u

	)

16366 
	#SIM_MCR_TRACECLKDIS_SHIFT
 31

	)

16375 
	#SIM_BASE_PTR
 ((
SIM_MemM­PŒ
)0x40047000u)

	)

16377 
	#SIM_BASE_PTRS
 { 
SIM_BASE_PTR
 }

	)

16391 
	#SIM_SOPT1
 
	`SIM_SOPT1_REG
(
SIM_BASE_PTR
)

	)

16392 
	#SIM_SOPT1CFG
 
	`SIM_SOPT1CFG_REG
(
SIM_BASE_PTR
)

	)

16393 
	#SIM_SOPT2
 
	`SIM_SOPT2_REG
(
SIM_BASE_PTR
)

	)

16394 
	#SIM_SOPT4
 
	`SIM_SOPT4_REG
(
SIM_BASE_PTR
)

	)

16395 
	#SIM_SOPT5
 
	`SIM_SOPT5_REG
(
SIM_BASE_PTR
)

	)

16396 
	#SIM_SOPT6
 
	`SIM_SOPT6_REG
(
SIM_BASE_PTR
)

	)

16397 
	#SIM_SOPT7
 
	`SIM_SOPT7_REG
(
SIM_BASE_PTR
)

	)

16398 
	#SIM_SDID
 
	`SIM_SDID_REG
(
SIM_BASE_PTR
)

	)

16399 
	#SIM_SCGC1
 
	`SIM_SCGC1_REG
(
SIM_BASE_PTR
)

	)

16400 
	#SIM_SCGC2
 
	`SIM_SCGC2_REG
(
SIM_BASE_PTR
)

	)

16401 
	#SIM_SCGC3
 
	`SIM_SCGC3_REG
(
SIM_BASE_PTR
)

	)

16402 
	#SIM_SCGC4
 
	`SIM_SCGC4_REG
(
SIM_BASE_PTR
)

	)

16403 
	#SIM_SCGC5
 
	`SIM_SCGC5_REG
(
SIM_BASE_PTR
)

	)

16404 
	#SIM_SCGC6
 
	`SIM_SCGC6_REG
(
SIM_BASE_PTR
)

	)

16405 
	#SIM_SCGC7
 
	`SIM_SCGC7_REG
(
SIM_BASE_PTR
)

	)

16406 
	#SIM_CLKDIV1
 
	`SIM_CLKDIV1_REG
(
SIM_BASE_PTR
)

	)

16407 
	#SIM_CLKDIV2
 
	`SIM_CLKDIV2_REG
(
SIM_BASE_PTR
)

	)

16408 
	#SIM_FCFG1
 
	`SIM_FCFG1_REG
(
SIM_BASE_PTR
)

	)

16409 
	#SIM_FCFG2
 
	`SIM_FCFG2_REG
(
SIM_BASE_PTR
)

	)

16410 
	#SIM_UIDH
 
	`SIM_UIDH_REG
(
SIM_BASE_PTR
)

	)

16411 
	#SIM_UIDMH
 
	`SIM_UIDMH_REG
(
SIM_BASE_PTR
)

	)

16412 
	#SIM_UIDML
 
	`SIM_UIDML_REG
(
SIM_BASE_PTR
)

	)

16413 
	#SIM_UIDL
 
	`SIM_UIDL_REG
(
SIM_BASE_PTR
)

	)

16414 
	#SIM_CLKDIV3
 
	`SIM_CLKDIV3_REG
(
SIM_BASE_PTR
)

	)

16415 
	#SIM_CLKDIV4
 
	`SIM_CLKDIV4_REG
(
SIM_BASE_PTR
)

	)

16416 
	#SIM_MCR
 
	`SIM_MCR_REG
(
SIM_BASE_PTR
)

	)

16438 
	sSMC_MemM­
 {

16439 
ušt8_t
 
	mPMPROT
;

16440 
ušt8_t
 
	mPMCTRL
;

16441 
ušt8_t
 
	mVLLSCTRL
;

16442 
ušt8_t
 
	mPMSTAT
;

16443 } vÞ©ž*
	tSMC_MemM­PŒ
;

16456 
	#SMC_PMPROT_REG
(
ba£
è((ba£)->
PMPROT
)

	)

16457 
	#SMC_PMCTRL_REG
(
ba£
è((ba£)->
PMCTRL
)

	)

16458 
	#SMC_VLLSCTRL_REG
(
ba£
è((ba£)->
VLLSCTRL
)

	)

16459 
	#SMC_PMSTAT_REG
(
ba£
è((ba£)->
PMSTAT
)

	)

16476 
	#SMC_PMPROT_AVLLS_MASK
 0x2u

	)

16477 
	#SMC_PMPROT_AVLLS_SHIFT
 1

	)

16478 
	#SMC_PMPROT_ALLS_MASK
 0x8u

	)

16479 
	#SMC_PMPROT_ALLS_SHIFT
 3

	)

16480 
	#SMC_PMPROT_AVLP_MASK
 0x20u

	)

16481 
	#SMC_PMPROT_AVLP_SHIFT
 5

	)

16483 
	#SMC_PMCTRL_STOPM_MASK
 0x7u

	)

16484 
	#SMC_PMCTRL_STOPM_SHIFT
 0

	)

16485 
	#SMC_PMCTRL_STOPM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMCTRL_STOPM_SHIFT
))&
SMC_PMCTRL_STOPM_MASK
)

	)

16486 
	#SMC_PMCTRL_STOPA_MASK
 0x8u

	)

16487 
	#SMC_PMCTRL_STOPA_SHIFT
 3

	)

16488 
	#SMC_PMCTRL_RUNM_MASK
 0x60u

	)

16489 
	#SMC_PMCTRL_RUNM_SHIFT
 5

	)

16490 
	#SMC_PMCTRL_RUNM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMCTRL_RUNM_SHIFT
))&
SMC_PMCTRL_RUNM_MASK
)

	)

16491 
	#SMC_PMCTRL_LPWUI_MASK
 0x80u

	)

16492 
	#SMC_PMCTRL_LPWUI_SHIFT
 7

	)

16494 
	#SMC_VLLSCTRL_VLLSM_MASK
 0x7u

	)

16495 
	#SMC_VLLSCTRL_VLLSM_SHIFT
 0

	)

16496 
	#SMC_VLLSCTRL_VLLSM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_VLLSCTRL_VLLSM_SHIFT
))&
SMC_VLLSCTRL_VLLSM_MASK
)

	)

16498 
	#SMC_PMSTAT_PMSTAT_MASK
 0x7Fu

	)

16499 
	#SMC_PMSTAT_PMSTAT_SHIFT
 0

	)

16500 
	#SMC_PMSTAT_PMSTAT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
SMC_PMSTAT_PMSTAT_SHIFT
))&
SMC_PMSTAT_PMSTAT_MASK
)

	)

16509 
	#SMC_BASE_PTR
 ((
SMC_MemM­PŒ
)0x4007E000u)

	)

16511 
	#SMC_BASE_PTRS
 { 
SMC_BASE_PTR
 }

	)

16525 
	#SMC_PMPROT
 
	`SMC_PMPROT_REG
(
SMC_BASE_PTR
)

	)

16526 
	#SMC_PMCTRL
 
	`SMC_PMCTRL_REG
(
SMC_BASE_PTR
)

	)

16527 
	#SMC_VLLSCTRL
 
	`SMC_VLLSCTRL_REG
(
SMC_BASE_PTR
)

	)

16528 
	#SMC_PMSTAT
 
	`SMC_PMSTAT_REG
(
SMC_BASE_PTR
)

	)

16550 
	sSPI_MemM­
 {

16551 
ušt32_t
 
	mMCR
;

16552 
ušt8_t
 
	mRESERVED_0
[4];

16553 
ušt32_t
 
	mTCR
;

16555 
ušt32_t
 
	mCTAR
[2];

16556 
ušt32_t
 
	mCTAR_SLAVE
[1];

16558 
ušt8_t
 
	mRESERVED_1
[24];

16559 
ušt32_t
 
	mSR
;

16560 
ušt32_t
 
	mRSER
;

16562 
ušt32_t
 
	mPUSHR
;

16563 
ušt32_t
 
	mPUSHR_SLAVE
;

16565 
ušt32_t
 
	mPOPR
;

16566 
ušt32_t
 
	mTXFR0
;

16567 
ušt32_t
 
	mTXFR1
;

16568 
ušt32_t
 
	mTXFR2
;

16569 
ušt32_t
 
	mTXFR3
;

16570 
ušt8_t
 
	mRESERVED_2
[48];

16571 
ušt32_t
 
	mRXFR0
;

16572 
ušt32_t
 
	mRXFR1
;

16573 
ušt32_t
 
	mRXFR2
;

16574 
ušt32_t
 
	mRXFR3
;

16575 } vÞ©ž*
	tSPI_MemM­PŒ
;

16588 
	#SPI_MCR_REG
(
ba£
è((ba£)->
MCR
)

	)

16589 
	#SPI_TCR_REG
(
ba£
è((ba£)->
TCR
)

	)

16590 
	#SPI_CTAR_REG
(
ba£
,
šdex2
è((ba£)->
CTAR
[šdex2])

	)

16591 
	#SPI_CTAR_SLAVE_REG
(
ba£
,
šdex2
è((ba£)->
CTAR_SLAVE
[šdex2])

	)

16592 
	#SPI_SR_REG
(
ba£
è((ba£)->
SR
)

	)

16593 
	#SPI_RSER_REG
(
ba£
è((ba£)->
RSER
)

	)

16594 
	#SPI_PUSHR_REG
(
ba£
è((ba£)->
PUSHR
)

	)

16595 
	#SPI_PUSHR_SLAVE_REG
(
ba£
è((ba£)->
PUSHR_SLAVE
)

	)

16596 
	#SPI_POPR_REG
(
ba£
è((ba£)->
POPR
)

	)

16597 
	#SPI_TXFR0_REG
(
ba£
è((ba£)->
TXFR0
)

	)

16598 
	#SPI_TXFR1_REG
(
ba£
è((ba£)->
TXFR1
)

	)

16599 
	#SPI_TXFR2_REG
(
ba£
è((ba£)->
TXFR2
)

	)

16600 
	#SPI_TXFR3_REG
(
ba£
è((ba£)->
TXFR3
)

	)

16601 
	#SPI_RXFR0_REG
(
ba£
è((ba£)->
RXFR0
)

	)

16602 
	#SPI_RXFR1_REG
(
ba£
è((ba£)->
RXFR1
)

	)

16603 
	#SPI_RXFR2_REG
(
ba£
è((ba£)->
RXFR2
)

	)

16604 
	#SPI_RXFR3_REG
(
ba£
è((ba£)->
RXFR3
)

	)

16621 
	#SPI_MCR_HALT_MASK
 0x1u

	)

16622 
	#SPI_MCR_HALT_SHIFT
 0

	)

16623 
	#SPI_MCR_SMPL_PT_MASK
 0x300u

	)

16624 
	#SPI_MCR_SMPL_PT_SHIFT
 8

	)

16625 
	#SPI_MCR_SMPL_PT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_SMPL_PT_SHIFT
))&
SPI_MCR_SMPL_PT_MASK
)

	)

16626 
	#SPI_MCR_CLR_RXF_MASK
 0x400u

	)

16627 
	#SPI_MCR_CLR_RXF_SHIFT
 10

	)

16628 
	#SPI_MCR_CLR_TXF_MASK
 0x800u

	)

16629 
	#SPI_MCR_CLR_TXF_SHIFT
 11

	)

16630 
	#SPI_MCR_DIS_RXF_MASK
 0x1000u

	)

16631 
	#SPI_MCR_DIS_RXF_SHIFT
 12

	)

16632 
	#SPI_MCR_DIS_TXF_MASK
 0x2000u

	)

16633 
	#SPI_MCR_DIS_TXF_SHIFT
 13

	)

16634 
	#SPI_MCR_MDIS_MASK
 0x4000u

	)

16635 
	#SPI_MCR_MDIS_SHIFT
 14

	)

16636 
	#SPI_MCR_DOZE_MASK
 0x8000u

	)

16637 
	#SPI_MCR_DOZE_SHIFT
 15

	)

16638 
	#SPI_MCR_PCSIS_MASK
 0x3F0000u

	)

16639 
	#SPI_MCR_PCSIS_SHIFT
 16

	)

16640 
	#SPI_MCR_PCSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_PCSIS_SHIFT
))&
SPI_MCR_PCSIS_MASK
)

	)

16641 
	#SPI_MCR_ROOE_MASK
 0x1000000u

	)

16642 
	#SPI_MCR_ROOE_SHIFT
 24

	)

16643 
	#SPI_MCR_PCSSE_MASK
 0x2000000u

	)

16644 
	#SPI_MCR_PCSSE_SHIFT
 25

	)

16645 
	#SPI_MCR_MTFE_MASK
 0x4000000u

	)

16646 
	#SPI_MCR_MTFE_SHIFT
 26

	)

16647 
	#SPI_MCR_FRZ_MASK
 0x8000000u

	)

16648 
	#SPI_MCR_FRZ_SHIFT
 27

	)

16649 
	#SPI_MCR_DCONF_MASK
 0x30000000u

	)

16650 
	#SPI_MCR_DCONF_SHIFT
 28

	)

16651 
	#SPI_MCR_DCONF
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_MCR_DCONF_SHIFT
))&
SPI_MCR_DCONF_MASK
)

	)

16652 
	#SPI_MCR_CONT_SCKE_MASK
 0x40000000u

	)

16653 
	#SPI_MCR_CONT_SCKE_SHIFT
 30

	)

16654 
	#SPI_MCR_MSTR_MASK
 0x80000000u

	)

16655 
	#SPI_MCR_MSTR_SHIFT
 31

	)

16657 
	#SPI_TCR_SPI_TCNT_MASK
 0xFFFF0000u

	)

16658 
	#SPI_TCR_SPI_TCNT_SHIFT
 16

	)

16659 
	#SPI_TCR_SPI_TCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TCR_SPI_TCNT_SHIFT
))&
SPI_TCR_SPI_TCNT_MASK
)

	)

16661 
	#SPI_CTAR_BR_MASK
 0xFu

	)

16662 
	#SPI_CTAR_BR_SHIFT
 0

	)

16663 
	#SPI_CTAR_BR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_BR_SHIFT
))&
SPI_CTAR_BR_MASK
)

	)

16664 
	#SPI_CTAR_DT_MASK
 0xF0u

	)

16665 
	#SPI_CTAR_DT_SHIFT
 4

	)

16666 
	#SPI_CTAR_DT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_DT_SHIFT
))&
SPI_CTAR_DT_MASK
)

	)

16667 
	#SPI_CTAR_ASC_MASK
 0xF00u

	)

16668 
	#SPI_CTAR_ASC_SHIFT
 8

	)

16669 
	#SPI_CTAR_ASC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_ASC_SHIFT
))&
SPI_CTAR_ASC_MASK
)

	)

16670 
	#SPI_CTAR_CSSCK_MASK
 0xF000u

	)

16671 
	#SPI_CTAR_CSSCK_SHIFT
 12

	)

16672 
	#SPI_CTAR_CSSCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_CSSCK_SHIFT
))&
SPI_CTAR_CSSCK_MASK
)

	)

16673 
	#SPI_CTAR_PBR_MASK
 0x30000u

	)

16674 
	#SPI_CTAR_PBR_SHIFT
 16

	)

16675 
	#SPI_CTAR_PBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PBR_SHIFT
))&
SPI_CTAR_PBR_MASK
)

	)

16676 
	#SPI_CTAR_PDT_MASK
 0xC0000u

	)

16677 
	#SPI_CTAR_PDT_SHIFT
 18

	)

16678 
	#SPI_CTAR_PDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PDT_SHIFT
))&
SPI_CTAR_PDT_MASK
)

	)

16679 
	#SPI_CTAR_PASC_MASK
 0x300000u

	)

16680 
	#SPI_CTAR_PASC_SHIFT
 20

	)

16681 
	#SPI_CTAR_PASC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PASC_SHIFT
))&
SPI_CTAR_PASC_MASK
)

	)

16682 
	#SPI_CTAR_PCSSCK_MASK
 0xC00000u

	)

16683 
	#SPI_CTAR_PCSSCK_SHIFT
 22

	)

16684 
	#SPI_CTAR_PCSSCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_PCSSCK_SHIFT
))&
SPI_CTAR_PCSSCK_MASK
)

	)

16685 
	#SPI_CTAR_LSBFE_MASK
 0x1000000u

	)

16686 
	#SPI_CTAR_LSBFE_SHIFT
 24

	)

16687 
	#SPI_CTAR_CPHA_MASK
 0x2000000u

	)

16688 
	#SPI_CTAR_CPHA_SHIFT
 25

	)

16689 
	#SPI_CTAR_CPOL_MASK
 0x4000000u

	)

16690 
	#SPI_CTAR_CPOL_SHIFT
 26

	)

16691 
	#SPI_CTAR_FMSZ_MASK
 0x78000000u

	)

16692 
	#SPI_CTAR_FMSZ_SHIFT
 27

	)

16693 
	#SPI_CTAR_FMSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_FMSZ_SHIFT
))&
SPI_CTAR_FMSZ_MASK
)

	)

16694 
	#SPI_CTAR_DBR_MASK
 0x80000000u

	)

16695 
	#SPI_CTAR_DBR_SHIFT
 31

	)

16697 
	#SPI_CTAR_SLAVE_CPHA_MASK
 0x2000000u

	)

16698 
	#SPI_CTAR_SLAVE_CPHA_SHIFT
 25

	)

16699 
	#SPI_CTAR_SLAVE_CPOL_MASK
 0x4000000u

	)

16700 
	#SPI_CTAR_SLAVE_CPOL_SHIFT
 26

	)

16701 
	#SPI_CTAR_SLAVE_FMSZ_MASK
 0xF8000000u

	)

16702 
	#SPI_CTAR_SLAVE_FMSZ_SHIFT
 27

	)

16703 
	#SPI_CTAR_SLAVE_FMSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_CTAR_SLAVE_FMSZ_SHIFT
))&
SPI_CTAR_SLAVE_FMSZ_MASK
)

	)

16705 
	#SPI_SR_POPNXTPTR_MASK
 0xFu

	)

16706 
	#SPI_SR_POPNXTPTR_SHIFT
 0

	)

16707 
	#SPI_SR_POPNXTPTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_POPNXTPTR_SHIFT
))&
SPI_SR_POPNXTPTR_MASK
)

	)

16708 
	#SPI_SR_RXCTR_MASK
 0xF0u

	)

16709 
	#SPI_SR_RXCTR_SHIFT
 4

	)

16710 
	#SPI_SR_RXCTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_RXCTR_SHIFT
))&
SPI_SR_RXCTR_MASK
)

	)

16711 
	#SPI_SR_TXNXTPTR_MASK
 0xF00u

	)

16712 
	#SPI_SR_TXNXTPTR_SHIFT
 8

	)

16713 
	#SPI_SR_TXNXTPTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_TXNXTPTR_SHIFT
))&
SPI_SR_TXNXTPTR_MASK
)

	)

16714 
	#SPI_SR_TXCTR_MASK
 0xF000u

	)

16715 
	#SPI_SR_TXCTR_SHIFT
 12

	)

16716 
	#SPI_SR_TXCTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_SR_TXCTR_SHIFT
))&
SPI_SR_TXCTR_MASK
)

	)

16717 
	#SPI_SR_RFDF_MASK
 0x20000u

	)

16718 
	#SPI_SR_RFDF_SHIFT
 17

	)

16719 
	#SPI_SR_RFOF_MASK
 0x80000u

	)

16720 
	#SPI_SR_RFOF_SHIFT
 19

	)

16721 
	#SPI_SR_TFFF_MASK
 0x2000000u

	)

16722 
	#SPI_SR_TFFF_SHIFT
 25

	)

16723 
	#SPI_SR_TFUF_MASK
 0x8000000u

	)

16724 
	#SPI_SR_TFUF_SHIFT
 27

	)

16725 
	#SPI_SR_EOQF_MASK
 0x10000000u

	)

16726 
	#SPI_SR_EOQF_SHIFT
 28

	)

16727 
	#SPI_SR_TXRXS_MASK
 0x40000000u

	)

16728 
	#SPI_SR_TXRXS_SHIFT
 30

	)

16729 
	#SPI_SR_TCF_MASK
 0x80000000u

	)

16730 
	#SPI_SR_TCF_SHIFT
 31

	)

16732 
	#SPI_RSER_RFDF_DIRS_MASK
 0x10000u

	)

16733 
	#SPI_RSER_RFDF_DIRS_SHIFT
 16

	)

16734 
	#SPI_RSER_RFDF_RE_MASK
 0x20000u

	)

16735 
	#SPI_RSER_RFDF_RE_SHIFT
 17

	)

16736 
	#SPI_RSER_RFOF_RE_MASK
 0x80000u

	)

16737 
	#SPI_RSER_RFOF_RE_SHIFT
 19

	)

16738 
	#SPI_RSER_TFFF_DIRS_MASK
 0x1000000u

	)

16739 
	#SPI_RSER_TFFF_DIRS_SHIFT
 24

	)

16740 
	#SPI_RSER_TFFF_RE_MASK
 0x2000000u

	)

16741 
	#SPI_RSER_TFFF_RE_SHIFT
 25

	)

16742 
	#SPI_RSER_TFUF_RE_MASK
 0x8000000u

	)

16743 
	#SPI_RSER_TFUF_RE_SHIFT
 27

	)

16744 
	#SPI_RSER_EOQF_RE_MASK
 0x10000000u

	)

16745 
	#SPI_RSER_EOQF_RE_SHIFT
 28

	)

16746 
	#SPI_RSER_TCF_RE_MASK
 0x80000000u

	)

16747 
	#SPI_RSER_TCF_RE_SHIFT
 31

	)

16749 
	#SPI_PUSHR_TXDATA_MASK
 0xFFFFu

	)

16750 
	#SPI_PUSHR_TXDATA_SHIFT
 0

	)

16751 
	#SPI_PUSHR_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_TXDATA_SHIFT
))&
SPI_PUSHR_TXDATA_MASK
)

	)

16752 
	#SPI_PUSHR_PCS_MASK
 0x3F0000u

	)

16753 
	#SPI_PUSHR_PCS_SHIFT
 16

	)

16754 
	#SPI_PUSHR_PCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_PCS_SHIFT
))&
SPI_PUSHR_PCS_MASK
)

	)

16755 
	#SPI_PUSHR_CTCNT_MASK
 0x4000000u

	)

16756 
	#SPI_PUSHR_CTCNT_SHIFT
 26

	)

16757 
	#SPI_PUSHR_EOQ_MASK
 0x8000000u

	)

16758 
	#SPI_PUSHR_EOQ_SHIFT
 27

	)

16759 
	#SPI_PUSHR_CTAS_MASK
 0x70000000u

	)

16760 
	#SPI_PUSHR_CTAS_SHIFT
 28

	)

16761 
	#SPI_PUSHR_CTAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_CTAS_SHIFT
))&
SPI_PUSHR_CTAS_MASK
)

	)

16762 
	#SPI_PUSHR_CONT_MASK
 0x80000000u

	)

16763 
	#SPI_PUSHR_CONT_SHIFT
 31

	)

16765 
	#SPI_PUSHR_SLAVE_TXDATA_MASK
 0xFFFFu

	)

16766 
	#SPI_PUSHR_SLAVE_TXDATA_SHIFT
 0

	)

16767 
	#SPI_PUSHR_SLAVE_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_PUSHR_SLAVE_TXDATA_SHIFT
))&
SPI_PUSHR_SLAVE_TXDATA_MASK
)

	)

16769 
	#SPI_POPR_RXDATA_MASK
 0xFFFFFFFFu

	)

16770 
	#SPI_POPR_RXDATA_SHIFT
 0

	)

16771 
	#SPI_POPR_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_POPR_RXDATA_SHIFT
))&
SPI_POPR_RXDATA_MASK
)

	)

16773 
	#SPI_TXFR0_TXDATA_MASK
 0xFFFFu

	)

16774 
	#SPI_TXFR0_TXDATA_SHIFT
 0

	)

16775 
	#SPI_TXFR0_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR0_TXDATA_SHIFT
))&
SPI_TXFR0_TXDATA_MASK
)

	)

16776 
	#SPI_TXFR0_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16777 
	#SPI_TXFR0_TXCMD_TXDATA_SHIFT
 16

	)

16778 
	#SPI_TXFR0_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR0_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR0_TXCMD_TXDATA_MASK
)

	)

16780 
	#SPI_TXFR1_TXDATA_MASK
 0xFFFFu

	)

16781 
	#SPI_TXFR1_TXDATA_SHIFT
 0

	)

16782 
	#SPI_TXFR1_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR1_TXDATA_SHIFT
))&
SPI_TXFR1_TXDATA_MASK
)

	)

16783 
	#SPI_TXFR1_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16784 
	#SPI_TXFR1_TXCMD_TXDATA_SHIFT
 16

	)

16785 
	#SPI_TXFR1_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR1_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR1_TXCMD_TXDATA_MASK
)

	)

16787 
	#SPI_TXFR2_TXDATA_MASK
 0xFFFFu

	)

16788 
	#SPI_TXFR2_TXDATA_SHIFT
 0

	)

16789 
	#SPI_TXFR2_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR2_TXDATA_SHIFT
))&
SPI_TXFR2_TXDATA_MASK
)

	)

16790 
	#SPI_TXFR2_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16791 
	#SPI_TXFR2_TXCMD_TXDATA_SHIFT
 16

	)

16792 
	#SPI_TXFR2_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR2_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR2_TXCMD_TXDATA_MASK
)

	)

16794 
	#SPI_TXFR3_TXDATA_MASK
 0xFFFFu

	)

16795 
	#SPI_TXFR3_TXDATA_SHIFT
 0

	)

16796 
	#SPI_TXFR3_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR3_TXDATA_SHIFT
))&
SPI_TXFR3_TXDATA_MASK
)

	)

16797 
	#SPI_TXFR3_TXCMD_TXDATA_MASK
 0xFFFF0000u

	)

16798 
	#SPI_TXFR3_TXCMD_TXDATA_SHIFT
 16

	)

16799 
	#SPI_TXFR3_TXCMD_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_TXFR3_TXCMD_TXDATA_SHIFT
))&
SPI_TXFR3_TXCMD_TXDATA_MASK
)

	)

16801 
	#SPI_RXFR0_RXDATA_MASK
 0xFFFFFFFFu

	)

16802 
	#SPI_RXFR0_RXDATA_SHIFT
 0

	)

16803 
	#SPI_RXFR0_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR0_RXDATA_SHIFT
))&
SPI_RXFR0_RXDATA_MASK
)

	)

16805 
	#SPI_RXFR1_RXDATA_MASK
 0xFFFFFFFFu

	)

16806 
	#SPI_RXFR1_RXDATA_SHIFT
 0

	)

16807 
	#SPI_RXFR1_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR1_RXDATA_SHIFT
))&
SPI_RXFR1_RXDATA_MASK
)

	)

16809 
	#SPI_RXFR2_RXDATA_MASK
 0xFFFFFFFFu

	)

16810 
	#SPI_RXFR2_RXDATA_SHIFT
 0

	)

16811 
	#SPI_RXFR2_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR2_RXDATA_SHIFT
))&
SPI_RXFR2_RXDATA_MASK
)

	)

16813 
	#SPI_RXFR3_RXDATA_MASK
 0xFFFFFFFFu

	)

16814 
	#SPI_RXFR3_RXDATA_SHIFT
 0

	)

16815 
	#SPI_RXFR3_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SPI_RXFR3_RXDATA_SHIFT
))&
SPI_RXFR3_RXDATA_MASK
)

	)

16824 
	#SPI0_BASE_PTR
 ((
SPI_MemM­PŒ
)0x4002C000u)

	)

16826 
	#SPI1_BASE_PTR
 ((
SPI_MemM­PŒ
)0x4002D000u)

	)

16828 
	#SPI2_BASE_PTR
 ((
SPI_MemM­PŒ
)0x400AC000u)

	)

16830 
	#SPI_BASE_PTRS
 { 
SPI0_BASE_PTR
, 
SPI1_BASE_PTR
, 
SPI2_BASE_PTR
 }

	)

16844 
	#SPI0_MCR
 
	`SPI_MCR_REG
(
SPI0_BASE_PTR
)

	)

16845 
	#SPI0_TCR
 
	`SPI_TCR_REG
(
SPI0_BASE_PTR
)

	)

16846 
	#SPI0_CTAR0
 
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,0)

	)

16847 
	#SPI0_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI0_BASE_PTR
,0)

	)

16848 
	#SPI0_CTAR1
 
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,1)

	)

16849 
	#SPI0_SR
 
	`SPI_SR_REG
(
SPI0_BASE_PTR
)

	)

16850 
	#SPI0_RSER
 
	`SPI_RSER_REG
(
SPI0_BASE_PTR
)

	)

16851 
	#SPI0_PUSHR
 
	`SPI_PUSHR_REG
(
SPI0_BASE_PTR
)

	)

16852 
	#SPI0_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI0_BASE_PTR
)

	)

16853 
	#SPI0_POPR
 
	`SPI_POPR_REG
(
SPI0_BASE_PTR
)

	)

16854 
	#SPI0_TXFR0
 
	`SPI_TXFR0_REG
(
SPI0_BASE_PTR
)

	)

16855 
	#SPI0_TXFR1
 
	`SPI_TXFR1_REG
(
SPI0_BASE_PTR
)

	)

16856 
	#SPI0_TXFR2
 
	`SPI_TXFR2_REG
(
SPI0_BASE_PTR
)

	)

16857 
	#SPI0_TXFR3
 
	`SPI_TXFR3_REG
(
SPI0_BASE_PTR
)

	)

16858 
	#SPI0_RXFR0
 
	`SPI_RXFR0_REG
(
SPI0_BASE_PTR
)

	)

16859 
	#SPI0_RXFR1
 
	`SPI_RXFR1_REG
(
SPI0_BASE_PTR
)

	)

16860 
	#SPI0_RXFR2
 
	`SPI_RXFR2_REG
(
SPI0_BASE_PTR
)

	)

16861 
	#SPI0_RXFR3
 
	`SPI_RXFR3_REG
(
SPI0_BASE_PTR
)

	)

16863 
	#SPI1_MCR
 
	`SPI_MCR_REG
(
SPI1_BASE_PTR
)

	)

16864 
	#SPI1_TCR
 
	`SPI_TCR_REG
(
SPI1_BASE_PTR
)

	)

16865 
	#SPI1_CTAR0
 
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,0)

	)

16866 
	#SPI1_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI1_BASE_PTR
,0)

	)

16867 
	#SPI1_CTAR1
 
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,1)

	)

16868 
	#SPI1_SR
 
	`SPI_SR_REG
(
SPI1_BASE_PTR
)

	)

16869 
	#SPI1_RSER
 
	`SPI_RSER_REG
(
SPI1_BASE_PTR
)

	)

16870 
	#SPI1_PUSHR
 
	`SPI_PUSHR_REG
(
SPI1_BASE_PTR
)

	)

16871 
	#SPI1_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI1_BASE_PTR
)

	)

16872 
	#SPI1_POPR
 
	`SPI_POPR_REG
(
SPI1_BASE_PTR
)

	)

16873 
	#SPI1_TXFR0
 
	`SPI_TXFR0_REG
(
SPI1_BASE_PTR
)

	)

16874 
	#SPI1_TXFR1
 
	`SPI_TXFR1_REG
(
SPI1_BASE_PTR
)

	)

16875 
	#SPI1_TXFR2
 
	`SPI_TXFR2_REG
(
SPI1_BASE_PTR
)

	)

16876 
	#SPI1_TXFR3
 
	`SPI_TXFR3_REG
(
SPI1_BASE_PTR
)

	)

16877 
	#SPI1_RXFR0
 
	`SPI_RXFR0_REG
(
SPI1_BASE_PTR
)

	)

16878 
	#SPI1_RXFR1
 
	`SPI_RXFR1_REG
(
SPI1_BASE_PTR
)

	)

16879 
	#SPI1_RXFR2
 
	`SPI_RXFR2_REG
(
SPI1_BASE_PTR
)

	)

16880 
	#SPI1_RXFR3
 
	`SPI_RXFR3_REG
(
SPI1_BASE_PTR
)

	)

16882 
	#SPI2_MCR
 
	`SPI_MCR_REG
(
SPI2_BASE_PTR
)

	)

16883 
	#SPI2_TCR
 
	`SPI_TCR_REG
(
SPI2_BASE_PTR
)

	)

16884 
	#SPI2_CTAR0
 
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,0)

	)

16885 
	#SPI2_CTAR0_SLAVE
 
	`SPI_CTAR_SLAVE_REG
(
SPI2_BASE_PTR
,0)

	)

16886 
	#SPI2_CTAR1
 
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,1)

	)

16887 
	#SPI2_SR
 
	`SPI_SR_REG
(
SPI2_BASE_PTR
)

	)

16888 
	#SPI2_RSER
 
	`SPI_RSER_REG
(
SPI2_BASE_PTR
)

	)

16889 
	#SPI2_PUSHR
 
	`SPI_PUSHR_REG
(
SPI2_BASE_PTR
)

	)

16890 
	#SPI2_PUSHR_SLAVE
 
	`SPI_PUSHR_SLAVE_REG
(
SPI2_BASE_PTR
)

	)

16891 
	#SPI2_POPR
 
	`SPI_POPR_REG
(
SPI2_BASE_PTR
)

	)

16892 
	#SPI2_TXFR0
 
	`SPI_TXFR0_REG
(
SPI2_BASE_PTR
)

	)

16893 
	#SPI2_TXFR1
 
	`SPI_TXFR1_REG
(
SPI2_BASE_PTR
)

	)

16894 
	#SPI2_TXFR2
 
	`SPI_TXFR2_REG
(
SPI2_BASE_PTR
)

	)

16895 
	#SPI2_TXFR3
 
	`SPI_TXFR3_REG
(
SPI2_BASE_PTR
)

	)

16896 
	#SPI2_RXFR0
 
	`SPI_RXFR0_REG
(
SPI2_BASE_PTR
)

	)

16897 
	#SPI2_RXFR1
 
	`SPI_RXFR1_REG
(
SPI2_BASE_PTR
)

	)

16898 
	#SPI2_RXFR2
 
	`SPI_RXFR2_REG
(
SPI2_BASE_PTR
)

	)

16899 
	#SPI2_RXFR3
 
	`SPI_RXFR3_REG
(
SPI2_BASE_PTR
)

	)

16902 
	#SPI0_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI0_BASE_PTR
,šdex2)

	)

16903 
	#SPI1_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI1_BASE_PTR
,šdex2)

	)

16904 
	#SPI2_CTAR
(
šdex2
è
	`SPI_CTAR_REG
(
SPI2_BASE_PTR
,šdex2)

	)

16905 
	#SPI0_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI0_BASE_PTR
,šdex2)

	)

16906 
	#SPI1_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI1_BASE_PTR
,šdex2)

	)

16907 
	#SPI2_CTAR_SLAVE
(
šdex2
è
	`SPI_CTAR_SLAVE_REG
(
SPI2_BASE_PTR
,šdex2)

	)

16929 
	sSysTick_MemM­
 {

16930 
ušt32_t
 
	mCSR
;

16931 
ušt32_t
 
	mRVR
;

16932 
ušt32_t
 
	mCVR
;

16933 
ušt32_t
 
	mCALIB
;

16934 } vÞ©ž*
	tSysTick_MemM­PŒ
;

16947 
	#SysTick_CSR_REG
(
ba£
è((ba£)->
CSR
)

	)

16948 
	#SysTick_RVR_REG
(
ba£
è((ba£)->
RVR
)

	)

16949 
	#SysTick_CVR_REG
(
ba£
è((ba£)->
CVR
)

	)

16950 
	#SysTick_CALIB_REG
(
ba£
è((ba£)->
CALIB
)

	)

16967 
	#SysTick_CSR_ENABLE_MASK
 0x1u

	)

16968 
	#SysTick_CSR_ENABLE_SHIFT
 0

	)

16969 
	#SysTick_CSR_TICKINT_MASK
 0x2u

	)

16970 
	#SysTick_CSR_TICKINT_SHIFT
 1

	)

16971 
	#SysTick_CSR_CLKSOURCE_MASK
 0x4u

	)

16972 
	#SysTick_CSR_CLKSOURCE_SHIFT
 2

	)

16973 
	#SysTick_CSR_COUNTFLAG_MASK
 0x10000u

	)

16974 
	#SysTick_CSR_COUNTFLAG_SHIFT
 16

	)

16976 
	#SysTick_RVR_RELOAD_MASK
 0xFFFFFFu

	)

16977 
	#SysTick_RVR_RELOAD_SHIFT
 0

	)

16978 
	#SysTick_RVR_RELOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_RVR_RELOAD_SHIFT
))&
SysTick_RVR_RELOAD_MASK
)

	)

16980 
	#SysTick_CVR_CURRENT_MASK
 0xFFFFFFu

	)

16981 
	#SysTick_CVR_CURRENT_SHIFT
 0

	)

16982 
	#SysTick_CVR_CURRENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_CVR_CURRENT_SHIFT
))&
SysTick_CVR_CURRENT_MASK
)

	)

16984 
	#SysTick_CALIB_TENMS_MASK
 0xFFFFFFu

	)

16985 
	#SysTick_CALIB_TENMS_SHIFT
 0

	)

16986 
	#SysTick_CALIB_TENMS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
SysTick_CALIB_TENMS_SHIFT
))&
SysTick_CALIB_TENMS_MASK
)

	)

16987 
	#SysTick_CALIB_SKEW_MASK
 0x40000000u

	)

16988 
	#SysTick_CALIB_SKEW_SHIFT
 30

	)

16989 
	#SysTick_CALIB_NOREF_MASK
 0x80000000u

	)

16990 
	#SysTick_CALIB_NOREF_SHIFT
 31

	)

16999 
	#SysTick_BASE_PTR
 ((
SysTick_MemM­PŒ
)0xE000E010u)

	)

17001 
	#SysTick_BASE_PTRS
 { 
SysTick_BASE_PTR
 }

	)

17015 
	#SYST_CSR
 
	`SysTick_CSR_REG
(
SysTick_BASE_PTR
)

	)

17016 
	#SYST_RVR
 
	`SysTick_RVR_REG
(
SysTick_BASE_PTR
)

	)

17017 
	#SYST_CVR
 
	`SysTick_CVR_REG
(
SysTick_BASE_PTR
)

	)

17018 
	#SYST_CALIB
 
	`SysTick_CALIB_REG
(
SysTick_BASE_PTR
)

	)

17040 
	sTPIU_MemM­
 {

17041 
ušt32_t
 
	mSSPSR
;

17042 
ušt32_t
 
	mCSPSR
;

17043 
ušt8_t
 
	mRESERVED_0
[8];

17044 
ušt32_t
 
	mACPR
;

17045 
ušt8_t
 
	mRESERVED_1
[220];

17046 
ušt32_t
 
	mSPPR
;

17047 
ušt8_t
 
	mRESERVED_2
[524];

17048 
ušt32_t
 
	mFFSR
;

17049 
ušt32_t
 
	mFFCR
;

17050 
ušt32_t
 
	mFSCR
;

17051 
ušt8_t
 
	mRESERVED_3
[3036];

17052 
ušt32_t
 
	mTRIGGER
;

17053 
ušt32_t
 
	mFIFODATA0
;

17054 
ušt32_t
 
	mITATBCTR2
;

17055 
ušt8_t
 
	mRESERVED_4
[4];

17056 
ušt32_t
 
	mITATBCTR0
;

17057 
ušt32_t
 
	mFIFODATA1
;

17058 
ušt32_t
 
	mITCTRL
;

17059 
ušt8_t
 
	mRESERVED_5
[156];

17060 
ušt32_t
 
	mCLAIMSET
;

17061 
ušt32_t
 
	mCLAIMCLR
;

17062 
ušt8_t
 
	mRESERVED_6
[32];

17063 
ušt32_t
 
	mDEVID
;

17064 
ušt8_t
 
	mRESERVED_7
[4];

17065 
ušt32_t
 
	mPID4
;

17066 
ušt32_t
 
	mPID5
;

17067 
ušt32_t
 
	mPID6
;

17068 
ušt32_t
 
	mPID7
;

17069 
ušt32_t
 
	mPID0
;

17070 
ušt32_t
 
	mPID1
;

17071 
ušt32_t
 
	mPID2
;

17072 
ušt32_t
 
	mPID3
;

17073 
ušt32_t
 
	mCID0
;

17074 
ušt32_t
 
	mCID1
;

17075 
ušt32_t
 
	mCID2
;

17076 
ušt32_t
 
	mCID4
;

17077 } vÞ©ž*
	tTPIU_MemM­PŒ
;

17090 
	#TPIU_SSPSR_REG
(
ba£
è((ba£)->
SSPSR
)

	)

17091 
	#TPIU_CSPSR_REG
(
ba£
è((ba£)->
CSPSR
)

	)

17092 
	#TPIU_ACPR_REG
(
ba£
è((ba£)->
ACPR
)

	)

17093 
	#TPIU_SPPR_REG
(
ba£
è((ba£)->
SPPR
)

	)

17094 
	#TPIU_FFSR_REG
(
ba£
è((ba£)->
FFSR
)

	)

17095 
	#TPIU_FFCR_REG
(
ba£
è((ba£)->
FFCR
)

	)

17096 
	#TPIU_FSCR_REG
(
ba£
è((ba£)->
FSCR
)

	)

17097 
	#TPIU_TRIGGER_REG
(
ba£
è((ba£)->
TRIGGER
)

	)

17098 
	#TPIU_FIFODATA0_REG
(
ba£
è((ba£)->
FIFODATA0
)

	)

17099 
	#TPIU_ITATBCTR2_REG
(
ba£
è((ba£)->
ITATBCTR2
)

	)

17100 
	#TPIU_ITATBCTR0_REG
(
ba£
è((ba£)->
ITATBCTR0
)

	)

17101 
	#TPIU_FIFODATA1_REG
(
ba£
è((ba£)->
FIFODATA1
)

	)

17102 
	#TPIU_ITCTRL_REG
(
ba£
è((ba£)->
ITCTRL
)

	)

17103 
	#TPIU_CLAIMSET_REG
(
ba£
è((ba£)->
CLAIMSET
)

	)

17104 
	#TPIU_CLAIMCLR_REG
(
ba£
è((ba£)->
CLAIMCLR
)

	)

17105 
	#TPIU_DEVID_REG
(
ba£
è((ba£)->
DEVID
)

	)

17106 
	#TPIU_PID4_REG
(
ba£
è((ba£)->
PID4
)

	)

17107 
	#TPIU_PID5_REG
(
ba£
è((ba£)->
PID5
)

	)

17108 
	#TPIU_PID6_REG
(
ba£
è((ba£)->
PID6
)

	)

17109 
	#TPIU_PID7_REG
(
ba£
è((ba£)->
PID7
)

	)

17110 
	#TPIU_PID0_REG
(
ba£
è((ba£)->
PID0
)

	)

17111 
	#TPIU_PID1_REG
(
ba£
è((ba£)->
PID1
)

	)

17112 
	#TPIU_PID2_REG
(
ba£
è((ba£)->
PID2
)

	)

17113 
	#TPIU_PID3_REG
(
ba£
è((ba£)->
PID3
)

	)

17114 
	#TPIU_CID0_REG
(
ba£
è((ba£)->
CID0
)

	)

17115 
	#TPIU_CID1_REG
(
ba£
è((ba£)->
CID1
)

	)

17116 
	#TPIU_CID2_REG
(
ba£
è((ba£)->
CID2
)

	)

17117 
	#TPIU_CID4_REG
(
ba£
è((ba£)->
CID4
)

	)

17141 
	#TPIU_BASE_PTR
 ((
TPIU_MemM­PŒ
)0xE0040000u)

	)

17143 
	#TPIU_BASE_PTRS
 { 
TPIU_BASE_PTR
 }

	)

17157 
	#TPIU_SSPSR
 
	`TPIU_SSPSR_REG
(
TPIU_BASE_PTR
)

	)

17158 
	#TPIU_CSPSR
 
	`TPIU_CSPSR_REG
(
TPIU_BASE_PTR
)

	)

17159 
	#TPIU_ACPR
 
	`TPIU_ACPR_REG
(
TPIU_BASE_PTR
)

	)

17160 
	#TPIU_SPPR
 
	`TPIU_SPPR_REG
(
TPIU_BASE_PTR
)

	)

17161 
	#TPIU_FFSR
 
	`TPIU_FFSR_REG
(
TPIU_BASE_PTR
)

	)

17162 
	#TPIU_FFCR
 
	`TPIU_FFCR_REG
(
TPIU_BASE_PTR
)

	)

17163 
	#TPIU_FSCR
 
	`TPIU_FSCR_REG
(
TPIU_BASE_PTR
)

	)

17164 
	#TPIU_TRIGGER
 
	`TPIU_TRIGGER_REG
(
TPIU_BASE_PTR
)

	)

17165 
	#TPIU_FIFODATA0
 
	`TPIU_FIFODATA0_REG
(
TPIU_BASE_PTR
)

	)

17166 
	#TPIU_ITATBCTR2
 
	`TPIU_ITATBCTR2_REG
(
TPIU_BASE_PTR
)

	)

17167 
	#TPIU_ITATBCTR0
 
	`TPIU_ITATBCTR0_REG
(
TPIU_BASE_PTR
)

	)

17168 
	#TPIU_FIFODATA1
 
	`TPIU_FIFODATA1_REG
(
TPIU_BASE_PTR
)

	)

17169 
	#TPIU_ITCTRL
 
	`TPIU_ITCTRL_REG
(
TPIU_BASE_PTR
)

	)

17170 
	#TPIU_CLAIMSET
 
	`TPIU_CLAIMSET_REG
(
TPIU_BASE_PTR
)

	)

17171 
	#TPIU_CLAIMCLR
 
	`TPIU_CLAIMCLR_REG
(
TPIU_BASE_PTR
)

	)

17172 
	#TPIU_DEVID
 
	`TPIU_DEVID_REG
(
TPIU_BASE_PTR
)

	)

17173 
	#TPIU_PID4
 
	`TPIU_PID4_REG
(
TPIU_BASE_PTR
)

	)

17174 
	#TPIU_PID5
 
	`TPIU_PID5_REG
(
TPIU_BASE_PTR
)

	)

17175 
	#TPIU_PID6
 
	`TPIU_PID6_REG
(
TPIU_BASE_PTR
)

	)

17176 
	#TPIU_PID7
 
	`TPIU_PID7_REG
(
TPIU_BASE_PTR
)

	)

17177 
	#TPIU_PID0
 
	`TPIU_PID0_REG
(
TPIU_BASE_PTR
)

	)

17178 
	#TPIU_PID1
 
	`TPIU_PID1_REG
(
TPIU_BASE_PTR
)

	)

17179 
	#TPIU_PID2
 
	`TPIU_PID2_REG
(
TPIU_BASE_PTR
)

	)

17180 
	#TPIU_PID3
 
	`TPIU_PID3_REG
(
TPIU_BASE_PTR
)

	)

17181 
	#TPIU_CID0
 
	`TPIU_CID0_REG
(
TPIU_BASE_PTR
)

	)

17182 
	#TPIU_CID1
 
	`TPIU_CID1_REG
(
TPIU_BASE_PTR
)

	)

17183 
	#TPIU_CID2
 
	`TPIU_CID2_REG
(
TPIU_BASE_PTR
)

	)

17184 
	#TPIU_CID3
 
	`TPIU_CID4_REG
(
TPIU_BASE_PTR
)

	)

17206 
	sTSI_MemM­
 {

17207 
ušt32_t
 
	mGENCS
;

17208 
ušt32_t
 
	mSCANC
;

17209 
ušt32_t
 
	mPEN
;

17210 
ušt32_t
 
	mWUCNTR
;

17211 
ušt8_t
 
	mRESERVED_0
[240];

17212 
ušt32_t
 
	mCNTR1
;

17213 
ušt32_t
 
	mCNTR3
;

17214 
ušt32_t
 
	mCNTR5
;

17215 
ušt32_t
 
	mCNTR7
;

17216 
ušt32_t
 
	mCNTR9
;

17217 
ušt32_t
 
	mCNTR11
;

17218 
ušt32_t
 
	mCNTR13
;

17219 
ušt32_t
 
	mCNTR15
;

17220 
ušt32_t
 
	mTHRESHOLD
;

17221 } vÞ©ž*
	tTSI_MemM­PŒ
;

17234 
	#TSI_GENCS_REG
(
ba£
è((ba£)->
GENCS
)

	)

17235 
	#TSI_SCANC_REG
(
ba£
è((ba£)->
SCANC
)

	)

17236 
	#TSI_PEN_REG
(
ba£
è((ba£)->
PEN
)

	)

17237 
	#TSI_WUCNTR_REG
(
ba£
è((ba£)->
WUCNTR
)

	)

17238 
	#TSI_CNTR1_REG
(
ba£
è((ba£)->
CNTR1
)

	)

17239 
	#TSI_CNTR3_REG
(
ba£
è((ba£)->
CNTR3
)

	)

17240 
	#TSI_CNTR5_REG
(
ba£
è((ba£)->
CNTR5
)

	)

17241 
	#TSI_CNTR7_REG
(
ba£
è((ba£)->
CNTR7
)

	)

17242 
	#TSI_CNTR9_REG
(
ba£
è((ba£)->
CNTR9
)

	)

17243 
	#TSI_CNTR11_REG
(
ba£
è((ba£)->
CNTR11
)

	)

17244 
	#TSI_CNTR13_REG
(
ba£
è((ba£)->
CNTR13
)

	)

17245 
	#TSI_CNTR15_REG
(
ba£
è((ba£)->
CNTR15
)

	)

17246 
	#TSI_THRESHOLD_REG
(
ba£
è((ba£)->
THRESHOLD
)

	)

17263 
	#TSI_GENCS_STPE_MASK
 0x1u

	)

17264 
	#TSI_GENCS_STPE_SHIFT
 0

	)

17265 
	#TSI_GENCS_STM_MASK
 0x2u

	)

17266 
	#TSI_GENCS_STM_SHIFT
 1

	)

17267 
	#TSI_GENCS_ESOR_MASK
 0x10u

	)

17268 
	#TSI_GENCS_ESOR_SHIFT
 4

	)

17269 
	#TSI_GENCS_ERIE_MASK
 0x20u

	)

17270 
	#TSI_GENCS_ERIE_SHIFT
 5

	)

17271 
	#TSI_GENCS_TSIIE_MASK
 0x40u

	)

17272 
	#TSI_GENCS_TSIIE_SHIFT
 6

	)

17273 
	#TSI_GENCS_TSIEN_MASK
 0x80u

	)

17274 
	#TSI_GENCS_TSIEN_SHIFT
 7

	)

17275 
	#TSI_GENCS_SWTS_MASK
 0x100u

	)

17276 
	#TSI_GENCS_SWTS_SHIFT
 8

	)

17277 
	#TSI_GENCS_SCNIP_MASK
 0x200u

	)

17278 
	#TSI_GENCS_SCNIP_SHIFT
 9

	)

17279 
	#TSI_GENCS_OVRF_MASK
 0x1000u

	)

17280 
	#TSI_GENCS_OVRF_SHIFT
 12

	)

17281 
	#TSI_GENCS_EXTERF_MASK
 0x2000u

	)

17282 
	#TSI_GENCS_EXTERF_SHIFT
 13

	)

17283 
	#TSI_GENCS_OUTRGF_MASK
 0x4000u

	)

17284 
	#TSI_GENCS_OUTRGF_SHIFT
 14

	)

17285 
	#TSI_GENCS_EOSF_MASK
 0x8000u

	)

17286 
	#TSI_GENCS_EOSF_SHIFT
 15

	)

17287 
	#TSI_GENCS_PS_MASK
 0x70000u

	)

17288 
	#TSI_GENCS_PS_SHIFT
 16

	)

17289 
	#TSI_GENCS_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_PS_SHIFT
))&
TSI_GENCS_PS_MASK
)

	)

17290 
	#TSI_GENCS_NSCN_MASK
 0xF80000u

	)

17291 
	#TSI_GENCS_NSCN_SHIFT
 19

	)

17292 
	#TSI_GENCS_NSCN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_NSCN_SHIFT
))&
TSI_GENCS_NSCN_MASK
)

	)

17293 
	#TSI_GENCS_LPSCNITV_MASK
 0xF000000u

	)

17294 
	#TSI_GENCS_LPSCNITV_SHIFT
 24

	)

17295 
	#TSI_GENCS_LPSCNITV
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_GENCS_LPSCNITV_SHIFT
))&
TSI_GENCS_LPSCNITV_MASK
)

	)

17296 
	#TSI_GENCS_LPCLKS_MASK
 0x10000000u

	)

17297 
	#TSI_GENCS_LPCLKS_SHIFT
 28

	)

17299 
	#TSI_SCANC_AMPSC_MASK
 0x7u

	)

17300 
	#TSI_SCANC_AMPSC_SHIFT
 0

	)

17301 
	#TSI_SCANC_AMPSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_AMPSC_SHIFT
))&
TSI_SCANC_AMPSC_MASK
)

	)

17302 
	#TSI_SCANC_AMCLKS_MASK
 0x18u

	)

17303 
	#TSI_SCANC_AMCLKS_SHIFT
 3

	)

17304 
	#TSI_SCANC_AMCLKS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_AMCLKS_SHIFT
))&
TSI_SCANC_AMCLKS_MASK
)

	)

17305 
	#TSI_SCANC_SMOD_MASK
 0xFF00u

	)

17306 
	#TSI_SCANC_SMOD_SHIFT
 8

	)

17307 
	#TSI_SCANC_SMOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_SMOD_SHIFT
))&
TSI_SCANC_SMOD_MASK
)

	)

17308 
	#TSI_SCANC_EXTCHRG_MASK
 0xF0000u

	)

17309 
	#TSI_SCANC_EXTCHRG_SHIFT
 16

	)

17310 
	#TSI_SCANC_EXTCHRG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_EXTCHRG_SHIFT
))&
TSI_SCANC_EXTCHRG_MASK
)

	)

17311 
	#TSI_SCANC_REFCHRG_MASK
 0xF000000u

	)

17312 
	#TSI_SCANC_REFCHRG_SHIFT
 24

	)

17313 
	#TSI_SCANC_REFCHRG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_SCANC_REFCHRG_SHIFT
))&
TSI_SCANC_REFCHRG_MASK
)

	)

17315 
	#TSI_PEN_PEN0_MASK
 0x1u

	)

17316 
	#TSI_PEN_PEN0_SHIFT
 0

	)

17317 
	#TSI_PEN_PEN1_MASK
 0x2u

	)

17318 
	#TSI_PEN_PEN1_SHIFT
 1

	)

17319 
	#TSI_PEN_PEN2_MASK
 0x4u

	)

17320 
	#TSI_PEN_PEN2_SHIFT
 2

	)

17321 
	#TSI_PEN_PEN3_MASK
 0x8u

	)

17322 
	#TSI_PEN_PEN3_SHIFT
 3

	)

17323 
	#TSI_PEN_PEN4_MASK
 0x10u

	)

17324 
	#TSI_PEN_PEN4_SHIFT
 4

	)

17325 
	#TSI_PEN_PEN5_MASK
 0x20u

	)

17326 
	#TSI_PEN_PEN5_SHIFT
 5

	)

17327 
	#TSI_PEN_PEN6_MASK
 0x40u

	)

17328 
	#TSI_PEN_PEN6_SHIFT
 6

	)

17329 
	#TSI_PEN_PEN7_MASK
 0x80u

	)

17330 
	#TSI_PEN_PEN7_SHIFT
 7

	)

17331 
	#TSI_PEN_PEN8_MASK
 0x100u

	)

17332 
	#TSI_PEN_PEN8_SHIFT
 8

	)

17333 
	#TSI_PEN_PEN9_MASK
 0x200u

	)

17334 
	#TSI_PEN_PEN9_SHIFT
 9

	)

17335 
	#TSI_PEN_PEN10_MASK
 0x400u

	)

17336 
	#TSI_PEN_PEN10_SHIFT
 10

	)

17337 
	#TSI_PEN_PEN11_MASK
 0x800u

	)

17338 
	#TSI_PEN_PEN11_SHIFT
 11

	)

17339 
	#TSI_PEN_PEN12_MASK
 0x1000u

	)

17340 
	#TSI_PEN_PEN12_SHIFT
 12

	)

17341 
	#TSI_PEN_PEN13_MASK
 0x2000u

	)

17342 
	#TSI_PEN_PEN13_SHIFT
 13

	)

17343 
	#TSI_PEN_PEN14_MASK
 0x4000u

	)

17344 
	#TSI_PEN_PEN14_SHIFT
 14

	)

17345 
	#TSI_PEN_PEN15_MASK
 0x8000u

	)

17346 
	#TSI_PEN_PEN15_SHIFT
 15

	)

17347 
	#TSI_PEN_LPSP_MASK
 0xF0000u

	)

17348 
	#TSI_PEN_LPSP_SHIFT
 16

	)

17349 
	#TSI_PEN_LPSP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_PEN_LPSP_SHIFT
))&
TSI_PEN_LPSP_MASK
)

	)

17351 
	#TSI_WUCNTR_WUCNT_MASK
 0xFFFFu

	)

17352 
	#TSI_WUCNTR_WUCNT_SHIFT
 0

	)

17353 
	#TSI_WUCNTR_WUCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_WUCNTR_WUCNT_SHIFT
))&
TSI_WUCNTR_WUCNT_MASK
)

	)

17355 
	#TSI_CNTR1_CTN1_MASK
 0xFFFFu

	)

17356 
	#TSI_CNTR1_CTN1_SHIFT
 0

	)

17357 
	#TSI_CNTR1_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR1_CTN1_SHIFT
))&
TSI_CNTR1_CTN1_MASK
)

	)

17358 
	#TSI_CNTR1_CTN_MASK
 0xFFFF0000u

	)

17359 
	#TSI_CNTR1_CTN_SHIFT
 16

	)

17360 
	#TSI_CNTR1_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR1_CTN_SHIFT
))&
TSI_CNTR1_CTN_MASK
)

	)

17362 
	#TSI_CNTR3_CTN1_MASK
 0xFFFFu

	)

17363 
	#TSI_CNTR3_CTN1_SHIFT
 0

	)

17364 
	#TSI_CNTR3_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR3_CTN1_SHIFT
))&
TSI_CNTR3_CTN1_MASK
)

	)

17365 
	#TSI_CNTR3_CTN_MASK
 0xFFFF0000u

	)

17366 
	#TSI_CNTR3_CTN_SHIFT
 16

	)

17367 
	#TSI_CNTR3_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR3_CTN_SHIFT
))&
TSI_CNTR3_CTN_MASK
)

	)

17369 
	#TSI_CNTR5_CTN1_MASK
 0xFFFFu

	)

17370 
	#TSI_CNTR5_CTN1_SHIFT
 0

	)

17371 
	#TSI_CNTR5_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR5_CTN1_SHIFT
))&
TSI_CNTR5_CTN1_MASK
)

	)

17372 
	#TSI_CNTR5_CTN_MASK
 0xFFFF0000u

	)

17373 
	#TSI_CNTR5_CTN_SHIFT
 16

	)

17374 
	#TSI_CNTR5_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR5_CTN_SHIFT
))&
TSI_CNTR5_CTN_MASK
)

	)

17376 
	#TSI_CNTR7_CTN1_MASK
 0xFFFFu

	)

17377 
	#TSI_CNTR7_CTN1_SHIFT
 0

	)

17378 
	#TSI_CNTR7_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR7_CTN1_SHIFT
))&
TSI_CNTR7_CTN1_MASK
)

	)

17379 
	#TSI_CNTR7_CTN_MASK
 0xFFFF0000u

	)

17380 
	#TSI_CNTR7_CTN_SHIFT
 16

	)

17381 
	#TSI_CNTR7_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR7_CTN_SHIFT
))&
TSI_CNTR7_CTN_MASK
)

	)

17383 
	#TSI_CNTR9_CTN1_MASK
 0xFFFFu

	)

17384 
	#TSI_CNTR9_CTN1_SHIFT
 0

	)

17385 
	#TSI_CNTR9_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR9_CTN1_SHIFT
))&
TSI_CNTR9_CTN1_MASK
)

	)

17386 
	#TSI_CNTR9_CTN_MASK
 0xFFFF0000u

	)

17387 
	#TSI_CNTR9_CTN_SHIFT
 16

	)

17388 
	#TSI_CNTR9_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR9_CTN_SHIFT
))&
TSI_CNTR9_CTN_MASK
)

	)

17390 
	#TSI_CNTR11_CTN1_MASK
 0xFFFFu

	)

17391 
	#TSI_CNTR11_CTN1_SHIFT
 0

	)

17392 
	#TSI_CNTR11_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR11_CTN1_SHIFT
))&
TSI_CNTR11_CTN1_MASK
)

	)

17393 
	#TSI_CNTR11_CTN_MASK
 0xFFFF0000u

	)

17394 
	#TSI_CNTR11_CTN_SHIFT
 16

	)

17395 
	#TSI_CNTR11_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR11_CTN_SHIFT
))&
TSI_CNTR11_CTN_MASK
)

	)

17397 
	#TSI_CNTR13_CTN1_MASK
 0xFFFFu

	)

17398 
	#TSI_CNTR13_CTN1_SHIFT
 0

	)

17399 
	#TSI_CNTR13_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR13_CTN1_SHIFT
))&
TSI_CNTR13_CTN1_MASK
)

	)

17400 
	#TSI_CNTR13_CTN_MASK
 0xFFFF0000u

	)

17401 
	#TSI_CNTR13_CTN_SHIFT
 16

	)

17402 
	#TSI_CNTR13_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR13_CTN_SHIFT
))&
TSI_CNTR13_CTN_MASK
)

	)

17404 
	#TSI_CNTR15_CTN1_MASK
 0xFFFFu

	)

17405 
	#TSI_CNTR15_CTN1_SHIFT
 0

	)

17406 
	#TSI_CNTR15_CTN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR15_CTN1_SHIFT
))&
TSI_CNTR15_CTN1_MASK
)

	)

17407 
	#TSI_CNTR15_CTN_MASK
 0xFFFF0000u

	)

17408 
	#TSI_CNTR15_CTN_SHIFT
 16

	)

17409 
	#TSI_CNTR15_CTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_CNTR15_CTN_SHIFT
))&
TSI_CNTR15_CTN_MASK
)

	)

17411 
	#TSI_THRESHOLD_HTHH_MASK
 0xFFFFu

	)

17412 
	#TSI_THRESHOLD_HTHH_SHIFT
 0

	)

17413 
	#TSI_THRESHOLD_HTHH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_THRESHOLD_HTHH_SHIFT
))&
TSI_THRESHOLD_HTHH_MASK
)

	)

17414 
	#TSI_THRESHOLD_LTHH_MASK
 0xFFFF0000u

	)

17415 
	#TSI_THRESHOLD_LTHH_SHIFT
 16

	)

17416 
	#TSI_THRESHOLD_LTHH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
TSI_THRESHOLD_LTHH_SHIFT
))&
TSI_THRESHOLD_LTHH_MASK
)

	)

17425 
	#TSI0_BASE_PTR
 ((
TSI_MemM­PŒ
)0x40045000u)

	)

17427 
	#TSI_BASE_PTRS
 { 
TSI0_BASE_PTR
 }

	)

17441 
	#TSI0_GENCS
 
	`TSI_GENCS_REG
(
TSI0_BASE_PTR
)

	)

17442 
	#TSI0_SCANC
 
	`TSI_SCANC_REG
(
TSI0_BASE_PTR
)

	)

17443 
	#TSI0_PEN
 
	`TSI_PEN_REG
(
TSI0_BASE_PTR
)

	)

17444 
	#TSI0_WUCNTR
 
	`TSI_WUCNTR_REG
(
TSI0_BASE_PTR
)

	)

17445 
	#TSI0_CNTR1
 
	`TSI_CNTR1_REG
(
TSI0_BASE_PTR
)

	)

17446 
	#TSI0_CNTR3
 
	`TSI_CNTR3_REG
(
TSI0_BASE_PTR
)

	)

17447 
	#TSI0_CNTR5
 
	`TSI_CNTR5_REG
(
TSI0_BASE_PTR
)

	)

17448 
	#TSI0_CNTR7
 
	`TSI_CNTR7_REG
(
TSI0_BASE_PTR
)

	)

17449 
	#TSI0_CNTR9
 
	`TSI_CNTR9_REG
(
TSI0_BASE_PTR
)

	)

17450 
	#TSI0_CNTR11
 
	`TSI_CNTR11_REG
(
TSI0_BASE_PTR
)

	)

17451 
	#TSI0_CNTR13
 
	`TSI_CNTR13_REG
(
TSI0_BASE_PTR
)

	)

17452 
	#TSI0_CNTR15
 
	`TSI_CNTR15_REG
(
TSI0_BASE_PTR
)

	)

17453 
	#TSI0_THRESHOLD
 
	`TSI_THRESHOLD_REG
(
TSI0_BASE_PTR
)

	)

17475 
	sUART_MemM­
 {

17476 
ušt8_t
 
	mBDH
;

17477 
ušt8_t
 
	mBDL
;

17478 
ušt8_t
 
	mC1
;

17479 
ušt8_t
 
	mC2
;

17480 
ušt8_t
 
	mS1
;

17481 
ušt8_t
 
	mS2
;

17482 
ušt8_t
 
	mC3
;

17483 
ušt8_t
 
	mD
;

17484 
ušt8_t
 
	mMA1
;

17485 
ušt8_t
 
	mMA2
;

17486 
ušt8_t
 
	mC4
;

17487 
ušt8_t
 
	mC5
;

17488 
ušt8_t
 
	mED
;

17489 
ušt8_t
 
	mMODEM
;

17490 
ušt8_t
 
	mIR
;

17491 
ušt8_t
 
	mRESERVED_0
[1];

17492 
ušt8_t
 
	mPFIFO
;

17493 
ušt8_t
 
	mCFIFO
;

17494 
ušt8_t
 
	mSFIFO
;

17495 
ušt8_t
 
	mTWFIFO
;

17496 
ušt8_t
 
	mTCFIFO
;

17497 
ušt8_t
 
	mRWFIFO
;

17498 
ušt8_t
 
	mRCFIFO
;

17499 
ušt8_t
 
	mRESERVED_1
[1];

17500 
ušt8_t
 
	mC7816
;

17501 
ušt8_t
 
	mIE7816
;

17502 
ušt8_t
 
	mIS7816
;

17504 
ušt8_t
 
	mWP7816_T_TYPE0
;

17505 
ušt8_t
 
	mWP7816_T_TYPE1
;

17507 
ušt8_t
 
	mWN7816
;

17508 
ušt8_t
 
	mWF7816
;

17509 
ušt8_t
 
	mET7816
;

17510 
ušt8_t
 
	mTL7816
;

17511 
ušt8_t
 
	mRESERVED_2
[1];

17512 
ušt8_t
 
	mC6
;

17513 
ušt8_t
 
	mPCTH
;

17514 
ušt8_t
 
	mPCTL
;

17515 
ušt8_t
 
	mB1T
;

17516 
ušt8_t
 
	mSDTH
;

17517 
ušt8_t
 
	mSDTL
;

17518 
ušt8_t
 
	mPRE
;

17519 
ušt8_t
 
	mTPL
;

17520 
ušt8_t
 
	mIE
;

17521 
ušt8_t
 
	mWB
;

17522 
ušt8_t
 
	mS3
;

17523 
ušt8_t
 
	mS4
;

17524 
ušt8_t
 
	mRPL
;

17525 
ušt8_t
 
	mRPREL
;

17526 
ušt8_t
 
	mCPW
;

17527 
ušt8_t
 
	mRIDT
;

17528 
ušt8_t
 
	mTIDT
;

17529 } vÞ©ž*
	tUART_MemM­PŒ
;

17542 
	#UART_BDH_REG
(
ba£
è((ba£)->
BDH
)

	)

17543 
	#UART_BDL_REG
(
ba£
è((ba£)->
BDL
)

	)

17544 
	#UART_C1_REG
(
ba£
è((ba£)->
C1
)

	)

17545 
	#UART_C2_REG
(
ba£
è((ba£)->
C2
)

	)

17546 
	#UART_S1_REG
(
ba£
è((ba£)->
S1
)

	)

17547 
	#UART_S2_REG
(
ba£
è((ba£)->
S2
)

	)

17548 
	#UART_C3_REG
(
ba£
è((ba£)->
C3
)

	)

17549 
	#UART_D_REG
(
ba£
è((ba£)->
D
)

	)

17550 
	#UART_MA1_REG
(
ba£
è((ba£)->
MA1
)

	)

17551 
	#UART_MA2_REG
(
ba£
è((ba£)->
MA2
)

	)

17552 
	#UART_C4_REG
(
ba£
è((ba£)->
C4
)

	)

17553 
	#UART_C5_REG
(
ba£
è((ba£)->
C5
)

	)

17554 
	#UART_ED_REG
(
ba£
è((ba£)->
ED
)

	)

17555 
	#UART_MODEM_REG
(
ba£
è((ba£)->
MODEM
)

	)

17556 
	#UART_IR_REG
(
ba£
è((ba£)->
IR
)

	)

17557 
	#UART_PFIFO_REG
(
ba£
è((ba£)->
PFIFO
)

	)

17558 
	#UART_CFIFO_REG
(
ba£
è((ba£)->
CFIFO
)

	)

17559 
	#UART_SFIFO_REG
(
ba£
è((ba£)->
SFIFO
)

	)

17560 
	#UART_TWFIFO_REG
(
ba£
è((ba£)->
TWFIFO
)

	)

17561 
	#UART_TCFIFO_REG
(
ba£
è((ba£)->
TCFIFO
)

	)

17562 
	#UART_RWFIFO_REG
(
ba£
è((ba£)->
RWFIFO
)

	)

17563 
	#UART_RCFIFO_REG
(
ba£
è((ba£)->
RCFIFO
)

	)

17564 
	#UART_C7816_REG
(
ba£
è((ba£)->
C7816
)

	)

17565 
	#UART_IE7816_REG
(
ba£
è((ba£)->
IE7816
)

	)

17566 
	#UART_IS7816_REG
(
ba£
è((ba£)->
IS7816
)

	)

17567 
	#UART_WP7816_T_TYPE0_REG
(
ba£
è((ba£)->
WP7816_T_TYPE0
)

	)

17568 
	#UART_WP7816_T_TYPE1_REG
(
ba£
è((ba£)->
WP7816_T_TYPE1
)

	)

17569 
	#UART_WN7816_REG
(
ba£
è((ba£)->
WN7816
)

	)

17570 
	#UART_WF7816_REG
(
ba£
è((ba£)->
WF7816
)

	)

17571 
	#UART_ET7816_REG
(
ba£
è((ba£)->
ET7816
)

	)

17572 
	#UART_TL7816_REG
(
ba£
è((ba£)->
TL7816
)

	)

17573 
	#UART_C6_REG
(
ba£
è((ba£)->
C6
)

	)

17574 
	#UART_PCTH_REG
(
ba£
è((ba£)->
PCTH
)

	)

17575 
	#UART_PCTL_REG
(
ba£
è((ba£)->
PCTL
)

	)

17576 
	#UART_B1T_REG
(
ba£
è((ba£)->
B1T
)

	)

17577 
	#UART_SDTH_REG
(
ba£
è((ba£)->
SDTH
)

	)

17578 
	#UART_SDTL_REG
(
ba£
è((ba£)->
SDTL
)

	)

17579 
	#UART_PRE_REG
(
ba£
è((ba£)->
PRE
)

	)

17580 
	#UART_TPL_REG
(
ba£
è((ba£)->
TPL
)

	)

17581 
	#UART_IE_REG
(
ba£
è((ba£)->
IE
)

	)

17582 
	#UART_WB_REG
(
ba£
è((ba£)->
WB
)

	)

17583 
	#UART_S3_REG
(
ba£
è((ba£)->
S3
)

	)

17584 
	#UART_S4_REG
(
ba£
è((ba£)->
S4
)

	)

17585 
	#UART_RPL_REG
(
ba£
è((ba£)->
RPL
)

	)

17586 
	#UART_RPREL_REG
(
ba£
è((ba£)->
RPREL
)

	)

17587 
	#UART_CPW_REG
(
ba£
è((ba£)->
CPW
)

	)

17588 
	#UART_RIDT_REG
(
ba£
è((ba£)->
RIDT
)

	)

17589 
	#UART_TIDT_REG
(
ba£
è((ba£)->
TIDT
)

	)

17606 
	#UART_BDH_SBR_MASK
 0x1Fu

	)

17607 
	#UART_BDH_SBR_SHIFT
 0

	)

17608 
	#UART_BDH_SBR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_BDH_SBR_SHIFT
))&
UART_BDH_SBR_MASK
)

	)

17609 
	#UART_BDH_RXEDGIE_MASK
 0x40u

	)

17610 
	#UART_BDH_RXEDGIE_SHIFT
 6

	)

17611 
	#UART_BDH_LBKDIE_MASK
 0x80u

	)

17612 
	#UART_BDH_LBKDIE_SHIFT
 7

	)

17614 
	#UART_BDL_SBR_MASK
 0xFFu

	)

17615 
	#UART_BDL_SBR_SHIFT
 0

	)

17616 
	#UART_BDL_SBR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_BDL_SBR_SHIFT
))&
UART_BDL_SBR_MASK
)

	)

17618 
	#UART_C1_PT_MASK
 0x1u

	)

17619 
	#UART_C1_PT_SHIFT
 0

	)

17620 
	#UART_C1_PE_MASK
 0x2u

	)

17621 
	#UART_C1_PE_SHIFT
 1

	)

17622 
	#UART_C1_ILT_MASK
 0x4u

	)

17623 
	#UART_C1_ILT_SHIFT
 2

	)

17624 
	#UART_C1_WAKE_MASK
 0x8u

	)

17625 
	#UART_C1_WAKE_SHIFT
 3

	)

17626 
	#UART_C1_M_MASK
 0x10u

	)

17627 
	#UART_C1_M_SHIFT
 4

	)

17628 
	#UART_C1_RSRC_MASK
 0x20u

	)

17629 
	#UART_C1_RSRC_SHIFT
 5

	)

17630 
	#UART_C1_UARTSWAI_MASK
 0x40u

	)

17631 
	#UART_C1_UARTSWAI_SHIFT
 6

	)

17632 
	#UART_C1_LOOPS_MASK
 0x80u

	)

17633 
	#UART_C1_LOOPS_SHIFT
 7

	)

17635 
	#UART_C2_SBK_MASK
 0x1u

	)

17636 
	#UART_C2_SBK_SHIFT
 0

	)

17637 
	#UART_C2_RWU_MASK
 0x2u

	)

17638 
	#UART_C2_RWU_SHIFT
 1

	)

17639 
	#UART_C2_RE_MASK
 0x4u

	)

17640 
	#UART_C2_RE_SHIFT
 2

	)

17641 
	#UART_C2_TE_MASK
 0x8u

	)

17642 
	#UART_C2_TE_SHIFT
 3

	)

17643 
	#UART_C2_ILIE_MASK
 0x10u

	)

17644 
	#UART_C2_ILIE_SHIFT
 4

	)

17645 
	#UART_C2_RIE_MASK
 0x20u

	)

17646 
	#UART_C2_RIE_SHIFT
 5

	)

17647 
	#UART_C2_TCIE_MASK
 0x40u

	)

17648 
	#UART_C2_TCIE_SHIFT
 6

	)

17649 
	#UART_C2_TIE_MASK
 0x80u

	)

17650 
	#UART_C2_TIE_SHIFT
 7

	)

17652 
	#UART_S1_PF_MASK
 0x1u

	)

17653 
	#UART_S1_PF_SHIFT
 0

	)

17654 
	#UART_S1_FE_MASK
 0x2u

	)

17655 
	#UART_S1_FE_SHIFT
 1

	)

17656 
	#UART_S1_NF_MASK
 0x4u

	)

17657 
	#UART_S1_NF_SHIFT
 2

	)

17658 
	#UART_S1_OR_MASK
 0x8u

	)

17659 
	#UART_S1_OR_SHIFT
 3

	)

17660 
	#UART_S1_IDLE_MASK
 0x10u

	)

17661 
	#UART_S1_IDLE_SHIFT
 4

	)

17662 
	#UART_S1_RDRF_MASK
 0x20u

	)

17663 
	#UART_S1_RDRF_SHIFT
 5

	)

17664 
	#UART_S1_TC_MASK
 0x40u

	)

17665 
	#UART_S1_TC_SHIFT
 6

	)

17666 
	#UART_S1_TDRE_MASK
 0x80u

	)

17667 
	#UART_S1_TDRE_SHIFT
 7

	)

17669 
	#UART_S2_RAF_MASK
 0x1u

	)

17670 
	#UART_S2_RAF_SHIFT
 0

	)

17671 
	#UART_S2_LBKDE_MASK
 0x2u

	)

17672 
	#UART_S2_LBKDE_SHIFT
 1

	)

17673 
	#UART_S2_BRK13_MASK
 0x4u

	)

17674 
	#UART_S2_BRK13_SHIFT
 2

	)

17675 
	#UART_S2_RWUID_MASK
 0x8u

	)

17676 
	#UART_S2_RWUID_SHIFT
 3

	)

17677 
	#UART_S2_RXINV_MASK
 0x10u

	)

17678 
	#UART_S2_RXINV_SHIFT
 4

	)

17679 
	#UART_S2_MSBF_MASK
 0x20u

	)

17680 
	#UART_S2_MSBF_SHIFT
 5

	)

17681 
	#UART_S2_RXEDGIF_MASK
 0x40u

	)

17682 
	#UART_S2_RXEDGIF_SHIFT
 6

	)

17683 
	#UART_S2_LBKDIF_MASK
 0x80u

	)

17684 
	#UART_S2_LBKDIF_SHIFT
 7

	)

17686 
	#UART_C3_PEIE_MASK
 0x1u

	)

17687 
	#UART_C3_PEIE_SHIFT
 0

	)

17688 
	#UART_C3_FEIE_MASK
 0x2u

	)

17689 
	#UART_C3_FEIE_SHIFT
 1

	)

17690 
	#UART_C3_NEIE_MASK
 0x4u

	)

17691 
	#UART_C3_NEIE_SHIFT
 2

	)

17692 
	#UART_C3_ORIE_MASK
 0x8u

	)

17693 
	#UART_C3_ORIE_SHIFT
 3

	)

17694 
	#UART_C3_TXINV_MASK
 0x10u

	)

17695 
	#UART_C3_TXINV_SHIFT
 4

	)

17696 
	#UART_C3_TXDIR_MASK
 0x20u

	)

17697 
	#UART_C3_TXDIR_SHIFT
 5

	)

17698 
	#UART_C3_T8_MASK
 0x40u

	)

17699 
	#UART_C3_T8_SHIFT
 6

	)

17700 
	#UART_C3_R8_MASK
 0x80u

	)

17701 
	#UART_C3_R8_SHIFT
 7

	)

17703 
	#UART_D_RT_MASK
 0xFFu

	)

17704 
	#UART_D_RT_SHIFT
 0

	)

17705 
	#UART_D_RT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_D_RT_SHIFT
))&
UART_D_RT_MASK
)

	)

17707 
	#UART_MA1_MA_MASK
 0xFFu

	)

17708 
	#UART_MA1_MA_SHIFT
 0

	)

17709 
	#UART_MA1_MA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_MA1_MA_SHIFT
))&
UART_MA1_MA_MASK
)

	)

17711 
	#UART_MA2_MA_MASK
 0xFFu

	)

17712 
	#UART_MA2_MA_SHIFT
 0

	)

17713 
	#UART_MA2_MA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_MA2_MA_SHIFT
))&
UART_MA2_MA_MASK
)

	)

17715 
	#UART_C4_BRFA_MASK
 0x1Fu

	)

17716 
	#UART_C4_BRFA_SHIFT
 0

	)

17717 
	#UART_C4_BRFA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_C4_BRFA_SHIFT
))&
UART_C4_BRFA_MASK
)

	)

17718 
	#UART_C4_M10_MASK
 0x20u

	)

17719 
	#UART_C4_M10_SHIFT
 5

	)

17720 
	#UART_C4_MAEN2_MASK
 0x40u

	)

17721 
	#UART_C4_MAEN2_SHIFT
 6

	)

17722 
	#UART_C4_MAEN1_MASK
 0x80u

	)

17723 
	#UART_C4_MAEN1_SHIFT
 7

	)

17725 
	#UART_C5_RDMAS_MASK
 0x20u

	)

17726 
	#UART_C5_RDMAS_SHIFT
 5

	)

17727 
	#UART_C5_TDMAS_MASK
 0x80u

	)

17728 
	#UART_C5_TDMAS_SHIFT
 7

	)

17730 
	#UART_ED_PARITYE_MASK
 0x40u

	)

17731 
	#UART_ED_PARITYE_SHIFT
 6

	)

17732 
	#UART_ED_NOISY_MASK
 0x80u

	)

17733 
	#UART_ED_NOISY_SHIFT
 7

	)

17735 
	#UART_MODEM_TXCTSE_MASK
 0x1u

	)

17736 
	#UART_MODEM_TXCTSE_SHIFT
 0

	)

17737 
	#UART_MODEM_TXRTSE_MASK
 0x2u

	)

17738 
	#UART_MODEM_TXRTSE_SHIFT
 1

	)

17739 
	#UART_MODEM_TXRTSPOL_MASK
 0x4u

	)

17740 
	#UART_MODEM_TXRTSPOL_SHIFT
 2

	)

17741 
	#UART_MODEM_RXRTSE_MASK
 0x8u

	)

17742 
	#UART_MODEM_RXRTSE_SHIFT
 3

	)

17744 
	#UART_IR_TNP_MASK
 0x3u

	)

17745 
	#UART_IR_TNP_SHIFT
 0

	)

17746 
	#UART_IR_TNP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_IR_TNP_SHIFT
))&
UART_IR_TNP_MASK
)

	)

17747 
	#UART_IR_IREN_MASK
 0x4u

	)

17748 
	#UART_IR_IREN_SHIFT
 2

	)

17750 
	#UART_PFIFO_RXFIFOSIZE_MASK
 0x7u

	)

17751 
	#UART_PFIFO_RXFIFOSIZE_SHIFT
 0

	)

17752 
	#UART_PFIFO_RXFIFOSIZE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PFIFO_RXFIFOSIZE_SHIFT
))&
UART_PFIFO_RXFIFOSIZE_MASK
)

	)

17753 
	#UART_PFIFO_RXFE_MASK
 0x8u

	)

17754 
	#UART_PFIFO_RXFE_SHIFT
 3

	)

17755 
	#UART_PFIFO_TXFIFOSIZE_MASK
 0x70u

	)

17756 
	#UART_PFIFO_TXFIFOSIZE_SHIFT
 4

	)

17757 
	#UART_PFIFO_TXFIFOSIZE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PFIFO_TXFIFOSIZE_SHIFT
))&
UART_PFIFO_TXFIFOSIZE_MASK
)

	)

17758 
	#UART_PFIFO_TXFE_MASK
 0x80u

	)

17759 
	#UART_PFIFO_TXFE_SHIFT
 7

	)

17761 
	#UART_CFIFO_RXUFE_MASK
 0x1u

	)

17762 
	#UART_CFIFO_RXUFE_SHIFT
 0

	)

17763 
	#UART_CFIFO_TXOFE_MASK
 0x2u

	)

17764 
	#UART_CFIFO_TXOFE_SHIFT
 1

	)

17765 
	#UART_CFIFO_RXOFE_MASK
 0x4u

	)

17766 
	#UART_CFIFO_RXOFE_SHIFT
 2

	)

17767 
	#UART_CFIFO_RXFLUSH_MASK
 0x40u

	)

17768 
	#UART_CFIFO_RXFLUSH_SHIFT
 6

	)

17769 
	#UART_CFIFO_TXFLUSH_MASK
 0x80u

	)

17770 
	#UART_CFIFO_TXFLUSH_SHIFT
 7

	)

17772 
	#UART_SFIFO_RXUF_MASK
 0x1u

	)

17773 
	#UART_SFIFO_RXUF_SHIFT
 0

	)

17774 
	#UART_SFIFO_TXOF_MASK
 0x2u

	)

17775 
	#UART_SFIFO_TXOF_SHIFT
 1

	)

17776 
	#UART_SFIFO_RXOF_MASK
 0x4u

	)

17777 
	#UART_SFIFO_RXOF_SHIFT
 2

	)

17778 
	#UART_SFIFO_RXEMPT_MASK
 0x40u

	)

17779 
	#UART_SFIFO_RXEMPT_SHIFT
 6

	)

17780 
	#UART_SFIFO_TXEMPT_MASK
 0x80u

	)

17781 
	#UART_SFIFO_TXEMPT_SHIFT
 7

	)

17783 
	#UART_TWFIFO_TXWATER_MASK
 0xFFu

	)

17784 
	#UART_TWFIFO_TXWATER_SHIFT
 0

	)

17785 
	#UART_TWFIFO_TXWATER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TWFIFO_TXWATER_SHIFT
))&
UART_TWFIFO_TXWATER_MASK
)

	)

17787 
	#UART_TCFIFO_TXCOUNT_MASK
 0xFFu

	)

17788 
	#UART_TCFIFO_TXCOUNT_SHIFT
 0

	)

17789 
	#UART_TCFIFO_TXCOUNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TCFIFO_TXCOUNT_SHIFT
))&
UART_TCFIFO_TXCOUNT_MASK
)

	)

17791 
	#UART_RWFIFO_RXWATER_MASK
 0xFFu

	)

17792 
	#UART_RWFIFO_RXWATER_SHIFT
 0

	)

17793 
	#UART_RWFIFO_RXWATER
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RWFIFO_RXWATER_SHIFT
))&
UART_RWFIFO_RXWATER_MASK
)

	)

17795 
	#UART_RCFIFO_RXCOUNT_MASK
 0xFFu

	)

17796 
	#UART_RCFIFO_RXCOUNT_SHIFT
 0

	)

17797 
	#UART_RCFIFO_RXCOUNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RCFIFO_RXCOUNT_SHIFT
))&
UART_RCFIFO_RXCOUNT_MASK
)

	)

17799 
	#UART_C7816_ISO_7816E_MASK
 0x1u

	)

17800 
	#UART_C7816_ISO_7816E_SHIFT
 0

	)

17801 
	#UART_C7816_TTYPE_MASK
 0x2u

	)

17802 
	#UART_C7816_TTYPE_SHIFT
 1

	)

17803 
	#UART_C7816_INIT_MASK
 0x4u

	)

17804 
	#UART_C7816_INIT_SHIFT
 2

	)

17805 
	#UART_C7816_ANACK_MASK
 0x8u

	)

17806 
	#UART_C7816_ANACK_SHIFT
 3

	)

17807 
	#UART_C7816_ONACK_MASK
 0x10u

	)

17808 
	#UART_C7816_ONACK_SHIFT
 4

	)

17810 
	#UART_IE7816_RXTE_MASK
 0x1u

	)

17811 
	#UART_IE7816_RXTE_SHIFT
 0

	)

17812 
	#UART_IE7816_TXTE_MASK
 0x2u

	)

17813 
	#UART_IE7816_TXTE_SHIFT
 1

	)

17814 
	#UART_IE7816_GTVE_MASK
 0x4u

	)

17815 
	#UART_IE7816_GTVE_SHIFT
 2

	)

17816 
	#UART_IE7816_INITDE_MASK
 0x10u

	)

17817 
	#UART_IE7816_INITDE_SHIFT
 4

	)

17818 
	#UART_IE7816_BWTE_MASK
 0x20u

	)

17819 
	#UART_IE7816_BWTE_SHIFT
 5

	)

17820 
	#UART_IE7816_CWTE_MASK
 0x40u

	)

17821 
	#UART_IE7816_CWTE_SHIFT
 6

	)

17822 
	#UART_IE7816_WTE_MASK
 0x80u

	)

17823 
	#UART_IE7816_WTE_SHIFT
 7

	)

17825 
	#UART_IS7816_RXT_MASK
 0x1u

	)

17826 
	#UART_IS7816_RXT_SHIFT
 0

	)

17827 
	#UART_IS7816_TXT_MASK
 0x2u

	)

17828 
	#UART_IS7816_TXT_SHIFT
 1

	)

17829 
	#UART_IS7816_GTV_MASK
 0x4u

	)

17830 
	#UART_IS7816_GTV_SHIFT
 2

	)

17831 
	#UART_IS7816_INITD_MASK
 0x10u

	)

17832 
	#UART_IS7816_INITD_SHIFT
 4

	)

17833 
	#UART_IS7816_BWT_MASK
 0x20u

	)

17834 
	#UART_IS7816_BWT_SHIFT
 5

	)

17835 
	#UART_IS7816_CWT_MASK
 0x40u

	)

17836 
	#UART_IS7816_CWT_SHIFT
 6

	)

17837 
	#UART_IS7816_WT_MASK
 0x80u

	)

17838 
	#UART_IS7816_WT_SHIFT
 7

	)

17840 
	#UART_WP7816_T_TYPE0_WI_MASK
 0xFFu

	)

17841 
	#UART_WP7816_T_TYPE0_WI_SHIFT
 0

	)

17842 
	#UART_WP7816_T_TYPE0_WI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE0_WI_SHIFT
))&
UART_WP7816_T_TYPE0_WI_MASK
)

	)

17844 
	#UART_WP7816_T_TYPE1_BWI_MASK
 0xFu

	)

17845 
	#UART_WP7816_T_TYPE1_BWI_SHIFT
 0

	)

17846 
	#UART_WP7816_T_TYPE1_BWI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE1_BWI_SHIFT
))&
UART_WP7816_T_TYPE1_BWI_MASK
)

	)

17847 
	#UART_WP7816_T_TYPE1_CWI_MASK
 0xF0u

	)

17848 
	#UART_WP7816_T_TYPE1_CWI_SHIFT
 4

	)

17849 
	#UART_WP7816_T_TYPE1_CWI
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WP7816_T_TYPE1_CWI_SHIFT
))&
UART_WP7816_T_TYPE1_CWI_MASK
)

	)

17851 
	#UART_WN7816_GTN_MASK
 0xFFu

	)

17852 
	#UART_WN7816_GTN_SHIFT
 0

	)

17853 
	#UART_WN7816_GTN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WN7816_GTN_SHIFT
))&
UART_WN7816_GTN_MASK
)

	)

17855 
	#UART_WF7816_GTFD_MASK
 0xFFu

	)

17856 
	#UART_WF7816_GTFD_SHIFT
 0

	)

17857 
	#UART_WF7816_GTFD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WF7816_GTFD_SHIFT
))&
UART_WF7816_GTFD_MASK
)

	)

17859 
	#UART_ET7816_RXTHRESHOLD_MASK
 0xFu

	)

17860 
	#UART_ET7816_RXTHRESHOLD_SHIFT
 0

	)

17861 
	#UART_ET7816_RXTHRESHOLD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_ET7816_RXTHRESHOLD_SHIFT
))&
UART_ET7816_RXTHRESHOLD_MASK
)

	)

17862 
	#UART_ET7816_TXTHRESHOLD_MASK
 0xF0u

	)

17863 
	#UART_ET7816_TXTHRESHOLD_SHIFT
 4

	)

17864 
	#UART_ET7816_TXTHRESHOLD
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_ET7816_TXTHRESHOLD_SHIFT
))&
UART_ET7816_TXTHRESHOLD_MASK
)

	)

17866 
	#UART_TL7816_TLEN_MASK
 0xFFu

	)

17867 
	#UART_TL7816_TLEN_SHIFT
 0

	)

17868 
	#UART_TL7816_TLEN
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TL7816_TLEN_SHIFT
))&
UART_TL7816_TLEN_MASK
)

	)

17870 
	#UART_C6_CP_MASK
 0x10u

	)

17871 
	#UART_C6_CP_SHIFT
 4

	)

17872 
	#UART_C6_CE_MASK
 0x20u

	)

17873 
	#UART_C6_CE_SHIFT
 5

	)

17874 
	#UART_C6_TX709_MASK
 0x40u

	)

17875 
	#UART_C6_TX709_SHIFT
 6

	)

17876 
	#UART_C6_EN709_MASK
 0x80u

	)

17877 
	#UART_C6_EN709_SHIFT
 7

	)

17879 
	#UART_PCTH_PCTH_MASK
 0xFFu

	)

17880 
	#UART_PCTH_PCTH_SHIFT
 0

	)

17881 
	#UART_PCTH_PCTH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PCTH_PCTH_SHIFT
))&
UART_PCTH_PCTH_MASK
)

	)

17883 
	#UART_PCTL_PCTL_MASK
 0xFFu

	)

17884 
	#UART_PCTL_PCTL_SHIFT
 0

	)

17885 
	#UART_PCTL_PCTL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PCTL_PCTL_SHIFT
))&
UART_PCTL_PCTL_MASK
)

	)

17887 
	#UART_B1T_B1T_MASK
 0xFFu

	)

17888 
	#UART_B1T_B1T_SHIFT
 0

	)

17889 
	#UART_B1T_B1T
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_B1T_B1T_SHIFT
))&
UART_B1T_B1T_MASK
)

	)

17891 
	#UART_SDTH_SDTH_MASK
 0xFFu

	)

17892 
	#UART_SDTH_SDTH_SHIFT
 0

	)

17893 
	#UART_SDTH_SDTH
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_SDTH_SDTH_SHIFT
))&
UART_SDTH_SDTH_MASK
)

	)

17895 
	#UART_SDTL_SDTL_MASK
 0xFFu

	)

17896 
	#UART_SDTL_SDTL_SHIFT
 0

	)

17897 
	#UART_SDTL_SDTL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_SDTL_SDTL_SHIFT
))&
UART_SDTL_SDTL_MASK
)

	)

17899 
	#UART_PRE_PREAMBLE_MASK
 0xFFu

	)

17900 
	#UART_PRE_PREAMBLE_SHIFT
 0

	)

17901 
	#UART_PRE_PREAMBLE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_PRE_PREAMBLE_SHIFT
))&
UART_PRE_PREAMBLE_MASK
)

	)

17903 
	#UART_TPL_TPL_MASK
 0xFFu

	)

17904 
	#UART_TPL_TPL_SHIFT
 0

	)

17905 
	#UART_TPL_TPL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TPL_TPL_SHIFT
))&
UART_TPL_TPL_MASK
)

	)

17907 
	#UART_IE_TXFIE_MASK
 0x1u

	)

17908 
	#UART_IE_TXFIE_SHIFT
 0

	)

17909 
	#UART_IE_PSIE_MASK
 0x2u

	)

17910 
	#UART_IE_PSIE_SHIFT
 1

	)

17911 
	#UART_IE_PCTEIE_MASK
 0x4u

	)

17912 
	#UART_IE_PCTEIE_SHIFT
 2

	)

17913 
	#UART_IE_PTXIE_MASK
 0x8u

	)

17914 
	#UART_IE_PTXIE_SHIFT
 3

	)

17915 
	#UART_IE_PRXIE_MASK
 0x10u

	)

17916 
	#UART_IE_PRXIE_SHIFT
 4

	)

17917 
	#UART_IE_ISDIE_MASK
 0x20u

	)

17918 
	#UART_IE_ISDIE_SHIFT
 5

	)

17919 
	#UART_IE_WBEIE_MASK
 0x40u

	)

17920 
	#UART_IE_WBEIE_SHIFT
 6

	)

17922 
	#UART_WB_WBASE_MASK
 0xFFu

	)

17923 
	#UART_WB_WBASE_SHIFT
 0

	)

17924 
	#UART_WB_WBASE
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_WB_WBASE_SHIFT
))&
UART_WB_WBASE_MASK
)

	)

17926 
	#UART_S3_TXFF_MASK
 0x1u

	)

17927 
	#UART_S3_TXFF_SHIFT
 0

	)

17928 
	#UART_S3_PSF_MASK
 0x2u

	)

17929 
	#UART_S3_PSF_SHIFT
 1

	)

17930 
	#UART_S3_PCTEF_MASK
 0x4u

	)

17931 
	#UART_S3_PCTEF_SHIFT
 2

	)

17932 
	#UART_S3_PTXF_MASK
 0x8u

	)

17933 
	#UART_S3_PTXF_SHIFT
 3

	)

17934 
	#UART_S3_PRXF_MASK
 0x10u

	)

17935 
	#UART_S3_PRXF_SHIFT
 4

	)

17936 
	#UART_S3_ISD_MASK
 0x20u

	)

17937 
	#UART_S3_ISD_SHIFT
 5

	)

17938 
	#UART_S3_WBEF_MASK
 0x40u

	)

17939 
	#UART_S3_WBEF_SHIFT
 6

	)

17940 
	#UART_S3_PEF_MASK
 0x80u

	)

17941 
	#UART_S3_PEF_SHIFT
 7

	)

17943 
	#UART_S4_FE_MASK
 0x1u

	)

17944 
	#UART_S4_FE_SHIFT
 0

	)

17945 
	#UART_S4_ILCV_MASK
 0x2u

	)

17946 
	#UART_S4_ILCV_SHIFT
 1

	)

17947 
	#UART_S4_CDET_MASK
 0xCu

	)

17948 
	#UART_S4_CDET_SHIFT
 2

	)

17949 
	#UART_S4_CDET
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_S4_CDET_SHIFT
))&
UART_S4_CDET_MASK
)

	)

17950 
	#UART_S4_INITF_MASK
 0x10u

	)

17951 
	#UART_S4_INITF_SHIFT
 4

	)

17953 
	#UART_RPL_RPL_MASK
 0xFFu

	)

17954 
	#UART_RPL_RPL_SHIFT
 0

	)

17955 
	#UART_RPL_RPL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RPL_RPL_SHIFT
))&
UART_RPL_RPL_MASK
)

	)

17957 
	#UART_RPREL_RPREL_MASK
 0xFFu

	)

17958 
	#UART_RPREL_RPREL_SHIFT
 0

	)

17959 
	#UART_RPREL_RPREL
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RPREL_RPREL_SHIFT
))&
UART_RPREL_RPREL_MASK
)

	)

17961 
	#UART_CPW_CPW_MASK
 0xFFu

	)

17962 
	#UART_CPW_CPW_SHIFT
 0

	)

17963 
	#UART_CPW_CPW
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_CPW_CPW_SHIFT
))&
UART_CPW_CPW_MASK
)

	)

17965 
	#UART_RIDT_RIDT_MASK
 0xFFu

	)

17966 
	#UART_RIDT_RIDT_SHIFT
 0

	)

17967 
	#UART_RIDT_RIDT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_RIDT_RIDT_SHIFT
))&
UART_RIDT_RIDT_MASK
)

	)

17969 
	#UART_TIDT_TIDT_MASK
 0xFFu

	)

17970 
	#UART_TIDT_TIDT_SHIFT
 0

	)

17971 
	#UART_TIDT_TIDT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
UART_TIDT_TIDT_SHIFT
))&
UART_TIDT_TIDT_MASK
)

	)

17980 
	#UART0_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006A000u)

	)

17982 
	#UART1_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006B000u)

	)

17984 
	#UART2_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006C000u)

	)

17986 
	#UART3_BASE_PTR
 ((
UART_MemM­PŒ
)0x4006D000u)

	)

17988 
	#UART4_BASE_PTR
 ((
UART_MemM­PŒ
)0x400EA000u)

	)

17990 
	#UART5_BASE_PTR
 ((
UART_MemM­PŒ
)0x400EB000u)

	)

17992 
	#UART_BASE_PTRS
 { 
UART0_BASE_PTR
, 
UART1_BASE_PTR
, 
UART2_BASE_PTR
, 
UART3_BASE_PTR
, 
UART4_BASE_PTR
, 
UART5_BASE_PTR
 }

	)

18006 
	#UART0_BDH
 
	`UART_BDH_REG
(
UART0_BASE_PTR
)

	)

18007 
	#UART0_BDL
 
	`UART_BDL_REG
(
UART0_BASE_PTR
)

	)

18008 
	#UART0_C1
 
	`UART_C1_REG
(
UART0_BASE_PTR
)

	)

18009 
	#UART0_C2
 
	`UART_C2_REG
(
UART0_BASE_PTR
)

	)

18010 
	#UART0_S1
 
	`UART_S1_REG
(
UART0_BASE_PTR
)

	)

18011 
	#UART0_S2
 
	`UART_S2_REG
(
UART0_BASE_PTR
)

	)

18012 
	#UART0_C3
 
	`UART_C3_REG
(
UART0_BASE_PTR
)

	)

18013 
	#UART0_D
 
	`UART_D_REG
(
UART0_BASE_PTR
)

	)

18014 
	#UART0_MA1
 
	`UART_MA1_REG
(
UART0_BASE_PTR
)

	)

18015 
	#UART0_MA2
 
	`UART_MA2_REG
(
UART0_BASE_PTR
)

	)

18016 
	#UART0_C4
 
	`UART_C4_REG
(
UART0_BASE_PTR
)

	)

18017 
	#UART0_C5
 
	`UART_C5_REG
(
UART0_BASE_PTR
)

	)

18018 
	#UART0_ED
 
	`UART_ED_REG
(
UART0_BASE_PTR
)

	)

18019 
	#UART0_MODEM
 
	`UART_MODEM_REG
(
UART0_BASE_PTR
)

	)

18020 
	#UART0_IR
 
	`UART_IR_REG
(
UART0_BASE_PTR
)

	)

18021 
	#UART0_PFIFO
 
	`UART_PFIFO_REG
(
UART0_BASE_PTR
)

	)

18022 
	#UART0_CFIFO
 
	`UART_CFIFO_REG
(
UART0_BASE_PTR
)

	)

18023 
	#UART0_SFIFO
 
	`UART_SFIFO_REG
(
UART0_BASE_PTR
)

	)

18024 
	#UART0_TWFIFO
 
	`UART_TWFIFO_REG
(
UART0_BASE_PTR
)

	)

18025 
	#UART0_TCFIFO
 
	`UART_TCFIFO_REG
(
UART0_BASE_PTR
)

	)

18026 
	#UART0_RWFIFO
 
	`UART_RWFIFO_REG
(
UART0_BASE_PTR
)

	)

18027 
	#UART0_RCFIFO
 
	`UART_RCFIFO_REG
(
UART0_BASE_PTR
)

	)

18028 
	#UART0_C7816
 
	`UART_C7816_REG
(
UART0_BASE_PTR
)

	)

18029 
	#UART0_IE7816
 
	`UART_IE7816_REG
(
UART0_BASE_PTR
)

	)

18030 
	#UART0_IS7816
 
	`UART_IS7816_REG
(
UART0_BASE_PTR
)

	)

18031 
	#UART0_WP7816T0
 
	`UART_WP7816_T_TYPE0_REG
(
UART0_BASE_PTR
)

	)

18032 
	#UART0_WP7816T1
 
	`UART_WP7816_T_TYPE1_REG
(
UART0_BASE_PTR
)

	)

18033 
	#UART0_WN7816
 
	`UART_WN7816_REG
(
UART0_BASE_PTR
)

	)

18034 
	#UART0_WF7816
 
	`UART_WF7816_REG
(
UART0_BASE_PTR
)

	)

18035 
	#UART0_ET7816
 
	`UART_ET7816_REG
(
UART0_BASE_PTR
)

	)

18036 
	#UART0_TL7816
 
	`UART_TL7816_REG
(
UART0_BASE_PTR
)

	)

18037 
	#UART0_C6
 
	`UART_C6_REG
(
UART0_BASE_PTR
)

	)

18038 
	#UART0_PCTH
 
	`UART_PCTH_REG
(
UART0_BASE_PTR
)

	)

18039 
	#UART0_PCTL
 
	`UART_PCTL_REG
(
UART0_BASE_PTR
)

	)

18040 
	#UART0_B1T
 
	`UART_B1T_REG
(
UART0_BASE_PTR
)

	)

18041 
	#UART0_SDTH
 
	`UART_SDTH_REG
(
UART0_BASE_PTR
)

	)

18042 
	#UART0_SDTL
 
	`UART_SDTL_REG
(
UART0_BASE_PTR
)

	)

18043 
	#UART0_PRE
 
	`UART_PRE_REG
(
UART0_BASE_PTR
)

	)

18044 
	#UART0_TPL
 
	`UART_TPL_REG
(
UART0_BASE_PTR
)

	)

18045 
	#UART0_IE
 
	`UART_IE_REG
(
UART0_BASE_PTR
)

	)

18046 
	#UART0_WB
 
	`UART_WB_REG
(
UART0_BASE_PTR
)

	)

18047 
	#UART0_S3
 
	`UART_S3_REG
(
UART0_BASE_PTR
)

	)

18048 
	#UART0_S4
 
	`UART_S4_REG
(
UART0_BASE_PTR
)

	)

18049 
	#UART0_RPL
 
	`UART_RPL_REG
(
UART0_BASE_PTR
)

	)

18050 
	#UART0_RPREL
 
	`UART_RPREL_REG
(
UART0_BASE_PTR
)

	)

18051 
	#UART0_CPW
 
	`UART_CPW_REG
(
UART0_BASE_PTR
)

	)

18052 
	#UART0_RIDT
 
	`UART_RIDT_REG
(
UART0_BASE_PTR
)

	)

18053 
	#UART0_TIDT
 
	`UART_TIDT_REG
(
UART0_BASE_PTR
)

	)

18055 
	#UART1_BDH
 
	`UART_BDH_REG
(
UART1_BASE_PTR
)

	)

18056 
	#UART1_BDL
 
	`UART_BDL_REG
(
UART1_BASE_PTR
)

	)

18057 
	#UART1_C1
 
	`UART_C1_REG
(
UART1_BASE_PTR
)

	)

18058 
	#UART1_C2
 
	`UART_C2_REG
(
UART1_BASE_PTR
)

	)

18059 
	#UART1_S1
 
	`UART_S1_REG
(
UART1_BASE_PTR
)

	)

18060 
	#UART1_S2
 
	`UART_S2_REG
(
UART1_BASE_PTR
)

	)

18061 
	#UART1_C3
 
	`UART_C3_REG
(
UART1_BASE_PTR
)

	)

18062 
	#UART1_D
 
	`UART_D_REG
(
UART1_BASE_PTR
)

	)

18063 
	#UART1_MA1
 
	`UART_MA1_REG
(
UART1_BASE_PTR
)

	)

18064 
	#UART1_MA2
 
	`UART_MA2_REG
(
UART1_BASE_PTR
)

	)

18065 
	#UART1_C4
 
	`UART_C4_REG
(
UART1_BASE_PTR
)

	)

18066 
	#UART1_C5
 
	`UART_C5_REG
(
UART1_BASE_PTR
)

	)

18067 
	#UART1_ED
 
	`UART_ED_REG
(
UART1_BASE_PTR
)

	)

18068 
	#UART1_MODEM
 
	`UART_MODEM_REG
(
UART1_BASE_PTR
)

	)

18069 
	#UART1_IR
 
	`UART_IR_REG
(
UART1_BASE_PTR
)

	)

18070 
	#UART1_PFIFO
 
	`UART_PFIFO_REG
(
UART1_BASE_PTR
)

	)

18071 
	#UART1_CFIFO
 
	`UART_CFIFO_REG
(
UART1_BASE_PTR
)

	)

18072 
	#UART1_SFIFO
 
	`UART_SFIFO_REG
(
UART1_BASE_PTR
)

	)

18073 
	#UART1_TWFIFO
 
	`UART_TWFIFO_REG
(
UART1_BASE_PTR
)

	)

18074 
	#UART1_TCFIFO
 
	`UART_TCFIFO_REG
(
UART1_BASE_PTR
)

	)

18075 
	#UART1_RWFIFO
 
	`UART_RWFIFO_REG
(
UART1_BASE_PTR
)

	)

18076 
	#UART1_RCFIFO
 
	`UART_RCFIFO_REG
(
UART1_BASE_PTR
)

	)

18077 
	#UART1_C7816
 
	`UART_C7816_REG
(
UART1_BASE_PTR
)

	)

18078 
	#UART1_IE7816
 
	`UART_IE7816_REG
(
UART1_BASE_PTR
)

	)

18079 
	#UART1_IS7816
 
	`UART_IS7816_REG
(
UART1_BASE_PTR
)

	)

18080 
	#UART1_WP7816T0
 
	`UART_WP7816_T_TYPE0_REG
(
UART1_BASE_PTR
)

	)

18081 
	#UART1_WP7816T1
 
	`UART_WP7816_T_TYPE1_REG
(
UART1_BASE_PTR
)

	)

18082 
	#UART1_WN7816
 
	`UART_WN7816_REG
(
UART1_BASE_PTR
)

	)

18083 
	#UART1_WF7816
 
	`UART_WF7816_REG
(
UART1_BASE_PTR
)

	)

18084 
	#UART1_ET7816
 
	`UART_ET7816_REG
(
UART1_BASE_PTR
)

	)

18085 
	#UART1_TL7816
 
	`UART_TL7816_REG
(
UART1_BASE_PTR
)

	)

18087 
	#UART2_BDH
 
	`UART_BDH_REG
(
UART2_BASE_PTR
)

	)

18088 
	#UART2_BDL
 
	`UART_BDL_REG
(
UART2_BASE_PTR
)

	)

18089 
	#UART2_C1
 
	`UART_C1_REG
(
UART2_BASE_PTR
)

	)

18090 
	#UART2_C2
 
	`UART_C2_REG
(
UART2_BASE_PTR
)

	)

18091 
	#UART2_S1
 
	`UART_S1_REG
(
UART2_BASE_PTR
)

	)

18092 
	#UART2_S2
 
	`UART_S2_REG
(
UART2_BASE_PTR
)

	)

18093 
	#UART2_C3
 
	`UART_C3_REG
(
UART2_BASE_PTR
)

	)

18094 
	#UART2_D
 
	`UART_D_REG
(
UART2_BASE_PTR
)

	)

18095 
	#UART2_MA1
 
	`UART_MA1_REG
(
UART2_BASE_PTR
)

	)

18096 
	#UART2_MA2
 
	`UART_MA2_REG
(
UART2_BASE_PTR
)

	)

18097 
	#UART2_C4
 
	`UART_C4_REG
(
UART2_BASE_PTR
)

	)

18098 
	#UART2_C5
 
	`UART_C5_REG
(
UART2_BASE_PTR
)

	)

18099 
	#UART2_ED
 
	`UART_ED_REG
(
UART2_BASE_PTR
)

	)

18100 
	#UART2_MODEM
 
	`UART_MODEM_REG
(
UART2_BASE_PTR
)

	)

18101 
	#UART2_IR
 
	`UART_IR_REG
(
UART2_BASE_PTR
)

	)

18102 
	#UART2_PFIFO
 
	`UART_PFIFO_REG
(
UART2_BASE_PTR
)

	)

18103 
	#UART2_CFIFO
 
	`UART_CFIFO_REG
(
UART2_BASE_PTR
)

	)

18104 
	#UART2_SFIFO
 
	`UART_SFIFO_REG
(
UART2_BASE_PTR
)

	)

18105 
	#UART2_TWFIFO
 
	`UART_TWFIFO_REG
(
UART2_BASE_PTR
)

	)

18106 
	#UART2_TCFIFO
 
	`UART_TCFIFO_REG
(
UART2_BASE_PTR
)

	)

18107 
	#UART2_RWFIFO
 
	`UART_RWFIFO_REG
(
UART2_BASE_PTR
)

	)

18108 
	#UART2_RCFIFO
 
	`UART_RCFIFO_REG
(
UART2_BASE_PTR
)

	)

18110 
	#UART3_BDH
 
	`UART_BDH_REG
(
UART3_BASE_PTR
)

	)

18111 
	#UART3_BDL
 
	`UART_BDL_REG
(
UART3_BASE_PTR
)

	)

18112 
	#UART3_C1
 
	`UART_C1_REG
(
UART3_BASE_PTR
)

	)

18113 
	#UART3_C2
 
	`UART_C2_REG
(
UART3_BASE_PTR
)

	)

18114 
	#UART3_S1
 
	`UART_S1_REG
(
UART3_BASE_PTR
)

	)

18115 
	#UART3_S2
 
	`UART_S2_REG
(
UART3_BASE_PTR
)

	)

18116 
	#UART3_C3
 
	`UART_C3_REG
(
UART3_BASE_PTR
)

	)

18117 
	#UART3_D
 
	`UART_D_REG
(
UART3_BASE_PTR
)

	)

18118 
	#UART3_MA1
 
	`UART_MA1_REG
(
UART3_BASE_PTR
)

	)

18119 
	#UART3_MA2
 
	`UART_MA2_REG
(
UART3_BASE_PTR
)

	)

18120 
	#UART3_C4
 
	`UART_C4_REG
(
UART3_BASE_PTR
)

	)

18121 
	#UART3_C5
 
	`UART_C5_REG
(
UART3_BASE_PTR
)

	)

18122 
	#UART3_ED
 
	`UART_ED_REG
(
UART3_BASE_PTR
)

	)

18123 
	#UART3_MODEM
 
	`UART_MODEM_REG
(
UART3_BASE_PTR
)

	)

18124 
	#UART3_IR
 
	`UART_IR_REG
(
UART3_BASE_PTR
)

	)

18125 
	#UART3_PFIFO
 
	`UART_PFIFO_REG
(
UART3_BASE_PTR
)

	)

18126 
	#UART3_CFIFO
 
	`UART_CFIFO_REG
(
UART3_BASE_PTR
)

	)

18127 
	#UART3_SFIFO
 
	`UART_SFIFO_REG
(
UART3_BASE_PTR
)

	)

18128 
	#UART3_TWFIFO
 
	`UART_TWFIFO_REG
(
UART3_BASE_PTR
)

	)

18129 
	#UART3_TCFIFO
 
	`UART_TCFIFO_REG
(
UART3_BASE_PTR
)

	)

18130 
	#UART3_RWFIFO
 
	`UART_RWFIFO_REG
(
UART3_BASE_PTR
)

	)

18131 
	#UART3_RCFIFO
 
	`UART_RCFIFO_REG
(
UART3_BASE_PTR
)

	)

18133 
	#UART4_BDH
 
	`UART_BDH_REG
(
UART4_BASE_PTR
)

	)

18134 
	#UART4_BDL
 
	`UART_BDL_REG
(
UART4_BASE_PTR
)

	)

18135 
	#UART4_C1
 
	`UART_C1_REG
(
UART4_BASE_PTR
)

	)

18136 
	#UART4_C2
 
	`UART_C2_REG
(
UART4_BASE_PTR
)

	)

18137 
	#UART4_S1
 
	`UART_S1_REG
(
UART4_BASE_PTR
)

	)

18138 
	#UART4_S2
 
	`UART_S2_REG
(
UART4_BASE_PTR
)

	)

18139 
	#UART4_C3
 
	`UART_C3_REG
(
UART4_BASE_PTR
)

	)

18140 
	#UART4_D
 
	`UART_D_REG
(
UART4_BASE_PTR
)

	)

18141 
	#UART4_MA1
 
	`UART_MA1_REG
(
UART4_BASE_PTR
)

	)

18142 
	#UART4_MA2
 
	`UART_MA2_REG
(
UART4_BASE_PTR
)

	)

18143 
	#UART4_C4
 
	`UART_C4_REG
(
UART4_BASE_PTR
)

	)

18144 
	#UART4_C5
 
	`UART_C5_REG
(
UART4_BASE_PTR
)

	)

18145 
	#UART4_ED
 
	`UART_ED_REG
(
UART4_BASE_PTR
)

	)

18146 
	#UART4_MODEM
 
	`UART_MODEM_REG
(
UART4_BASE_PTR
)

	)

18147 
	#UART4_IR
 
	`UART_IR_REG
(
UART4_BASE_PTR
)

	)

18148 
	#UART4_PFIFO
 
	`UART_PFIFO_REG
(
UART4_BASE_PTR
)

	)

18149 
	#UART4_CFIFO
 
	`UART_CFIFO_REG
(
UART4_BASE_PTR
)

	)

18150 
	#UART4_SFIFO
 
	`UART_SFIFO_REG
(
UART4_BASE_PTR
)

	)

18151 
	#UART4_TWFIFO
 
	`UART_TWFIFO_REG
(
UART4_BASE_PTR
)

	)

18152 
	#UART4_TCFIFO
 
	`UART_TCFIFO_REG
(
UART4_BASE_PTR
)

	)

18153 
	#UART4_RWFIFO
 
	`UART_RWFIFO_REG
(
UART4_BASE_PTR
)

	)

18154 
	#UART4_RCFIFO
 
	`UART_RCFIFO_REG
(
UART4_BASE_PTR
)

	)

18156 
	#UART5_BDH
 
	`UART_BDH_REG
(
UART5_BASE_PTR
)

	)

18157 
	#UART5_BDL
 
	`UART_BDL_REG
(
UART5_BASE_PTR
)

	)

18158 
	#UART5_C1
 
	`UART_C1_REG
(
UART5_BASE_PTR
)

	)

18159 
	#UART5_C2
 
	`UART_C2_REG
(
UART5_BASE_PTR
)

	)

18160 
	#UART5_S1
 
	`UART_S1_REG
(
UART5_BASE_PTR
)

	)

18161 
	#UART5_S2
 
	`UART_S2_REG
(
UART5_BASE_PTR
)

	)

18162 
	#UART5_C3
 
	`UART_C3_REG
(
UART5_BASE_PTR
)

	)

18163 
	#UART5_D
 
	`UART_D_REG
(
UART5_BASE_PTR
)

	)

18164 
	#UART5_MA1
 
	`UART_MA1_REG
(
UART5_BASE_PTR
)

	)

18165 
	#UART5_MA2
 
	`UART_MA2_REG
(
UART5_BASE_PTR
)

	)

18166 
	#UART5_C4
 
	`UART_C4_REG
(
UART5_BASE_PTR
)

	)

18167 
	#UART5_C5
 
	`UART_C5_REG
(
UART5_BASE_PTR
)

	)

18168 
	#UART5_ED
 
	`UART_ED_REG
(
UART5_BASE_PTR
)

	)

18169 
	#UART5_MODEM
 
	`UART_MODEM_REG
(
UART5_BASE_PTR
)

	)

18170 
	#UART5_IR
 
	`UART_IR_REG
(
UART5_BASE_PTR
)

	)

18171 
	#UART5_PFIFO
 
	`UART_PFIFO_REG
(
UART5_BASE_PTR
)

	)

18172 
	#UART5_CFIFO
 
	`UART_CFIFO_REG
(
UART5_BASE_PTR
)

	)

18173 
	#UART5_SFIFO
 
	`UART_SFIFO_REG
(
UART5_BASE_PTR
)

	)

18174 
	#UART5_TWFIFO
 
	`UART_TWFIFO_REG
(
UART5_BASE_PTR
)

	)

18175 
	#UART5_TCFIFO
 
	`UART_TCFIFO_REG
(
UART5_BASE_PTR
)

	)

18176 
	#UART5_RWFIFO
 
	`UART_RWFIFO_REG
(
UART5_BASE_PTR
)

	)

18177 
	#UART5_RCFIFO
 
	`UART_RCFIFO_REG
(
UART5_BASE_PTR
)

	)

18199 
	sUSB_MemM­
 {

18200 
ušt8_t
 
	mPERID
;

18201 
ušt8_t
 
	mRESERVED_0
[3];

18202 
ušt8_t
 
	mIDCOMP
;

18203 
ušt8_t
 
	mRESERVED_1
[3];

18204 
ušt8_t
 
	mREV
;

18205 
ušt8_t
 
	mRESERVED_2
[3];

18206 
ušt8_t
 
	mADDINFO
;

18207 
ušt8_t
 
	mRESERVED_3
[3];

18208 
ušt8_t
 
	mOTGISTAT
;

18209 
ušt8_t
 
	mRESERVED_4
[3];

18210 
ušt8_t
 
	mOTGICR
;

18211 
ušt8_t
 
	mRESERVED_5
[3];

18212 
ušt8_t
 
	mOTGSTAT
;

18213 
ušt8_t
 
	mRESERVED_6
[3];

18214 
ušt8_t
 
	mOTGCTL
;

18215 
ušt8_t
 
	mRESERVED_7
[99];

18216 
ušt8_t
 
	mISTAT
;

18217 
ušt8_t
 
	mRESERVED_8
[3];

18218 
ušt8_t
 
	mINTEN
;

18219 
ušt8_t
 
	mRESERVED_9
[3];

18220 
ušt8_t
 
	mERRSTAT
;

18221 
ušt8_t
 
	mRESERVED_10
[3];

18222 
ušt8_t
 
	mERREN
;

18223 
ušt8_t
 
	mRESERVED_11
[3];

18224 
ušt8_t
 
	mSTAT
;

18225 
ušt8_t
 
	mRESERVED_12
[3];

18226 
ušt8_t
 
	mCTL
;

18227 
ušt8_t
 
	mRESERVED_13
[3];

18228 
ušt8_t
 
	mADDR
;

18229 
ušt8_t
 
	mRESERVED_14
[3];

18230 
ušt8_t
 
	mBDTPAGE1
;

18231 
ušt8_t
 
	mRESERVED_15
[3];

18232 
ušt8_t
 
	mFRMNUML
;

18233 
ušt8_t
 
	mRESERVED_16
[3];

18234 
ušt8_t
 
	mFRMNUMH
;

18235 
ušt8_t
 
	mRESERVED_17
[3];

18236 
ušt8_t
 
	mTOKEN
;

18237 
ušt8_t
 
	mRESERVED_18
[3];

18238 
ušt8_t
 
	mSOFTHLD
;

18239 
ušt8_t
 
	mRESERVED_19
[3];

18240 
ušt8_t
 
	mBDTPAGE2
;

18241 
ušt8_t
 
	mRESERVED_20
[3];

18242 
ušt8_t
 
	mBDTPAGE3
;

18243 
ušt8_t
 
	mRESERVED_21
[11];

18245 
ušt8_t
 
	mENDPT
;

18246 
ušt8_t
 
	mRESERVED_0
[3];

18247 } 
	mENDPOINT
[16];

18248 
ušt8_t
 
	mUSBCTRL
;

18249 
ušt8_t
 
	mRESERVED_22
[3];

18250 
ušt8_t
 
	mOBSERVE
;

18251 
ušt8_t
 
	mRESERVED_23
[3];

18252 
ušt8_t
 
	mCONTROL
;

18253 
ušt8_t
 
	mRESERVED_24
[3];

18254 
ušt8_t
 
	mUSBTRC0
;

18255 
ušt8_t
 
	mRESERVED_25
[7];

18256 
ušt8_t
 
	mUSBFRMADJUST
;

18257 } vÞ©ž*
	tUSB_MemM­PŒ
;

18270 
	#USB_PERID_REG
(
ba£
è((ba£)->
PERID
)

	)

18271 
	#USB_IDCOMP_REG
(
ba£
è((ba£)->
IDCOMP
)

	)

18272 
	#USB_REV_REG
(
ba£
è((ba£)->
REV
)

	)

18273 
	#USB_ADDINFO_REG
(
ba£
è((ba£)->
ADDINFO
)

	)

18274 
	#USB_OTGISTAT_REG
(
ba£
è((ba£)->
OTGISTAT
)

	)

18275 
	#USB_OTGICR_REG
(
ba£
è((ba£)->
OTGICR
)

	)

18276 
	#USB_OTGSTAT_REG
(
ba£
è((ba£)->
OTGSTAT
)

	)

18277 
	#USB_OTGCTL_REG
(
ba£
è((ba£)->
OTGCTL
)

	)

18278 
	#USB_ISTAT_REG
(
ba£
è((ba£)->
ISTAT
)

	)

18279 
	#USB_INTEN_REG
(
ba£
è((ba£)->
INTEN
)

	)

18280 
	#USB_ERRSTAT_REG
(
ba£
è((ba£)->
ERRSTAT
)

	)

18281 
	#USB_ERREN_REG
(
ba£
è((ba£)->
ERREN
)

	)

18282 
	#USB_STAT_REG
(
ba£
è((ba£)->
STAT
)

	)

18283 
	#USB_CTL_REG
(
ba£
è((ba£)->
CTL
)

	)

18284 
	#USB_ADDR_REG
(
ba£
è((ba£)->
ADDR
)

	)

18285 
	#USB_BDTPAGE1_REG
(
ba£
è((ba£)->
BDTPAGE1
)

	)

18286 
	#USB_FRMNUML_REG
(
ba£
è((ba£)->
FRMNUML
)

	)

18287 
	#USB_FRMNUMH_REG
(
ba£
è((ba£)->
FRMNUMH
)

	)

18288 
	#USB_TOKEN_REG
(
ba£
è((ba£)->
TOKEN
)

	)

18289 
	#USB_SOFTHLD_REG
(
ba£
è((ba£)->
SOFTHLD
)

	)

18290 
	#USB_BDTPAGE2_REG
(
ba£
è((ba£)->
BDTPAGE2
)

	)

18291 
	#USB_BDTPAGE3_REG
(
ba£
è((ba£)->
BDTPAGE3
)

	)

18292 
	#USB_ENDPT_REG
(
ba£
,
šdex
è((ba£)->
ENDPOINT
[šdex].
ENDPT
)

	)

18293 
	#USB_USBCTRL_REG
(
ba£
è((ba£)->
USBCTRL
)

	)

18294 
	#USB_OBSERVE_REG
(
ba£
è((ba£)->
OBSERVE
)

	)

18295 
	#USB_CONTROL_REG
(
ba£
è((ba£)->
CONTROL
)

	)

18296 
	#USB_USBTRC0_REG
(
ba£
è((ba£)->
USBTRC0
)

	)

18297 
	#USB_USBFRMADJUST_REG
(
ba£
è((ba£)->
USBFRMADJUST
)

	)

18314 
	#USB_PERID_ID_MASK
 0x3Fu

	)

18315 
	#USB_PERID_ID_SHIFT
 0

	)

18316 
	#USB_PERID_ID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_PERID_ID_SHIFT
))&
USB_PERID_ID_MASK
)

	)

18318 
	#USB_IDCOMP_NID_MASK
 0x3Fu

	)

18319 
	#USB_IDCOMP_NID_SHIFT
 0

	)

18320 
	#USB_IDCOMP_NID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_IDCOMP_NID_SHIFT
))&
USB_IDCOMP_NID_MASK
)

	)

18322 
	#USB_REV_REV_MASK
 0xFFu

	)

18323 
	#USB_REV_REV_SHIFT
 0

	)

18324 
	#USB_REV_REV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_REV_REV_SHIFT
))&
USB_REV_REV_MASK
)

	)

18326 
	#USB_ADDINFO_IEHOST_MASK
 0x1u

	)

18327 
	#USB_ADDINFO_IEHOST_SHIFT
 0

	)

18328 
	#USB_ADDINFO_IRQNUM_MASK
 0xF8u

	)

18329 
	#USB_ADDINFO_IRQNUM_SHIFT
 3

	)

18330 
	#USB_ADDINFO_IRQNUM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_ADDINFO_IRQNUM_SHIFT
))&
USB_ADDINFO_IRQNUM_MASK
)

	)

18332 
	#USB_OTGISTAT_AVBUSCHG_MASK
 0x1u

	)

18333 
	#USB_OTGISTAT_AVBUSCHG_SHIFT
 0

	)

18334 
	#USB_OTGISTAT_B_SESS_CHG_MASK
 0x4u

	)

18335 
	#USB_OTGISTAT_B_SESS_CHG_SHIFT
 2

	)

18336 
	#USB_OTGISTAT_SESSVLDCHG_MASK
 0x8u

	)

18337 
	#USB_OTGISTAT_SESSVLDCHG_SHIFT
 3

	)

18338 
	#USB_OTGISTAT_LINE_STATE_CHG_MASK
 0x20u

	)

18339 
	#USB_OTGISTAT_LINE_STATE_CHG_SHIFT
 5

	)

18340 
	#USB_OTGISTAT_ONEMSEC_MASK
 0x40u

	)

18341 
	#USB_OTGISTAT_ONEMSEC_SHIFT
 6

	)

18342 
	#USB_OTGISTAT_IDCHG_MASK
 0x80u

	)

18343 
	#USB_OTGISTAT_IDCHG_SHIFT
 7

	)

18345 
	#USB_OTGICR_AVBUSEN_MASK
 0x1u

	)

18346 
	#USB_OTGICR_AVBUSEN_SHIFT
 0

	)

18347 
	#USB_OTGICR_BSESSEN_MASK
 0x4u

	)

18348 
	#USB_OTGICR_BSESSEN_SHIFT
 2

	)

18349 
	#USB_OTGICR_SESSVLDEN_MASK
 0x8u

	)

18350 
	#USB_OTGICR_SESSVLDEN_SHIFT
 3

	)

18351 
	#USB_OTGICR_LINESTATEEN_MASK
 0x20u

	)

18352 
	#USB_OTGICR_LINESTATEEN_SHIFT
 5

	)

18353 
	#USB_OTGICR_ONEMSECEN_MASK
 0x40u

	)

18354 
	#USB_OTGICR_ONEMSECEN_SHIFT
 6

	)

18355 
	#USB_OTGICR_IDEN_MASK
 0x80u

	)

18356 
	#USB_OTGICR_IDEN_SHIFT
 7

	)

18358 
	#USB_OTGSTAT_AVBUSVLD_MASK
 0x1u

	)

18359 
	#USB_OTGSTAT_AVBUSVLD_SHIFT
 0

	)

18360 
	#USB_OTGSTAT_BSESSEND_MASK
 0x4u

	)

18361 
	#USB_OTGSTAT_BSESSEND_SHIFT
 2

	)

18362 
	#USB_OTGSTAT_SESS_VLD_MASK
 0x8u

	)

18363 
	#USB_OTGSTAT_SESS_VLD_SHIFT
 3

	)

18364 
	#USB_OTGSTAT_LINESTATESTABLE_MASK
 0x20u

	)

18365 
	#USB_OTGSTAT_LINESTATESTABLE_SHIFT
 5

	)

18366 
	#USB_OTGSTAT_ONEMSECEN_MASK
 0x40u

	)

18367 
	#USB_OTGSTAT_ONEMSECEN_SHIFT
 6

	)

18368 
	#USB_OTGSTAT_ID_MASK
 0x80u

	)

18369 
	#USB_OTGSTAT_ID_SHIFT
 7

	)

18371 
	#USB_OTGCTL_OTGEN_MASK
 0x4u

	)

18372 
	#USB_OTGCTL_OTGEN_SHIFT
 2

	)

18373 
	#USB_OTGCTL_DMLOW_MASK
 0x10u

	)

18374 
	#USB_OTGCTL_DMLOW_SHIFT
 4

	)

18375 
	#USB_OTGCTL_DPLOW_MASK
 0x20u

	)

18376 
	#USB_OTGCTL_DPLOW_SHIFT
 5

	)

18377 
	#USB_OTGCTL_DPHIGH_MASK
 0x80u

	)

18378 
	#USB_OTGCTL_DPHIGH_SHIFT
 7

	)

18380 
	#USB_ISTAT_USBRST_MASK
 0x1u

	)

18381 
	#USB_ISTAT_USBRST_SHIFT
 0

	)

18382 
	#USB_ISTAT_ERROR_MASK
 0x2u

	)

18383 
	#USB_ISTAT_ERROR_SHIFT
 1

	)

18384 
	#USB_ISTAT_SOFTOK_MASK
 0x4u

	)

18385 
	#USB_ISTAT_SOFTOK_SHIFT
 2

	)

18386 
	#USB_ISTAT_TOKDNE_MASK
 0x8u

	)

18387 
	#USB_ISTAT_TOKDNE_SHIFT
 3

	)

18388 
	#USB_ISTAT_SLEEP_MASK
 0x10u

	)

18389 
	#USB_ISTAT_SLEEP_SHIFT
 4

	)

18390 
	#USB_ISTAT_RESUME_MASK
 0x20u

	)

18391 
	#USB_ISTAT_RESUME_SHIFT
 5

	)

18392 
	#USB_ISTAT_ATTACH_MASK
 0x40u

	)

18393 
	#USB_ISTAT_ATTACH_SHIFT
 6

	)

18394 
	#USB_ISTAT_STALL_MASK
 0x80u

	)

18395 
	#USB_ISTAT_STALL_SHIFT
 7

	)

18397 
	#USB_INTEN_USBRSTEN_MASK
 0x1u

	)

18398 
	#USB_INTEN_USBRSTEN_SHIFT
 0

	)

18399 
	#USB_INTEN_ERROREN_MASK
 0x2u

	)

18400 
	#USB_INTEN_ERROREN_SHIFT
 1

	)

18401 
	#USB_INTEN_SOFTOKEN_MASK
 0x4u

	)

18402 
	#USB_INTEN_SOFTOKEN_SHIFT
 2

	)

18403 
	#USB_INTEN_TOKDNEEN_MASK
 0x8u

	)

18404 
	#USB_INTEN_TOKDNEEN_SHIFT
 3

	)

18405 
	#USB_INTEN_SLEEPEN_MASK
 0x10u

	)

18406 
	#USB_INTEN_SLEEPEN_SHIFT
 4

	)

18407 
	#USB_INTEN_RESUMEEN_MASK
 0x20u

	)

18408 
	#USB_INTEN_RESUMEEN_SHIFT
 5

	)

18409 
	#USB_INTEN_ATTACHEN_MASK
 0x40u

	)

18410 
	#USB_INTEN_ATTACHEN_SHIFT
 6

	)

18411 
	#USB_INTEN_STALLEN_MASK
 0x80u

	)

18412 
	#USB_INTEN_STALLEN_SHIFT
 7

	)

18414 
	#USB_ERRSTAT_PIDERR_MASK
 0x1u

	)

18415 
	#USB_ERRSTAT_PIDERR_SHIFT
 0

	)

18416 
	#USB_ERRSTAT_CRC5EOF_MASK
 0x2u

	)

18417 
	#USB_ERRSTAT_CRC5EOF_SHIFT
 1

	)

18418 
	#USB_ERRSTAT_CRC16_MASK
 0x4u

	)

18419 
	#USB_ERRSTAT_CRC16_SHIFT
 2

	)

18420 
	#USB_ERRSTAT_DFN8_MASK
 0x8u

	)

18421 
	#USB_ERRSTAT_DFN8_SHIFT
 3

	)

18422 
	#USB_ERRSTAT_BTOERR_MASK
 0x10u

	)

18423 
	#USB_ERRSTAT_BTOERR_SHIFT
 4

	)

18424 
	#USB_ERRSTAT_DMAERR_MASK
 0x20u

	)

18425 
	#USB_ERRSTAT_DMAERR_SHIFT
 5

	)

18426 
	#USB_ERRSTAT_BTSERR_MASK
 0x80u

	)

18427 
	#USB_ERRSTAT_BTSERR_SHIFT
 7

	)

18429 
	#USB_ERREN_PIDERREN_MASK
 0x1u

	)

18430 
	#USB_ERREN_PIDERREN_SHIFT
 0

	)

18431 
	#USB_ERREN_CRC5EOFEN_MASK
 0x2u

	)

18432 
	#USB_ERREN_CRC5EOFEN_SHIFT
 1

	)

18433 
	#USB_ERREN_CRC16EN_MASK
 0x4u

	)

18434 
	#USB_ERREN_CRC16EN_SHIFT
 2

	)

18435 
	#USB_ERREN_DFN8EN_MASK
 0x8u

	)

18436 
	#USB_ERREN_DFN8EN_SHIFT
 3

	)

18437 
	#USB_ERREN_BTOERREN_MASK
 0x10u

	)

18438 
	#USB_ERREN_BTOERREN_SHIFT
 4

	)

18439 
	#USB_ERREN_DMAERREN_MASK
 0x20u

	)

18440 
	#USB_ERREN_DMAERREN_SHIFT
 5

	)

18441 
	#USB_ERREN_BTSERREN_MASK
 0x80u

	)

18442 
	#USB_ERREN_BTSERREN_SHIFT
 7

	)

18444 
	#USB_STAT_ODD_MASK
 0x4u

	)

18445 
	#USB_STAT_ODD_SHIFT
 2

	)

18446 
	#USB_STAT_TX_MASK
 0x8u

	)

18447 
	#USB_STAT_TX_SHIFT
 3

	)

18448 
	#USB_STAT_ENDP_MASK
 0xF0u

	)

18449 
	#USB_STAT_ENDP_SHIFT
 4

	)

18450 
	#USB_STAT_ENDP
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_STAT_ENDP_SHIFT
))&
USB_STAT_ENDP_MASK
)

	)

18452 
	#USB_CTL_USBENSOFEN_MASK
 0x1u

	)

18453 
	#USB_CTL_USBENSOFEN_SHIFT
 0

	)

18454 
	#USB_CTL_ODDRST_MASK
 0x2u

	)

18455 
	#USB_CTL_ODDRST_SHIFT
 1

	)

18456 
	#USB_CTL_RESUME_MASK
 0x4u

	)

18457 
	#USB_CTL_RESUME_SHIFT
 2

	)

18458 
	#USB_CTL_HOSTMODEEN_MASK
 0x8u

	)

18459 
	#USB_CTL_HOSTMODEEN_SHIFT
 3

	)

18460 
	#USB_CTL_RESET_MASK
 0x10u

	)

18461 
	#USB_CTL_RESET_SHIFT
 4

	)

18462 
	#USB_CTL_TXSUSPENDTOKENBUSY_MASK
 0x20u

	)

18463 
	#USB_CTL_TXSUSPENDTOKENBUSY_SHIFT
 5

	)

18464 
	#USB_CTL_SE0_MASK
 0x40u

	)

18465 
	#USB_CTL_SE0_SHIFT
 6

	)

18466 
	#USB_CTL_JSTATE_MASK
 0x80u

	)

18467 
	#USB_CTL_JSTATE_SHIFT
 7

	)

18469 
	#USB_ADDR_ADDR_MASK
 0x7Fu

	)

18470 
	#USB_ADDR_ADDR_SHIFT
 0

	)

18471 
	#USB_ADDR_ADDR
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_ADDR_ADDR_SHIFT
))&
USB_ADDR_ADDR_MASK
)

	)

18472 
	#USB_ADDR_LSEN_MASK
 0x80u

	)

18473 
	#USB_ADDR_LSEN_SHIFT
 7

	)

18475 
	#USB_BDTPAGE1_BDTBA_MASK
 0xFEu

	)

18476 
	#USB_BDTPAGE1_BDTBA_SHIFT
 1

	)

18477 
	#USB_BDTPAGE1_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE1_BDTBA_SHIFT
))&
USB_BDTPAGE1_BDTBA_MASK
)

	)

18479 
	#USB_FRMNUML_FRM_MASK
 0xFFu

	)

18480 
	#USB_FRMNUML_FRM_SHIFT
 0

	)

18481 
	#USB_FRMNUML_FRM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_FRMNUML_FRM_SHIFT
))&
USB_FRMNUML_FRM_MASK
)

	)

18483 
	#USB_FRMNUMH_FRM_MASK
 0x7u

	)

18484 
	#USB_FRMNUMH_FRM_SHIFT
 0

	)

18485 
	#USB_FRMNUMH_FRM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_FRMNUMH_FRM_SHIFT
))&
USB_FRMNUMH_FRM_MASK
)

	)

18487 
	#USB_TOKEN_TOKENENDPT_MASK
 0xFu

	)

18488 
	#USB_TOKEN_TOKENENDPT_SHIFT
 0

	)

18489 
	#USB_TOKEN_TOKENENDPT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_TOKEN_TOKENENDPT_SHIFT
))&
USB_TOKEN_TOKENENDPT_MASK
)

	)

18490 
	#USB_TOKEN_TOKENPID_MASK
 0xF0u

	)

18491 
	#USB_TOKEN_TOKENPID_SHIFT
 4

	)

18492 
	#USB_TOKEN_TOKENPID
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_TOKEN_TOKENPID_SHIFT
))&
USB_TOKEN_TOKENPID_MASK
)

	)

18494 
	#USB_SOFTHLD_CNT_MASK
 0xFFu

	)

18495 
	#USB_SOFTHLD_CNT_SHIFT
 0

	)

18496 
	#USB_SOFTHLD_CNT
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_SOFTHLD_CNT_SHIFT
))&
USB_SOFTHLD_CNT_MASK
)

	)

18498 
	#USB_BDTPAGE2_BDTBA_MASK
 0xFFu

	)

18499 
	#USB_BDTPAGE2_BDTBA_SHIFT
 0

	)

18500 
	#USB_BDTPAGE2_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE2_BDTBA_SHIFT
))&
USB_BDTPAGE2_BDTBA_MASK
)

	)

18502 
	#USB_BDTPAGE3_BDTBA_MASK
 0xFFu

	)

18503 
	#USB_BDTPAGE3_BDTBA_SHIFT
 0

	)

18504 
	#USB_BDTPAGE3_BDTBA
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_BDTPAGE3_BDTBA_SHIFT
))&
USB_BDTPAGE3_BDTBA_MASK
)

	)

18506 
	#USB_ENDPT_EPHSHK_MASK
 0x1u

	)

18507 
	#USB_ENDPT_EPHSHK_SHIFT
 0

	)

18508 
	#USB_ENDPT_EPSTALL_MASK
 0x2u

	)

18509 
	#USB_ENDPT_EPSTALL_SHIFT
 1

	)

18510 
	#USB_ENDPT_EPTXEN_MASK
 0x4u

	)

18511 
	#USB_ENDPT_EPTXEN_SHIFT
 2

	)

18512 
	#USB_ENDPT_EPRXEN_MASK
 0x8u

	)

18513 
	#USB_ENDPT_EPRXEN_SHIFT
 3

	)

18514 
	#USB_ENDPT_EPCTLDIS_MASK
 0x10u

	)

18515 
	#USB_ENDPT_EPCTLDIS_SHIFT
 4

	)

18516 
	#USB_ENDPT_RETRYDIS_MASK
 0x40u

	)

18517 
	#USB_ENDPT_RETRYDIS_SHIFT
 6

	)

18518 
	#USB_ENDPT_HOSTWOHUB_MASK
 0x80u

	)

18519 
	#USB_ENDPT_HOSTWOHUB_SHIFT
 7

	)

18521 
	#USB_USBCTRL_PDE_MASK
 0x40u

	)

18522 
	#USB_USBCTRL_PDE_SHIFT
 6

	)

18523 
	#USB_USBCTRL_SUSP_MASK
 0x80u

	)

18524 
	#USB_USBCTRL_SUSP_SHIFT
 7

	)

18526 
	#USB_OBSERVE_DMPD_MASK
 0x10u

	)

18527 
	#USB_OBSERVE_DMPD_SHIFT
 4

	)

18528 
	#USB_OBSERVE_DPPD_MASK
 0x40u

	)

18529 
	#USB_OBSERVE_DPPD_SHIFT
 6

	)

18530 
	#USB_OBSERVE_DPPU_MASK
 0x80u

	)

18531 
	#USB_OBSERVE_DPPU_SHIFT
 7

	)

18533 
	#USB_CONTROL_DPPULLUPNONOTG_MASK
 0x10u

	)

18534 
	#USB_CONTROL_DPPULLUPNONOTG_SHIFT
 4

	)

18536 
	#USB_USBTRC0_USB_RESUME_INT_MASK
 0x1u

	)

18537 
	#USB_USBTRC0_USB_RESUME_INT_SHIFT
 0

	)

18538 
	#USB_USBTRC0_SYNC_DET_MASK
 0x2u

	)

18539 
	#USB_USBTRC0_SYNC_DET_SHIFT
 1

	)

18540 
	#USB_USBTRC0_USBRESMEN_MASK
 0x20u

	)

18541 
	#USB_USBTRC0_USBRESMEN_SHIFT
 5

	)

18542 
	#USB_USBTRC0_USBRESET_MASK
 0x80u

	)

18543 
	#USB_USBTRC0_USBRESET_SHIFT
 7

	)

18545 
	#USB_USBFRMADJUST_ADJ_MASK
 0xFFu

	)

18546 
	#USB_USBFRMADJUST_ADJ_SHIFT
 0

	)

18547 
	#USB_USBFRMADJUST_ADJ
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
USB_USBFRMADJUST_ADJ_SHIFT
))&
USB_USBFRMADJUST_ADJ_MASK
)

	)

18556 
	#USB0_BASE_PTR
 ((
USB_MemM­PŒ
)0x40072000u)

	)

18558 
	#USB_BASE_PTRS
 { 
USB0_BASE_PTR
 }

	)

18572 
	#USB0_PERID
 
	`USB_PERID_REG
(
USB0_BASE_PTR
)

	)

18573 
	#USB0_IDCOMP
 
	`USB_IDCOMP_REG
(
USB0_BASE_PTR
)

	)

18574 
	#USB0_REV
 
	`USB_REV_REG
(
USB0_BASE_PTR
)

	)

18575 
	#USB0_ADDINFO
 
	`USB_ADDINFO_REG
(
USB0_BASE_PTR
)

	)

18576 
	#USB0_OTGISTAT
 
	`USB_OTGISTAT_REG
(
USB0_BASE_PTR
)

	)

18577 
	#USB0_OTGICR
 
	`USB_OTGICR_REG
(
USB0_BASE_PTR
)

	)

18578 
	#USB0_OTGSTAT
 
	`USB_OTGSTAT_REG
(
USB0_BASE_PTR
)

	)

18579 
	#USB0_OTGCTL
 
	`USB_OTGCTL_REG
(
USB0_BASE_PTR
)

	)

18580 
	#USB0_ISTAT
 
	`USB_ISTAT_REG
(
USB0_BASE_PTR
)

	)

18581 
	#USB0_INTEN
 
	`USB_INTEN_REG
(
USB0_BASE_PTR
)

	)

18582 
	#USB0_ERRSTAT
 
	`USB_ERRSTAT_REG
(
USB0_BASE_PTR
)

	)

18583 
	#USB0_ERREN
 
	`USB_ERREN_REG
(
USB0_BASE_PTR
)

	)

18584 
	#USB0_STAT
 
	`USB_STAT_REG
(
USB0_BASE_PTR
)

	)

18585 
	#USB0_CTL
 
	`USB_CTL_REG
(
USB0_BASE_PTR
)

	)

18586 
	#USB0_ADDR
 
	`USB_ADDR_REG
(
USB0_BASE_PTR
)

	)

18587 
	#USB0_BDTPAGE1
 
	`USB_BDTPAGE1_REG
(
USB0_BASE_PTR
)

	)

18588 
	#USB0_FRMNUML
 
	`USB_FRMNUML_REG
(
USB0_BASE_PTR
)

	)

18589 
	#USB0_FRMNUMH
 
	`USB_FRMNUMH_REG
(
USB0_BASE_PTR
)

	)

18590 
	#USB0_TOKEN
 
	`USB_TOKEN_REG
(
USB0_BASE_PTR
)

	)

18591 
	#USB0_SOFTHLD
 
	`USB_SOFTHLD_REG
(
USB0_BASE_PTR
)

	)

18592 
	#USB0_BDTPAGE2
 
	`USB_BDTPAGE2_REG
(
USB0_BASE_PTR
)

	)

18593 
	#USB0_BDTPAGE3
 
	`USB_BDTPAGE3_REG
(
USB0_BASE_PTR
)

	)

18594 
	#USB0_ENDPT0
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,0)

	)

18595 
	#USB0_ENDPT1
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,1)

	)

18596 
	#USB0_ENDPT2
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,2)

	)

18597 
	#USB0_ENDPT3
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,3)

	)

18598 
	#USB0_ENDPT4
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,4)

	)

18599 
	#USB0_ENDPT5
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,5)

	)

18600 
	#USB0_ENDPT6
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,6)

	)

18601 
	#USB0_ENDPT7
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,7)

	)

18602 
	#USB0_ENDPT8
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,8)

	)

18603 
	#USB0_ENDPT9
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,9)

	)

18604 
	#USB0_ENDPT10
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,10)

	)

18605 
	#USB0_ENDPT11
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,11)

	)

18606 
	#USB0_ENDPT12
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,12)

	)

18607 
	#USB0_ENDPT13
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,13)

	)

18608 
	#USB0_ENDPT14
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,14)

	)

18609 
	#USB0_ENDPT15
 
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,15)

	)

18610 
	#USB0_USBCTRL
 
	`USB_USBCTRL_REG
(
USB0_BASE_PTR
)

	)

18611 
	#USB0_OBSERVE
 
	`USB_OBSERVE_REG
(
USB0_BASE_PTR
)

	)

18612 
	#USB0_CONTROL
 
	`USB_CONTROL_REG
(
USB0_BASE_PTR
)

	)

18613 
	#USB0_USBTRC0
 
	`USB_USBTRC0_REG
(
USB0_BASE_PTR
)

	)

18614 
	#USB0_USBFRMADJUST
 
	`USB_USBFRMADJUST_REG
(
USB0_BASE_PTR
)

	)

18617 
	#USB0_ENDPT
(
šdex
è
	`USB_ENDPT_REG
(
USB0_BASE_PTR
,šdex)

	)

18639 
	sUSBDCD_MemM­
 {

18640 
ušt32_t
 
	mCONTROL
;

18641 
ušt32_t
 
	mCLOCK
;

18642 
ušt32_t
 
	mSTATUS
;

18643 
ušt8_t
 
	mRESERVED_0
[4];

18644 
ušt32_t
 
	mTIMER0
;

18645 
ušt32_t
 
	mTIMER1
;

18646 
ušt32_t
 
	mTIMER2
;

18647 } vÞ©ž*
	tUSBDCD_MemM­PŒ
;

18660 
	#USBDCD_CONTROL_REG
(
ba£
è((ba£)->
CONTROL
)

	)

18661 
	#USBDCD_CLOCK_REG
(
ba£
è((ba£)->
CLOCK
)

	)

18662 
	#USBDCD_STATUS_REG
(
ba£
è((ba£)->
STATUS
)

	)

18663 
	#USBDCD_TIMER0_REG
(
ba£
è((ba£)->
TIMER0
)

	)

18664 
	#USBDCD_TIMER1_REG
(
ba£
è((ba£)->
TIMER1
)

	)

18665 
	#USBDCD_TIMER2_REG
(
ba£
è((ba£)->
TIMER2
)

	)

18682 
	#USBDCD_CONTROL_IACK_MASK
 0x1u

	)

18683 
	#USBDCD_CONTROL_IACK_SHIFT
 0

	)

18684 
	#USBDCD_CONTROL_IF_MASK
 0x100u

	)

18685 
	#USBDCD_CONTROL_IF_SHIFT
 8

	)

18686 
	#USBDCD_CONTROL_IE_MASK
 0x10000u

	)

18687 
	#USBDCD_CONTROL_IE_SHIFT
 16

	)

18688 
	#USBDCD_CONTROL_START_MASK
 0x1000000u

	)

18689 
	#USBDCD_CONTROL_START_SHIFT
 24

	)

18690 
	#USBDCD_CONTROL_SR_MASK
 0x2000000u

	)

18691 
	#USBDCD_CONTROL_SR_SHIFT
 25

	)

18693 
	#USBDCD_CLOCK_CLOCK_UNIT_MASK
 0x1u

	)

18694 
	#USBDCD_CLOCK_CLOCK_UNIT_SHIFT
 0

	)

18695 
	#USBDCD_CLOCK_CLOCK_SPEED_MASK
 0xFFCu

	)

18696 
	#USBDCD_CLOCK_CLOCK_SPEED_SHIFT
 2

	)

18697 
	#USBDCD_CLOCK_CLOCK_SPEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_CLOCK_CLOCK_SPEED_SHIFT
))&
USBDCD_CLOCK_CLOCK_SPEED_MASK
)

	)

18699 
	#USBDCD_STATUS_SEQ_RES_MASK
 0x30000u

	)

18700 
	#USBDCD_STATUS_SEQ_RES_SHIFT
 16

	)

18701 
	#USBDCD_STATUS_SEQ_RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_STATUS_SEQ_RES_SHIFT
))&
USBDCD_STATUS_SEQ_RES_MASK
)

	)

18702 
	#USBDCD_STATUS_SEQ_STAT_MASK
 0xC0000u

	)

18703 
	#USBDCD_STATUS_SEQ_STAT_SHIFT
 18

	)

18704 
	#USBDCD_STATUS_SEQ_STAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_STATUS_SEQ_STAT_SHIFT
))&
USBDCD_STATUS_SEQ_STAT_MASK
)

	)

18705 
	#USBDCD_STATUS_ERR_MASK
 0x100000u

	)

18706 
	#USBDCD_STATUS_ERR_SHIFT
 20

	)

18707 
	#USBDCD_STATUS_TO_MASK
 0x200000u

	)

18708 
	#USBDCD_STATUS_TO_SHIFT
 21

	)

18709 
	#USBDCD_STATUS_ACTIVE_MASK
 0x400000u

	)

18710 
	#USBDCD_STATUS_ACTIVE_SHIFT
 22

	)

18712 
	#USBDCD_TIMER0_TUNITCON_MASK
 0xFFFu

	)

18713 
	#USBDCD_TIMER0_TUNITCON_SHIFT
 0

	)

18714 
	#USBDCD_TIMER0_TUNITCON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER0_TUNITCON_SHIFT
))&
USBDCD_TIMER0_TUNITCON_MASK
)

	)

18715 
	#USBDCD_TIMER0_TSEQ_INIT_MASK
 0x3FF0000u

	)

18716 
	#USBDCD_TIMER0_TSEQ_INIT_SHIFT
 16

	)

18717 
	#USBDCD_TIMER0_TSEQ_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER0_TSEQ_INIT_SHIFT
))&
USBDCD_TIMER0_TSEQ_INIT_MASK
)

	)

18719 
	#USBDCD_TIMER1_TVDPSRC_ON_MASK
 0x3FFu

	)

18720 
	#USBDCD_TIMER1_TVDPSRC_ON_SHIFT
 0

	)

18721 
	#USBDCD_TIMER1_TVDPSRC_ON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER1_TVDPSRC_ON_SHIFT
))&
USBDCD_TIMER1_TVDPSRC_ON_MASK
)

	)

18722 
	#USBDCD_TIMER1_TDCD_DBNC_MASK
 0x3FF0000u

	)

18723 
	#USBDCD_TIMER1_TDCD_DBNC_SHIFT
 16

	)

18724 
	#USBDCD_TIMER1_TDCD_DBNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER1_TDCD_DBNC_SHIFT
))&
USBDCD_TIMER1_TDCD_DBNC_MASK
)

	)

18726 
	#USBDCD_TIMER2_CHECK_DM_MASK
 0xFu

	)

18727 
	#USBDCD_TIMER2_CHECK_DM_SHIFT
 0

	)

18728 
	#USBDCD_TIMER2_CHECK_DM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER2_CHECK_DM_SHIFT
))&
USBDCD_TIMER2_CHECK_DM_MASK
)

	)

18729 
	#USBDCD_TIMER2_TVDPSRC_CON_MASK
 0x3FF0000u

	)

18730 
	#USBDCD_TIMER2_TVDPSRC_CON_SHIFT
 16

	)

18731 
	#USBDCD_TIMER2_TVDPSRC_CON
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBDCD_TIMER2_TVDPSRC_CON_SHIFT
))&
USBDCD_TIMER2_TVDPSRC_CON_MASK
)

	)

18740 
	#USBDCD_BASE_PTR
 ((
USBDCD_MemM­PŒ
)0x40035000u)

	)

18742 
	#USBDCD_BASE_PTRS
 { 
USBDCD_BASE_PTR
 }

	)

18756 
	#USBDCD_CONTROL
 
	`USBDCD_CONTROL_REG
(
USBDCD_BASE_PTR
)

	)

18757 
	#USBDCD_CLOCK
 
	`USBDCD_CLOCK_REG
(
USBDCD_BASE_PTR
)

	)

18758 
	#USBDCD_STATUS
 
	`USBDCD_STATUS_REG
(
USBDCD_BASE_PTR
)

	)

18759 
	#USBDCD_TIMER0
 
	`USBDCD_TIMER0_REG
(
USBDCD_BASE_PTR
)

	)

18760 
	#USBDCD_TIMER1
 
	`USBDCD_TIMER1_REG
(
USBDCD_BASE_PTR
)

	)

18761 
	#USBDCD_TIMER2
 
	`USBDCD_TIMER2_REG
(
USBDCD_BASE_PTR
)

	)

18783 
	sUSBHS_MemM­
 {

18784 
ušt32_t
 
	mID
;

18785 
ušt32_t
 
	mHWGENERAL
;

18786 
ušt32_t
 
	mHWHOST
;

18787 
ušt32_t
 
	mHWDEVICE
;

18788 
ušt32_t
 
	mHWTXBUF
;

18789 
ušt32_t
 
	mHWRXBUF
;

18790 
ušt8_t
 
	mRESERVED_0
[104];

18791 
ušt32_t
 
	mGPTIMER0LD
;

18792 
ušt32_t
 
	mGPTIMER0CTL
;

18793 
ušt32_t
 
	mGPTIMER1LD
;

18794 
ušt32_t
 
	mGPTIMER1CTL
;

18795 
ušt32_t
 
	mUSB_SBUSCFG
;

18796 
ušt8_t
 
	mRESERVED_1
[108];

18797 
ušt32_t
 
	mHCIVERSION
;

18798 
ušt32_t
 
	mHCSPARAMS
;

18799 
ušt32_t
 
	mHCCPARAMS
;

18800 
ušt8_t
 
	mRESERVED_2
[22];

18801 
ušt16_t
 
	mDCIVERSION
;

18802 
ušt32_t
 
	mDCCPARAMS
;

18803 
ušt8_t
 
	mRESERVED_3
[24];

18804 
ušt32_t
 
	mUSBCMD
;

18805 
ušt32_t
 
	mUSBSTS
;

18806 
ušt32_t
 
	mUSBINTR
;

18807 
ušt32_t
 
	mFRINDEX
;

18808 
ušt8_t
 
	mRESERVED_4
[4];

18810 
ušt32_t
 
	mDEVICEADDR
;

18811 
ušt32_t
 
	mPERIODICLISTBASE
;

18814 
ušt32_t
 
	mASYNCLISTADDR
;

18815 
ušt32_t
 
	mEPLISTADDR
;

18817 
ušt32_t
 
	mTTCTRL
;

18818 
ušt32_t
 
	mBURSTSIZE
;

18819 
ušt32_t
 
	mTXFILLTUNING
;

18820 
ušt8_t
 
	mRESERVED_5
[8];

18821 
ušt32_t
 
	mULPI_VIEWPORT
;

18822 
ušt8_t
 
	mRESERVED_6
[4];

18823 
ušt32_t
 
	mENDPTNAK
;

18824 
ušt32_t
 
	mENDPTNAKEN
;

18825 
ušt32_t
 
	mCONFIGFLAG
;

18826 
ušt32_t
 
	mPORTSC1
;

18827 
ušt8_t
 
	mRESERVED_7
[28];

18828 
ušt32_t
 
	mOTGSC
;

18829 
ušt32_t
 
	mUSBMODE
;

18830 
ušt32_t
 
	mEPSETUPSR
;

18831 
ušt32_t
 
	mEPPRIME
;

18832 
ušt32_t
 
	mEPFLUSH
;

18833 
ušt32_t
 
	mEPSR
;

18834 
ušt32_t
 
	mEPCOMPLETE
;

18835 
ušt32_t
 
	mEPCR0
;

18836 
ušt32_t
 
	mEPCR
[3];

18837 
ušt8_t
 
	mRESERVED_8
[48];

18838 
ušt32_t
 
	mUSBGENCTRL
;

18839 } vÞ©ž*
	tUSBHS_MemM­PŒ
;

18852 
	#USBHS_ID_REG
(
ba£
è((ba£)->
ID
)

	)

18853 
	#USBHS_HWGENERAL_REG
(
ba£
è((ba£)->
HWGENERAL
)

	)

18854 
	#USBHS_HWHOST_REG
(
ba£
è((ba£)->
HWHOST
)

	)

18855 
	#USBHS_HWDEVICE_REG
(
ba£
è((ba£)->
HWDEVICE
)

	)

18856 
	#USBHS_HWTXBUF_REG
(
ba£
è((ba£)->
HWTXBUF
)

	)

18857 
	#USBHS_HWRXBUF_REG
(
ba£
è((ba£)->
HWRXBUF
)

	)

18858 
	#USBHS_GPTIMER0LD_REG
(
ba£
è((ba£)->
GPTIMER0LD
)

	)

18859 
	#USBHS_GPTIMER0CTL_REG
(
ba£
è((ba£)->
GPTIMER0CTL
)

	)

18860 
	#USBHS_GPTIMER1LD_REG
(
ba£
è((ba£)->
GPTIMER1LD
)

	)

18861 
	#USBHS_GPTIMER1CTL_REG
(
ba£
è((ba£)->
GPTIMER1CTL
)

	)

18862 
	#USBHS_USB_SBUSCFG_REG
(
ba£
è((ba£)->
USB_SBUSCFG
)

	)

18863 
	#USBHS_HCIVERSION_REG
(
ba£
è((ba£)->
HCIVERSION
)

	)

18864 
	#USBHS_HCSPARAMS_REG
(
ba£
è((ba£)->
HCSPARAMS
)

	)

18865 
	#USBHS_HCCPARAMS_REG
(
ba£
è((ba£)->
HCCPARAMS
)

	)

18866 
	#USBHS_DCIVERSION_REG
(
ba£
è((ba£)->
DCIVERSION
)

	)

18867 
	#USBHS_DCCPARAMS_REG
(
ba£
è((ba£)->
DCCPARAMS
)

	)

18868 
	#USBHS_USBCMD_REG
(
ba£
è((ba£)->
USBCMD
)

	)

18869 
	#USBHS_USBSTS_REG
(
ba£
è((ba£)->
USBSTS
)

	)

18870 
	#USBHS_USBINTR_REG
(
ba£
è((ba£)->
USBINTR
)

	)

18871 
	#USBHS_FRINDEX_REG
(
ba£
è((ba£)->
FRINDEX
)

	)

18872 
	#USBHS_DEVICEADDR_REG
(
ba£
è((ba£)->
DEVICEADDR
)

	)

18873 
	#USBHS_PERIODICLISTBASE_REG
(
ba£
è((ba£)->
PERIODICLISTBASE
)

	)

18874 
	#USBHS_ASYNCLISTADDR_REG
(
ba£
è((ba£)->
ASYNCLISTADDR
)

	)

18875 
	#USBHS_EPLISTADDR_REG
(
ba£
è((ba£)->
EPLISTADDR
)

	)

18876 
	#USBHS_TTCTRL_REG
(
ba£
è((ba£)->
TTCTRL
)

	)

18877 
	#USBHS_BURSTSIZE_REG
(
ba£
è((ba£)->
BURSTSIZE
)

	)

18878 
	#USBHS_TXFILLTUNING_REG
(
ba£
è((ba£)->
TXFILLTUNING
)

	)

18879 
	#USBHS_ULPI_VIEWPORT_REG
(
ba£
è((ba£)->
ULPI_VIEWPORT
)

	)

18880 
	#USBHS_ENDPTNAK_REG
(
ba£
è((ba£)->
ENDPTNAK
)

	)

18881 
	#USBHS_ENDPTNAKEN_REG
(
ba£
è((ba£)->
ENDPTNAKEN
)

	)

18882 
	#USBHS_CONFIGFLAG_REG
(
ba£
è((ba£)->
CONFIGFLAG
)

	)

18883 
	#USBHS_PORTSC1_REG
(
ba£
è((ba£)->
PORTSC1
)

	)

18884 
	#USBHS_OTGSC_REG
(
ba£
è((ba£)->
OTGSC
)

	)

18885 
	#USBHS_USBMODE_REG
(
ba£
è((ba£)->
USBMODE
)

	)

18886 
	#USBHS_EPSETUPSR_REG
(
ba£
è((ba£)->
EPSETUPSR
)

	)

18887 
	#USBHS_EPPRIME_REG
(
ba£
è((ba£)->
EPPRIME
)

	)

18888 
	#USBHS_EPFLUSH_REG
(
ba£
è((ba£)->
EPFLUSH
)

	)

18889 
	#USBHS_EPSR_REG
(
ba£
è((ba£)->
EPSR
)

	)

18890 
	#USBHS_EPCOMPLETE_REG
(
ba£
è((ba£)->
EPCOMPLETE
)

	)

18891 
	#USBHS_EPCR0_REG
(
ba£
è((ba£)->
EPCR0
)

	)

18892 
	#USBHS_EPCR_REG
(
ba£
,
šdex
è((ba£)->
EPCR
[šdex])

	)

18893 
	#USBHS_USBGENCTRL_REG
(
ba£
è((ba£)->
USBGENCTRL
)

	)

18910 
	#USBHS_ID_ID_MASK
 0x3Fu

	)

18911 
	#USBHS_ID_ID_SHIFT
 0

	)

18912 
	#USBHS_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_ID_SHIFT
))&
USBHS_ID_ID_MASK
)

	)

18913 
	#USBHS_ID_NID_MASK
 0x3F00u

	)

18914 
	#USBHS_ID_NID_SHIFT
 8

	)

18915 
	#USBHS_ID_NID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_NID_SHIFT
))&
USBHS_ID_NID_MASK
)

	)

18916 
	#USBHS_ID_TAG_MASK
 0x1F0000u

	)

18917 
	#USBHS_ID_TAG_SHIFT
 16

	)

18918 
	#USBHS_ID_TAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_TAG_SHIFT
))&
USBHS_ID_TAG_MASK
)

	)

18919 
	#USBHS_ID_REVISION_MASK
 0x1E00000u

	)

18920 
	#USBHS_ID_REVISION_SHIFT
 21

	)

18921 
	#USBHS_ID_REVISION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_REVISION_SHIFT
))&
USBHS_ID_REVISION_MASK
)

	)

18922 
	#USBHS_ID_VERSION_MASK
 0x1E000000u

	)

18923 
	#USBHS_ID_VERSION_SHIFT
 25

	)

18924 
	#USBHS_ID_VERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_VERSION_SHIFT
))&
USBHS_ID_VERSION_MASK
)

	)

18925 
	#USBHS_ID_VERSIONID_MASK
 0xE0000000u

	)

18926 
	#USBHS_ID_VERSIONID_SHIFT
 29

	)

18927 
	#USBHS_ID_VERSIONID
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ID_VERSIONID_SHIFT
))&
USBHS_ID_VERSIONID_MASK
)

	)

18929 
	#USBHS_HWGENERAL_PHYM_MASK
 0x1C0u

	)

18930 
	#USBHS_HWGENERAL_PHYM_SHIFT
 6

	)

18931 
	#USBHS_HWGENERAL_PHYM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWGENERAL_PHYM_SHIFT
))&
USBHS_HWGENERAL_PHYM_MASK
)

	)

18932 
	#USBHS_HWGENERAL_SM_MASK
 0x600u

	)

18933 
	#USBHS_HWGENERAL_SM_SHIFT
 9

	)

18934 
	#USBHS_HWGENERAL_SM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWGENERAL_SM_SHIFT
))&
USBHS_HWGENERAL_SM_MASK
)

	)

18936 
	#USBHS_HWHOST_HC_MASK
 0x1u

	)

18937 
	#USBHS_HWHOST_HC_SHIFT
 0

	)

18938 
	#USBHS_HWHOST_NPORT_MASK
 0xEu

	)

18939 
	#USBHS_HWHOST_NPORT_SHIFT
 1

	)

18940 
	#USBHS_HWHOST_NPORT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_NPORT_SHIFT
))&
USBHS_HWHOST_NPORT_MASK
)

	)

18941 
	#USBHS_HWHOST_TTASY_MASK
 0xFF0000u

	)

18942 
	#USBHS_HWHOST_TTASY_SHIFT
 16

	)

18943 
	#USBHS_HWHOST_TTASY
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_TTASY_SHIFT
))&
USBHS_HWHOST_TTASY_MASK
)

	)

18944 
	#USBHS_HWHOST_TTPER_MASK
 0xFF000000u

	)

18945 
	#USBHS_HWHOST_TTPER_SHIFT
 24

	)

18946 
	#USBHS_HWHOST_TTPER
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWHOST_TTPER_SHIFT
))&
USBHS_HWHOST_TTPER_MASK
)

	)

18948 
	#USBHS_HWDEVICE_DC_MASK
 0x1u

	)

18949 
	#USBHS_HWDEVICE_DC_SHIFT
 0

	)

18950 
	#USBHS_HWDEVICE_DEVEP_MASK
 0x3Eu

	)

18951 
	#USBHS_HWDEVICE_DEVEP_SHIFT
 1

	)

18952 
	#USBHS_HWDEVICE_DEVEP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWDEVICE_DEVEP_SHIFT
))&
USBHS_HWDEVICE_DEVEP_MASK
)

	)

18954 
	#USBHS_HWTXBUF_TXBURST_MASK
 0xFFu

	)

18955 
	#USBHS_HWTXBUF_TXBURST_SHIFT
 0

	)

18956 
	#USBHS_HWTXBUF_TXBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXBURST_SHIFT
))&
USBHS_HWTXBUF_TXBURST_MASK
)

	)

18957 
	#USBHS_HWTXBUF_TXADD_MASK
 0xFF00u

	)

18958 
	#USBHS_HWTXBUF_TXADD_SHIFT
 8

	)

18959 
	#USBHS_HWTXBUF_TXADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXADD_SHIFT
))&
USBHS_HWTXBUF_TXADD_MASK
)

	)

18960 
	#USBHS_HWTXBUF_TXCHANADD_MASK
 0xFF0000u

	)

18961 
	#USBHS_HWTXBUF_TXCHANADD_SHIFT
 16

	)

18962 
	#USBHS_HWTXBUF_TXCHANADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWTXBUF_TXCHANADD_SHIFT
))&
USBHS_HWTXBUF_TXCHANADD_MASK
)

	)

18963 
	#USBHS_HWTXBUF_TXLC_MASK
 0x80000000u

	)

18964 
	#USBHS_HWTXBUF_TXLC_SHIFT
 31

	)

18966 
	#USBHS_HWRXBUF_RXBURST_MASK
 0xFFu

	)

18967 
	#USBHS_HWRXBUF_RXBURST_SHIFT
 0

	)

18968 
	#USBHS_HWRXBUF_RXBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWRXBUF_RXBURST_SHIFT
))&
USBHS_HWRXBUF_RXBURST_MASK
)

	)

18969 
	#USBHS_HWRXBUF_RXADD_MASK
 0xFF00u

	)

18970 
	#USBHS_HWRXBUF_RXADD_SHIFT
 8

	)

18971 
	#USBHS_HWRXBUF_RXADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HWRXBUF_RXADD_SHIFT
))&
USBHS_HWRXBUF_RXADD_MASK
)

	)

18973 
	#USBHS_GPTIMER0LD_GPTLD_MASK
 0xFFFFFFu

	)

18974 
	#USBHS_GPTIMER0LD_GPTLD_SHIFT
 0

	)

18975 
	#USBHS_GPTIMER0LD_GPTLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER0LD_GPTLD_SHIFT
))&
USBHS_GPTIMER0LD_GPTLD_MASK
)

	)

18977 
	#USBHS_GPTIMER0CTL_GPTCNT_MASK
 0xFFFFFFu

	)

18978 
	#USBHS_GPTIMER0CTL_GPTCNT_SHIFT
 0

	)

18979 
	#USBHS_GPTIMER0CTL_GPTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER0CTL_GPTCNT_SHIFT
))&
USBHS_GPTIMER0CTL_GPTCNT_MASK
)

	)

18980 
	#USBHS_GPTIMER0CTL_MODE_MASK
 0x1000000u

	)

18981 
	#USBHS_GPTIMER0CTL_MODE_SHIFT
 24

	)

18982 
	#USBHS_GPTIMER0CTL_RST_MASK
 0x40000000u

	)

18983 
	#USBHS_GPTIMER0CTL_RST_SHIFT
 30

	)

18984 
	#USBHS_GPTIMER0CTL_RUN_MASK
 0x80000000u

	)

18985 
	#USBHS_GPTIMER0CTL_RUN_SHIFT
 31

	)

18987 
	#USBHS_GPTIMER1LD_GPTLD_MASK
 0xFFFFFFu

	)

18988 
	#USBHS_GPTIMER1LD_GPTLD_SHIFT
 0

	)

18989 
	#USBHS_GPTIMER1LD_GPTLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER1LD_GPTLD_SHIFT
))&
USBHS_GPTIMER1LD_GPTLD_MASK
)

	)

18991 
	#USBHS_GPTIMER1CTL_GPTCNT_MASK
 0xFFFFFFu

	)

18992 
	#USBHS_GPTIMER1CTL_GPTCNT_SHIFT
 0

	)

18993 
	#USBHS_GPTIMER1CTL_GPTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_GPTIMER1CTL_GPTCNT_SHIFT
))&
USBHS_GPTIMER1CTL_GPTCNT_MASK
)

	)

18994 
	#USBHS_GPTIMER1CTL_MODE_MASK
 0x1000000u

	)

18995 
	#USBHS_GPTIMER1CTL_MODE_SHIFT
 24

	)

18996 
	#USBHS_GPTIMER1CTL_RST_MASK
 0x40000000u

	)

18997 
	#USBHS_GPTIMER1CTL_RST_SHIFT
 30

	)

18998 
	#USBHS_GPTIMER1CTL_RUN_MASK
 0x80000000u

	)

18999 
	#USBHS_GPTIMER1CTL_RUN_SHIFT
 31

	)

19001 
	#USBHS_USB_SBUSCFG_BURSTMODE_MASK
 0x7u

	)

19002 
	#USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
 0

	)

19003 
	#USBHS_USB_SBUSCFG_BURSTMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
))&
USBHS_USB_SBUSCFG_BURSTMODE_MASK
)

	)

19005 
	#USBHS_HCIVERSION_CAPLENGTH_MASK
 0xFFu

	)

19006 
	#USBHS_HCIVERSION_CAPLENGTH_SHIFT
 0

	)

19007 
	#USBHS_HCIVERSION_CAPLENGTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCIVERSION_CAPLENGTH_SHIFT
))&
USBHS_HCIVERSION_CAPLENGTH_MASK
)

	)

19008 
	#USBHS_HCIVERSION_HCIVERSION_MASK
 0xFFFF0000u

	)

19009 
	#USBHS_HCIVERSION_HCIVERSION_SHIFT
 16

	)

19010 
	#USBHS_HCIVERSION_HCIVERSION
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCIVERSION_HCIVERSION_SHIFT
))&
USBHS_HCIVERSION_HCIVERSION_MASK
)

	)

19012 
	#USBHS_HCSPARAMS_N_PORTS_MASK
 0xFu

	)

19013 
	#USBHS_HCSPARAMS_N_PORTS_SHIFT
 0

	)

19014 
	#USBHS_HCSPARAMS_N_PORTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PORTS_SHIFT
))&
USBHS_HCSPARAMS_N_PORTS_MASK
)

	)

19015 
	#USBHS_HCSPARAMS_PPC_MASK
 0x10u

	)

19016 
	#USBHS_HCSPARAMS_PPC_SHIFT
 4

	)

19017 
	#USBHS_HCSPARAMS_N_PCC_MASK
 0xF00u

	)

19018 
	#USBHS_HCSPARAMS_N_PCC_SHIFT
 8

	)

19019 
	#USBHS_HCSPARAMS_N_PCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PCC_SHIFT
))&
USBHS_HCSPARAMS_N_PCC_MASK
)

	)

19020 
	#USBHS_HCSPARAMS_N_CC_MASK
 0xF000u

	)

19021 
	#USBHS_HCSPARAMS_N_CC_SHIFT
 12

	)

19022 
	#USBHS_HCSPARAMS_N_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_CC_SHIFT
))&
USBHS_HCSPARAMS_N_CC_MASK
)

	)

19023 
	#USBHS_HCSPARAMS_PI_MASK
 0x10000u

	)

19024 
	#USBHS_HCSPARAMS_PI_SHIFT
 16

	)

19025 
	#USBHS_HCSPARAMS_N_PTT_MASK
 0xF00000u

	)

19026 
	#USBHS_HCSPARAMS_N_PTT_SHIFT
 20

	)

19027 
	#USBHS_HCSPARAMS_N_PTT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_PTT_SHIFT
))&
USBHS_HCSPARAMS_N_PTT_MASK
)

	)

19028 
	#USBHS_HCSPARAMS_N_TT_MASK
 0xF000000u

	)

19029 
	#USBHS_HCSPARAMS_N_TT_SHIFT
 24

	)

19030 
	#USBHS_HCSPARAMS_N_TT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCSPARAMS_N_TT_SHIFT
))&
USBHS_HCSPARAMS_N_TT_MASK
)

	)

19032 
	#USBHS_HCCPARAMS_ADC_MASK
 0x1u

	)

19033 
	#USBHS_HCCPARAMS_ADC_SHIFT
 0

	)

19034 
	#USBHS_HCCPARAMS_PFL_MASK
 0x2u

	)

19035 
	#USBHS_HCCPARAMS_PFL_SHIFT
 1

	)

19036 
	#USBHS_HCCPARAMS_ASP_MASK
 0x4u

	)

19037 
	#USBHS_HCCPARAMS_ASP_SHIFT
 2

	)

19038 
	#USBHS_HCCPARAMS_IST_MASK
 0xF0u

	)

19039 
	#USBHS_HCCPARAMS_IST_SHIFT
 4

	)

19040 
	#USBHS_HCCPARAMS_IST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCCPARAMS_IST_SHIFT
))&
USBHS_HCCPARAMS_IST_MASK
)

	)

19041 
	#USBHS_HCCPARAMS_EECP_MASK
 0xFF00u

	)

19042 
	#USBHS_HCCPARAMS_EECP_SHIFT
 8

	)

19043 
	#USBHS_HCCPARAMS_EECP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_HCCPARAMS_EECP_SHIFT
))&
USBHS_HCCPARAMS_EECP_MASK
)

	)

19045 
	#USBHS_DCIVERSION_DCIVERSION_MASK
 0xFFFFu

	)

19046 
	#USBHS_DCIVERSION_DCIVERSION_SHIFT
 0

	)

19047 
	#USBHS_DCIVERSION_DCIVERSION
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
USBHS_DCIVERSION_DCIVERSION_SHIFT
))&
USBHS_DCIVERSION_DCIVERSION_MASK
)

	)

19049 
	#USBHS_DCCPARAMS_DEN_MASK
 0x1Fu

	)

19050 
	#USBHS_DCCPARAMS_DEN_SHIFT
 0

	)

19051 
	#USBHS_DCCPARAMS_DEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_DCCPARAMS_DEN_SHIFT
))&
USBHS_DCCPARAMS_DEN_MASK
)

	)

19052 
	#USBHS_DCCPARAMS_DC_MASK
 0x80u

	)

19053 
	#USBHS_DCCPARAMS_DC_SHIFT
 7

	)

19054 
	#USBHS_DCCPARAMS_HC_MASK
 0x100u

	)

19055 
	#USBHS_DCCPARAMS_HC_SHIFT
 8

	)

19057 
	#USBHS_USBCMD_RS_MASK
 0x1u

	)

19058 
	#USBHS_USBCMD_RS_SHIFT
 0

	)

19059 
	#USBHS_USBCMD_RST_MASK
 0x2u

	)

19060 
	#USBHS_USBCMD_RST_SHIFT
 1

	)

19061 
	#USBHS_USBCMD_FS_MASK
 0xCu

	)

19062 
	#USBHS_USBCMD_FS_SHIFT
 2

	)

19063 
	#USBHS_USBCMD_FS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_FS_SHIFT
))&
USBHS_USBCMD_FS_MASK
)

	)

19064 
	#USBHS_USBCMD_PSE_MASK
 0x10u

	)

19065 
	#USBHS_USBCMD_PSE_SHIFT
 4

	)

19066 
	#USBHS_USBCMD_ASE_MASK
 0x20u

	)

19067 
	#USBHS_USBCMD_ASE_SHIFT
 5

	)

19068 
	#USBHS_USBCMD_IAA_MASK
 0x40u

	)

19069 
	#USBHS_USBCMD_IAA_SHIFT
 6

	)

19070 
	#USBHS_USBCMD_ASP_MASK
 0x300u

	)

19071 
	#USBHS_USBCMD_ASP_SHIFT
 8

	)

19072 
	#USBHS_USBCMD_ASP
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_ASP_SHIFT
))&
USBHS_USBCMD_ASP_MASK
)

	)

19073 
	#USBHS_USBCMD_ASPE_MASK
 0x800u

	)

19074 
	#USBHS_USBCMD_ASPE_SHIFT
 11

	)

19075 
	#USBHS_USBCMD_SUTW_MASK
 0x2000u

	)

19076 
	#USBHS_USBCMD_SUTW_SHIFT
 13

	)

19077 
	#USBHS_USBCMD_ATDTW_MASK
 0x4000u

	)

19078 
	#USBHS_USBCMD_ATDTW_SHIFT
 14

	)

19079 
	#USBHS_USBCMD_FS2_MASK
 0x8000u

	)

19080 
	#USBHS_USBCMD_FS2_SHIFT
 15

	)

19081 
	#USBHS_USBCMD_ITC_MASK
 0xFF0000u

	)

19082 
	#USBHS_USBCMD_ITC_SHIFT
 16

	)

19083 
	#USBHS_USBCMD_ITC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBCMD_ITC_SHIFT
))&
USBHS_USBCMD_ITC_MASK
)

	)

19085 
	#USBHS_USBSTS_UI_MASK
 0x1u

	)

19086 
	#USBHS_USBSTS_UI_SHIFT
 0

	)

19087 
	#USBHS_USBSTS_UEI_MASK
 0x2u

	)

19088 
	#USBHS_USBSTS_UEI_SHIFT
 1

	)

19089 
	#USBHS_USBSTS_PCI_MASK
 0x4u

	)

19090 
	#USBHS_USBSTS_PCI_SHIFT
 2

	)

19091 
	#USBHS_USBSTS_FRI_MASK
 0x8u

	)

19092 
	#USBHS_USBSTS_FRI_SHIFT
 3

	)

19093 
	#USBHS_USBSTS_SEI_MASK
 0x10u

	)

19094 
	#USBHS_USBSTS_SEI_SHIFT
 4

	)

19095 
	#USBHS_USBSTS_AAI_MASK
 0x20u

	)

19096 
	#USBHS_USBSTS_AAI_SHIFT
 5

	)

19097 
	#USBHS_USBSTS_URI_MASK
 0x40u

	)

19098 
	#USBHS_USBSTS_URI_SHIFT
 6

	)

19099 
	#USBHS_USBSTS_SRI_MASK
 0x80u

	)

19100 
	#USBHS_USBSTS_SRI_SHIFT
 7

	)

19101 
	#USBHS_USBSTS_SLI_MASK
 0x100u

	)

19102 
	#USBHS_USBSTS_SLI_SHIFT
 8

	)

19103 
	#USBHS_USBSTS_ULPII_MASK
 0x400u

	)

19104 
	#USBHS_USBSTS_ULPII_SHIFT
 10

	)

19105 
	#USBHS_USBSTS_HCH_MASK
 0x1000u

	)

19106 
	#USBHS_USBSTS_HCH_SHIFT
 12

	)

19107 
	#USBHS_USBSTS_RCL_MASK
 0x2000u

	)

19108 
	#USBHS_USBSTS_RCL_SHIFT
 13

	)

19109 
	#USBHS_USBSTS_PS_MASK
 0x4000u

	)

19110 
	#USBHS_USBSTS_PS_SHIFT
 14

	)

19111 
	#USBHS_USBSTS_AS_MASK
 0x8000u

	)

19112 
	#USBHS_USBSTS_AS_SHIFT
 15

	)

19113 
	#USBHS_USBSTS_NAKI_MASK
 0x10000u

	)

19114 
	#USBHS_USBSTS_NAKI_SHIFT
 16

	)

19115 
	#USBHS_USBSTS_UAI_MASK
 0x40000u

	)

19116 
	#USBHS_USBSTS_UAI_SHIFT
 18

	)

19117 
	#USBHS_USBSTS_UPI_MASK
 0x80000u

	)

19118 
	#USBHS_USBSTS_UPI_SHIFT
 19

	)

19119 
	#USBHS_USBSTS_TI0_MASK
 0x1000000u

	)

19120 
	#USBHS_USBSTS_TI0_SHIFT
 24

	)

19121 
	#USBHS_USBSTS_TI1_MASK
 0x2000000u

	)

19122 
	#USBHS_USBSTS_TI1_SHIFT
 25

	)

19124 
	#USBHS_USBINTR_UE_MASK
 0x1u

	)

19125 
	#USBHS_USBINTR_UE_SHIFT
 0

	)

19126 
	#USBHS_USBINTR_UEE_MASK
 0x2u

	)

19127 
	#USBHS_USBINTR_UEE_SHIFT
 1

	)

19128 
	#USBHS_USBINTR_PCE_MASK
 0x4u

	)

19129 
	#USBHS_USBINTR_PCE_SHIFT
 2

	)

19130 
	#USBHS_USBINTR_FRE_MASK
 0x8u

	)

19131 
	#USBHS_USBINTR_FRE_SHIFT
 3

	)

19132 
	#USBHS_USBINTR_SEE_MASK
 0x10u

	)

19133 
	#USBHS_USBINTR_SEE_SHIFT
 4

	)

19134 
	#USBHS_USBINTR_AAE_MASK
 0x20u

	)

19135 
	#USBHS_USBINTR_AAE_SHIFT
 5

	)

19136 
	#USBHS_USBINTR_URE_MASK
 0x40u

	)

19137 
	#USBHS_USBINTR_URE_SHIFT
 6

	)

19138 
	#USBHS_USBINTR_SRE_MASK
 0x80u

	)

19139 
	#USBHS_USBINTR_SRE_SHIFT
 7

	)

19140 
	#USBHS_USBINTR_SLE_MASK
 0x100u

	)

19141 
	#USBHS_USBINTR_SLE_SHIFT
 8

	)

19142 
	#USBHS_USBINTR_ULPIE_MASK
 0x400u

	)

19143 
	#USBHS_USBINTR_ULPIE_SHIFT
 10

	)

19144 
	#USBHS_USBINTR_NAKE_MASK
 0x10000u

	)

19145 
	#USBHS_USBINTR_NAKE_SHIFT
 16

	)

19146 
	#USBHS_USBINTR_UAIE_MASK
 0x40000u

	)

19147 
	#USBHS_USBINTR_UAIE_SHIFT
 18

	)

19148 
	#USBHS_USBINTR_UPIE_MASK
 0x80000u

	)

19149 
	#USBHS_USBINTR_UPIE_SHIFT
 19

	)

19150 
	#USBHS_USBINTR_TIE0_MASK
 0x1000000u

	)

19151 
	#USBHS_USBINTR_TIE0_SHIFT
 24

	)

19152 
	#USBHS_USBINTR_TIE1_MASK
 0x2000000u

	)

19153 
	#USBHS_USBINTR_TIE1_SHIFT
 25

	)

19155 
	#USBHS_FRINDEX_FRINDEX_MASK
 0x3FFFu

	)

19156 
	#USBHS_FRINDEX_FRINDEX_SHIFT
 0

	)

19157 
	#USBHS_FRINDEX_FRINDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_FRINDEX_FRINDEX_SHIFT
))&
USBHS_FRINDEX_FRINDEX_MASK
)

	)

19158 
	#USBHS_FRINDEX_R“rved_MASK
 0xFFFFC000u

	)

19159 
	#USBHS_FRINDEX_R“rved_SHIFT
 14

	)

19160 
	#USBHS_FRINDEX_R“rved
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_FRINDEX_R“rved_SHIFT
))&
USBHS_FRINDEX_R“rved_MASK
)

	)

19162 
	#USBHS_DEVICEADDR_USBADRA_MASK
 0x1000000u

	)

19163 
	#USBHS_DEVICEADDR_USBADRA_SHIFT
 24

	)

19164 
	#USBHS_DEVICEADDR_USBADR_MASK
 0xFE000000u

	)

19165 
	#USBHS_DEVICEADDR_USBADR_SHIFT
 25

	)

19166 
	#USBHS_DEVICEADDR_USBADR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_DEVICEADDR_USBADR_SHIFT
))&
USBHS_DEVICEADDR_USBADR_MASK
)

	)

19168 
	#USBHS_PERIODICLISTBASE_PERBASE_MASK
 0xFFFFF000u

	)

19169 
	#USBHS_PERIODICLISTBASE_PERBASE_SHIFT
 12

	)

19170 
	#USBHS_PERIODICLISTBASE_PERBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PERIODICLISTBASE_PERBASE_SHIFT
))&
USBHS_PERIODICLISTBASE_PERBASE_MASK
)

	)

19172 
	#USBHS_ASYNCLISTADDR_ASYBASE_MASK
 0xFFFFFFE0u

	)

19173 
	#USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
 5

	)

19174 
	#USBHS_ASYNCLISTADDR_ASYBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
))&
USBHS_ASYNCLISTADDR_ASYBASE_MASK
)

	)

19176 
	#USBHS_EPLISTADDR_EPBASE_MASK
 0xFFFFF800u

	)

19177 
	#USBHS_EPLISTADDR_EPBASE_SHIFT
 11

	)

19178 
	#USBHS_EPLISTADDR_EPBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPLISTADDR_EPBASE_SHIFT
))&
USBHS_EPLISTADDR_EPBASE_MASK
)

	)

19180 
	#USBHS_TTCTRL_TTHA_MASK
 0x7F000000u

	)

19181 
	#USBHS_TTCTRL_TTHA_SHIFT
 24

	)

19182 
	#USBHS_TTCTRL_TTHA
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TTCTRL_TTHA_SHIFT
))&
USBHS_TTCTRL_TTHA_MASK
)

	)

19183 
	#USBHS_TTCTRL_R“rved_MASK
 0x80000000u

	)

19184 
	#USBHS_TTCTRL_R“rved_SHIFT
 31

	)

19186 
	#USBHS_BURSTSIZE_RXPBURST_MASK
 0xFFu

	)

19187 
	#USBHS_BURSTSIZE_RXPBURST_SHIFT
 0

	)

19188 
	#USBHS_BURSTSIZE_RXPBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_BURSTSIZE_RXPBURST_SHIFT
))&
USBHS_BURSTSIZE_RXPBURST_MASK
)

	)

19189 
	#USBHS_BURSTSIZE_TXPBURST_MASK
 0xFF00u

	)

19190 
	#USBHS_BURSTSIZE_TXPBURST_SHIFT
 8

	)

19191 
	#USBHS_BURSTSIZE_TXPBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_BURSTSIZE_TXPBURST_SHIFT
))&
USBHS_BURSTSIZE_TXPBURST_MASK
)

	)

19193 
	#USBHS_TXFILLTUNING_TXSCHOH_MASK
 0x7Fu

	)

19194 
	#USBHS_TXFILLTUNING_TXSCHOH_SHIFT
 0

	)

19195 
	#USBHS_TXFILLTUNING_TXSCHOH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXSCHOH_SHIFT
))&
USBHS_TXFILLTUNING_TXSCHOH_MASK
)

	)

19196 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
 0x1F00u

	)

19197 
	#USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
 8

	)

19198 
	#USBHS_TXFILLTUNING_TXSCHHEALTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
))&
USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
)

	)

19199 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
 0x3F0000u

	)

19200 
	#USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
 16

	)

19201 
	#USBHS_TXFILLTUNING_TXFIFOTHRES
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
))&
USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
)

	)

19203 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK
 0xFFu

	)

19204 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT
 0

	)

19205 
	#USBHS_ULPI_VIEWPORT_ULPI_DATWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK
)

	)

19206 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK
 0xFF00u

	)

19207 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT
 8

	)

19208 
	#USBHS_ULPI_VIEWPORT_ULPI_DATRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK
)

	)

19209 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK
 0xFF0000u

	)

19210 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT
 16

	)

19211 
	#USBHS_ULPI_VIEWPORT_ULPI_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK
)

	)

19212 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK
 0x7000000u

	)

19213 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT
 24

	)

19214 
	#USBHS_ULPI_VIEWPORT_ULPI_PORT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT
))&
USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK
)

	)

19215 
	#USBHS_ULPI_VIEWPORT_ULPI_SS_MASK
 0x8000000u

	)

19216 
	#USBHS_ULPI_VIEWPORT_ULPI_SS_SHIFT
 27

	)

19217 
	#USBHS_ULPI_VIEWPORT_ULPI_RW_MASK
 0x20000000u

	)

19218 
	#USBHS_ULPI_VIEWPORT_ULPI_RW_SHIFT
 29

	)

19219 
	#USBHS_ULPI_VIEWPORT_ULPI_RUN_MASK
 0x40000000u

	)

19220 
	#USBHS_ULPI_VIEWPORT_ULPI_RUN_SHIFT
 30

	)

19221 
	#USBHS_ULPI_VIEWPORT_ULPI_WU_MASK
 0x80000000u

	)

19222 
	#USBHS_ULPI_VIEWPORT_ULPI_WU_SHIFT
 31

	)

19224 
	#USBHS_ENDPTNAK_EPRN_MASK
 0xFu

	)

19225 
	#USBHS_ENDPTNAK_EPRN_SHIFT
 0

	)

19226 
	#USBHS_ENDPTNAK_EPRN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAK_EPRN_SHIFT
))&
USBHS_ENDPTNAK_EPRN_MASK
)

	)

19227 
	#USBHS_ENDPTNAK_EPTN_MASK
 0xF0000u

	)

19228 
	#USBHS_ENDPTNAK_EPTN_SHIFT
 16

	)

19229 
	#USBHS_ENDPTNAK_EPTN
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAK_EPTN_SHIFT
))&
USBHS_ENDPTNAK_EPTN_MASK
)

	)

19231 
	#USBHS_ENDPTNAKEN_EPRNE_MASK
 0xFu

	)

19232 
	#USBHS_ENDPTNAKEN_EPRNE_SHIFT
 0

	)

19233 
	#USBHS_ENDPTNAKEN_EPRNE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAKEN_EPRNE_SHIFT
))&
USBHS_ENDPTNAKEN_EPRNE_MASK
)

	)

19234 
	#USBHS_ENDPTNAKEN_EPTNE_MASK
 0xF0000u

	)

19235 
	#USBHS_ENDPTNAKEN_EPTNE_SHIFT
 16

	)

19236 
	#USBHS_ENDPTNAKEN_EPTNE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_ENDPTNAKEN_EPTNE_SHIFT
))&
USBHS_ENDPTNAKEN_EPTNE_MASK
)

	)

19238 
	#USBHS_PORTSC1_CCS_MASK
 0x1u

	)

19239 
	#USBHS_PORTSC1_CCS_SHIFT
 0

	)

19240 
	#USBHS_PORTSC1_CSC_MASK
 0x2u

	)

19241 
	#USBHS_PORTSC1_CSC_SHIFT
 1

	)

19242 
	#USBHS_PORTSC1_PE_MASK
 0x4u

	)

19243 
	#USBHS_PORTSC1_PE_SHIFT
 2

	)

19244 
	#USBHS_PORTSC1_PEC_MASK
 0x8u

	)

19245 
	#USBHS_PORTSC1_PEC_SHIFT
 3

	)

19246 
	#USBHS_PORTSC1_OCA_MASK
 0x10u

	)

19247 
	#USBHS_PORTSC1_OCA_SHIFT
 4

	)

19248 
	#USBHS_PORTSC1_OCC_MASK
 0x20u

	)

19249 
	#USBHS_PORTSC1_OCC_SHIFT
 5

	)

19250 
	#USBHS_PORTSC1_FPR_MASK
 0x40u

	)

19251 
	#USBHS_PORTSC1_FPR_SHIFT
 6

	)

19252 
	#USBHS_PORTSC1_SUSP_MASK
 0x80u

	)

19253 
	#USBHS_PORTSC1_SUSP_SHIFT
 7

	)

19254 
	#USBHS_PORTSC1_PR_MASK
 0x100u

	)

19255 
	#USBHS_PORTSC1_PR_SHIFT
 8

	)

19256 
	#USBHS_PORTSC1_HSP_MASK
 0x200u

	)

19257 
	#USBHS_PORTSC1_HSP_SHIFT
 9

	)

19258 
	#USBHS_PORTSC1_LS_MASK
 0xC00u

	)

19259 
	#USBHS_PORTSC1_LS_SHIFT
 10

	)

19260 
	#USBHS_PORTSC1_LS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_LS_SHIFT
))&
USBHS_PORTSC1_LS_MASK
)

	)

19261 
	#USBHS_PORTSC1_PP_MASK
 0x1000u

	)

19262 
	#USBHS_PORTSC1_PP_SHIFT
 12

	)

19263 
	#USBHS_PORTSC1_PO_MASK
 0x2000u

	)

19264 
	#USBHS_PORTSC1_PO_SHIFT
 13

	)

19265 
	#USBHS_PORTSC1_PIC_MASK
 0xC000u

	)

19266 
	#USBHS_PORTSC1_PIC_SHIFT
 14

	)

19267 
	#USBHS_PORTSC1_PIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PIC_SHIFT
))&
USBHS_PORTSC1_PIC_MASK
)

	)

19268 
	#USBHS_PORTSC1_PTC_MASK
 0xF0000u

	)

19269 
	#USBHS_PORTSC1_PTC_SHIFT
 16

	)

19270 
	#USBHS_PORTSC1_PTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PTC_SHIFT
))&
USBHS_PORTSC1_PTC_MASK
)

	)

19271 
	#USBHS_PORTSC1_WKCN_MASK
 0x100000u

	)

19272 
	#USBHS_PORTSC1_WKCN_SHIFT
 20

	)

19273 
	#USBHS_PORTSC1_WKDS_MASK
 0x200000u

	)

19274 
	#USBHS_PORTSC1_WKDS_SHIFT
 21

	)

19275 
	#USBHS_PORTSC1_WKOC_MASK
 0x400000u

	)

19276 
	#USBHS_PORTSC1_WKOC_SHIFT
 22

	)

19277 
	#USBHS_PORTSC1_PHCD_MASK
 0x800000u

	)

19278 
	#USBHS_PORTSC1_PHCD_SHIFT
 23

	)

19279 
	#USBHS_PORTSC1_PFSC_MASK
 0x1000000u

	)

19280 
	#USBHS_PORTSC1_PFSC_SHIFT
 24

	)

19281 
	#USBHS_PORTSC1_PSPD_MASK
 0xC000000u

	)

19282 
	#USBHS_PORTSC1_PSPD_SHIFT
 26

	)

19283 
	#USBHS_PORTSC1_PSPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PSPD_SHIFT
))&
USBHS_PORTSC1_PSPD_MASK
)

	)

19284 
	#USBHS_PORTSC1_PTS_MASK
 0xC0000000u

	)

19285 
	#USBHS_PORTSC1_PTS_SHIFT
 30

	)

19286 
	#USBHS_PORTSC1_PTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_PORTSC1_PTS_SHIFT
))&
USBHS_PORTSC1_PTS_MASK
)

	)

19288 
	#USBHS_OTGSC_VD_MASK
 0x1u

	)

19289 
	#USBHS_OTGSC_VD_SHIFT
 0

	)

19290 
	#USBHS_OTGSC_VC_MASK
 0x2u

	)

19291 
	#USBHS_OTGSC_VC_SHIFT
 1

	)

19292 
	#USBHS_OTGSC_HAAR_MASK
 0x4u

	)

19293 
	#USBHS_OTGSC_HAAR_SHIFT
 2

	)

19294 
	#USBHS_OTGSC_OT_MASK
 0x8u

	)

19295 
	#USBHS_OTGSC_OT_SHIFT
 3

	)

19296 
	#USBHS_OTGSC_DP_MASK
 0x10u

	)

19297 
	#USBHS_OTGSC_DP_SHIFT
 4

	)

19298 
	#USBHS_OTGSC_IDPU_MASK
 0x20u

	)

19299 
	#USBHS_OTGSC_IDPU_SHIFT
 5

	)

19300 
	#USBHS_OTGSC_HABA_MASK
 0x80u

	)

19301 
	#USBHS_OTGSC_HABA_SHIFT
 7

	)

19302 
	#USBHS_OTGSC_ID_MASK
 0x100u

	)

19303 
	#USBHS_OTGSC_ID_SHIFT
 8

	)

19304 
	#USBHS_OTGSC_AVV_MASK
 0x200u

	)

19305 
	#USBHS_OTGSC_AVV_SHIFT
 9

	)

19306 
	#USBHS_OTGSC_ASV_MASK
 0x400u

	)

19307 
	#USBHS_OTGSC_ASV_SHIFT
 10

	)

19308 
	#USBHS_OTGSC_BSV_MASK
 0x800u

	)

19309 
	#USBHS_OTGSC_BSV_SHIFT
 11

	)

19310 
	#USBHS_OTGSC_BSE_MASK
 0x1000u

	)

19311 
	#USBHS_OTGSC_BSE_SHIFT
 12

	)

19312 
	#USBHS_OTGSC_MST_MASK
 0x2000u

	)

19313 
	#USBHS_OTGSC_MST_SHIFT
 13

	)

19314 
	#USBHS_OTGSC_DPS_MASK
 0x4000u

	)

19315 
	#USBHS_OTGSC_DPS_SHIFT
 14

	)

19316 
	#USBHS_OTGSC_IDIS_MASK
 0x10000u

	)

19317 
	#USBHS_OTGSC_IDIS_SHIFT
 16

	)

19318 
	#USBHS_OTGSC_AVVIS_MASK
 0x20000u

	)

19319 
	#USBHS_OTGSC_AVVIS_SHIFT
 17

	)

19320 
	#USBHS_OTGSC_ASVIS_MASK
 0x40000u

	)

19321 
	#USBHS_OTGSC_ASVIS_SHIFT
 18

	)

19322 
	#USBHS_OTGSC_BSVIS_MASK
 0x80000u

	)

19323 
	#USBHS_OTGSC_BSVIS_SHIFT
 19

	)

19324 
	#USBHS_OTGSC_BSEIS_MASK
 0x100000u

	)

19325 
	#USBHS_OTGSC_BSEIS_SHIFT
 20

	)

19326 
	#USBHS_OTGSC_MSS_MASK
 0x200000u

	)

19327 
	#USBHS_OTGSC_MSS_SHIFT
 21

	)

19328 
	#USBHS_OTGSC_DPIS_MASK
 0x400000u

	)

19329 
	#USBHS_OTGSC_DPIS_SHIFT
 22

	)

19330 
	#USBHS_OTGSC_IDIE_MASK
 0x1000000u

	)

19331 
	#USBHS_OTGSC_IDIE_SHIFT
 24

	)

19332 
	#USBHS_OTGSC_AVVIE_MASK
 0x2000000u

	)

19333 
	#USBHS_OTGSC_AVVIE_SHIFT
 25

	)

19334 
	#USBHS_OTGSC_ASVIE_MASK
 0x4000000u

	)

19335 
	#USBHS_OTGSC_ASVIE_SHIFT
 26

	)

19336 
	#USBHS_OTGSC_BSVIE_MASK
 0x8000000u

	)

19337 
	#USBHS_OTGSC_BSVIE_SHIFT
 27

	)

19338 
	#USBHS_OTGSC_BSEIE_MASK
 0x10000000u

	)

19339 
	#USBHS_OTGSC_BSEIE_SHIFT
 28

	)

19340 
	#USBHS_OTGSC_MSE_MASK
 0x20000000u

	)

19341 
	#USBHS_OTGSC_MSE_SHIFT
 29

	)

19342 
	#USBHS_OTGSC_DPIE_MASK
 0x40000000u

	)

19343 
	#USBHS_OTGSC_DPIE_SHIFT
 30

	)

19345 
	#USBHS_USBMODE_CM_MASK
 0x3u

	)

19346 
	#USBHS_USBMODE_CM_SHIFT
 0

	)

19347 
	#USBHS_USBMODE_CM
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBMODE_CM_SHIFT
))&
USBHS_USBMODE_CM_MASK
)

	)

19348 
	#USBHS_USBMODE_ES_MASK
 0x4u

	)

19349 
	#USBHS_USBMODE_ES_SHIFT
 2

	)

19350 
	#USBHS_USBMODE_SLOM_MASK
 0x8u

	)

19351 
	#USBHS_USBMODE_SLOM_SHIFT
 3

	)

19352 
	#USBHS_USBMODE_SDIS_MASK
 0x10u

	)

19353 
	#USBHS_USBMODE_SDIS_SHIFT
 4

	)

19354 
	#USBHS_USBMODE_TXHSD_MASK
 0x7000u

	)

19355 
	#USBHS_USBMODE_TXHSD_SHIFT
 12

	)

19356 
	#USBHS_USBMODE_TXHSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_USBMODE_TXHSD_SHIFT
))&
USBHS_USBMODE_TXHSD_MASK
)

	)

19358 
	#USBHS_EPSETUPSR_EPSETUPSTAT_MASK
 0xFu

	)

19359 
	#USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
 0

	)

19360 
	#USBHS_EPSETUPSR_EPSETUPSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
))&
USBHS_EPSETUPSR_EPSETUPSTAT_MASK
)

	)

19362 
	#USBHS_EPPRIME_PERB_MASK
 0xFu

	)

19363 
	#USBHS_EPPRIME_PERB_SHIFT
 0

	)

19364 
	#USBHS_EPPRIME_PERB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPPRIME_PERB_SHIFT
))&
USBHS_EPPRIME_PERB_MASK
)

	)

19365 
	#USBHS_EPPRIME_PETB_MASK
 0xF0000u

	)

19366 
	#USBHS_EPPRIME_PETB_SHIFT
 16

	)

19367 
	#USBHS_EPPRIME_PETB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPPRIME_PETB_SHIFT
))&
USBHS_EPPRIME_PETB_MASK
)

	)

19369 
	#USBHS_EPFLUSH_FERB_MASK
 0xFu

	)

19370 
	#USBHS_EPFLUSH_FERB_SHIFT
 0

	)

19371 
	#USBHS_EPFLUSH_FERB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPFLUSH_FERB_SHIFT
))&
USBHS_EPFLUSH_FERB_MASK
)

	)

19372 
	#USBHS_EPFLUSH_FETB_MASK
 0xF0000u

	)

19373 
	#USBHS_EPFLUSH_FETB_SHIFT
 16

	)

19374 
	#USBHS_EPFLUSH_FETB
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPFLUSH_FETB_SHIFT
))&
USBHS_EPFLUSH_FETB_MASK
)

	)

19376 
	#USBHS_EPSR_ERBR_MASK
 0xFu

	)

19377 
	#USBHS_EPSR_ERBR_SHIFT
 0

	)

19378 
	#USBHS_EPSR_ERBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSR_ERBR_SHIFT
))&
USBHS_EPSR_ERBR_MASK
)

	)

19379 
	#USBHS_EPSR_ETBR_MASK
 0xF0000u

	)

19380 
	#USBHS_EPSR_ETBR_SHIFT
 16

	)

19381 
	#USBHS_EPSR_ETBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPSR_ETBR_SHIFT
))&
USBHS_EPSR_ETBR_MASK
)

	)

19383 
	#USBHS_EPCOMPLETE_ERCE_MASK
 0xFu

	)

19384 
	#USBHS_EPCOMPLETE_ERCE_SHIFT
 0

	)

19385 
	#USBHS_EPCOMPLETE_ERCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCOMPLETE_ERCE_SHIFT
))&
USBHS_EPCOMPLETE_ERCE_MASK
)

	)

19386 
	#USBHS_EPCOMPLETE_ETCE_MASK
 0xF0000u

	)

19387 
	#USBHS_EPCOMPLETE_ETCE_SHIFT
 16

	)

19388 
	#USBHS_EPCOMPLETE_ETCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCOMPLETE_ETCE_SHIFT
))&
USBHS_EPCOMPLETE_ETCE_MASK
)

	)

19390 
	#USBHS_EPCR0_RXS_MASK
 0x1u

	)

19391 
	#USBHS_EPCR0_RXS_SHIFT
 0

	)

19392 
	#USBHS_EPCR0_RXT_MASK
 0xCu

	)

19393 
	#USBHS_EPCR0_RXT_SHIFT
 2

	)

19394 
	#USBHS_EPCR0_RXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR0_RXT_SHIFT
))&
USBHS_EPCR0_RXT_MASK
)

	)

19395 
	#USBHS_EPCR0_RXE_MASK
 0x80u

	)

19396 
	#USBHS_EPCR0_RXE_SHIFT
 7

	)

19397 
	#USBHS_EPCR0_TXS_MASK
 0x10000u

	)

19398 
	#USBHS_EPCR0_TXS_SHIFT
 16

	)

19399 
	#USBHS_EPCR0_TXT_MASK
 0xC0000u

	)

19400 
	#USBHS_EPCR0_TXT_SHIFT
 18

	)

19401 
	#USBHS_EPCR0_TXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR0_TXT_SHIFT
))&
USBHS_EPCR0_TXT_MASK
)

	)

19402 
	#USBHS_EPCR0_TXE_MASK
 0x800000u

	)

19403 
	#USBHS_EPCR0_TXE_SHIFT
 23

	)

19405 
	#USBHS_EPCR_RXS_MASK
 0x1u

	)

19406 
	#USBHS_EPCR_RXS_SHIFT
 0

	)

19407 
	#USBHS_EPCR_RXD_MASK
 0x2u

	)

19408 
	#USBHS_EPCR_RXD_SHIFT
 1

	)

19409 
	#USBHS_EPCR_RXT_MASK
 0xCu

	)

19410 
	#USBHS_EPCR_RXT_SHIFT
 2

	)

19411 
	#USBHS_EPCR_RXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR_RXT_SHIFT
))&
USBHS_EPCR_RXT_MASK
)

	)

19412 
	#USBHS_EPCR_RXI_MASK
 0x20u

	)

19413 
	#USBHS_EPCR_RXI_SHIFT
 5

	)

19414 
	#USBHS_EPCR_RXR_MASK
 0x40u

	)

19415 
	#USBHS_EPCR_RXR_SHIFT
 6

	)

19416 
	#USBHS_EPCR_RXE_MASK
 0x80u

	)

19417 
	#USBHS_EPCR_RXE_SHIFT
 7

	)

19418 
	#USBHS_EPCR_TXS_MASK
 0x10000u

	)

19419 
	#USBHS_EPCR_TXS_SHIFT
 16

	)

19420 
	#USBHS_EPCR_TXD_MASK
 0x20000u

	)

19421 
	#USBHS_EPCR_TXD_SHIFT
 17

	)

19422 
	#USBHS_EPCR_TXT_MASK
 0xC0000u

	)

19423 
	#USBHS_EPCR_TXT_SHIFT
 18

	)

19424 
	#USBHS_EPCR_TXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x))<<
USBHS_EPCR_TXT_SHIFT
))&
USBHS_EPCR_TXT_MASK
)

	)

19425 
	#USBHS_EPCR_TXI_MASK
 0x200000u

	)

19426 
	#USBHS_EPCR_TXI_SHIFT
 21

	)

19427 
	#USBHS_EPCR_TXR_MASK
 0x400000u

	)

19428 
	#USBHS_EPCR_TXR_SHIFT
 22

	)

19429 
	#USBHS_EPCR_TXE_MASK
 0x800000u

	)

19430 
	#USBHS_EPCR_TXE_SHIFT
 23

	)

19432 
	#USBHS_USBGENCTRL_WU_IE_MASK
 0x1u

	)

19433 
	#USBHS_USBGENCTRL_WU_IE_SHIFT
 0

	)

19434 
	#USBHS_USBGENCTRL_WU_ULPI_EN_MASK
 0x2u

	)

19435 
	#USBHS_USBGENCTRL_WU_ULPI_EN_SHIFT
 1

	)

19436 
	#USBHS_USBGENCTRL_WU_INT_CLR_MASK
 0x20u

	)

19437 
	#USBHS_USBGENCTRL_WU_INT_CLR_SHIFT
 5

	)

19446 
	#USBHS_BASE_PTR
 ((
USBHS_MemM­PŒ
)0x40034000u)

	)

19448 
	#USBHS_BASE_PTRS
 { 
USBHS_BASE_PTR
 }

	)

19462 
	#USBHS_ID
 
	`USBHS_ID_REG
(
USBHS_BASE_PTR
)

	)

19463 
	#USBHS_HWGENERAL
 
	`USBHS_HWGENERAL_REG
(
USBHS_BASE_PTR
)

	)

19464 
	#USBHS_HWHOST
 
	`USBHS_HWHOST_REG
(
USBHS_BASE_PTR
)

	)

19465 
	#USBHS_HWDEVICE
 
	`USBHS_HWDEVICE_REG
(
USBHS_BASE_PTR
)

	)

19466 
	#USBHS_HWTXBUF
 
	`USBHS_HWTXBUF_REG
(
USBHS_BASE_PTR
)

	)

19467 
	#USBHS_HWRXBUF
 
	`USBHS_HWRXBUF_REG
(
USBHS_BASE_PTR
)

	)

19468 
	#USBHS_GPTIMER0LD
 
	`USBHS_GPTIMER0LD_REG
(
USBHS_BASE_PTR
)

	)

19469 
	#USBHS_GPTIMER0CTL
 
	`USBHS_GPTIMER0CTL_REG
(
USBHS_BASE_PTR
)

	)

19470 
	#USBHS_GPTIMER1LD
 
	`USBHS_GPTIMER1LD_REG
(
USBHS_BASE_PTR
)

	)

19471 
	#USBHS_GPTIMER1CTL
 
	`USBHS_GPTIMER1CTL_REG
(
USBHS_BASE_PTR
)

	)

19472 
	#USBHS_USB_SBUSCFG
 
	`USBHS_USB_SBUSCFG_REG
(
USBHS_BASE_PTR
)

	)

19473 
	#USBHS_HCIVERSION
 
	`USBHS_HCIVERSION_REG
(
USBHS_BASE_PTR
)

	)

19474 
	#USBHS_HCSPARAMS
 
	`USBHS_HCSPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19475 
	#USBHS_HCCPARAMS
 
	`USBHS_HCCPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19476 
	#USBHS_DCIVERSION
 
	`USBHS_DCIVERSION_REG
(
USBHS_BASE_PTR
)

	)

19477 
	#USBHS_DCCPARAMS
 
	`USBHS_DCCPARAMS_REG
(
USBHS_BASE_PTR
)

	)

19478 
	#USBHS_USBCMD
 
	`USBHS_USBCMD_REG
(
USBHS_BASE_PTR
)

	)

19479 
	#USBHS_USBSTS
 
	`USBHS_USBSTS_REG
(
USBHS_BASE_PTR
)

	)

19480 
	#USBHS_USBINTR
 
	`USBHS_USBINTR_REG
(
USBHS_BASE_PTR
)

	)

19481 
	#USBHS_FRINDEX
 
	`USBHS_FRINDEX_REG
(
USBHS_BASE_PTR
)

	)

19482 
	#USBHS_DEVICEADDR
 
	`USBHS_DEVICEADDR_REG
(
USBHS_BASE_PTR
)

	)

19483 
	#USBHS_PERIODICLISTBASE
 
	`USBHS_PERIODICLISTBASE_REG
(
USBHS_BASE_PTR
)

	)

19484 
	#USBHS_ASYNCLISTADDR
 
	`USBHS_ASYNCLISTADDR_REG
(
USBHS_BASE_PTR
)

	)

19485 
	#USBHS_EPLISTADDR
 
	`USBHS_EPLISTADDR_REG
(
USBHS_BASE_PTR
)

	)

19486 
	#USBHS_TTCTRL
 
	`USBHS_TTCTRL_REG
(
USBHS_BASE_PTR
)

	)

19487 
	#USBHS_BURSTSIZE
 
	`USBHS_BURSTSIZE_REG
(
USBHS_BASE_PTR
)

	)

19488 
	#USBHS_TXFILLTUNING
 
	`USBHS_TXFILLTUNING_REG
(
USBHS_BASE_PTR
)

	)

19489 
	#USBHS_ULPI_VIEWPORT
 
	`USBHS_ULPI_VIEWPORT_REG
(
USBHS_BASE_PTR
)

	)

19490 
	#USBHS_ENDPTNAK
 
	`USBHS_ENDPTNAK_REG
(
USBHS_BASE_PTR
)

	)

19491 
	#USBHS_ENDPTNAKEN
 
	`USBHS_ENDPTNAKEN_REG
(
USBHS_BASE_PTR
)

	)

19492 
	#USBHS_CONFIGFLAG
 
	`USBHS_CONFIGFLAG_REG
(
USBHS_BASE_PTR
)

	)

19493 
	#USBHS_PORTSC1
 
	`USBHS_PORTSC1_REG
(
USBHS_BASE_PTR
)

	)

19494 
	#USBHS_OTGSC
 
	`USBHS_OTGSC_REG
(
USBHS_BASE_PTR
)

	)

19495 
	#USBHS_USBMODE
 
	`USBHS_USBMODE_REG
(
USBHS_BASE_PTR
)

	)

19496 
	#USBHS_EPSETUPSR
 
	`USBHS_EPSETUPSR_REG
(
USBHS_BASE_PTR
)

	)

19497 
	#USBHS_EPPRIME
 
	`USBHS_EPPRIME_REG
(
USBHS_BASE_PTR
)

	)

19498 
	#USBHS_EPFLUSH
 
	`USBHS_EPFLUSH_REG
(
USBHS_BASE_PTR
)

	)

19499 
	#USBHS_EPSR
 
	`USBHS_EPSR_REG
(
USBHS_BASE_PTR
)

	)

19500 
	#USBHS_EPCOMPLETE
 
	`USBHS_EPCOMPLETE_REG
(
USBHS_BASE_PTR
)

	)

19501 
	#USBHS_EPCR0
 
	`USBHS_EPCR0_REG
(
USBHS_BASE_PTR
)

	)

19502 
	#USBHS_EPCR1
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,0)

	)

19503 
	#USBHS_EPCR2
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,1)

	)

19504 
	#USBHS_EPCR3
 
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,2)

	)

19505 
	#USBHS_USBGENCTRL
 
	`USBHS_USBGENCTRL_REG
(
USBHS_BASE_PTR
)

	)

19508 
	#USBHS_EPCR
(
šdex
è
	`USBHS_EPCR_REG
(
USBHS_BASE_PTR
,šdex)

	)

19530 
	sVREF_MemM­
 {

19531 
ušt8_t
 
	mTRM
;

19532 
ušt8_t
 
	mSC
;

19533 } vÞ©ž*
	tVREF_MemM­PŒ
;

19546 
	#VREF_TRM_REG
(
ba£
è((ba£)->
TRM
)

	)

19547 
	#VREF_SC_REG
(
ba£
è((ba£)->
SC
)

	)

19564 
	#VREF_TRM_TRIM_MASK
 0x3Fu

	)

19565 
	#VREF_TRM_TRIM_SHIFT
 0

	)

19566 
	#VREF_TRM_TRIM
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
VREF_TRM_TRIM_SHIFT
))&
VREF_TRM_TRIM_MASK
)

	)

19568 
	#VREF_SC_MODE_LV_MASK
 0x3u

	)

19569 
	#VREF_SC_MODE_LV_SHIFT
 0

	)

19570 
	#VREF_SC_MODE_LV
(
x
è(((
ušt8_t
)(((ušt8_t)(x))<<
VREF_SC_MODE_LV_SHIFT
))&
VREF_SC_MODE_LV_MASK
)

	)

19571 
	#VREF_SC_VREFST_MASK
 0x4u

	)

19572 
	#VREF_SC_VREFST_SHIFT
 2

	)

19573 
	#VREF_SC_REGEN_MASK
 0x40u

	)

19574 
	#VREF_SC_REGEN_SHIFT
 6

	)

19575 
	#VREF_SC_VREFEN_MASK
 0x80u

	)

19576 
	#VREF_SC_VREFEN_SHIFT
 7

	)

19585 
	#VREF_BASE_PTR
 ((
VREF_MemM­PŒ
)0x40074000u)

	)

19587 
	#VREF_BASE_PTRS
 { 
VREF_BASE_PTR
 }

	)

19601 
	#VREF_TRM
 
	`VREF_TRM_REG
(
VREF_BASE_PTR
)

	)

19602 
	#VREF_SC
 
	`VREF_SC_REG
(
VREF_BASE_PTR
)

	)

19624 
	sWDOG_MemM­
 {

19625 
ušt16_t
 
	mSTCTRLH
;

19626 
ušt16_t
 
	mSTCTRLL
;

19627 
ušt16_t
 
	mTOVALH
;

19628 
ušt16_t
 
	mTOVALL
;

19629 
ušt16_t
 
	mWINH
;

19630 
ušt16_t
 
	mWINL
;

19631 
ušt16_t
 
	mREFRESH
;

19632 
ušt16_t
 
	mUNLOCK
;

19633 
ušt16_t
 
	mTMROUTH
;

19634 
ušt16_t
 
	mTMROUTL
;

19635 
ušt16_t
 
	mRSTCNT
;

19636 
ušt16_t
 
	mPRESC
;

19637 } vÞ©ž*
	tWDOG_MemM­PŒ
;

19650 
	#WDOG_STCTRLH_REG
(
ba£
è((ba£)->
STCTRLH
)

	)

19651 
	#WDOG_STCTRLL_REG
(
ba£
è((ba£)->
STCTRLL
)

	)

19652 
	#WDOG_TOVALH_REG
(
ba£
è((ba£)->
TOVALH
)

	)

19653 
	#WDOG_TOVALL_REG
(
ba£
è((ba£)->
TOVALL
)

	)

19654 
	#WDOG_WINH_REG
(
ba£
è((ba£)->
WINH
)

	)

19655 
	#WDOG_WINL_REG
(
ba£
è((ba£)->
WINL
)

	)

19656 
	#WDOG_REFRESH_REG
(
ba£
è((ba£)->
REFRESH
)

	)

19657 
	#WDOG_UNLOCK_REG
(
ba£
è((ba£)->
UNLOCK
)

	)

19658 
	#WDOG_TMROUTH_REG
(
ba£
è((ba£)->
TMROUTH
)

	)

19659 
	#WDOG_TMROUTL_REG
(
ba£
è((ba£)->
TMROUTL
)

	)

19660 
	#WDOG_RSTCNT_REG
(
ba£
è((ba£)->
RSTCNT
)

	)

19661 
	#WDOG_PRESC_REG
(
ba£
è((ba£)->
PRESC
)

	)

19678 
	#WDOG_STCTRLH_WDOGEN_MASK
 0x1u

	)

19679 
	#WDOG_STCTRLH_WDOGEN_SHIFT
 0

	)

19680 
	#WDOG_STCTRLH_CLKSRC_MASK
 0x2u

	)

19681 
	#WDOG_STCTRLH_CLKSRC_SHIFT
 1

	)

19682 
	#WDOG_STCTRLH_IRQRSTEN_MASK
 0x4u

	)

19683 
	#WDOG_STCTRLH_IRQRSTEN_SHIFT
 2

	)

19684 
	#WDOG_STCTRLH_WINEN_MASK
 0x8u

	)

19685 
	#WDOG_STCTRLH_WINEN_SHIFT
 3

	)

19686 
	#WDOG_STCTRLH_ALLOWUPDATE_MASK
 0x10u

	)

19687 
	#WDOG_STCTRLH_ALLOWUPDATE_SHIFT
 4

	)

19688 
	#WDOG_STCTRLH_DBGEN_MASK
 0x20u

	)

19689 
	#WDOG_STCTRLH_DBGEN_SHIFT
 5

	)

19690 
	#WDOG_STCTRLH_STOPEN_MASK
 0x40u

	)

19691 
	#WDOG_STCTRLH_STOPEN_SHIFT
 6

	)

19692 
	#WDOG_STCTRLH_WAITEN_MASK
 0x80u

	)

19693 
	#WDOG_STCTRLH_WAITEN_SHIFT
 7

	)

19694 
	#WDOG_STCTRLH_TESTWDOG_MASK
 0x400u

	)

19695 
	#WDOG_STCTRLH_TESTWDOG_SHIFT
 10

	)

19696 
	#WDOG_STCTRLH_TESTSEL_MASK
 0x800u

	)

19697 
	#WDOG_STCTRLH_TESTSEL_SHIFT
 11

	)

19698 
	#WDOG_STCTRLH_BYTESEL_MASK
 0x3000u

	)

19699 
	#WDOG_STCTRLH_BYTESEL_SHIFT
 12

	)

19700 
	#WDOG_STCTRLH_BYTESEL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_STCTRLH_BYTESEL_SHIFT
))&
WDOG_STCTRLH_BYTESEL_MASK
)

	)

19701 
	#WDOG_STCTRLH_DISTESTWDOG_MASK
 0x4000u

	)

19702 
	#WDOG_STCTRLH_DISTESTWDOG_SHIFT
 14

	)

19704 
	#WDOG_STCTRLL_INTFLG_MASK
 0x8000u

	)

19705 
	#WDOG_STCTRLL_INTFLG_SHIFT
 15

	)

19707 
	#WDOG_TOVALH_TOVALHIGH_MASK
 0xFFFFu

	)

19708 
	#WDOG_TOVALH_TOVALHIGH_SHIFT
 0

	)

19709 
	#WDOG_TOVALH_TOVALHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TOVALH_TOVALHIGH_SHIFT
))&
WDOG_TOVALH_TOVALHIGH_MASK
)

	)

19711 
	#WDOG_TOVALL_TOVALLOW_MASK
 0xFFFFu

	)

19712 
	#WDOG_TOVALL_TOVALLOW_SHIFT
 0

	)

19713 
	#WDOG_TOVALL_TOVALLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TOVALL_TOVALLOW_SHIFT
))&
WDOG_TOVALL_TOVALLOW_MASK
)

	)

19715 
	#WDOG_WINH_WINHIGH_MASK
 0xFFFFu

	)

19716 
	#WDOG_WINH_WINHIGH_SHIFT
 0

	)

19717 
	#WDOG_WINH_WINHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_WINH_WINHIGH_SHIFT
))&
WDOG_WINH_WINHIGH_MASK
)

	)

19719 
	#WDOG_WINL_WINLOW_MASK
 0xFFFFu

	)

19720 
	#WDOG_WINL_WINLOW_SHIFT
 0

	)

19721 
	#WDOG_WINL_WINLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_WINL_WINLOW_SHIFT
))&
WDOG_WINL_WINLOW_MASK
)

	)

19723 
	#WDOG_REFRESH_WDOGREFRESH_MASK
 0xFFFFu

	)

19724 
	#WDOG_REFRESH_WDOGREFRESH_SHIFT
 0

	)

19725 
	#WDOG_REFRESH_WDOGREFRESH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_REFRESH_WDOGREFRESH_SHIFT
))&
WDOG_REFRESH_WDOGREFRESH_MASK
)

	)

19727 
	#WDOG_UNLOCK_WDOGUNLOCK_MASK
 0xFFFFu

	)

19728 
	#WDOG_UNLOCK_WDOGUNLOCK_SHIFT
 0

	)

19729 
	#WDOG_UNLOCK_WDOGUNLOCK
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_UNLOCK_WDOGUNLOCK_SHIFT
))&
WDOG_UNLOCK_WDOGUNLOCK_MASK
)

	)

19731 
	#WDOG_TMROUTH_TIMEROUTHIGH_MASK
 0xFFFFu

	)

19732 
	#WDOG_TMROUTH_TIMEROUTHIGH_SHIFT
 0

	)

19733 
	#WDOG_TMROUTH_TIMEROUTHIGH
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TMROUTH_TIMEROUTHIGH_SHIFT
))&
WDOG_TMROUTH_TIMEROUTHIGH_MASK
)

	)

19735 
	#WDOG_TMROUTL_TIMEROUTLOW_MASK
 0xFFFFu

	)

19736 
	#WDOG_TMROUTL_TIMEROUTLOW_SHIFT
 0

	)

19737 
	#WDOG_TMROUTL_TIMEROUTLOW
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_TMROUTL_TIMEROUTLOW_SHIFT
))&
WDOG_TMROUTL_TIMEROUTLOW_MASK
)

	)

19739 
	#WDOG_RSTCNT_RSTCNT_MASK
 0xFFFFu

	)

19740 
	#WDOG_RSTCNT_RSTCNT_SHIFT
 0

	)

19741 
	#WDOG_RSTCNT_RSTCNT
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_RSTCNT_RSTCNT_SHIFT
))&
WDOG_RSTCNT_RSTCNT_MASK
)

	)

19743 
	#WDOG_PRESC_PRESCVAL_MASK
 0x700u

	)

19744 
	#WDOG_PRESC_PRESCVAL_SHIFT
 8

	)

19745 
	#WDOG_PRESC_PRESCVAL
(
x
è(((
ušt16_t
)(((ušt16_t)(x))<<
WDOG_PRESC_PRESCVAL_SHIFT
))&
WDOG_PRESC_PRESCVAL_MASK
)

	)

19754 
	#WDOG_BASE_PTR
 ((
WDOG_MemM­PŒ
)0x40052000u)

	)

19756 
	#WDOG_BASE_PTRS
 { 
WDOG_BASE_PTR
 }

	)

19770 
	#WDOG_STCTRLH
 
	`WDOG_STCTRLH_REG
(
WDOG_BASE_PTR
)

	)

19771 
	#WDOG_STCTRLL
 
	`WDOG_STCTRLL_REG
(
WDOG_BASE_PTR
)

	)

19772 
	#WDOG_TOVALH
 
	`WDOG_TOVALH_REG
(
WDOG_BASE_PTR
)

	)

19773 
	#WDOG_TOVALL
 
	`WDOG_TOVALL_REG
(
WDOG_BASE_PTR
)

	)

19774 
	#WDOG_WINH
 
	`WDOG_WINH_REG
(
WDOG_BASE_PTR
)

	)

19775 
	#WDOG_WINL
 
	`WDOG_WINL_REG
(
WDOG_BASE_PTR
)

	)

19776 
	#WDOG_REFRESH
 
	`WDOG_REFRESH_REG
(
WDOG_BASE_PTR
)

	)

19777 
	#WDOG_UNLOCK
 
	`WDOG_UNLOCK_REG
(
WDOG_BASE_PTR
)

	)

19778 
	#WDOG_TMROUTH
 
	`WDOG_TMROUTH_REG
(
WDOG_BASE_PTR
)

	)

19779 
	#WDOG_TMROUTL
 
	`WDOG_TMROUTL_REG
(
WDOG_BASE_PTR
)

	)

19780 
	#WDOG_RSTCNT
 
	`WDOG_RSTCNT_REG
(
WDOG_BASE_PTR
)

	)

19781 
	#WDOG_PRESC
 
	`WDOG_PRESC_REG
(
WDOG_BASE_PTR
)

	)

19797 #ià
defšed
(
__ARMCC_VERSION
)

19798 #´agm¨
pÝ


19799 #–ià
defšed
(
__CWCC__
)

19800 #´agm¨
pÝ


19801 #–ià
defšed
(
__GNUC__
)

19803 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

19804 #´agm¨
Ïnguage
=

19806 #”rÜ 
NÙ
 
suµÜ‹d
 
compž”
 
ty³


19823 
	#PDB0_PO0EN
 
PDB0_POEN


	)

19824 
	#PMC_REGSC_BGEN_MASK
 0x10u

	)

19825 
	#PMC_REGSC_BGEN_SHIFT
 4

	)

19826 
	#SIM_SCGC4_IIC2_MASK
 
SIM_SCGC4_IIC0_MASK


	)

19827 
	#SIM_SCGC4_IIC2_SHIFT
 
SIM_SCGC4_IIC0_SHIFT


	)

19828 
	#SIM_SCGC6_FTFE_MASK
 0x1u

	)

19829 
	#SIM_SCGC6_FTFE_SHIFT
 0

	)

19830 
	#SIM_SCGC7_PFLEXNVM_MASK
 0x4u

	)

19831 
	#SIM_SCGC7_PFLEXNVM_SHIFT
 2

	)

19832 
	#LCDC_LSR_GWLPM_MASK
 0x10000000u

	)

19833 
	#LCDC_LSR_GWLPM_SHIFT
 28

	)

19834 
	#LCDC_LIER_ERR_RES_EN_MASK
 0x4u

	)

19835 
	#LCDC_LIER_ERR_RES_EN_SHIFT
 2

	)

19836 
	#LCDC_LIER_GW_ERR_RES_EN_MASK
 0x40u

	)

19837 
	#LCDC_LIER_GW_ERR_RES_EN_SHIFT
 6

	)

19838 
	#LCDC_LISR_ERR_RES_MASK
 0x4u

	)

19839 
	#LCDC_LISR_ERR_RES_SHIFT
 2

	)

19840 
	#LCDC_LISR_GW_ERR_RES_MASK
 0x40u

	)

19841 
	#LCDC_LISR_GW_ERR_RES_SHIFT
 6

	)

19850 #ià(
MCU_MEM_MAP_VERSION
 != 0x0100u)

19851 #ià(!
defšed
(
MCU_MEM_MAP_SUPPRESS_VERSION_WARNING
))

19852 #w¬nšg 
Th”e
 
¬e
 
šþuded
 
two
 
nÙ
 
com·tibË
 
v”siÚs
 
of
 
memÜy
 
m­s
. 
PËa£
 
check
 
possibË
 
difã»nûs
.

	@Sources/file.c

1 
	~<¡dio.h
>

2 
	~"mym®loc.h
"

3 
	~"fže.h
"

4 
	~"¡ršgutžs.h
"

5 
	~<¡dšt.h
>

6 
	~"commÚ.h
"

7 
	#MAX_FS_ENTRIES
 1000

	)

8 
	tušŒ_t
;

9 
fže_t
 * 
	gfžesy¡em
[
MAX_FS_ENTRIES
];

11 
	$®locblock
(
node_t
 *
node
){

12 
node
->
d©a
 = (*è
	`mym®loc
(
BLKSIZE
);

13 
	`memÜy£t
(
node
->
d©a
, '\0', 
BLKSIZE
);

14 
node
->
Ãxt
 = 
NULL
;

15 
node
->
´ev
 = 
NULL
;

16 
	}
}

18 
fže_t
 * 
	$Ãwfže
(){

19 
fže_t
 * 
fže
;

20 
fže
 = (
fže_t
 *è
	`mym®loc
((file_t));

21 
fže
->
size
 = 0;

22 
fže
->
off£t
 = 0;

23 
	`myas£¹
(
fže
 !ð
NULL
, "", "file != NULL");

24 
fže
->
node
 = (
node_t
 *è
	`mym®loc
((node_t));

25 
	`®locblock
(
fže
->
node
);

26  
fže
;

27 
	}
}

29 
fže_t
 * 
	$g‘fže
(* 
mšÜ_num
){

30 
šdex
 = (è(
ušŒ_t
è
mšÜ_num
;

31 
	`myas£¹
(
šdex
 <ð
MAX_FS_ENTRIES
, "", "index <= MAX_FS_ENTRIES");

32  
fžesy¡em
[
šdex
];

33 
	}
}

35 
	$fžewr™e
(
ch
, * 
mšÜ_num
){

36 
fže_t
 * 
fže
 = 
	`g‘fže
(
mšÜ_num
);

37 
node_t
 *
node
 = 
fže
->node;

38 
	`myas£¹
(
node
 !ð
NULL
, "", "node != NULL");

39 
size
 = 
fže
->size;

40 
blkno
 = 
size
 / 
BLKSIZE
;

41 
blkoff£t
 = 
size
 % 
BLKSIZE
;

42 
i
;

43 
i
 = 0; i < 
blkno
; ++i) {

44 
node
 =‚ode->
Ãxt
;

46 ià(
blkoff£t
 =ð
BLKSIZE
){

47 
	`®locblock
(
node
->
Ãxt
);

48 
node
->
Ãxt
->
´ev
 =‚ode;

49 
node
 =‚ode->
Ãxt
;

50 
blkoff£t
 = 0;

52 ((*è
node
->
d©a
)[
blkoff£t
++] = 
ch
;

53 
fže
->
size
++;

55 
	}
}

58 
	$isfž“xi¡s
(cÚ¡ * 
fž•©h
){

59 
i
;

60 
i
 = 0; i < 
MAX_FS_ENTRIES
; ++i) {

62 
	`myas£¹
(
i
 <ð
MAX_FS_ENTRIES
, "", "i <= MAX_FS_ENTRIES");

63 ià(
fžesy¡em
[
i
]

64 && 
	`¡rcom·»
(
fžesy¡em
[
i
]->
fž’ame
, 
fž•©h
) == 0){

65  
Œue
;

68  
çl£
;

69 
	}
}

73 
	$fže£ek
(*
mšÜ_num
, 
off£t
){

74 
fže_t
 * 
fže
 = 
	`g‘fže
(
mšÜ_num
);

75 
fže
->
off£t
 = offset;

76 
	}
}

78 
	$fž”—d
(*
mšÜ_num
){

79 
fže_t
 * 
fže
 = 
	`g‘fže
(
mšÜ_num
);

80 
	`myas£¹
(
fže
 !ð
NULL
, "", "file != NULL");

81 
node_t
 *
node
 = 
fže
->node;

82 
	`myas£¹
(
node
 !ð
NULL
, "", "node != NULL");

83 ià(
fže
->
off£t
 =ðfže->
size
){

84  
EOF
;

86 
size
 = 
fže
->
off£t
;

87 
blkno
 = 
size
 / 
BLKSIZE
;

88 
blkoff£t
 = 
size
 % 
BLKSIZE
;

89 
i
;

90 
i
 = 0; i < 
blkno
; ++i) {

91 
node
 =‚ode->
Ãxt
;

93 ià(
blkoff£t
 =ð
BLKSIZE
){

94 
	`®locblock
(
node
->
Ãxt
);

95 
node
->
Ãxt
->
´ev
 =‚ode;

96 
node
 =‚ode->
Ãxt
;

97 
blkoff£t
 = 0;

99 
ch
 = ((*è
node
->
d©a
)[
blkoff£t
];

100 
fže
->
off£t
++;

101  
ch
;

102 
	}
}

104 
	$ls
(){

105 
i
;

106 
i
 = 0; i < 
MAX_FS_ENTRIES
; ++i) {

107 
	`myas£¹
(
i
 <ð
MAX_FS_ENTRIES
, "", "index <= MAX_FS_ENTRIES");

108 ià(
fžesy¡em
[
i
] && fžesy¡em[i]->
fž’ame
){

109 
	`´štf
("%s\n", 
fžesy¡em
[
i
]->
fž’ame
);

112 
	`´štf
("\n");

113 
	}
}

115 
	$fžeš™
(* 
mšÜ_num
) {

116 
fže_t
 * 
fže
 = 
	`g‘fže
(
mšÜ_num
);

117 
	`myas£¹
(
fže
 !ð
NULL
, "", "file != NULL");

119 
	}
}

122 
	$fž”–—£
(* 
mšÜ_num
){

123 
fže_t
 * 
fže
 = 
	`g‘fže
(
mšÜ_num
);

124 
	`myas£¹
(
fže
 !ð
NULL
, "", "file != NULL");

126 
	}
}

128 
	$g‘_fže_šode
(cÚ¡ * 
fž•©h
){

129 
i
;

130 
i
 = 0; i < 
MAX_FS_ENTRIES
; ++i) {

131 ià(
fžesy¡em
[
i
] &&

132 
	`¡rcom·»
(
fžesy¡em
[
i
]->
fž’ame
, 
fž•©h
) == 0){

133  
i
;

137 
	}
}

139 
	$ü—‹_fže
(cÚ¡ * 
fž’ame
){

140 
i
;

141 
i
 = 0; i < 
MAX_FS_ENTRIES
; ++i) {

142 
	`myas£¹
(
i
 <ð
MAX_FS_ENTRIES
, "", "index <= MAX_FS_ENTRIES");

143 ià(!
fžesy¡em
[
i
]){

144 
fžesy¡em
[
i
] = 
	`Ãwfže
();

145 
fžesy¡em
[
i
]->
fž’ame
 = 
	`¡rdu¶iÿ‹
(filename);

149 
	}
}

163 
	$ä“_fže_memÜy
(
node_t
 * 
node
){

164 
	`myas£¹
(
node
 !ð
NULL
, "", "node != NULL");

165 
node
){

166 
	`myä“
(
node
->
d©a
);

167 
node
 =‚ode->
Ãxt
 ;

169 
	}
}

172 
	$d–‘e_fže
(cÚ¡ * 
fž’ame
){

173 
i
;

174 
i
 = 0; i < 
MAX_FS_ENTRIES
; ++i) {

175 
	`myas£¹
(
i
 <ð
MAX_FS_ENTRIES
, "", "index <= MAX_FS_ENTRIES");

176 ià(
fžesy¡em
[
i
]

177 && 
	`¡rcom·»
(
fžesy¡em
[
i
]->
fž’ame
, filename) == 0){

178 
‹mp
 = 
	`g‘_fže_šode
(
fž’ame
);

179 
fže_t
 * 
fže
 = 
	`g‘fže
((*è(
ušŒ_t
è
‹mp
);

180 
	`ä“_fže_memÜy
(
fže
->
node
);

181 
	`myä“
(
fže
);

182 
fžesy¡em
[
i
] = 
NULL
;

186 
	`´štf
("Fž% dÛ nÙƒxi¡", 
fž’ame
);

187 
	}
}

	@Sources/file.h

1 #iâdeà
DOUBLELINKEDLIST_H


2 
	#DOUBLELINKEDLIST_H
 1

	)

3 
	#BLKSIZE
 128

	)

4 
	#FILE_READONLY
 1

	)

5 
	#FILE_READWRITE
 3

	)

6 
	#FILE_CREATE
 5

	)

7 
	#FILE_APPEND
 7

	)

9 
	s_node_t
 {

10 * 
	md©a
;

11 
_node_t
 *
	m´ev
;

12 
_node_t
 *
	mÃxt
;

13 } 
	tnode_t
;

15 
	s_fže_t
 {

16 * 
	mfž’ame
;

17 
	msize
;

18 
	moff£t
;

19 
node_t
 *
	mnode
;

20 } 
	tfže_t
;

22 
isfž“xi¡s
(cÚ¡ * 
fž•©h
);

23 
®locblock
(
node_t
 *
node
);

24 
g‘_fže_šode
(cÚ¡ * 
fž•©h
);

25 
fže_t
 * 
Ãwfže
();

26 
fže_t
 * 
g‘fže
(* 
mšÜ_num
);

27 
ä“_fže_memÜy
(
node_t
 * 
node
);

30 
ls
();

31 
fžeš™
 (* 
mšÜno
);

32 
fž”–—£
 (* 
mšÜno
);

33 
fž”—d
 (* 
mšÜno
);

34 
fžewr™e
 (
ch
, * 
mšÜno
);

35 
fže£ek
(*
mšÜno
, 
off£t
);

36 
ü—‹_fže
(cÚ¡ * 
fž’ame
);

37 
d–‘e_fže
(cÚ¡ * 
fž’ame
);

	@Sources/io.c

1 
	~<¡dio.h
>

2 
	~<¡dšt.h
>

3 
	~<¡dio.h
>

4 
	~<¡ršg.h
>

5 
	~"commÚ.h
"

6 
	~"mym®loc.h
"

7 
	~"io.h
"

8 
	~"fže.h
"

9 
	~"¡ršgutžs.h
"

10 
	~"pushbu‰Ú.h
"

11 
	~"ÿ·c™iv•ads.h
"

12 
	~"th”mi¡Ü.h
"

13 
	~"pÙ’tiom‘”.h
"

14 
	~"u¬t.h
"

15 
	~"lcdc.h
"

16 
	~"Ëd.h
"

17 
	tušŒ_t
;

20 
fž•©h_to_deviû_t
 
	gfž•©h_to_majÜ_mšÜ
[
PREDEFINED_DEVICE_MAP
] = {

21 {"/dev/Ëd/Üªge", 
LED
, 
LED_ORANGE
},

22 {"/dev/Ëd/y–low", 
LED
, 
LED_YELLOW
},

23 {"/dev/Ëd/g»’", 
LED
, 
LED_GREEN
},

24 {"/dev/Ëd/blue", 
LED
, 
LED_BLUE
},

25 {"/dev/pushbu‰Ú/1", 
PUSHBUTTON
, 
PUSHBUTTON_SW1
},

26 {"/dev/pushbu‰Ú/2", 
PUSHBUTTON
, 
PUSHBUTTON_SW2
},

27 {"/dev/ÿ·c™iv•ad/1", 
CAPACITIVEPAD
,
CAPACITIVEPAD1
},

28 {"/dev/ÿ·c™iv•ad/2", 
CAPACITIVEPAD
, 
CAPACITIVEPAD2
},

29 {"/dev/ÿ·c™iv•ad/3", 
CAPACITIVEPAD
, 
CAPACITIVEPAD3
},

30 {"/dev/ÿ·c™iv•ad/4", 
CAPACITIVEPAD
, 
CAPACITIVEPAD4
},

31 {"/dev/u¬t/1", 
UART
, 
UART1
},

32 {"/dev/lcdc/1", 
LCDC
, 
LCDC1
},

33 {"/dev/th”mi¡Ü/1",
THERMISTOR
,
THERMISTOR1
},

36 
fdbË_t
 
	gfdbË
[
MAX_FILE_DESCRIPTORS
];

38 
	$š™_Ëd_fdbË
(){

39 
i
;

40 
i
 = 0; i < 
NUM_OF_LEDS
; ++i) {

41 
	`ü—‹_fd
(
LED
, 
i
);

43 
	}
}

45 
	$š™_pushbu‰Ú_fdbË
(){

46 
i
;

47 
i
 = 0; i < 
NUM_OF_PUSHBUTTONS
; ++i) {

48 
	`ü—‹_fd
(
PUSHBUTTON
, 
i
);

50 
	}
}

53 
	$š™_lcdc_fdbË
(){

54 
i
;

55 
i
 = 0; i < 
NUM_OF_LCDCS
; ++i) {

56 
	`ü—‹_fd
(
LCDC
, 
i
);

58 
	}
}

60 
	$š™_u¬t_fdbË
(){

61 
i
;

62 
i
 = 0; i < 
NUM_OF_UARTS
; ++i) {

63 
	`ü—‹_fd
(
UART
, 
i
);

65 
	}
}

67 
	$š™_ÿ·c™ive_fdbË
(){

68 
i
;

69 
i
 = 0; i < 
NUM_OF_CAPACITIVEPADS
; ++i) {

70 
	`ü—‹_fd
(
CAPACITIVEPAD
, 
i
);

72 
	}
}

74 
	$š™_pÙ’tiom‘”_fdbË
(){

75 
i
;

76 
i
 = 0; i < 
NUM_OF_POTENTIOMETERS
; ++i) {

77 
	`ü—‹_fd
(
POTENTIOMETER
, 
i
);

79 
	}
}

81 
	$š™_fdbË
(){

82 
i
;

83 
	`š™_Ëd_fdbË
();

84 
	`š™_pushbu‰Ú_fdbË
();

85 
i
 = 0; i < 
MAX_FILE_DESCRIPTORS
; ++i) {

86 
fdbË
[
i
].
majÜ_num
 = -1;

87 
fdbË
[
i
].
mšÜ_num
 = -1;

89 
	}
}

91 
	sdeviû
 {

92 (*
	mš™
)(* 
	mmšÜ_num
);

93 (*
	m»Ëa£
)(* 
	mmšÜ_num
);

94 (*
	m»ad
)(* 
	mmšÜ_num
);

95 (*
	mwr™e
)(
	mch
, *
	mmšÜ_num
);

96 } 
	gdeviûs
[
MAX_DEVICES
] = {

97 {
Ëd_š™
, 
NULL
, NULL, 
Ëd_wr™e
},

98 {
pushbu‰Ú_š™
, 
NULL
, 
pushbu‰Ú_»ad
, NULL},

99 {
pÙ’tiom‘”_š™
, 
NULL
, 
pÙ’tiom‘”_»ad
, NULL},

100 {
ÿ·c™iv•ad_š™
, 
NULL
, 
ÿ·c™iv•ad_»ad
, NULL},

101 {
th”mi¡Ü_š™
, 
NULL
, 
th”mi¡Ü_»ad
, NULL},

102 {
lcdc_š™
, 
NULL
, NULL, 
lcdc_wr™e
},

103 {
u¬t_š™
, 
NULL
, 
u¬t_»ad
, 
u¬t_wr™e
},

104 {
fžeš™
, 
fž”–—£
, 
fž”—d
, 
fžewr™e
}

108 
	$isdeviû
(
majÜ_num
) {

109  (
majÜ_num
 =ð
LED
è|| (majÜ_num =ð
PUSHBUTTON
);

110 
	}
}

112 
	$isfže
(
majÜ_num
){

113  !
	`isdeviû
(
majÜ_num
);

114 
	}
}

116 
	$g‘_mšÜ_num
(cÚ¡ * 
fž•©h
){

117 
i
;

118 
i
 = 0; i < 
PREDEFINED_DEVICE_MAP
; ++i) {

119 ià(
	`¡rcom·»
(
fž•©h
, 
fž•©h_to_majÜ_mšÜ
[
i
].filepath) == 0){

120  
fž•©h_to_majÜ_mšÜ
[
i
].
mšÜ_num
;

124 
	}
}

126 
	$g‘_majÜ_num
(cÚ¡ * 
fž•©h
){

127 ià(
	`¡r¡r
(
fž•©h
, "/dev/led")){

128  
LED
;

129 } ià(
	`¡r¡r
(
fž•©h
, "/dev/pushbutton")){

130  
PUSHBUTTON
;

132  
_FILE
;

134 
	}
}

136 
	$ü—‹_fd
(
majÜ_num
, 
mšÜ_num
){

137 
fd
;

138 
i
;

139 
max_fd
 = 
PREDEFINED_DEVICE_MAP
 + 
NUM_OF_PUSHBUTTONS
;

140 
	`myas£¹
(
fd
 <ð
max_fd
, "", "fd <= max_fd");

141 
i
 = 0; i < 
max_fd
; ++i) {

142 if(
fdbË
[
i
].
majÜ_num
 == -1){

143 
	`myas£¹
(
fdbË
[
i
].
mšÜ_num
 == -1, "", "fdtable[i].minor_num == -1");

144 
fdbË
[
fd
].
majÜ_num
 = major_num;

145 
fdbË
[
fd
].
mšÜ_num
 = minor_num;

146  
fd
;

150 
	}
}

152 
	$g‘_fd
(
majÜ_num
, 
mšÜ_num
){

153 
i
;

154 
i
 = 0; i < 
PREDEFINED_DEVICE_MAP
 + 
MAX_FILE_DESCRIPTORS
; ++i) {

155 ià(
fdbË
[
i
].
majÜ_num
 == major_num &&

156 
fdbË
[
i
].
mšÜ_num
 == minor_num){

157  
i
;

161 
	}
}

167 
	$myÝ’
(cÚ¡ * 
fž•©h
, 
mode
){

168 
majÜ_num
, 
mšÜ_num
;

169 
fd
;

170 
majÜ_num
 = 
	`g‘_majÜ_num
(
fž•©h
);

171 
mšÜ_num
 = 
	`g‘_mšÜ_num
(
fž•©h
);

172 ià(
	`isdeviû
(
majÜ_num
)){

173 
fd
 = 
	`g‘_fd
(
majÜ_num
, 
mšÜ_num
);

174 
	`myas£¹
(
fd
 != -1, "", "fd != -1");

175  
fd
;

177 ià(!
	`isfž“xi¡s
(
fž•©h
)){

178 ià(
mode
 =ð
FILE_CREATE
){

179 
	`ü—‹_fže
(
fž•©h
);

180 
mšÜ_num
 = 
	`g‘_fže_šode
(
fž•©h
);

181 
	`myas£¹
(
mšÜ_num
 != -1, "", "minor_num != -1");

182 
deviûs
[
majÜ_num
].
	`š™
((*è(
ušŒ_t
è
mšÜ_num
);

183 
fd
 = 
	`ü—‹_fd
(
majÜ_num
, 
mšÜ_num
);

184  
fd
;

187 
mšÜ_num
 = 
	`g‘_fže_šode
(
fž•©h
);

188 
fd
 = 
	`g‘_fd
(
majÜ_num
, 
mšÜ_num
);

189 
	`myas£¹
(
fd
 != -1, "", "fd != -1");

190  
fd
;

195 
	}
}

197 
	$myþo£
(
fd
){

198 
majÜ_num
;

199 
mšÜ_num
;

200 
	`myas£¹
(
fd
 >= 0, "", "fd >= 0");

201 
	`myas£¹
(
fd
 <ð
MAX_FILE_DESCRIPTORS
, "", "fd <= MAX_FILE_DESCRIPTORS");

202 
majÜ_num
 = 
fdbË
[
fd
].major_num;

203 
mšÜ_num
 = 
fdbË
[
fd
].minor_num;

204 
deviûs
[
majÜ_num
].
	`»Ëa£
((*è(
ušŒ_t
è
mšÜ_num
);

206 
	}
}

208 
	$mywr™e
(
fd
, 
ch
){

209 
majÜ_num
;

210 
mšÜ_num
;

211 
	`myas£¹
(
fd
 >= 0, "", "fd >= 0");

212 
	`myas£¹
(
fd
 <ð(
MAX_FILE_DESCRIPTORS
 + 
PREDEFINED_DEVICE_MAP
),

214 
majÜ_num
 = 
fdbË
[
fd
].major_num;

215 
mšÜ_num
 = 
fdbË
[
fd
].minor_num;

216 
deviûs
[
majÜ_num
].
	`wr™e
(
ch
, (*è(
ušŒ_t
è
mšÜ_num
);

218 
	}
}

220 
	$my»ad
(
fd
){

221 
majÜ_num
;

222 
mšÜ_num
;

223 
ch
;

224 
	`myas£¹
(
fd
 >= 0, "", "fd >= 0");

225 
	`myas£¹
(
fd
 <ð
MAX_FILE_DESCRIPTORS
, "", "fd <= MAX_FILE_DESCRIPTORS");

226 
majÜ_num
 = 
fdbË
[
fd
].major_num;

227 
mšÜ_num
 = 
fdbË
[
fd
].minor_num;

228 
ch
 = 
deviûs
[
majÜ_num
].
	`»ad
((*è(
ušŒ_t
è
mšÜ_num
);

229  
ch
;

230 
	}
}

232 
	$ÿt
(
fd
){

233 
ch
;

234 (
ch
 = 
	`my»ad
(
fd
)è!ð
EOF
){

235 
	`åutc
(
ch
, 
¡dout
);

237 
	}
}

239 
	$v”ify_deviû_šd•’d’t_fže_Ý”©iÚs
(){

240 
fd
;

241 
ch
;

242 
i
;

243 cÚ¡ * 
fž’ame
 = "/tmp/test.txt";

244 ià(!
	`is_memÜy_š™Ÿlized
()){

245 
	`š™memÜy
();

247 
	`š™_fdbË
();

248 
fd
 = 
	`myÝ’
(
fž’ame
, 
FILE_CREATE
);

249 
fd
 = 
	`myÝ’
("/tmp/‹¡1.txt", 
FILE_CREATE
);

250 
fd
 = 
	`myÝ’
("/tmp/‹¡2.txt", 
FILE_CREATE
);

251 
fd
 = 
	`myÝ’
("/tmp/‹¡3.txt", 
FILE_CREATE
);

252 
	`myas£¹
(
fd
 != -1, "", "fd != -1");

253 
i
 = 0;

254 cÚ¡ * 
¡ršg
 = "hello world!";

255 
	`´štf
("Wr™šg sŒšg '% %s'Øthfže\n", 
¡ršg
, 
fž’ame
);

257 
	`mywr™e
(
fd
, 
¡ršg
[
i
]);

258 } 
¡ršg
[
i
++]);

259 
	`´štf
("R—dšg from fž%s\n", 
fž’ame
);

260 (
ch
 = 
	`my»ad
(
fd
)è!ð
EOF
){

261 
	`åutc
(
ch
, 
¡dout
);

263 
	`´štf
("\n%s\n", "Files before ..");

264 
	`ls
();

265 
	`d–‘e_fže
(
fž’ame
);

266 
	`´štf
("Fže aá” d–‘šg fž%s:\n", 
fž’ame
);

267 
	`ls
();

268 
	`´štf
("\n");

269 
	}
}

	@Sources/io.h

1 #iâdeà
IO_H


2 
	#IO_H
 
v®ue


	)

3 
	~"Ëd.h
"

4 
	~"pushbu‰Ú.h
"

5 
	~"fže.h
"

6 
	#MAX_DEVICES
 100

	)

7 
	#MAX_FILE_DESCRIPTORS
 1000

	)

8 
	#PREDEFINED_DEVICE_MAP
 13

	)

10 
	s_fdbË_t
 {

11 
	mmajÜ_num
;

12 
	mmšÜ_num
;

13 } 
	tfdbË_t
;

15 
	s_¡»am_t
 {

16 
	mmšÜno
;

17 
	mmajÜno
;

18 } 
	t¡»am_t
;

20 ’um { 
	mLED
, 
	mPUSHBUTTON
, 
	mPOTENTIOMETER
, 
	mCAPACITIVEPAD
, 
	mTHERMISTOR
, 
	mLCDC
, 
	mUART
, 
	m_FILE
 } 
	tmajÜ_deviû
;

21 ’um { 
	mLED_ORANGE
, 
	mLED_YELLOW
, 
	mLED_GREEN
, 
	mLED_BLUE
} 
	tËd_mšÜ_deviû
;

22 ’um { 
	mPUSHBUTTON_SW1
, 
	mPUSHBUTTON_SW2
 } 
	tpushbu‰Ú_mšÜ_deviû
;

23 ’um { 
	mPOTENTIOMETER1
} 
	tpÙ’tiom‘”_mšÜ_deviû
;

24 ’um { 
	mCAPACITIVEPAD1
 , 
	mCAPACITIVEPAD2
 , 
	mCAPACITIVEPAD3
 , 
	mCAPACITIVEPAD4
 } 
	tÿ·c™iv•ad_mšÜ_deviû
;

25 ’um { 
	mTHERMISTOR1
} 
	tth”mi¡Ü_mšÜ_deviû
;

26 ’um { 
	mLCDC1
} 
	tlcdc_mšÜ_deviû
;

27 ’um { 
	mUART1
} 
	tu¬t_mšÜ_deviû
;

30 
	s_fž•©h_to_deviû_t
 {

31 cÚ¡ * 
	mfž•©h
;

32 
	mmajÜ_num
;

33 
	mmšÜ_num
;

34 } 
	tfž•©h_to_deviû_t
;

36 
g‘_mšÜ_num
(cÚ¡ * 
fž•©h
);

37 
g‘_majÜ_num
(cÚ¡ * 
fž•©h
);

38 
ü—‹_fd
(
majÜ_num
, 
mšÜ_num
);

39 
g‘_fd
(
majÜ_num
, 
mšÜ_num
);

41 
myÝ’
(cÚ¡ * 
fž•©h
, 
mode
);

42 
myþo£
(
fd
);

43 
mywr™e
(
fd
, 
ch
);

44 
my»ad
(
fd
);

45 
d–‘e_fže
(cÚ¡ * 
fž’ame
);

46 
ü—‹_fže
(cÚ¡ * 
fž’ame
);

48 
isdeviû
(
majÜ_num
);

49 
isfže
(
majÜ_num
);

50 
as£¹_memÜy_is_š™Ÿlized
();

51 
v”ify_deviû_šd•’d’t_fže_Ý”©iÚs
();

52 
š™_fdbË
();

53 
ÿt
(
fd
);

	@Sources/lcdc.c

2 
	~"d”iv©ive.h
"

3 
	~<¡dio.h
>

4 
	~<¡dlib.h
>

5 
	~<¡dšt.h
>

6 
	~<as£¹.h
>

7 
	~"lcdc.h
"

8 
	~"lcdcdriv”.h
"

11 
lcdc_t
 
	glcdcs
[
NUM_OF_LCDCS
] = {

12 {
lcdc_driv”_š™
, 
lcdc_driv”_wr™e
},

15 
	$lcdc_š™
(* 
mšÜ_num
){

16 
fd
 = (è(è
mšÜ_num
;

17 
lcdcs
[
fd
].
	`š™
();

19 
	}
}

21 
	$lcdc_wr™e
(
ch
, *
mšÜ_num
){

22 
fd
 = (è(è
mšÜ_num
;

23 
lcdcs
[
fd
].
	`wr™e
(
ch
);

25 
	}
}

	@Sources/lcdc.h

2 #iâdeà
_LCDC_H


3 
	#_LCDC_H


	)

4 
	#NUM_OF_LCDCS
 1

	)

6 
	s_lcdcd_t
 {

7 (*
	mš™
)();

8 (*
	mwr™e
)(
	mch
);

9 } 
	tlcdc_t
;

11 
lcdc_š™
(*
mšÜno
);

12 
lcdc_wr™e
(
ch
, *
mšÜno
);

	@Sources/lcdcConsole.c

12 
	~<¡dšt.h
>

13 
	~<¡ršg.h
>

14 
	~"lcdcdriv”.h
"

15 
	~"´ofÚt.h
"

16 
	~"lcdcCÚsÞe.h
"

18 
	$lcdcCÚsÞeIn™
(
cÚsÞe
 *console) {

19 
cÚsÞe
->
äamebufãr
 = (
ušt32_t
 *)
LCDC_FRAME_START_ADDRESS
;

20 
cÚsÞe
->
width
 = 
LCDC_SCREEN_XSIZE
;

21 
cÚsÞe
->
height
 = 
LCDC_SCREEN_YSIZE
;

22 
cÚsÞe
->
x
 = 0;

23 
cÚsÞe
->
y
 = 
LCDC_SCREEN_YSIZE
-
PROFONT_FONT_HEIGHT
;

25 
	`lcdcCÚsÞeCË¬
(
cÚsÞe
);

26 
	}
}

28 
	$lcdcCÚsÞeCË¬
(
cÚsÞe
 *console) {

29 
ušt8_t
 
by‹
;

30 
ušt32_t
 *
p
;

35 
by‹
 = 
	`LCDC_PIXEL_RED
(
LCDC_SCREEN_BACKGROUND_COLOR
);

36 if((
by‹
 =ð
	`LCDC_PIXEL_GREEN
(
LCDC_SCREEN_BACKGROUND_COLOR
)è&& (by‹ =ð
	`LCDC_PIXEL_BLUE
(LCDC_SCREEN_BACKGROUND_COLOR))) {

37 
	`mem£t
(
cÚsÞe
->
äamebufãr
, 
by‹
, 
LCDC_BYTES_PER_PIXEL
 * cÚsÞe->
width
*cÚsÞe->
height
);

39 
p
 = 
cÚsÞe
->
äamebufãr
;… < cÚsÞe->äamebufã¸+ cÚsÞe->
width
*cÚsÞe->
height
;…++) {

40 *
p
 = 
LCDC_SCREEN_BACKGROUND_COLOR
;

43 
	}
}

45 
	$lcdcCÚsÞeSüÞl
(
cÚsÞe
 *console) {

46 
ušt8_t
 
by‹
;

47 
ušt32_t
 *
p
;

50 
	`memmove
(&
cÚsÞe
->
äamebufãr
[0],

51 &
cÚsÞe
->
äamebufãr
[
PROFONT_FONT_HEIGHT
 * cÚsÞe->
width
],

52 
LCDC_BYTES_PER_PIXEL
 * 
cÚsÞe
->
y
 * cÚsÞe->
width
);

57 
by‹
 = 
	`LCDC_PIXEL_RED
(
LCDC_SCREEN_BACKGROUND_COLOR
);

58 if((
by‹
 =ð
	`LCDC_PIXEL_GREEN
(
LCDC_SCREEN_BACKGROUND_COLOR
)è&& (by‹ =ð
	`LCDC_PIXEL_BLUE
(LCDC_SCREEN_BACKGROUND_COLOR))) {

59 
	`mem£t
(&
cÚsÞe
->
äamebufãr
[cÚsÞe->
y
 * cÚsÞe->
width
],

60 
by‹
,

61 
LCDC_BYTES_PER_PIXEL
 * (
cÚsÞe
->
height
 - cÚsÞe->
y
è* cÚsÞe->
width
);

63 
p
 = &
cÚsÞe
->
äamebufãr
[cÚsÞe->
y
 * cÚsÞe->
width
];

64 
p
 < (
cÚsÞe
->
äamebufãr
 + cÚsÞe->
height
 * cÚsÞe->
width
);

65 
p
++) {

66 *
p
 = 
LCDC_SCREEN_BACKGROUND_COLOR
;

69 
	}
}

71 
	$lcdcCÚsÞePutc
(
cÚsÞe
 *cÚsÞe, 
ch
) {

72 
x
, 
y
;

74 
ch
) {

76 
cÚsÞe
->
x
 = 0;

79 
	`lcdcCÚsÞeSüÞl
(
cÚsÞe
);

82 
cÚsÞe
->
x
 = ((cÚsÞe->x + 
LCDCCONSOLE_TAB_STOP_SPACING
*
PROFONT_FONT_WIDTH
) / (LCDCCONSOLE_TAB_STOP_SPACING*PROFONT_FONT_WIDTH)) *

83 (
LCDCCONSOLE_TAB_STOP_SPACING
*
PROFONT_FONT_WIDTH
);

86 if(
cÚsÞe
->
x
 >ð
PROFONT_FONT_WIDTH
) {

87 
cÚsÞe
->
x
 -ð
PROFONT_FONT_WIDTH
;

91 
	`lcdcCÚsÞeCË¬
(
cÚsÞe
);

92 
cÚsÞe
->
x
 = 0;

93 
cÚsÞe
->
y
 = 
LCDC_SCREEN_YSIZE
-
PROFONT_FONT_HEIGHT
;

96 
y
 = 0; y < 
PROFONT_FONT_HEIGHT
; y++) {

97 
x
 = 0; x < 
PROFONT_FONT_WIDTH
; x++) {

98 
cÚsÞe
->
äamebufãr
[(
y
 + cÚsÞe->yè* cÚsÞe->
width
 + (
x
 + console->x)] =

99 
´ofÚt
[
ch
][
y
][
x
] ? 
LCDC_SCREEN_FOREGROUND_COLOR
 : 
LCDC_SCREEN_BACKGROUND_COLOR
;

102 
cÚsÞe
->
x
 +ð
PROFONT_FONT_WIDTH
;

106 ià(
cÚsÞe
->
x
 > cÚsÞe->
width
 - 
PROFONT_FONT_WIDTH
) {

107 
	`lcdcCÚsÞeSüÞl
(
cÚsÞe
);

108 
cÚsÞe
->
x
 = 0;

110 
	}
}

	@Sources/lcdcConsole.h

12 #iâdeà
_LCDCCONSOLE_H


13 
	#_LCDCCONSOLE_H


	)

15 
	~<¡dšt.h
>

19 
	#LCDCCONSOLE_TAB_STOP_SPACING
 8

	)

21 
	scÚsÞe
 {

22 
ušt32_t
 *
	mäamebufãr
;

23 
ušt16_t
 
	mwidth
, 
	mheight
;

24 
ušt16_t
 
	mx
, 
	my
;

27 
lcdcCÚsÞeIn™
(
cÚsÞe
 *console);

28 
lcdcCÚsÞeCË¬
(
cÚsÞe
 *console);

29 
lcdcCÚsÞeSüÞl
(
cÚsÞe
 *console);

30 
lcdcCÚsÞePutc
(
cÚsÞe
 *cÚsÞe, 
ch
);

	@Sources/lcdcdriver.c

15 
	~<¡ršg.h
>

16 
	~"d”iv©ive.h
"

17 
	~"lcdcdriv”.h
"

18 
	~"mcg.h
"

19 
	~"sd¿m.h
"

20 
	~"u¬tdriv”.h
"

21 
	~"lcdcCÚsÞe.h
"

22 
	#CHAR_EOF
 4

	)

24 
cÚsÞe
 
	gcÚsÞe
;

26 
	$lcdcIn™
() {

32 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTE_MASK
 | 
SIM_SCGC5_PORTF_MASK
;

35 
SIM_SCGC3
 |ð
SIM_SCGC3_LCDC_MASK
;

38 
MPU_CESR
 &ð~
MPU_CESR_VLD_MASK
;

41 
	`lcdcIn™Pšs
();

44 
	`lcdcIn™Sü“n
();

45 
	}
}

47 
	$lcdcIn™Pšs
() {

48 
PORTF_PCR4
 = 
LCDC_ALT7
;

49 
PORTF_PCR5
 = 
LCDC_ALT7
;

50 
PORTF_PCR6
 = 
LCDC_ALT7
;

51 
PORTF_PCR7
 = 
LCDC_ALT7
;

52 
PORTF_PCR8
 = 
LCDC_ALT7
;

53 
PORTF_PCR9
 = 
LCDC_ALT7
;

54 
PORTF_PCR10
 = 
LCDC_ALT7
;

55 
PORTF_PCR11
 = 
LCDC_ALT7
;

56 
PORTF_PCR12
 = 
LCDC_ALT7
;

57 
PORTF_PCR13
 = 
LCDC_ALT7
;

58 
PORTF_PCR14
 = 
LCDC_ALT7
;

59 
PORTF_PCR15
 = 
LCDC_ALT7
;

61 
PORTF_PCR16
 = 
LCDC_ALT5
;

62 
PORTF_PCR17
 = 
LCDC_ALT5
;

63 
PORTF_PCR18
 = 
LCDC_ALT5
;

64 
PORTF_PCR19
 = 
LCDC_ALT5
;

65 
PORTF_PCR20
 = 
LCDC_ALT5
;

67 
PORTF_PCR21
 = 
LCDC_ALT7
;

68 
PORTF_PCR22
 = 
LCDC_ALT7
;

69 
PORTF_PCR23
 = 
LCDC_ALT7
;

70 
PORTF_PCR24
 = 
LCDC_ALT7
;

71 
PORTF_PCR25
 = 
LCDC_ALT7
;

72 
PORTF_PCR26
 = 
LCDC_ALT7
;

73 
PORTF_PCR27
 = 
LCDC_ALT7
;

75 
PORTF_PCR0
 = 
LCDC_ALT7
;

76 
PORTF_PCR1
 = 
LCDC_ALT7
;

77 
PORTF_PCR2
 = 
LCDC_ALT7
;

78 
PORTF_PCR3
 = 
LCDC_ALT7
;

82 
	}
}

87 
	$lcdcIn™Sü“n
() {

88 
ušt8_t
 
by‹
;

89 
ušt32_t
 *
p
;

92 
LCDC_LSSAR
 = 
LCDC_FRAME_START_ADDRESS
;

95 
LCDC_LSR
 = 
	`LCDC_LSR_XMAX
(
LCDC_SCREEN_XSIZE
/16è| 
	`LCDC_LSR_YMAX
(
LCDC_SCREEN_YSIZE
);

98 
LCDC_LVPWR
 = 
	`LCDC_LVPWR_VPW
(
LCDC_SCREEN_XSIZE
);

101 
LCDC_LCPR
 = 0;

102 
LCDC_LCWHB
 = 0;

105 
LCDC_LPCR
 =

106 
LCDC_LPCR_TFT_MASK
 |

107 
LCDC_LPCR_COLOR_MASK
 |

108 
	`LCDC_LPCR_BPIX
(0x7) |

109 
LCDC_LPCR_FLMPOL_MASK
 |

110 
LCDC_LPCR_LPPOL_MASK
 |

111 
LCDC_LPCR_END_SEL_MASK
 |

112 
LCDC_LPCR_SCLKIDLE_MASK
 |

113 
LCDC_LPCR_SCLKSEL_MASK
 |

114 
	`LCDC_LPCR_PCD
(11);

116 #ifdeà
REVE


119 
LCDC_LPCR
 |ð
LCDC_LPCR_CLKPOL_MASK
;

122 
LCDC_LHCR
 =

123 
	`LCDC_LHCR_H_WIDTH
(41) |

124 
	`LCDC_LHCR_H_WAIT_1
(1) |

125 
	`LCDC_LHCR_H_WAIT_2
(0);

128 
LCDC_LVCR
 =

129 
	`LCDC_LVCR_V_WIDTH
(2) |

130 
	`LCDC_LVCR_V_WAIT_1
(1) |

131 
	`LCDC_LVCR_V_WAIT_2
(1);

135 
LCDC_LHCR
 =

136 
	`LCDC_LHCR_H_WIDTH
(40) |

137 
	`LCDC_LHCR_H_WAIT_1
(1) |

138 
	`LCDC_LHCR_H_WAIT_2
(0);

141 
LCDC_LVCR
 =

142 
	`LCDC_LVCR_V_WIDTH
(10) |

143 
	`LCDC_LVCR_V_WAIT_1
(2) |

144 
	`LCDC_LVCR_V_WAIT_2
(2);

148 
LCDC_LPOR
 = 0;

151 
LCDC_LICR
 = 0;

154 
LCDC_LIER
 = 0;

157 
LCDC_LGWCR
 &=~
LCDC_LGWCR_GWE_MASK
;

160 
LCDC_LDCR
 &ð~
LCDC_LDCR_BURST_MASK
;

163 
LCDC_LGWDCR
 &ð~
LCDC_LGWDCR_GWBT_MASK
;

168 
by‹
 = 
	`LCDC_PIXEL_RED
(
LCDC_SCREEN_BACKGROUND_COLOR
);

169 if((
by‹
 =ð
	`LCDC_PIXEL_GREEN
(
LCDC_SCREEN_BACKGROUND_COLOR
)è&& (by‹ =ð
	`LCDC_PIXEL_BLUE
(LCDC_SCREEN_BACKGROUND_COLOR))) {

170 
	`mem£t
((*)
LCDC_FRAME_START_ADDRESS
, 
by‹
, 
LCDC_BYTES_PER_PIXEL
 * 
LCDC_SCREEN_XSIZE
*
LCDC_SCREEN_YSIZE
);

172 
p
 = (
ušt32_t
 *)
LCDC_FRAME_START_ADDRESS
;

173 
p
 < (
ušt32_t
 *)
LCDC_FRAME_START_ADDRESS
 + 
LCDC_SCREEN_XSIZE
*
LCDC_SCREEN_YSIZE
;

174 
p
++) {

175 *
p
 = 
LCDC_SCREEN_BACKGROUND_COLOR
;

180 
SIM_MCR
 |ð
SIM_MCR_LCDSTART_MASK
;

181 
	}
}

184 
	$lcdc_driv”_š™
() {

187 
	`lcdcIn™
();

188 
	`lcdcCÚsÞeIn™
(&
cÚsÞe
);

189 
	}
}

191 
	$lcdc_driv”_wr™e
(
ch
){

192 
	`u¬tPutch¬
(
UART2_BASE_PTR
, 
ch
);

193 
	`lcdcCÚsÞePutc
(&
cÚsÞe
, 
ch
);

195 
	}
}

	@Sources/lcdcdriver.h

12 #iâdeà
_LCDCDRIVER_H


13 
	#_LCDCDRIVER_H


	)

15 
	~"sd¿m.h
"

17 
	#REVE
 1

	)

20 
	#LCDC_SCREEN_XSIZE
 480

	)

21 
	#LCDC_SCREEN_YSIZE
 272

	)

24 
	#LCDC_GW_XSIZE
 16

	)

25 
	#LCDC_GW_YSIZE
 16

	)

28 
	#LCDC_BYTES_PER_PIXEL
 4

	)

31 
	#LCDC_RED_MASK
 0x00ff0000

	)

32 
	#LCDC_GREEN_MASK
 0x0000ff00

	)

33 
	#LCDC_BLUE_MASK
 0x000000ff

	)

34 
	#LCDC_RED_SHIFT
 16

	)

35 
	#LCDC_GREEN_SHIFT
 8

	)

36 
	#LCDC_BLUE_SHIFT
 0

	)

38 
	#LCDC_PIXEL_RED
(
pix–
è(Õix– & 
LCDC_RED_MASK
è>> 
LCDC_RED_SHIFT
)

	)

40 
	#LCDC_PIXEL_GREEN
(
pix–
è(Õix– & 
LCDC_GREEN_MASK
è>> 
LCDC_GREEN_SHIFT
)

	)

42 
	#LCDC_PIXEL_BLUE
(
pix–
è(Õix– & 
LCDC_BLUE_MASK
è>> 
LCDC_BLUE_SHIFT
)

	)

50 
	#LCDC_SCREEN_FOREGROUND_COLOR
 0

	)

52 
	#LCDC_SCREEN_BACKGROUND_COLOR
 0x0094b0f2

	)

54 
	#LCDC_FRAME_START_ADDRESS
 
SDRAM_START


	)

55 
	#LCDC_FRAME_BUFFER_SIZE
 (
LCDC_SCREEN_XSIZE
 * 
LCDC_SCREEN_YSIZE
 * 
LCDC_BYTES_PER_PIXEL
)

	)

57 
	#LCDC_GW_START_ADDRESS
 (
LCDC_FRAME_START_ADDRESS
 + 
LCDC_FRAME_BUFFER_SIZE
)

	)

58 
	#LCDC_GW_BUFFER_SIZE
 (
LCDC_GW_XSIZE
 * 
LCDC_GW_YSIZE
 * 
LCDC_BYTES_PER_PIXEL
)

	)

61 
	#LCDC_ALT2
 (
	`PORT_PCR_MUX
(2è| 
PORT_PCR_DSE_MASK
)

	)

62 
	#LCDC_ALT5
 (
	`PORT_PCR_MUX
(5è| 
PORT_PCR_DSE_MASK
)

	)

63 
	#LCDC_ALT7
 (
	`PORT_PCR_MUX
(7è| 
PORT_PCR_DSE_MASK
)

	)

66 
lcdcIn™
();

67 
lcdcIn™Sü“n
();

68 
lcdcIn™Pšs
();

71 
lcdc_driv”_š™
();

72 
lcdc_driv”_wr™e
(
ch
);

	@Sources/led.c

2 
	~"d”iv©ive.h
"

3 
	~<¡dio.h
>

4 
	~<¡dlib.h
>

5 
	~<¡dšt.h
>

6 
	~<as£¹.h
>

7 
	~"Ëd.h
"

8 
	~"Ëddriv”.h
"

9 
	tušŒ_t
;

11 
Ëd_t
 
	gËds
[
NUM_OF_LEDS
] = {

12 {
ËdO¿ngeCÚfig
, 
ËdO¿ngeWr™e
},

13 {
ËdY–lowCÚfig
, 
ËdY–lowWr™e
},

14 {
ËdG»’CÚfig
, 
ËdG»’Wr™e
},

15 {
ËdBlueCÚfig
, 
ËdBlueWr™e
},

18 
	$Ëd_š™
(* 
mšÜ_num
){

19 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

20 
Ëds
[
fd
].
	`š™
();

22 
	}
}

24 
	$Ëd_wr™e
(
ch
, *
mšÜ_num
){

25 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

26 
	`´štf
("Ëdwr™ch = %d\n", 
ch
);

27 
Ëds
[
fd
].
	`wr™e
(
ch
);

29 
	}
}

	@Sources/led.h

1 #iâdeà
_LED_H


2 
	#_LED_H
 
v®ue


	)

3 
	#NUM_OF_LEDS
 4

	)

5 
	#LED_ORANGE_PORTA_BIT
 11

	)

6 
	#LED_YELLOW_PORTA_BIT
 28

	)

7 
	#LED_GREEN_PORTA_BIT
 29

	)

8 
	#LED_BLUE_PORTA_BIT
 10

	)

10 #iâdeà
PORT_PCR_MUX_ANALOG


11 
	#PORT_PCR_MUX_ANALOG
 0

	)

13 #iâdeà
PORT_PCR_MUX_GPIO


14 
	#PORT_PCR_MUX_GPIO
 1

	)

17 
	s_Ëd_t
 {

18 (*
	mš™
)();

19 (*
	mwr™e
)(
	mch
);

20 } 
	tËd_t
;

22 
ËdO¿ngeCÚfig
();

23 
ËdY–lowCÚfig
();

24 
ËdG»’CÚfig
();

25 
ËdBlueCÚfig
();

27 
ËdO¿ngeOff
();

28 
ËdY–lowOff
();

29 
ËdG»’Off
();

30 
ËdBlueOff
();

32 
ËdO¿ngeOn
();

33 
ËdY–lowOn
();

34 
ËdG»’On
();

35 
ËdBlueOn
();

37 
ËdIn™AÎ
();

38 
Ëd_š™
(*
mšÜno
);

39 
Ëd_wr™e
(
ch
, *
mšÜno
);

	@Sources/leddriver.c

12 
	~"d”iv©ive.h
"

13 
	~"Ëddriv”.h
"

20 
	$ËdIn™AÎ
() {

24 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTA_MASK
;

27 
	`ËdO¿ngeOff
();

28 
	`ËdY–lowOff
();

29 
	`ËdG»’Off
();

30 
	`ËdBlueOff
();

33 
	`ËdO¿ngeCÚfig
();

34 
	`ËdY–lowCÚfig
();

35 
	`ËdG»’CÚfig
();

36 
	`ËdBlueCÚfig
();

37 
	}
}

45 
	$ËdO¿ngeCÚfig
() {

46 
	`ËdIn™
();

51 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
, 
LED_ORANGE_PORTA_BIT
) =

52 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
);

61 
PTA_BASE_PTR
->
PDDR
 |ð1<<
LED_ORANGE_PORTA_BIT
;

62 
	}
}

69 
	$ËdY–lowCÚfig
() {

70 
	`ËdIn™
();

72 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
, 
LED_YELLOW_PORTA_BIT
) =

73 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
);

75 
PTA_BASE_PTR
->
PDDR
 |ð1<<
LED_YELLOW_PORTA_BIT
;

76 
	}
}

83 
	$ËdG»’CÚfig
() {

84 
	`ËdIn™
();

86 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
, 
LED_GREEN_PORTA_BIT
) =

87 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
);

89 
PTA_BASE_PTR
->
PDDR
 |ð1<<
LED_GREEN_PORTA_BIT
;

90 
	}
}

97 
	$ËdBlueCÚfig
() {

98 
	`ËdIn™
();

100 
	`PORT_PCR_REG
(
PORTA_BASE_PTR
, 
LED_BLUE_PORTA_BIT
) =

101 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
);

103 
PTA_BASE_PTR
->
PDDR
 |ð1<<
LED_BLUE_PORTA_BIT
;

104 
	}
}

109 
	$ËdO¿ngeOff
() {

113 
PTA_BASE_PTR
->
PSOR
 = 1<<
LED_ORANGE_PORTA_BIT
;

114 
	}
}

119 
	$ËdY–lowOff
() {

121 
PTA_BASE_PTR
->
PSOR
 = 1<<
LED_YELLOW_PORTA_BIT
;

122 
	}
}

127 
	$ËdG»’Off
() {

129 
PTA_BASE_PTR
->
PSOR
 = 1<<
LED_GREEN_PORTA_BIT
;

130 
	}
}

135 
	$ËdBlueOff
() {

137 
PTA_BASE_PTR
->
PSOR
 = 1<<
LED_BLUE_PORTA_BIT
;

138 
	}
}

143 
	$ËdO¿ngeOn
() {

147 
PTA_BASE_PTR
->
PCOR
 = 1<<
LED_ORANGE_PORTA_BIT
;

148 
	}
}

153 
	$ËdY–lowOn
() {

155 
PTA_BASE_PTR
->
PCOR
 = 1<<
LED_YELLOW_PORTA_BIT
;

156 
	}
}

161 
	$ËdG»’On
() {

163 
PTA_BASE_PTR
->
PCOR
 = 1<<
LED_GREEN_PORTA_BIT
;

164 
	}
}

169 
	$ËdBlueOn
() {

171 
PTA_BASE_PTR
->
PCOR
 = 1<<
LED_BLUE_PORTA_BIT
;

172 
	}
}

175 
	$ËdIn™
(){

176 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTA_MASK
;

177 
	}
}

179 
	$ËdO¿ngeWr™e
(
ch
){

180 
ch
 =ð0? 
	`ËdO¿ngeOn
(): 
	`ËdO¿ngeOff
();

181 
	}
}

182 
	$ËdY–lowWr™e
(
ch
){

183 
ch
 =ð0? 
	`ËdY–lowOn
(): 
	`ËdY–lowOff
();

184 
	}
}

185 
	$ËdG»’Wr™e
(
ch
){

186 
ch
 =ð0? 
	`ËdG»’On
(): 
	`ËdG»’Off
();

187 
	}
}

188 
	$ËdBlueWr™e
(
ch
){

189 
ch
 =ð0? 
	`ËdBlueOn
(): 
	`ËdBlueOff
();

190 
	}
}

	@Sources/leddriver.h

12 #iâdeà
_LEDDRIVER_H


13 
	#_LEDDRIVER_H


	)

15 
	#LED_ORANGE_PORTA_BIT
 11

	)

16 
	#LED_YELLOW_PORTA_BIT
 28

	)

17 
	#LED_GREEN_PORTA_BIT
 29

	)

18 
	#LED_BLUE_PORTA_BIT
 10

	)

20 #iâdeà
PORT_PCR_MUX_ANALOG


21 
	#PORT_PCR_MUX_ANALOG
 0

	)

23 #iâdeà
PORT_PCR_MUX_GPIO


24 
	#PORT_PCR_MUX_GPIO
 1

	)

29 
ËdIn™AÎ
();

33 
ËdO¿ngeCÚfig
();

36 
ËdY–lowCÚfig
();

39 
ËdG»’CÚfig
();

42 
ËdBlueCÚfig
();

45 
ËdO¿ngeOff
();

47 
ËdY–lowOff
();

49 
ËdG»’Off
();

51 
ËdBlueOff
();

54 
ËdO¿ngeOn
();

56 
ËdY–lowOn
();

58 
ËdG»’On
();

60 
ËdBlueOn
();

62 
ËdIn™
();

63 
ËdO¿ngeWr™e
(
ch
);

64 
ËdY–lowWr™e
(
ch
);

65 
ËdG»’Wr™e
(
ch
);

66 
ËdBlueWr™e
(
ch
);

	@Sources/main.c

1 
	~<¡dio.h
>

2 
	~"Ëd.h
"

3 
	~"d–ay.h
"

4 
	~"pushbu‰Ú.h
"

5 
	~"u¬t.h
"

6 
	~"mcg.h
"

7 
	~"sd¿m.h
"

8 
	~"lcdc.h
"

9 
	~"lcdcCÚsÞe.h
"

10 
	~"th”mi¡Ü.h
"

11 
	~"u¬tdriv”.h
"

12 
	~"pÙ’tiom‘”.h
"

13 
	~"svc.h
"

14 
	#FALSE
 0

	)

15 
	#TRUE
 1

	)

17 
cÚsÞeDemo
();

19 
	#CHAR_EOF
 4

	)

20 
svcHªdËr
();

22 
	$v”ify_Ëd
() {

23 
	`´štf
("Starting SVCall…roject\n");

24 
	`svcIn™_S‘SVCPriÜ™y
(7);

27 cÚ¡ 
d–ayCouÁ
 = 0x7ffff;

28 
	`´štf
("FlashLED Project Starting\n");

29 
	`SVCLedIn™
(0);

31 
	`d–ay
(
d–ayCouÁ
 * 3);

32 
	`SVCLedWr™e
(1, 0);

33 
	`SVCLedWr™e
(1, 1);

34 
	`SVCLedWr™e
(1, 2);

35 
	`SVCLedWr™e
(1, 3);

36 
	`d–ay
(
d–ayCouÁ
 * 3);

37 
	`SVCLedWr™e
(0, 0);

38 
	`SVCLedWr™e
(0, 1);

39 
	`SVCLedWr™e
(0, 2);

40 
	`SVCLedWr™e
(0, 3);

42 
	`´štf
("FlashLED Project Completed\n");

44 
	}
}

47 
	$v”ify_pushbu‰Ú
() {

48 
	`´štf
("Pushbuttons Project Starting\n");

49 
i
;

50 
i
 = 0; i < 
NUM_OF_LEDS
; ++i) {

51 
	`SVCLedIn™
(
i
);

52 
	`SVCPushBu‰ÚIn™
(
i
);

56 if(
	`SVCPushBu‰ÚR—d
(0)) {

57 
	`SVCLedWr™e
(0,3);

59 
	`SVCLedWr™e
(1,3);

61 if(
	`SVCPushBu‰ÚR—d
(1)) {

62 
	`SVCLedWr™e
(0,0);

64 
	`SVCLedWr™e
(1,0);

67 
	`´štf
("Pushbuttons Project Completed\n");

69 
	}
}

71 
	$u¬t_wr™e_¡ršg
(cÚ¡ *
p
) {

72 *
p
) {

73 
	`SVCU¬tWr™e
(*
p
++, 0);

75 
	}
}

77 
	$v”ify_lcdc
(){

78 
	`mcgIn™
();

79 
	`sd¿mIn™
();

80 
	`SVCU¬tIn™
(0);

81 
	`SVCLcdcIn™
(0);

85 
ch
 = 
	`u¬tG‘ch¬
(
UART2_BASE_PTR
);

87 
	`SVCU¬tWr™e
(
ch
, 0);

88 
	`SVCLcdcWr™e
(
ch
, 0);

89 if(
ch
 =ð
CHAR_EOF
) {

94 
	}
}

96 
	$v”ify_u¬t
(){

97 cÚ¡ 
d–ayCouÁ
 = 0x7ffff;

98 
	`´štf
("SerialIO Project Starting\n");

99 
	`u¬t_wr™e_¡ršg
("SerialIO Project Starting\r\n");

100 
	`u¬t_wr™e_¡ršg
("Waiting for character from UART2");

101 !
	`u¬t_šput_´e£Á
(0)) {

102 
	`SVCU¬tWr™e
('.', 0);

103 
	`d–ay
(
d–ayCouÁ
);

105 
	`u¬t_wr™e_¡ršg
("\r\nReceived character from UART2: '");

106 
	`u¬t_wr™e_¡ršg
("'\r\n");

107 
	`u¬t_wr™e_¡ršg
("SerialIO Project Completed\r\n");

108 
	`´štf
("SerialIO Project Completed\n");

110 
	}
}

112 
	$v”ify_pÙ’tiom‘”
() {

113 
	`SVCPÙ’tiom‘”In™
(0);

114 
TRUE
) {

115 
	`´štf
("pot: %4u\ttemp: %4u\n",

116 
	`SVCPÙ’tiom‘”R—d
(0),

117 
	`SVCPÙ’tiom‘”R—d
(0));

120 
	}
}

122 
	$v”ify_th”mi¡Ü
() {

123 
	`SVCTh”mi¡ÜIn™
(0);

124 
TRUE
) {

125 
	`´štf
("pot: %4u\ttemp: %4u\n",

126 
	`SVCTh”mi¡ÜR—d
(0),

127 
	`SVCTh”mi¡ÜR—d
(0));

130 
	}
}

133 
	$maš
()

136 
	`v”ify_lcdc
();

141 
	}
}

	@Sources/map.c

1 
	~<¡dio.h
>

2 
	~"¡ršgutžs.h
"

3 
	~"m­.h
"

4 
	~"mym®loc.h
"

9 
	$v”ify
() {

10 
node_ty³
 * 
’vœÚ
 = 
NULL
;

12 
’vœÚ
 = 
	`put
(environ, "key1", "value1");

13 
’vœÚ
 = 
	`put
(environ, "key2", "value2");

14 
’vœÚ
 = 
	`put
(environ, "key3", "value3");

18 
	`d–‘e_key
(&
’vœÚ
, "key2");

20 
	`´št
(
’vœÚ
);

22 
	}
}

25 
	$´št
(
node_ty³
 * 
’vœÚ
){

26 
’vœÚ
){

27 
	`´štf
("% ð%s\n", 
’vœÚ
->
key
,ƒnvœÚ->
v®ue
);

28 
’vœÚ
 =ƒnvœÚ->
Ãxt
;

30 
	}
}

33 
v®ue_ty³
 
	$g‘
(
node_ty³
 * 
node
, 
key_ty³
 
key
){

34 
node
){

35 ià(
	`m©ch
(
node
->
key
, key)){

36  
node
->
v®ue
;

38 
node
 =‚ode->
Ãxt
;

40  
NULL
;

41 
	}
}

45 
	$d–‘e_key
(
node_ty³
 **
h—d
, 
key_ty³
 
key
){

46 
node_ty³
 * 
node
 = *
h—d
;

47 
node
){

48 ià(
	`m©ch
(
node
->
key
, key)){

50 ià(
node
->
´ev
 =ð
NULL
 &&‚ode->
Ãxt
 == NULL){

52 *
h—d
 = 
NULL
;

56 ià(
node
->
´ev
 &&‚ode->
Ãxt
){

57 
node
->
´ev
->
Ãxt
 =‚ode->next;

58 
node
->
Ãxt
->
´ev
 =‚ode->prev;

63 if(
node
->
Ãxt
 =ð
NULL
) {

64 
node
->
´ev
->
Ãxt
 = 
NULL
;

70 if(
node
->
´ev
 =ð
NULL
) {

71 *
h—d
 = 
node
->
Ãxt
;

76 
node
 =‚ode->
Ãxt
;

79 
	}
}

83 
node_ty³
 * 
	$put
(
node_ty³
 * 
node
, 
key_ty³
 
key
, 
v®ue_ty³
 
v®ue
){

84 
node_ty³
 * 
‹mp
 = (node_ty³ *è
	`mym®loc
((node_type));

85 
	`memÜy£t
(
‹mp
, '\0', (
node_ty³
));

86 
‹mp
->
key
 = key;

87 
‹mp
->
v®ue
 = value;

88 
‹mp
->
Ãxt
 = 
NULL
;

89 
‹mp
->
´ev
 = 
NULL
;

90 ià(
node
){

91 
‹mp
->
Ãxt
 = 
node
;

92 
node
->
´ev
 = 
‹mp
;

94 
‹mp
->
Ãxt
 = 
NULL
;

95 
‹mp
->
´ev
 = 
NULL
;

97  
‹mp
;

98 
	}
}

101 
boÞ—n
 
	$m©ch
(
key_ty³
 
key
, key_ty³ 
Ùh”key
) {

102  (
	`¡rcom·»
(
key
, 
Ùh”key
) == 0)? 1 : 0;

103 
	}
}

106 
boÞ—n
 
	$cÚšs
(
node_ty³
 * 
node
, 
key_ty³
 
key
){

107 
node
){

108 ià(
	`m©ch
(
node
->
key
, key)){

109  
Œue
;

111 
node
 =‚ode->
Ãxt
;

113  
çl£
;

114 
	}
}

	@Sources/map.h

1 #iâdeà
_MAP_H


2 
	#_MAP_H
 
v®ue


	)

4 
	~<¡dšt.h
>

5 
	~"commÚ.h
"

6 cÚ¡ * 
	tkey_ty³
;

7 cÚ¡ * 
	tv®ue_ty³
;

8 
	#MAX_LIST_SIZE
 100

	)

10 
	snode_ty³
 {

11 
key_ty³
 
	mkey
;

12 
v®ue_ty³
 
	mv®ue
;

13 
node_ty³
 * 
	mÃxt
;

14 
node_ty³
 * 
	m´ev
;

15 
	msize
;

16 } 
	tnode_ty³
;

18 
v®ue_ty³
 
g‘
(
node_ty³
 * 
node
, 
key_ty³
 
key
);

19 
node_ty³
 *
put
Òode_ty³ * 
node
, 
key_ty³
 
key
, 
v®ue_ty³
 
v®ue
);

20 
d–‘e_key
(
node_ty³
 **
h—d
, 
key_ty³
 
key
);

21 
ä“m­node
(
node_ty³
 * 
node
);

24 
´št
(
node_ty³
 * 
’vœÚ
);

25 
boÞ—n
 
cÚšs
(
node_ty³
 * 
node
, 
key_ty³
 
key
);

26 
boÞ—n
 
m©ch
(
key_ty³
 
key
, key_ty³ 
Ùh”key
);

	@Sources/mcg.c

12 
	~"d”iv©ive.h
"

13 
	~"mcg.h
"

15 
	$mcgIn™
() {

21 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTA_MASK
;

27 
SIM_CLKDIV1
 = 
	`SIM_CLKDIV1_OUTDIV1
(
SIM_CLKDIV1_OUTDIV_DIVIDE_BY_1
) |

28 
	`SIM_CLKDIV1_OUTDIV2
(
SIM_CLKDIV1_OUTDIV_DIVIDE_BY_2
) |

29 
	`SIM_CLKDIV1_OUTDIV3
(
SIM_CLKDIV1_OUTDIV_DIVIDE_BY_3
) |

30 
	`SIM_CLKDIV1_OUTDIV4
(
SIM_CLKDIV1_OUTDIV_DIVIDE_BY_6
);

35 
MCG_C2
 = 
	`MCG_C2_RANGE0
(1);

40 
MCG_C1
 = 
	`MCG_C1_CLKS
(2è| 
	`MCG_C1_FRDIV
(5);

45 
MCG_C5
 = 
	`MCG_C5_PRDIV0
(4);

52 
MCG_C6
 = 
MCG_C6_PLLS_MASK
 | 
MCG_C6_CME0_MASK
 | 
	`MCG_C6_VDIV0
(8);

56 
MCG_C5
 = 
	`MCG_C5_PRDIV0
(4è| 
MCG_C5_PLLCLKEN0_MASK
;

58 !(
MCG_S
 & 
MCG_S_LOCK0_MASK
)) {

64 
MCG_C1
 = 
	`MCG_C1_FRDIV
(5);

74 
MCG_C10
 = 
	`MCG_C10_RANGE1
(1è| 
MCG_C10_EREFS1_MASK
;

77 
MCG_C12
 = 
	`MCG_C12_VDIV1
(14);

81 
MCG_C11
 = 
	`MCG_C11_PRDIV1
(4è| 
MCG_C11_PLLCLKEN1_MASK
;

83 !(
MCG_S2
 & 
MCG_S2_LOCK1_MASK
)) {

98 
	}
}

	@Sources/mcg.h

12 #iâdeà
_MCG_H


13 
	#_MCG_H


	)

18 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_1
 0

	)

19 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_2
 1

	)

20 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_3
 2

	)

21 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_4
 3

	)

22 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_5
 4

	)

23 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_6
 5

	)

24 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_7
 6

	)

25 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_8
 7

	)

26 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_9
 8

	)

27 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_10
 9

	)

28 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_11
 10

	)

29 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_12
 11

	)

30 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_13
 12

	)

31 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_14
 13

	)

32 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_15
 14

	)

33 
	#SIM_CLKDIV1_OUTDIV_DIVIDE_BY_16
 15

	)

35 
mcgIn™
();

	@Sources/mymalloc.c

1 
	~<¡dio.h
>

2 
	~<as£¹.h
>

3 
	~<¡dlib.h
>

4 
	~<¡ršg.h
>

5 
	~<as£¹.h
>

6 
	~"mym®loc.h
"

7 
	~"¡ršgutžs.h
"

8 
	~"commÚ.h
"

9 
	~"sd¿m.h
"

11 
	#MEMORY_DATA_PADDING
 10

	)

12 
	#ALIGN_SIZE
 7

	)

14 * 
	g¡¬t
;

15 * 
	gmemÜy_’d
;

17 
	$®ign
(
v®ue
){

18 
»suÉ
;

19 
»suÉ
 = (
v®ue
 + 
ALIGN_SIZE
) & (~ALIGN_SIZE);

20 
	`as£¹
(
»suÉ
 % 8 == 0);

21  
»suÉ
;

22 
	}
}

24 
	$g‘cu¼’roûssid
(){

26 
	}
}

28 
	$as£¹_memÜy_is_š™Ÿlized
(){

29 
	`as£¹
(
¡¬t
);

30 
	}
}

32 
	$is_memÜy_š™Ÿlized
(){

33  
¡¬t
 !ð
NULL
;

34 
	}
}

36 
	$»š™®ize_memÜy
(){

37 
	`ä“
(
¡¬t
);

38 
	`š™memÜy
();

39 
	}
}

41 
	$š™memÜy
(){

42 
	`š™memÜy_sd¿m
();

44 
	}
}

46 
	$š™memÜy_¿m
(){

47 
¡¬t
 = (*è
	`m®loc
(
MEMORY_SIZE
);

48 
memÜy_’d
 = 
¡¬t
 + 
MEMORY_SIZE
;

49 ((
mym®loc_t
 *è
¡¬t
)->
size
 = 
MEMORY_SIZE
;

50 ((
mym®loc_t
 *è
¡¬t
)->
ä“
 = 1;

51 ((
mym®loc_t
 *è
¡¬t
)->
pid
 = 
	`g‘cu¼’roûssid
();

53 
	}
}

55 
	$š™memÜy_sd¿m
(){

56 
¡¬t
 = (*è
SDRAM_START
;

57 
memÜy_’d
 = (*è(
SDRAM_START
 + 
SDRAM_SIZE
);

58 ((
mym®loc_t
 *è
¡¬t
)->
size
 = 
SDRAM_SIZE
;

59 ((
mym®loc_t
 *è
¡¬t
)->
ä“
 = 1;

60 ((
mym®loc_t
 *è
¡¬t
)->
pid
 = 
	`g‘cu¼’roûssid
();

62 
	}
}

64 * 
	$Ãxt
(*
Œav
){

65 
	`as£¹
(((
mym®loc_t
 *)
Œav
)->
size
);

66  
Œav
 + ((
mym®loc_t
 *èŒav)->
size
;

67 
	}
}

69 
	$hÞe
(* 
Œav
){

70  ((
mym®loc_t
 *è
Œav
)->
ä“
;

71 
	}
}

73 
	$k’
(*
node
, 
size
){

74 
	`as£¹
(
size
);

75 ((
mym®loc_t
 *è
node
)->
size
 = size;

76 ((
mym®loc_t
 *è
node
)->
ä“
 = 0;

77 
	}
}

79 
	$sizeoâode
(* 
node
){

80 ((
mym®loc_t
 *è
node
)->
size
;

81 
	}
}

83 * 
	$mym®loc
(
size
){

84 * 
Œav
 = 
¡¬t
;

85 
Ãwsize
;

86 * 
d©a
;

87 
	`myas£¹
(
size
 > 0 , "", "size");

88 
size
 = 
	`®ign
(siz+ (
mym®loc_t
));

90 
size
 +ð
	`®ign
(
MEMORY_DATA_PADDING
);

91 
Œav
 < 
memÜy_’d
){

92 ià(
	`hÞe
(
Œav
è&& 
	`sizeoâode
Ñ¿vè>ð
size
){

93 
Ãwsize
 = ((
mym®loc_t
 *è
Œav
)->
size
 - size;

94 ((
mym®loc_t
 *è
Œav
)->
size
 = 
Ãwsize
;

95 
	`k’
(
Œav
 + 
Ãwsize
, 
size
);

97 
d©a
 = (*è((
mym®loc_t
 *è(
Œav
 + 
Ãwsize
))->data;

98 
	`memÜy£t
(
d©a
, '\0', 
size
 - (
mym®loc_t
));

99  
d©a
;

101 
Œav
 = 
	`Ãxt
(trav);

103  
NULL
;

104 
	}
}

106 
	$´šŠode
(*
Œav
){

108 
	`´štf
("addrð%°", ((
mym®loc_t
 *è(
Œav
))->
d©a
);

109 
	`´štf
("size=%lu ", ((
mym®loc_t
 *è
Œav
)->
size


110 - (
mym®loc_t
));

112 
	`´štf
("status=%s \n",

113 ((
mym®loc_t
 *è
Œav
)->
ä“
 == 1? "free": "taken");

114 
	}
}

116 
	$m”ge
(* 
Œav
){

117 ià(
	`hÞe
(
Œav
è&& hÞe(
	`Ãxt
(trav))){

118 ((
mym®loc_t
 *è
Œav
)->
size
 +=

119 ((
mym®loc_t
 *è
	`Ãxt
(
Œav
))->
size
;

121 
	}
}

123 
	$myä“
(*
addr
){

124 * 
Œav
 = 
¡¬t
;

125 
Œav
 < 
memÜy_’d
){

127 ià((*)((
mym®loc_t
 *è
Œav
)->
d©a
 =ð
addr
) {

128 ((
mym®loc_t
 *è
Œav
)->
ä“
 = 1;

131 
Œav
 = 
	`Ãxt
(trav);

133 
	}
}

136 
	$memÜym­
(){

138 
	`as£¹
(
¡¬t
);

139 * 
Œav
 = 
¡¬t
;

140 
Œav
 < 
memÜy_’d
){

141 
	`´šŠode
(
Œav
);

142 
	`as£¹
(((
mym®loc_t
 *è
Œav
)->
size
);

143 
Œav
 =¿v + ((
mym®loc_t
 *èŒav)->
size
;

145 
	`´štf
("\n");

146 
	}
}

148 
	$deäagm’t_memÜy
(
™”©iÚs
){

149 
i
;

150 
i
 = 0; i < 
™”©iÚs
; ++i) {

151 
	`myä“
(
NULL
);

153 
	}
}

156 
	$v”ify_memÜy_®loÿtiÚ
() {

157 * 
¡ršg1
, *
¡ršg2
, *
¡ršg3
;

158 
	`š™memÜy
();

159 
	`memÜym­
();

161 
¡ršg1
 = (*è
	`mym®loc
(
	`¡¾’
("hello") + 1);

162 
	`¡rýy
(
¡ršg1
, "hello");

163 
	`as£¹
(!
	`¡rcmp
(
¡ršg1
, "hello"));

164 
	`memÜym­
();

166 
¡ršg2
 = (*è
	`mym®loc
(
	`¡¾’
("world!") + 1);

167 
	`¡rýy
(
¡ršg2
, "world!");

168 
	`as£¹
(!
	`¡rcmp
(
¡ršg2
, "world!"));

169 
	`memÜym­
();

171 
¡ršg3
 = (*è
	`mym®loc
(
	`¡¾’
("Somethingƒlse") + 1);

172 
	`¡rýy
(
¡ršg3
, "Somethingƒlse");

173 
	`as£¹
(!
	`¡rcmp
(
¡ršg3
, "Somethingƒlse"));

174 
	`myä“
(
¡ršg3
);

176 
	`memÜym­
();

177 
	`deäagm’t_memÜy
(4);

178 
	`memÜym­
();

179 
	}
}

	@Sources/mymalloc.h

1 #iâdeà
MYMALLOC_H


2 
	#MYMALLOC_H


	)

3 
	#MEMORY_SIZE
 1024 * 10

	)

5 
	s_mym®loc_t
 {

6 
	msize
;

7 
	mä“
;

8 
	mpid
;

9 * 
	md©a
[0];

10 } 
	tmym®loc_t
;

12 
g‘cu¼’roûssid
();

13 
š™memÜy
();

14 
´šŠode
(*
Œav
);

15 * 
mym®loc
(
size
);

16 
myä“
(*
addr
);

17 
memÜym­
();

18 
as£¹_memÜy_is_š™Ÿlized
();

19 
is_memÜy_š™Ÿlized
();

20 
»š™®ize_memÜy
();

21 
š™memÜy_¿m
();

22 
š™memÜy_sd¿m
();

	@Sources/mymalloctesting.c

1 
	~<¡dlib.h
>

2 
	~<¡dio.h
>

3 
	~<”ºo.h
>

4 
	~<as£¹.h
>

5 
	~"mym®loc.h
"

6 
	~<¡dšt.h
>

7 
	~"¡ršgutžs.h
"

8 
	#MAX_COUNT
 10

	)

9 
	#MAX_STRING_SIZE
 10

	)

10 
	#MAX_STRING_LARGE_SIZE
 1000

	)

14 
	$‹¡¡ršgªdšt
(){

15 * 
¡ršg1
;

16 * 
¡ršg2
;

17 * 
št2
;

18 * 
¡ršg3
;

19 
	`´štf
("%s\n", "********************");

20 
	`´štf
("%s\n", "TEST STRING ALLOCATION");

21 
¡ršg1
 = ( * ) 
	`mym®loc
(
MAX_STRING_SIZE
);

22 
¡ršg2
 = ( * ) 
	`mym®loc
(
MAX_STRING_SIZE
);

23 
št2
 = (*è
	`mym®loc
(());

24 
¡ršg3
 = ( * ) 
	`mym®loc
(
MAX_STRING_SIZE
);

25 
	`¡rcÝy
(
¡ršg1
, "one");

26 
	`as£¹
(!
	`¡rcom·»
(
¡ršg1
, "one"));

27 
	`¡rcÝy
(
¡ršg2
, "two");

28 
	`as£¹
(!
	`¡rcom·»
(
¡ršg2
, "two"));

29 
	`¡rcÝy
(
¡ršg3
, "three");

30 
	`as£¹
(!
	`¡rcom·»
(
¡ršg3
, "three"));

31 *
št2
 = 10;

32 
	`as£¹
(*
št2
 == 10);

33 
	`´štf
("%°i add»s of: %s\n", (*)
¡ršg1
, string1);

34 
	`´štf
("%°i add»s of: %s\n", (*)
¡ršg2
, string2);

35 
	`´štf
("%°i add»s of: %s\n", (*)
¡ršg3
, string3);

36 
	`´štf
("%°i add»s of: %d\n", (*)
št2
, *int2);

37 
	`´štf
("%s\n", "");

38 
	`´štf
("%s\n", "Memory map‡fter‡llocation");

39 
	`memÜym­
();

40 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg1
);

41 
	`myä“
(
¡ršg1
);

42 
	`memÜym­
();

44 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg2
);

45 
	`myä“
(
¡ršg2
);

46 
	`memÜym­
();

48 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg3
);

49 
	`myä“
(
¡ršg3
);

50 
	`memÜym­
();

52 
	`´štf
("MemÜy m­‡á” f»ešg iÁ %d\n", *
št2
);

53 
	`myä“
(
št2
);

54 
	`memÜym­
();

55 
	}
}

60 
	$‹¡ä“
(){

61 * 
¡ršg1
, *
¡ršg2
, *
¡ršg3
;

62 
	`´štf
("%s\n", "********************");

63 
	`´štf
("%s\n", "TEST FREE");

64 
¡ršg1
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

65 
¡ršg2
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

66 
¡ršg3
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

67 
	`´štf
("%s\n", "");

68 
	`´štf
("%s\n", "Memory map‡fter‡llocation");

69 
	`memÜym­
();

70 
	`¡rcÝy
(
¡ršg1
, "hello");

71 
	`as£¹
(!
	`¡rcom·»
(
¡ršg1
, "hello"));

72 
	`¡rcÝy
(
¡ršg2
, "world");

73 
	`as£¹
(!
	`¡rcom·»
(
¡ršg2
, "world"));

74 
	`¡rcÝy
(
¡ršg3
, "!");

75 
	`as£¹
(!
	`¡rcom·»
(
¡ršg3
, "!"));

76 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg2
);

77 
	`myä“
(
¡ršg2
); 
	`memÜym­
();

78 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg1
);

79 
	`myä“
(
¡ršg1
); 
	`memÜym­
();

80 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg3
);

81 
	`myä“
(
¡ršg3
); 
	`memÜym­
();

82 
	`memÜym­
();

83 
	}
}

89 
	$‹¡¡ršg®loÿtiÚ
(){

90 * 
¡ršg1
, *
¡ršg2
, *
¡ršg3
;

91 
	`´štf
("%s\n", "********************");

92 
	`´štf
("%s\n", "TEST STRING ALLOCATION");

93 
¡ršg1
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

94 
¡ršg2
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

95 
¡ršg3
 = (* ) 
	`mym®loc
(
MAX_STRING_SIZE
);

96 
	`¡rcÝy
(
¡ršg1
, "hello");

97 
	`¡rcÝy
(
¡ršg2
, "world");

98 
	`¡rcÝy
(
¡ršg3
, "and");

99 
	`´štf
("%°i thadd»s of: %s\n", (*)
¡ršg1
, string1);

100 
	`´štf
("%°i thadd»s of: %s\n", (*)
¡ršg2
, string2);

101 
	`´štf
("%°i thadd»s of: %s\n", (*)
¡ršg3
, string3);

102 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg2
);

103 
	`myä“
(
¡ršg2
); 
	`memÜym­
();

104 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg1
);

105 
	`myä“
(
¡ršg1
); 
	`memÜym­
();

106 
	`´štf
("MemÜy m­‡á” f»ešg sŒšg %s\n", 
¡ršg3
);

107 
	`myä“
(
¡ršg3
); 
	`memÜym­
();

108 
	}
}

161 
	$v”ify_memÜy_®loÿtiÚ_mymemÜy_‹¡šg
(){

162 ià(!
	`is_memÜy_š™Ÿlized
()){

163 
	`š™memÜy
();

165 
	`´štf
("%s\n", "MEMORY MAP BEFORE ANYTHING ..");

166 
	`memÜym­
();

167 
	`‹¡¡ršg®loÿtiÚ
();

168 
	`‹¡¡ršgªdšt
();

169 
	`‹¡ä“
();

172 
	}
}

	@Sources/mymalloctesting.h

1 #iâdeà
_MYMALLOCTESTING_


2 
	#_MYMALLOCTESTING_
 
v®ue


	)

	@Sources/potentiometer.c

2 
	~"d”iv©ive.h
"

3 
	~<¡dio.h
>

4 
	~<¡dlib.h
>

5 
	~"d”iv©ive.h
"

6 
	~<¡dio.h
>

7 
	~<¡dlib.h
>

8 
	~<¡dšt.h
>

9 
	~<as£¹.h
>

10 
	~"pÙ’tiom‘”driv”.h
"

11 
	~"pÙ’tiom‘”.h
"

12 
	tušŒ_t
;

14 
pÙ’tiom‘”_t
 
	gpÙ’tiom‘”s
[
NUM_OF_POTENTIOMETERS
] = {

15 {
pÙ’tiom‘”_driv”_š™
, 
pÙ’tiom‘”_driv”_»ad
}

18 
	$pÙ’tiom‘”_š™
(* 
mšÜ_num
){

19 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

20 
pÙ’tiom‘”s
[
fd
].
	`š™
();

22 
	}
}

24 
	$pÙ’tiom‘”_»ad
(*
mšÜ_num
){

25 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

27 
pÙ’tiom‘”s
[
fd
].
	`»ad
();

29 
	}
}

	@Sources/potentiometer.h

3 #iâdeà
_POTENTIOMETER_H


4 
	#_POTENTIOMETER_H


	)

5 
	#NUM_OF_POTENTIOMETERS
 1

	)

6 
	~<¡dšt.h
>

8 
	s_pÙ’tiom‘”_t
 {

9 (*
	mš™
)();

10 (*
	m»ad
)();

11 } 
	tpÙ’tiom‘”_t
;

14 
pÙ’tiom‘”In™AÎ
();

15 
pÙ’tiom‘”_š™
(*
mšÜno
);

16 
pÙ’tiom‘”_»ad
(*
mšÜno
);

	@Sources/potentiometerdriver.c

1 
	~"d”iv©ive.h
"

2 
	~<¡dio.h
>

3 
	~<¡dlib.h
>

4 
	~"pÙ’tiom‘”driv”.h
"

6 
	$pÙ’tiom‘”_driv”_š™
() {

7 
SIM_SCGC3
 |ð
SIM_SCGC3_ADC1_MASK
;

8 
ADC1_CFG1
 = 
	`ADC_CFG1_MODE
(
ADC_CFG1_MODE_12_13_BIT
);

9 
ADC1_SC3
 = 
ADC_SC3_AVGE_MASK
 | 
	`ADC_SC3_AVGS
(
ADC_SC3_AVGS_32_SAMPLES
);

10 
	}
}

12 
	$pÙ’tiom‘”_driv”_»ad
() {

14 
ADC1_SC1A
 = 
ADC_CHANNEL_POTENTIOMETER
;

16 !(
ADC1_SC1A
 & 
ADC_SC1_COCO_MASK
)) {

18  
ADC1_RA
;

19 
	}
}

	@Sources/potentiometerdriver.h

1 #iâdeà
_POTENTIAMETERDRIVER_H


2 
	#_POTENTIAMETERDRIVER_H


	)

4 
	~<¡dšt.h
>

6 
	#FALSE
 0

	)

7 
	#TRUE
 1

	)

9 
	#ADC_CHANNEL_POTENTIOMETER
 0x14

	)

10 
	#ADC_CHANNEL_TEMPERATURE_SENSOR
 0x1A

	)

12 
	#ADC_CFG1_MODE_8_9_BIT
 0x0

	)

13 
	#ADC_CFG1_MODE_12_13_BIT
 0x1

	)

14 
	#ADC_CFG1_MODE_10_11_BIT
 0x2

	)

15 
	#ADC_CFG1_MODE_16_BIT
 0x3

	)

16 
	#ADC_SC3_AVGS_32_SAMPLES
 0x3

	)

17 
pÙ’tiom‘”_driv”_š™
();

18 
pÙ’tiom‘”_driv”_»ad
();

	@Sources/profont.c

12 
	~<¡dšt.h
>

13 
	~"´ofÚt.h
"

15 
ušt8_t
 
	g´ofÚt
[
PROFONT_CHARS_IN_FONT
][
PROFONT_FONT_HEIGHT
][
PROFONT_FONT_WIDTH
] = {

	@Sources/profont.h

12 #iâdeà
_PROFONT_H


13 
	#_PROFONT_H


	)

15 
	#PROFONT_CHARS_IN_FONT
 256

	)

16 
	#PROFONT_FONT_HEIGHT
 12

	)

17 
	#PROFONT_FONT_WIDTH
 6

	)

19 
ušt8_t
 
´ofÚt
[
PROFONT_CHARS_IN_FONT
][
PROFONT_FONT_HEIGHT
][
PROFONT_FONT_WIDTH
];

	@Sources/pushbutton.c

1 
	~"d”iv©ive.h
"

2 
	~<¡dio.h
>

3 
	~<¡dlib.h
>

4 
	~<¡dšt.h
>

5 
	~"pushbu‰Ú.h
"

6 
	~"pushbu‰Údriv”.h
"

8 
pushbu‰Ú_t
 
	gpushbu‰Ús
[
NUM_OF_PUSHBUTTONS
] = {

9 {
pushbu‰ÚSW1CÚfig
, 
sw1In
},

10 {
pushbu‰ÚSW2CÚfig
, 
sw2In
},

13 
	$pushbu‰Ú_š™
(* 
mšÜ_num
){

14 
fd
 = (è(è
mšÜ_num
;

15 
pushbu‰Ús
[
fd
].
	`š™
();

17 
	}
}

19 
	$pushbu‰Ú_»ad
(* 
mšÜ_num
){

20 
fd
 = (è(è
mšÜ_num
;

21 
ch
 = 
pushbu‰Ús
[
fd
].
	`»ad
();

22  
ch
;

23 
	}
}

	@Sources/pushbutton.h

1 #iâdeà
_PUSHBUTTON_H


2 
	#_PUSHBUTTON_H
 
v®ue


	)

3 
	#NUM_OF_PUSHBUTTONS
 2

	)

5 
	s_pushbu‰Ú_t
 {

6 (*
	mš™
)();

7 (*
	m»ad
)();

8 } 
	tpushbu‰Ú_t
;

10 
pushbu‰Ú_š™
(* 
mšÜ_num
);

11 
pushbu‰Ú_»ad
(* 
mšÜ_num
);

	@Sources/pushbuttondriver.c

12 
	~"d”iv©ive.h
"

13 
	~"pushbu‰Údriv”.h
"

20 
	$pushbu‰ÚIn™AÎ
() {

22 
SIM_SCGC5
 |ð(
SIM_SCGC5_PORTD_MASK
 | 
SIM_SCGC5_PORTE_MASK
);

23 
	`pushbu‰ÚSW1CÚfig
();

24 
	`pushbu‰ÚSW2CÚfig
();

25 
	}
}

27 
	$pushbu‰Úš™
(){

28 
SIM_SCGC5
 |ð(
SIM_SCGC5_PORTD_MASK
 | 
SIM_SCGC5_PORTE_MASK
);

29 
	}
}

36 
	$pushbu‰ÚSW1CÚfig
() {

44 
	`pushbu‰Úš™
();

45 
	`PORT_PCR_REG
(
PORTD_BASE_PTR
, 
PUSHBUTTON_SW1_PORTD_BIT
) =

46 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
) |

47 
PORT_PCR_PE_MASK
 | 
PORT_PCR_PS_MASK
;

53 
	}
}

60 
	$pushbu‰ÚSW2CÚfig
() {

63 
	`pushbu‰Úš™
();

64 
	`PORT_PCR_REG
(
PORTE_BASE_PTR
, 
PUSHBUTTON_SW2_PORTE_BIT
) =

65 
	`PORT_PCR_MUX
(
PORT_PCR_MUX_GPIO
) |

66 
PORT_PCR_PE_MASK
 | 
PORT_PCR_PS_MASK
;

69 
	}
}

74 
	$sw1In
() {

76 
pushbu‰ÚS‹
;

81 
pushbu‰ÚS‹
 = 
PTD_BASE_PTR
->
PDIR
 & (1 << 
PUSHBUTTON_SW1_PORTD_BIT
);

82  !
pushbu‰ÚS‹
;

83 
	}
}

88 
	$sw2In
() {

90 
pushbu‰ÚS‹
;

93 
pushbu‰ÚS‹
 = 
PTE_BASE_PTR
->
PDIR
 & (1 << 
PUSHBUTTON_SW2_PORTE_BIT
);

94  !
pushbu‰ÚS‹
;

95 
	}
}

	@Sources/pushbuttondriver.h

12 #iâdeà
_PUSHBUTTONDRIVER_H


13 
	#_PUSHBUTTONDRIVER_H


	)

15 
	#PUSHBUTTON_SW1_PORTD_BIT
 0

	)

16 
	#PUSHBUTTON_SW2_PORTE_BIT
 26

	)

18 #iâdeà
PORT_PCR_MUX_ANALOG


19 
	#PORT_PCR_MUX_ANALOG
 0

	)

21 #iâdeà
PORT_PCR_MUX_GPIO


22 
	#PORT_PCR_MUX_GPIO
 1

	)

27 
pushbu‰ÚIn™AÎ
();

31 
pushbu‰ÚSW1CÚfig
();

34 
pushbu‰ÚSW2CÚfig
();

37 
sw1In
();

39 
sw2In
();

41 
pushbu‰Úš™
();

	@Sources/sdram.c

12 
	~<¡dšt.h
>

13 
	~"d”iv©ive.h
"

14 
	~"sd¿m.h
"

16 
	$sd¿mIn™
() {

20 
SIM_SCGC3
 |ð
SIM_SCGC3_DDR_MASK
;

26 
SIM_MCR
 |ð
SIM_MCR_DDRPEN_MASK
 |

27 
	`SIM_MCR_DDRCFG
(
SIM_MCR_DDRCFG_DDR2_FULL_STRENGTH
);

33 
DDR_RCR
 |ð
DDR_RCR_RST_MASK
;

39 
DDR_PAD_CTRL
 =

40 
	`DDR_PAD_CTRL_PAD_ODT_CS0
(
DDR_PAD_CTRL_PAD_ODT_CS0_75_OHMS
) |

41 
	`DDR_PAD_CTRL_SPARE_DLY_CTRL
(
DDR_PAD_CTRL_SPARE_DLY_CTRL_10_BUFFERS
) |

52 
DDR_CR00
 = 
	`DDR_CR00_DDRCLS
(
DDR_CR00_DDRCLS_DDR2
);

58 
DDR_CR02
 = 
	`DDR_CR02_INITAREF
(2) |

59 
	`DDR_CR02_TINIT
(49);

68 
DDR_CR03
 = 
	`DDR_CR03_TCCD
(2) |

69 
	`DDR_CR03_WRLAT
(2) |

70 
	`DDR_CR03_LATGATE
(5) |

71 
	`DDR_CR03_LATLIN
(6);

80 
DDR_CR04
 = 
	`DDR_CR04_TRASMIN
(6) |

81 
	`DDR_CR04_TRC
(9) |

82 
	`DDR_CR04_TRRD
(2) |

83 
	`DDR_CR04_TBINT
(2);

92 
DDR_CR05
 = 
	`DDR_CR05_TMRD
(2) |

93 
	`DDR_CR05_TRTP
(2) |

94 
	`DDR_CR05_TRP
(3) |

95 
	`DDR_CR05_TWTR
(2);

102 
DDR_CR06
 = 
	`DDR_CR06_TRASMAX
(36928) |

103 
	`DDR_CR06_TMOD
(2) |

116 
DDR_CR07
 = 
DDR_CR07_CCAPEN_MASK
 |

117 
	`DDR_CR07_TCKESR
(3) |

118 
	`DDR_CR07_CLKPW
(3);

127 
DDR_CR08
 = 
	`DDR_CR08_TDAL
(5) |

128 
	`DDR_CR08_TWR
(3) |

129 
	`DDR_CR08_TRASDI
(2) |

130 
DDR_CR08_TRAS_MASK
;

137 
DDR_CR09
 = 
	`DDR_CR09_BSTLEN
(
DDR_CR09_BSTLEN_4_WORDS
) |

138 
	`DDR_CR09_TDLL
(200);

146 
DDR_CR10
 = 
	`DDR_CR10_TRPAB
(3) |

147 
	`DDR_CR10_TCPD
(50) |

148 
	`DDR_CR10_TFAW
(7);

154 
DDR_CR11
 = 
DDR_CR11_TREFEN_MASK
;

161 
DDR_CR12
 = 
	`DDR_CR12_TREF
(1170) |

162 
	`DDR_CR12_TRFC
(49);

168 
DDR_CR13
 = 
	`DDR_CR13_TREFINT
(5);

175 
DDR_CR14
 = 
	`DDR_CR14_TXSR
(200) |

176 
	`DDR_CR14_TPDEX
(2);

182 
DDR_CR15
 = 
	`DDR_CR15_TXSNR
(50);

188 
DDR_CR16
 = 
DDR_CR16_QKREF_MASK
;

195 
DDR_CR20
 = 
	`DDR_CR20_CKSRX
(3) |

196 
	`DDR_CR20_CKSRE
(3);

203 
DDR_CR21
 = 
	`DDR_CR21_MR1DAT0
(0x0004) |

204 
	`DDR_CR21_MR0DAT0
(0x0232);

211 
DDR_CR22
 = 
	`DDR_CR22_MR3DAT0
(0) |

212 
	`DDR_CR22_MR2DATA0
(0);

218 
DDR_CR23
 = 0x00040302;

230 
DDR_CR25
 = 
	`DDR_CR25_APREBIT
(10) |

231 
	`DDR_CR25_COLSIZ
(1) |

232 
	`DDR_CR25_ADDPINS
(2) |

233 
DDR_CR25_BNK8_MASK
;

242 
DDR_CR26
 = 
DDR_CR26_BNKSPT_MASK
 |

243 
DDR_CR26_ADDCOL_MASK
 |

244 
	`DDR_CR26_CMDAGE
(255) |

245 
	`DDR_CR26_AGECNT
(255);

254 
DDR_CR27
 = 
DDR_CR27_SWPEN_MASK
 |

255 
DDR_CR27_RWEN_MASK
 |

256 
DDR_CR27_PRIEN_MASK
 |

257 
DDR_CR27_PLEN_MASK
;

263 
DDR_CR28
 = 
DDR_CR28_CSMAP_MASK
 |

273 
DDR_CR29
 = 0x00000000;

279 
DDR_CR30
 = 
DDR_CR30_RSYNCRF_MASK
;

286 
DDR_CR34
 = 
DDR_CR34_ODTWRCS_MASK
 |

287 
DDR_CR34_ODTRDC_MASK
 |

297 
DDR_CR36
 = 0x01010201;

306 
DDR_CR37
 = 
	`DDR_CR37_R2WSAME
(2);

312 
DDR_CR38
 = 
	`DDR_CR38_PWRCNT
(32);

320 
DDR_CR39
 = 
	`DDR_CR39_WP0
(1) |

321 
	`DDR_CR39_RP0
(1) |

322 
	`DDR_CR39_P0RDCNT
(32);

328 
DDR_CR40
 = 
	`DDR_CR40_P1WRCNT
(32);

336 
DDR_CR41
 = 
	`DDR_CR41_WP1
(1) |

337 
	`DDR_CR41_RP1
(1) |

338 
	`DDR_CR41_P1RDCNT
(32);

344 
DDR_CR42
 = 
	`DDR_CR42_P2WRCNT
(32);

352 
DDR_CR43
 = 
	`DDR_CR43_WP2
(1) |

353 
	`DDR_CR43_RP2
(1) |

354 
	`DDR_CR43_P2RDCNT
(32);

360 
DDR_CR44
 = 0x00000000;

369 
DDR_CR45
 = 
	`DDR_CR45_P0PRI3
(3) |

370 
	`DDR_CR45_P0PRI2
(3) |

371 
	`DDR_CR45_P0PRI1
(3) |

372 
	`DDR_CR45_P0PRI0
(3);

380 
DDR_CR46
 = 
	`DDR_CR46_P1PRI0
(2) |

381 
	`DDR_CR46_P0PRIRLX
(100) |

382 
	`DDR_CR46_P0ORD
(1);

391 
DDR_CR47
 = 
	`DDR_CR47_P1ORD
(1) |

392 
	`DDR_CR47_P1PRI3
(2) |

393 
	`DDR_CR47_P1PRI2
(2) |

394 
	`DDR_CR47_P1PRI1
(2);

402 
DDR_CR48
 = 
	`DDR_CR48_P2PRI1
(1) |

403 
	`DDR_CR48_P2PRI0
(1) |

404 
	`DDR_CR48_P1PRIRLX
(100);

412 
DDR_CR49
 = 
	`DDR_CR49_P2ORD
(2) |

413 
	`DDR_CR49_P2PRI3
(1) |

414 
	`DDR_CR49_P2PRI2
(1);

420 
DDR_CR50
 = 
	`DDR_CR50_P2PRIRLX
(100);

428 
DDR_CR52
 = 
	`DDR_CR52_RDDTENBAS
(2) |

429 
	`DDR_CR52_PHYRDLAT
(6) |

430 
	`DDR_CR52_PYWRLTBS
(2);

436 
DDR_CR53
 = 
	`DDR_CR53_CTRLUPDMX
(968);

443 
DDR_CR54
 = 
	`DDR_CR54_PHYUPDTY1
(968) |

444 
	`DDR_CR54_PHYUPDTY0
(968);

451 
DDR_CR55
 = 
	`DDR_CR55_PHYUPDTY3
(968) |

452 
	`DDR_CR55_PHYUPDTY2
(968);

460 
DDR_CR56
 = 
	`DDR_CR56_WRLATADJ
(2) |

461 
	`DDR_CR56_RDLATADJ
(3) |

462 
	`DDR_CR56_PHYUPDRESP
(968);

470 
DDR_CR57
 = 
DDR_CR57_ODTALTEN_MASK
 |

471 
	`DDR_CR57_CLKENDLY
(1) |

472 
	`DDR_CR57_CMDDLY
(2);

475 
	`__asm
("nop");

478 
DDR_CR00
 |ð
DDR_CR00_START_MASK
;

480 !(
DDR_CR30
 & 
DDR_CR30_INTSTAT_DRAM_INIT_COMPLETE_MASK
)) {

487 
MCM_CR
 |ð
	`MCM_CR_DDRSIZE
(
MCM_CR_DDRSIZE_128_MBYTES
);

488 
	}
}

	@Sources/sdram.h

12 #iâdeà
_SDRAM_H


13 
	#_SDRAM_H


	)

15 
	#SIM_MCR_DDRCFG_LPDDR_HALF_STRENGTH
 0

	)

16 
	#SIM_MCR_DDRCFG_LPDDR_FULL_STRENGTH
 1

	)

17 
	#SIM_MCR_DDRCFG_DDR2_HALF_STRENGTH
 2

	)

18 
	#SIM_MCR_DDRCFG_DDR1
 3

	)

19 
	#SIM_MCR_DDRCFG_DDR2_FULL_STRENGTH
 6

	)

21 
	#MCM_CR_DDRSIZE_ADDRESS_TRANSLATION_DISABLED
 0

	)

22 
	#MCM_CR_DDRSIZE_128_MBYTES
 1

	)

23 
	#MCM_CR_DDRSIZE_256_MBYTES
 2

	)

24 
	#MCM_CR_DDRSIZE_512_MBYTES
 3

	)

26 
	#DDR_PAD_CTRL_PAD_ODT_CS0_ODT_DISABLED
 0

	)

27 
	#DDR_PAD_CTRL_PAD_ODT_CS0_75_OHMS
 1

	)

28 
	#DDR_PAD_CTRL_PAD_ODT_CS0_150_OHMS
 2

	)

29 
	#DDR_PAD_CTRL_PAD_ODT_CS0_50_OHMS
 3

	)

31 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_NO_BUFFER
 0

	)

32 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_4_BUFFERS
 1

	)

33 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_7_BUFFERS
 2

	)

34 
	#DDR_PAD_CTRL_SPARE_DLY_CTRL_10_BUFFERS
 3

	)

36 
	#DDR_CR00_DDRCLS_DDR
 0

	)

37 
	#DDR_CR00_DDRCLS_LPDDR
 1

	)

38 
	#DDR_CR00_DDRCLS_DDR2
 4

	)

40 
	#DDR_CR09_BSTLEN_2_WORDS
 1

	)

41 
	#DDR_CR09_BSTLEN_4_WORDS
 2

	)

42 
	#DDR_CR09_BSTLEN_8_WORDS
 3

	)

44 
	#DDR_CR30_INTSTAT_SINGLE_OUTSIDE_SHIFT
 8

	)

45 
	#DDR_CR30_INTSTAT_SINGLE_OUTSIDE_MASK
 (1<<
DDR_CR30_INTSTAT_SINGLE_OUTSIDE_SHIFT
)

	)

46 
	#DDR_CR30_INTSTAT_MULTIPLE_OUTSIDE_SHIFT
 9

	)

47 
	#DDR_CR30_INTSTAT_MULTIPLE_OUTSIDE_MASK
 (1<<
DDR_CR30_INTSTAT_MULTIPLE_OUTSIDE_SHIFT
)

	)

48 
	#DDR_CR30_INTSTAT_DRAM_INIT_COMPLETE_SHIFT
 10

	)

49 
	#DDR_CR30_INTSTAT_DRAM_INIT_COMPLETE_MASK
 (1<<
DDR_CR30_INTSTAT_DRAM_INIT_COMPLETE_SHIFT
)

	)

50 
	#DDR_CR30_INTSTAT_DDR2_AND_MOBILE_EN_SHIFT
 11

	)

51 
	#DDR_CR30_INTSTAT_DDR2_AND_MOBILE_EN_MASK
 (1<<
DDR_CR30_INTSTAT_DDR2_AND_MOBILE_EN_SHIFT
)

	)

52 
	#DDR_CR30_INTSTAT_CAS_3_ERROR_SHIFT
 12

	)

53 
	#DDR_CR30_INTSTAT_CAS_3_ERROR_MASK
 (1<<
DDR_CR30_INTSTAT_CAS_3_ERROR_SHIFT
)

	)

54 
	#DDR_CR30_INTSTAT_WRITE_FINISH_SHIFT
 13

	)

55 
	#DDR_CR30_INTSTAT_WRITE_FINISH_MASK
 (1<<
DDR_CR30_INTSTAT_WRITE_FINISH_SHIFT
)

	)

56 
	#DDR_CR30_INTSTAT_DFI_INT_COMPLETE_CHANGE_SHIFT
 14

	)

57 
	#DDR_CR30_INTSTAT_DFI_INT_COMPLETE_CHANGE_MASK
 (1<<
DDR_CR30_INTSTAT_DFI_INT_COMPLETE_CHANGE_SHIFT
)

	)

58 
	#DDR_CR30_INTSTAT_DLL_RESYNC_FINISH_SHIFT
 15

	)

59 
	#DDR_CR30_INTSTAT_DLL_RESYNC_FINISH_MASK
 (1<<
DDR_CR30_INTSTAT_DLL_RESYNC_FINISH_SHIFT
)

	)

60 
	#DDR_CR30_INTSTAT_ANY_SHIFT
 16

	)

61 
	#DDR_CR30_INTSTAT_ANY_MASK
 (1<<
DDR_CR30_INTSTAT_ANY_SHIFT
)

	)

64 
	#SDRAM_SIZE
 (128*1024*1024)

	)

67 
	#SDRAM_START
 0x80000000

	)

70 
	#SDRAM_END
 (
SDRAM_START
+
SDRAM_SIZE
-1)

	)

73 
sd¿mIn™
();

	@Sources/shell.c

1 
	~<¡dlib.h
>

2 
	~<¡dio.h
>

3 
	~<”ºo.h
>

4 
	~<¡ršg.h
>

5 
	~"m­.h
"

6 
	~"sh–l.h
"

7 
	~"lim™s.h
"

8 
	~"mym®loc.h
"

9 
	~"commÚ.h
"

10 
	~"¡ršgutžs.h
"

11 
	~"mym®loùe¡šg.h
"

12 
	~"io.h
"

13 
	~"as£¹.h
"

14 
	~"mcg.h
"

15 
	~"sd¿m.h
"

16 
	~"u¬t.h
"

17 
	~"lcdc.h
"

18 
	~"lcdcCÚsÞe.h
"

19 
	~"svc.h
"

21 
	~"u¬tdriv”.h
"

22 
	#CHAR_EOF
 4

	)

24 
	~"mcg.h
"

25 
	~"sd¿m.h
"

27 
	gmy¡dš
;

28 
	gmy¡dout
;

30 
	#MAX_STRING_LENGTH
 1000

	)

31 
	#MAX_STRING_LARGE_SIZE
 1000

	)

32 
	#MAX_COMMAND_LINE_ARGUMENTS
 100

	)

33 
	tušŒ_t
;

37 
boÞ—n
 
i¦še
(
lše
[
LINE_MAX
 +1]) ;

38 
	gšside_doubË_quÙe
 = 0;

42 
	mSUCCESS
,

43 
	mCOMMAND_NOT_FOUND


44 } 
	t”rÜ
;

47 cÚ¡ * 
	gmÚths
[12]= {

63 
	scommªdEÁry
 {

64 cÚ¡ *
	mÇme
;

65 (*
	mfunùiÚp
)(, *[]);

66 } 
	gcommªds
[] = {

67 {"echo", 
cmd_echo
},

68 {"d©e", 
cmd_d©e
},

69 {"ex™", 
cmd_ex™
},

70 {"h–p", 
cmd_h–p
},

71 {"£t", 
cmd_£t
},

72 {"m®loc", 
cmd_m®loc
},

73 {"ä“", 
cmd_ä“
},

74 {"fÝ’", 
cmd_fÝ’
},

75 {"fþo£", 
cmd_fþo£
},

76 {"my»ad", 
cmd_fg‘c
},

77 {"åutc", 
cmd_åutc
},

78 {"memÜym­", 
cmd_memÜym­
},

79 {"rm", 
cmd_d–‘e_fže
},

80 {"touch", 
cmd_fÝ’
},

81 {"ls", 
cmd_ls
},

82 {"ÿt", 
cmd_ÿt
},

83 {
NULL
, NULL}

88 
node_ty³
 * 
	g’v
 = 
NULL
;

90 
	$š™Ÿlize_h¬dw¬e
(){

91 
	`mcgIn™
();

92 
	`sd¿mIn™
();

93 
	`SVCU¬tIn™
(0);

94 
	`SVCLcdcIn™
(0);

95 
	`š™memÜy
();

96 
my¡dš
 = 
	`SVCMyÝ’
("/dev/uart/1", 0);

97 
my¡dout
 = 
	`SVCMyÝ’
("/dev/lcdc/1", 0);

98 
	}
}

109 
	$wr™e_¡ršg
(cÚ¡ *
p
, 
my¡dout
) {

110 *
p
) {

111 
	`mywr™e
(*
p
++, 
my¡dout
);

113 
	}
}

119 
	$maš
() {

120 
¬gc
;

121 **
¬gv
 = 
NULL
;

122 
lše
[
LINE_MAX
 + 1];

123 
c
, 
šdex
;

124 
šdex
 = 0;

125 
	`š™Ÿlize_h¬dw¬e
();

127 
	`´štf
("%s\n", "Memory‡llocated ..");

130 
	`´štf
("%s\n", "Readyo‡ccept user commands");

132 
	`wr™e_¡ršg
("$ ", 
my¡dout
);

134 
c
 = 
	`my»ad
(
my¡dš
);

135 
c
 > 0 && c !ð'\n' && 
šdex
 < 
LINE_MAX
) {

136 ià(
	`isSÏsh
(
c
)) {

137 
c
 = 
	`my»ad
(
my¡dš
);

138 
c
 = 
	`subesÿp£_ch¬
(c);

140 
	`doubË_quÙe_check
(&
c
);

141 
lše
[
šdex
++] = 
c
;

142 
c
 = 
	`my»ad
(
my¡dš
);

144 
	`myas£¹
(!
šside_doubË_quÙe
, "", "!inside_double_quote");

145 
lše
[
šdex
] = '\0';

147 
	`´oûss_lše
(
lše
, &
¬gc
, 
¬gv
);

148 
šdex
 = 0;

159 
	`myä“
(
¬gv
);

160 
	`ex™
(
EXIT_SUCCESS
);

161 
	}
}

168 
	$sh–lä“
(*
¬¿y
[], 
howmªy
){

169 
	`myas£¹
(
¬¿y
 !ð
NULL
, "", "array != NULL");

170 
	`myas£¹
((è
howmªy
 > 0, "", "(int) howmany > 0");

171 
i
 = 0;

172 
i
 = 0; i < 
howmªy
; ++i) {

173 
	`myä“
(
¬¿y
[
i
]);

176 
	}
}

180 *
	$još
(* 
¡ršgA¼ay
[], cÚ¡ * 
d–im™”
){

181 * 
»suÉ
 = (*è
	`mym®loc
(
MAX_STRING_LARGE_SIZE
);

182 * 
ba£
 = 
»suÉ
;

183 
i
;

184 
	`memÜy£t
(
»suÉ
, '\0', 
MAX_STRING_LARGE_SIZE
);

185 
i
 = 0;

186 
¡ršgA¼ay
 !ð
NULL
 && sŒšgA¼ay[
i
]){

187 
	`¡rcÝy
(
»suÉ
, 
¡ršgA¼ay
[
i
]);

188 
»suÉ
 +ð
	`¡¾’gth
(
¡ršgA¼ay
[
i
]);

189 ià(
¡ršgA¼ay
[
i
+1] !ð
NULL
) {

190 
	`¡rcÝy
(
»suÉ
, 
d–im™”
);

191 
»suÉ
 +ð
	`¡¾’gth
(
d–im™”
);

193 
i
++;

195  
ba£
;

196 
	}
}

198 
	$cmd_d©e
(
¬gc
, *
¬gv
[]){

199 
	`myas£¹
(
¬gc
 == 1, "", "argc == 1");

200 
	`myas£¹
(
¬gv
 !ð
NULL
, "", "argv == NULL");

202 
	}
}

229 
	$cmd_m®loc
(
¬gc
, *
¬gv
[]){

230 * 
addr
;

231 
v®
;

232 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

233 
v®
 = 
	`¡¹oul
(
¬gv
[1], 
NULL
, 10);

234 
addr
 = (*è
	`mym®loc
(
v®
);

235 ià(
addr
) {

236 
	`´štf
("%p\n", 
addr
);

239 
	`´štf
("%s\n", "Memory‡llocation failed ..");

243 
	}
}

246 
	$cmd_ä“
(
¬gc
, *
¬gv
[]){

247 
v®
;

248 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

249 
v®
 = 
	`¡¹oul
(
¬gv
[1], 
NULL
, 16);

250 
	`myä“
((*è(
ušŒ_t
è
v®
);

252 
	}
}

254 
	$cmd_memÜym­
(
¬gc
, *
¬gv
[]){

255 
	`myas£¹
(
¬gc
 == 1, "", "argc == 1");

256 
	`myas£¹
(
¬gv
 !ð
NULL
, "", "argv == NULL");

257 
	`memÜym­
();

259 
	}
}

263 
	$cmd_echo
(
¬gc
, *
¬gv
[]){

264 
	`myas£¹
(
¬gc
 > 0, "", "argc > 0");

265 
¬gv
[
¬gc
] = 
NULL
;

266 
	`´štf
("%s\n", 
	`još
(++
¬gv
, " "));

268 
	}
}

274 
	$cmd_£t
(
¬gc
, *
¬gv
[]){

275 *
v®ues
[2];

276 
couÁ
 = 0;

277 ià(
	`m©ch
(
¬gv
[0], "set")){

278 ià(
¬gc
 == 1){

279 
	`´št
(
’v
);

281 
	`¡ršg¥l™
(
¬gv
[1], "=", &
couÁ
, 
v®ues
);

282 
	`myas£¹
(
couÁ
 == 2, "", "count == 2");

283 
’v
 = 
	`put
Ónv, 
v®ues
[0], values[1]);

287 
	}
}

291 
	$toLÚg
(* 
¡ršg
, 
ba£
){

293 * 
’d±r
;

294 
”ºo
 = 0;

295 
v®
;

296 
v®
 = 
	`¡¹Þ
(
¡ršg
, &
’d±r
, 
ba£
);

297 
	`myas£¹
 (!(
”ºo
 =ð
ERANGE
 && (
v®
 =ð
LONG_MAX
 || v® =ð
LONG_MIN
))

298 || (
”ºo
 !ð0 && 
v®
 == 0), "", "Failed onƒrrno");

299 
	`myas£¹
 (
’d±r
 !ð
¡ršg
, "", "endptr != string");

301 
	}
}

306 
	$toUnsigÃdLÚg
(* 
¡ršg
, 
ba£
){

308 
”ºo
 = 0;

309 * 
’d±r
;

310 
v®
;

311 
v®
 = 
	`¡¹oul
(
¡ršg
, &
’d±r
, 
ba£
);

312 
	`myas£¹
 ((!(
”ºo
 =ð
ERANGE
 && (
v®
 =ð
LONG_MAX
 || v® =ð
LONG_MIN
))

313 || (
”ºo
 !ð0 && 
v®
 == 0)), "",

315 
	`myas£¹
 (
’d±r
 !ð
¡ršg
, "", "endptr != string");

317 
	}
}

322 
	$cmd_ex™
(
¬gc
, *
¬gv
[]){

323 
ex™_code
;

324 ià(
¬gc
 > 1) {

325 
ex™_code
 = 
	`toLÚg
(
¬gv
[1], 10);

326 
	`ex™
(
ex™_code
);

328 
	`ex™
(0);

331 
	}
}

335 
	$cmd_h–p
(
¬gc
, *
¬gv
[]){

336 
	`myas£¹
(
¬gc
 == 1, "", "argc == 1");

337 
	`´štf
("%s\n", "The following commands‡re‡vailable");

338 
i
 = 0;

339 
commªds
[
i
].
Çme
){

340 
	`´štf
("%s\n", 
commªds
[
i
].
Çme
);

341 
i
++;

344 
	}
}

347 
´oûss_lše
(
lše
[
LINE_MAX
 + 1], *
¬gc
, * 
¬gv
[]) {

348 
	g»suÉ
;

351 ià(!
i¦še
(
lše
)){

355 
	glše
 = 
¡¾¹rim
(
lše
);

361 
¥l™SŒšg
(
lše
, ' ', &
¬gv
, 
¬gc
);

362 
myas£¹
(
¬gc
 != 0, "", "argc");

367 
	g»suÉ
 = 
do_commªd
(
lše
, 
¬gc
, 
¬gv
);

368 ià(
	g»suÉ
 != 0){

369 
´štf
("Non zero„eturn value of %d while„unning command, %s\n",

370 
»suÉ
, 
lše
);

372 
	gi
;

373 
	gi
 = 0; i < *
	g¬gc
; ++i) {

374 
myä“
(
¬gv
[
i
]);

376  
	g»suÉ
;

381 
boÞ—n
 
i¦še
(
lše
[
LINE_MAX
 +1]){

382 
	gi
 = 0;

383 
myas£¹
(
lše
 !ð
NULL
, "", "line != NULL");

384 
	glše
[
i
] !ð'\0' && 
lše
[i] != '\n'){

385 ià(
lše
[
i
] != ' '){

386  
Œue
;

388 
	gi
++;

390  
	gçl£
;

397 
¡ršg¥l™
(
lše
[
LINE_MAX
 +1], cÚ¡ * 
d–im™”
,

398 *
¬gc
, *
¬gv
[]){

399 *
	g¡ršg
;

400 
	g¡ršg
 = 
¡¹ok
(
lše
, 
d–im™”
);

401 
	gcouÁ
 = 0;

402 
	g¡ršg
){

404 
	g¬gv
[
couÁ
++] = 
¡rdu¶iÿ‹
(
¡ršg
);

406 
	g¡ršg
 = 
¡¹ok
(
NULL
, 
d–im™”
);

408 *
	g¬gc
 = 
couÁ
;

414 
commªd_func_ty³
 
g‘_commªd_funùiÚ
(
lše
[
LINE_MAX
+1],

415 *
¬gc
, * 
¬gv
[]){

416 
	gi
 =0;

417 
	gcommªds
[
i
].
	gÇme
 !ð
NULL
){

418 ià(
¡rcom·»
(
commªds
[
i
].
Çme
, 
¬gv
[0]) == 0 ){

419  
commªds
[
i
].
funùiÚp
;

421 
	gi
++;

423  
	gNULL
;

430 
do_commªd
(
lše
[
LINE_MAX
 + 1], *
¬gc
, * 
¬gv
[]){

431 (*
	gfunc
)(
	g¬gc
, * 
	g¬gv
[]);

432 
	g»suÉ
;

433 
myas£¹
(
¬gv
 !ð
NULL
, "", "argv != NULL");

434 
myas£¹
(
¬gc
 > 0, "", "argc > 0");

435 
	gfunc
 = 
g‘_commªd_funùiÚ
(
lše
, 
¬gc
, 
¬gv
);

437 ià(
	gfunc
 =ð
NULL
){

438 
´štf
("Commªd % nÙ found \n", 
¬gv
[0]);

439 
	g»suÉ
 = 
COMMAND_NOT_FOUND
;

441 
	g»suÉ
 = 
func
(*
¬gc
, 
¬gv
);

443  
	g»suÉ
;

447 
	$´št_boÞ—n
(
boÞ—n
 
boÞ
){

448 
boÞ
) {

449 
çl£
:

450 
	`´štf
("%s\n", "false");

452 
Œue
:

453 
	`´štf
("%s\n", "true");

455 
	`myas£¹
(0, "", "0");

458 
	}
}

471 
boÞ—n
 
	$is_Ë­_y—r
(
y—ºo
){

472 ià(
y—ºo
 % 4 == 0 ){

473 ià(
y—ºo
 % 100 == 0){

474 ià(
y—ºo
 % 400 == 0) {

475  
Œue
;

477  
çl£
;

479  
Œue
;

481  
çl£
;

483 
	}
}

486 
boÞ—n
 
	$isSÏsh
(
ch
){

487  
ch
 == '\\';

488 
	}
}

492 
	$subesÿp£_ch¬
(
ch
){

493 
ch
) {

503 :  
ch
;

505 
	}
}

521 
	$doubË_quÙe_check
(*
ch
){

522 ià(*
ch
 == 34){

524 (*
ch
 = 
	`my»ad
(
my¡dš
)) == 34);

527 
šside_doubË_quÙe
 = !inside_double_quote;

530 
	}
}

533 * 
	$þobb”¥aûs
(* 
¤c
, 
d–im™”
){

534 
i
 =0, 
j
 =0;

535 
	`myas£¹
(
¤c
 !ð
NULL
, "", "src != NULL");

536 * 
d¡
 = (*è
	`mym®loc
(
	`¡¾’gth
(
¤c
) + 1);

538 
¤c
[
i
]){

539 ià(!(
¤c
[
i
] =ð
d–im™”
 && src[i+1] == delimiter ))

540 
d¡
[
j
++] = 
¤c
[
i
];

541 
i
++;

543 
d¡
[
j
] = '\0';

544  
d¡
;

545 
	}
}

549 
	$¥l™SŒšg
(* 
¡ršg
, 
d–im™”
,

550 **
¡Üe
[],

551 *
howmªy
){

552 
i
 = 0;

553 
¬gc
 = 0;

554 * 
þbr¡ršg
;

555 * 
h—d
;

556 
	`myas£¹
 (
¡ršg
 !ð
NULL
, "", "string != NULL");

558 
þbr¡ršg
 = 
	`þobb”¥aûs
(
¡ršg
, ' ');

560 
h—d
 = 
þbr¡ršg
;

561 *
howmªy
 = 0;

562 
¬gcouÁ
 = 0;

565 
þbr¡ršg
[
i
]){

566 ià(
þbr¡ršg
[
i
] =ð
d–im™”


567 && 
þbr¡ršg
[
i
+1] !ð
d–im™”
) {

568 
¬gcouÁ
++;

570 
i
++;

574 *
¡Üe
 = (**è
	`mym®loc
((
¬gcouÁ
+1) * (*));

575 (*
¡Üe
)[
¬gcouÁ
] = 
NULL
;

578 
i
 = 0;

579 
þbr¡ršg
[
i
]){

580 ià(
þbr¡ršg
[
i
] =ð
d–im™”
 && clbrstring[i+1] != delimiter) {

582 
	`myas£¹
(
¬gc
 < 
MAX_COMMAND_LINE_ARGUMENTS
, "",

584 
þbr¡ršg
[
i
++] = '\0';

585 (*
¡Üe
)[
¬gc
++] = 
	`¡rdu¶iÿ‹
(
h—d
);

586 (*
howmªy
)++;

587 
h—d
 = 
þbr¡ršg
 + 
i
;

589 
i
++;

593 ià(!
¬gc
){

594 (*
¡Üe
)[0] = 
	`¡rdu¶iÿ‹
(
¡ršg
);

595 *
howmªy
 = 1;

596 (*
¡Üe
)[1] = 
NULL
;

598 (*
¡Üe
)[
¬gc
++] = 
h—d
;

599 (*
howmªy
)++;

600 (*
¡Üe
)[
¬gc
] = 
NULL
;

602 
	`myä“
(
þbr¡ršg
);

603 
	`myä“
(
¡ršg
);

604 
	}
}

608 
	$´štSŒšgA¼ay
(*
¡ršgA¼ay
[], 
howmªy
){

609 
	`myas£¹
(
¡ršgA¼ay
 !ð
NULL
, "",

611 
i
 =0;

612 
i
 = 0; i < 
howmªy
; ++i) {

613 
	`´štf
("%s\n", 
¡ršgA¼ay
[
i
]);

616 
	}
}

621 
	$g‘NumDaysInThisMÚth
(
y—r
, 
mÚth
){

624 
lmdays
[] = {31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31} ;

625 
Æmdays
[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};

626 ià(
	`is_Ë­_y—r
(
y—r
)){

627  
lmdays
[
mÚth
];

629  
Æmdays
[
mÚth
];

631 
	}
}

637 
	$ÿËnd¬
(
days
,

638 
£cÚds
, 
u£cÚds
){

639 
y—r
 = 1970, 
mÚth
 = 0;

640 
daycouÁ
 = 0;

641 
dayofmÚth
 = 1;

642 
myþock_t
 
þock
;

644 
daycouÁ
 += 1;

645 
dayofmÚth
 += 1;

646 ià(
daycouÁ
 =ð
days
) {

649 ià(
dayofmÚth
 > 
	`g‘NumDaysInThisMÚth
(
y—r
, 
mÚth
)) {

650 
mÚth
++;

651 
dayofmÚth
 = 1;

652 ià(
mÚth
 >= 12 ) {

653 
y—r
++;

654 
mÚth
 = 0;

661 
	`timeofday
(&
þock
, 
£cÚds
 - 60 * 60 * 24 * 
daycouÁ
);

664 
	`´štf
("%s %.2lu, %.4lu %.2u:%.2u:%.2u.%.6lu\n",

665 
	`toSŒšg
(
mÚth
), 
dayofmÚth
, 
y—r
,

666 
þock
.
d©a
.
hour
,

667 
þock
.
d©a
.
mšu‹
,

668 
þock
.
d©a
.
£cÚd
,

669 
u£cÚds


671 
	}
}

675 * 
	$toSŒšg
(
mÚthno
){

676 * 
¡ršgMÚths
[12]= {

690 
	`myas£¹
(
mÚthno
 < 12, "", "monthno < 12");

691  
¡ršgMÚths
[
mÚthno
];

692 
	}
}

695 
	$š™
(
myþock_t
 *
þock
){

696 
þock
->
d©a
.
hour
 = 0;

697 
þock
->
d©a
.
mšu‹
 = 0;

698 
þock
->
d©a
.
£cÚd
 =0;

699 
	}
}

703 
	$timeofday
(
myþock_t
 * 
þock
, 
£cÚds
){

704 
mšu‹s
 = 0, 
hours
 = 0;

705 
	`myas£¹
(
£cÚds
 <= 60 * 60 * 24, "",

707 
mšu‹s
 = 
£cÚds
 / 60;

708 
hours
 = 
mšu‹s
 / 60;

709 
þock
->
d©a
.
hour
 = 
hours
;

710 
þock
->
d©a
.
mšu‹
 = (
£cÚds
 - (þock->d©a.
hour
 * 60 * 60)) / 60;

711 
þock
->
d©a
.
£cÚd
 = (
£cÚds
 - (þock->d©a.
hour
 * 60 * 60) -

712 
þock
->
d©a
.
mšu‹
 * 60);

713 
	}
}

715 
	$cmd_fÝ’
(
¬gc
, *
¬gv
[]){

716 
fd
;

717 
	`š™_fdbË
();

718 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

719 
	`´štf
("% %s\n", 
¬gv
[0],‡rgv[1]);

720 
fd
 = 
	`myÝ’
(
¬gv
[1], 
FILE_CREATE
);

721 
	`´štf
("fd = %d\n", 
fd
);

722  
fd
;

723 
	}
}

725 
	$cmd_fþo£
(
¬gc
, *
¬gv
[]){

726 
fd
;

727 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

728 
fd
 = 
	`¡¹oul
(
¬gv
[1], 
NULL
, 10);

729 
	`myþo£
(
fd
);

731 
	}
}

733 
	$cmd_fg‘c
(
¬gc
, *
¬gv
[]){

734 
fd
;

735 
ch
;

736 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

737 
fd
 = 
	`¡¹oul
(
¬gv
[1], 
NULL
, 10);

738 
ch
 = 
	`my»ad
(
fd
);

739 
	`´štf
("%c\n", 
ch
);

741 
	}
}

743 
	$cmd_d–‘e_fže
(
¬gc
, *
¬gv
[]){

744 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

745 
	`d–‘e_fže
(
¬gv
[1]);

747 
	}
}

749 
	$cmd_ls
(
¬gc
, *
¬gv
[]){

750 
	`myas£¹
(
¬gc
 == 1, "", "argc == 1");

751 
	`ls
();

753 
	}
}

755 
	$cmd_ÿt
(
¬gc
, *
¬gv
[]){

756 
ch
;

757 
	`myas£¹
(
¬gc
 == 2, "", "argc == 2");

758 * 
fž’ame
 = 
¬gv
[1];

759 
fd
 = 
	`myÝ’
(
fž’ame
, 
FILE_CREATE
);

760 
	`myas£¹
(
fd
 >= 0, "" , "fd >=0");

761 (
ch
 = 
	`my»ad
(
fd
)è!ð
EOF
){

762 
	`åutc
(
ch
, 
my¡dout
);

764 
	`´štf
("\n");

767 
	}
}

769 
	$cmd_åutc
(
¬gc
, *
¬gv
[]){

770 
fd
;

771 
	`myas£¹
(
¬gc
 == 3, "", "argc == 3");

772 
fd
 = 
	`¡¹oul
(
¬gv
[1], 
NULL
, 10);

773 
ch
 = 
¬gv
[2][0];

774 
	`mywr™e
(
fd
, 
ch
);

776 
	}
}

	@Sources/shell.h

1 #iâdeà
_SHELL_H


2 
	#_SHELL_H
 
v®ue


	)

3 
	~"commÚ.h
"

5 cÚ¡ 
	gLINE_MAX
 = 256;

6 (*
	tcommªd_func_ty³
è(
	t¬gc
, * 
	t¬gv
[]);

7 
	s_myþock_t
 {

9 
hour
;

10 
mšu‹
;

11 
£cÚd
;

12 } 
d©a
;

13 } 
	tmyþock_t
;

15 
	`cmd_d©e
(
¬gc
, *
¬gv
[]);

16 
	`cmd_echo
(
¬gc
, *
¬gv
[]);

17 
	`cmd_ex™
(
¬gc
, *
¬gv
[]);

18 
	`cmd_h–p
(
¬gc
, *
¬gv
[]);

19 
	`cmd_£t
(
¬gc
, *
¬gv
[]);

20 
	`cmd_m®loc
(
¬gc
, *
¬gv
[]);

21 
	`cmd_ä“
(
¬gc
, *
¬gv
[]);

22 
	`cmd_memÜym­
(
¬gc
, *
¬gv
[]);

23 
	`cmd_v”ifymem®loc
(
¬gc
, *
¬gv
[]);

25 
	`´oûss_lše
(
lše
[
LINE_MAX
 + 1], *
¬gc
, * 
¬gv
[]);

26 
	`¡ršg¥l™
(
lše
[
LINE_MAX
 +1], cÚ¡ * 
d–im™”
, *
¬gc
, *
¬gv
[]);

27 
commªd_func_ty³
 
	`g‘_commªd_funùiÚ
(
lše
[
LINE_MAX
+1], *
¬gc
, * 
¬gv
[]);

28 
	`do_commªd
(
lše
[
LINE_MAX
 + 1], *
¬gc
, * 
¬gv
[]);

29 
	`´št_”rÜ
(
lše
[
LINE_MAX
 +1], *
¬gc
, * 
¬gv
[]);

30 *
	`još
(* 
¡ršgA¼ay
[], cÚ¡ * 
d–im™”
);

31 
boÞ—n
 
	`isSÏsh
(
ch
);

32 
	`subesÿp£_ch¬
(
ch
);

33 
	`doubË_quÙe_check
(*
ch
);

34 
	`¥l™SŒšg
(* 
¡ršg
, 
d–im™”
, **
¡Üe
[], *
howmªy
);

35 
	`´štSŒšgA¼ay
(*
¡ršgA¼ay
[], 
howmªy
);

36 
	`g‘NumDaysInThisMÚth
(
y—r
, 
mÚth
);

37 
	`ÿËnd¬
(
days
, 
£cÚds
, 
u£cÚds
);

38 
boÞ—n
 
	`is_Ë­_y—r
(
y—r
);

39 * 
	`toSŒšg
(
mÚthno
);

40 
	`š™
(
myþock_t
 *
þock
);

41 
	`timeofday
(
myþock_t
 * 
þock
, 
£cÚds
);

42 
	`sh–lä“
(*
¬¿y
[], 
howmªy
);

43 
	`´št_¡ršg
(
¬gc
, *
¬gv
[]);

44 
	`cmd_fÝ’
(
¬gc
, *
¬gv
[]);

45 
	`cmd_fþo£
(
¬gc
, *
¬gv
[]);

46 
	`cmd_fg‘c
(
¬gc
, *
¬gv
[]);

47 
	`cmd_åutc
(
¬gc
, *
¬gv
[]);

48 
	`cmd_d–‘e_fže
(
¬gc
, *
¬gv
[]);

49 
	`cmd_ü—‹_fže
(
¬gc
, *
¬gv
[]);

50 
	`cmd_ls
(
¬gc
, *
¬gv
[]);

51 
	`cmd_ÿt
(
¬gc
, *
¬gv
[]);

	@Sources/stringutils.c

1 
	~<¡dio.h
>

2 
	~<¡dlib.h
>

3 
	~"mym®loc.h
"

4 
	~"¡ršgutžs.h
"

5 
	~"commÚ.h
"

9 * 
	$¡rcÝy
(* 
d¡
, cÚ¡ * 
¤c
){

10 
i
 = 0;

11 
¤c
[
i
]){

12 
d¡
[
i
] = 
¤c
[i];

13 
i
++;

15 
d¡
[
i
] = '\0';

16  
d¡
;

17 
	}
}

19 
	$¡¾’gth
(cÚ¡ * 
¡ršg
){

20 
i
 = 0;

21 
¡ršg
[
i
++]);

22  --
i
;

23 
	}
}

26 
	$memÜy£t
(*
memÜy
, 
ch
, 
Ën
){

27 
i
;

28 
i
 = 0; i < 
Ën
; ++i) {

29 ((*)
memÜy
)[
i
] = 
ch
;

31 
	}
}

34 * 
	$¡¿Îoc
(
Ën
){

35 * 
‹mp
 = (* ) 
	`mym®loc
(
Ën
);

36 
	`myas£¹
(
‹mp
 !ð
NULL
, "" , "emp‚ull");

37 
i
 = 0;

38 
i
 = 0; i < 
Ën
; ++i) {

39 
‹mp
[
i
] = '\0';

41  
‹mp
;

42 
	}
}

45 * 
	$¡rdu¶iÿ‹
(cÚ¡ * 
¤c
){

46 * 
‹mp
;

47 
‹mp
 = 
	`¡¿Îoc
(
	`¡¾’gth
(
¤c
) + 1);

48 
	`¡rcÝy
(
‹mp
, 
¤c
);

49  
‹mp
;

50 
	}
}

52 * 
	$¡¾Œim
(cÚ¡ * 
¤c
){

53 * 
‹mp
;

54 cÚ¡ *
Œav
;

55 
Œav
 = 
¤c
;

56 
‹mp
 = 
	`¡¿Îoc
(
	`¡¾’gth
(
¤c
) + 1);

57 *
Œav
 == ' ')

58 
Œav
++;

59 
	`¡rcÝy
(
‹mp
, 
Œav
);

60  
‹mp
;

61 
	}
}

64 * 
	$¡¼Œim
(cÚ¡ * 
¤c
){

65 * 
‹mp
, *
Œav
;

66 
‹mp
 = 
	`¡rdu¶iÿ‹
(
¤c
);

67 
Œav
 = 
‹mp
;

68 *
Œav
++); --trav; --trav;

69 *
Œav
 == ' ')

70 --
Œav
;

71 *(
Œav
+1) = '\0';

72  
‹mp
;

73 
	}
}

75 * 
	$¡¾¹rim
(cÚ¡ * 
¤c
){

76 * 
Érim¡r
, *
¹rim¡r
;

77 
Érim¡r
 = 
	`¡¾Œim
(
¤c
);

78 
¹rim¡r
 = 
	`¡¼Œim
(
Érim¡r
);

79 
	`myä“
(
Érim¡r
);

80  
¹rim¡r
;

81 
	}
}

84 
	$¡rcom·»
(cÚ¡ * 
s1
, cÚ¡ * 
s2
){

85 
i
 = 0;

86 ià(
	`¡¾’gth
(
s1
è!ð¡¾’gth(
s2
))

88 
s1
[
i
]){

89 ià(
s1
[
i
] !ð
s2
[i]){

92 
i
++;

95 
	}
}

98 
	$v”ify_¡ršg_Ý”©iÚs
()

100 cÚ¡ * 
¡ršg
 = "esting ";

101 * 
»suÉ
;

102 ià(!
	`is_memÜy_š™Ÿlized
()){

103 
	`š™memÜy
();

105 
»suÉ
 = 
	`¡rdu¶iÿ‹
(
¡ršg
);

106 
	`´štf
("|%s|%s|\n", 
¡ršg
, 
»suÉ
);

107 
	`myä“
(
»suÉ
);

108 
	`memÜym­
();

109 
»suÉ
 = 
	`¡¾Œim
(
¡ršg
);

110 
	`´štf
("|%s|%s|\n", 
¡ršg
, 
»suÉ
);

111 
	`myä“
(
»suÉ
);

112 
	`memÜym­
();

113 
»suÉ
 = 
	`¡¼Œim
(
¡ršg
);

114 
	`´štf
("|%s|%s|\n", 
¡ršg
, 
»suÉ
);

115 
	`myä“
(
»suÉ
);

116 
	`memÜym­
();

117 
»suÉ
 = 
	`¡¾¹rim
(
¡ršg
);

118 
	`´štf
("|%s|%s|\n", 
¡ršg
, 
»suÉ
);

119 
	`myä“
(
»suÉ
);

120 
	`memÜym­
();

121 
	}
}

	@Sources/stringutils.h

2 #iâdeà
__STRINGUTILS_H


3 
	#__STRINGUTILS_H
 
v®ue


	)

4 * 
¡rcÝy
(* 
d¡
, cÚ¡ * 
¤c
);

5 
¡¾’gth
(cÚ¡ * 
¡ršg
);

6 * 
¡¿Îoc
(
Ën
);

7 * 
¡rdu¶iÿ‹
(cÚ¡ * 
¤c
);

8 * 
¡¾Œim
(cÚ¡ * 
¤c
);

9 * 
¡¼Œim
(cÚ¡ * 
¤c
);

10 * 
¡¾¹rim
(cÚ¡ * 
¤c
);

11 
memÜy£t
(*
memÜy
, 
ch
, 
Ën
);

12 
¡rcom·»
(cÚ¡ * 
s1
, cÚ¡ * 
s2
);

13 
v”ify_¡ršg_Ý”©iÚs
();

	@Sources/svc.c

66 
	~"d”iv©ive.h
"

67 
	~<¡dio.h
>

68 
	~"svc.h
"

69 
	~"Ëd.h
"

70 
	~"pushbu‰Ú.h
"

71 
	~"ÿ·c™iv•ads.h
"

72 
	~"pÙ’tiom‘”.h
"

73 
	~"th”mi¡Ü.h
"

74 
	~"u¬t.h
"

75 
	~"lcdc.h
"

76 
	~"mym®loc.h
"

79 
	#XPSR_FRAME_ALIGNED_BIT
 9

	)

80 
	#XPSR_FRAME_ALIGNED_MASK
 (1<<
XPSR_FRAME_ALIGNED_BIT
)

	)

82 
	säame
 {

84 
	mr0
;

85 
	m¬g0
;

86 
	m»tuºV®
;

89 
	mr1
;

90 
	m¬g1
;

93 
	mr2
;

94 
	m¬g2
;

97 
	mr3
;

98 
	m¬g3
;

100 
	mr12
;

102 
	mr14
;

103 
	mÌ
;

105 
	m»tuºAddr
;

106 
	mxPSR
;

112 #ifdeà
__GNUC__


113 * 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCM®loc
() {

114 
	`__asm
("svø%0" : : "I" (
SVC_MALLOC
));

115 
	`__asm
("bx†r");

116 
	}
}

118 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCM®loc
() {

119 
	`__asm
("svø%0" : : "I" (
SVC_MALLOC
));

120 
	}
}

124 #ifdeà
__GNUC__


125 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCF»e
(*) {

126 
	`__asm
("svø%0" : : "I" (
SVC_FREE
));

127 
	`__asm
("bx†r");

128 
	}
}

130 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCF»e
(*) {

131 
	`__asm
("svø%0" : : "I" (
SVC_FREE
));

132 
	}
}

135 #ifdeà
__GNUC__


136 #´agm¨
GCC
 
dŸgno¡ic
 
push


137 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wreturn-type"

138 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCMyÝ’
(const *, ) {

139 
	`__asm
("svø%0" : : "I" (
SVC_MYOPEN
));

140 
	`__asm
("bx†r");

141 
	}
}

142 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


144 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCMyÝ’
(const *, ) {

145 
	`__asm
("svø%0" : : "I" (
SVC_MYOPEN
));

146 
	}
}

150 #ifdeà
__GNUC__


151 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCFg‘c
() {

152 
	`__asm
("svø%0" : : "I" (
SVC_MYREAD
));

153 
	`__asm
("bx†r");

154 
	}
}

156 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCFg‘c
() {

157 
	`__asm
("svø%0" : : "I" (
SVC_MYREAD
));

158 
	}
}

162 #ifdeà
__GNUC__


163 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCFputc
(, ) {

164 
	`__asm
("svø%0" : : "I" (
SVC_MYWRITE
));

165 
	`__asm
("bx†r");

166 
	}
}

168 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCFputc
(, ) {

169 
	`__asm
("svø%0" : : "I" (
SVC_MYWRITE
));

170 
	}
}

175 #ifdeà
__GNUC__


176 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCFClo£
() {

177 
	`__asm
("svø%0" : : "I" (
SVC_MYCLOSE
));

178 
	`__asm
("bx†r");

179 
	}
}

181 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCFClo£
() {

182 
	`__asm
("svø%0" : : "I" (
SVC_MYCLOSE
));

183 
	}
}

187 #ifdeà
__GNUC__


188 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCC»©e
(*) {

189 
	`__asm
("svø%0" : : "I" (
SVC_CREATE
));

190 
	`__asm
("bx†r");

191 
	}
}

193 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCC»©e
(*) {

194 
	`__asm
("svø%0" : : "I" (
SVC_CREATE
));

195 
	}
}

199 #ifdeà
__GNUC__


200 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCD–‘e
(*) {

201 
	`__asm
("svø%0" : : "I" (
SVC_DELETE
));

202 
	`__asm
("bx†r");

203 
	}
}

205 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCD–‘e
(*) {

206 
	`__asm
("svø%0" : : "I" (
SVC_DELETE
));

207 
	}
}

214 #ifdeà
__GNUC__


215 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCLedIn™
(
¬g0
) {

216 
	`__asm
("svø%0" : : "I" (
SVC_LED_INIT
));

217 
	`__asm
("bx†r");

218 
	}
}

220 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCLedIn™
(
¬g0
) {

221 
	`__asm
("svø%0" : : "I" (
SVC_LED_INIT
));

222 
	}
}

226 #ifdeà
__GNUC__


227 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCPushBu‰ÚIn™
(
¬g0
) {

228 
	`__asm
("svø%0" : : "I" (
SVC_PUSHBUTTON_INIT
));

229 
	`__asm
("bx†r");

230 
	}
}

232 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCPushBu‰ÚIn™
(
¬g0
) {

233 
	`__asm
("svø%0" : : "I" (
SVC_PUSHBUTTON_INIT
));

234 
	}
}

238 #ifdeà
__GNUC__


239 #´agm¨
GCC
 
dŸgno¡ic
 
push


240 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wreturn-type"

241 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCPushBu‰ÚR—d
(
¬g0
) {

242 
	`__asm
("svø%0" : : "I" (
SVC_PUSHBUTTON_READ
));

243 
	`__asm
("bx†r");

244 
	}
}

245 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


247 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCPushBu‰ÚR—d
(
¬g0
) {

248 
	`__asm
("svø%0" : : "I" (
SVC_PUSHBUTTON_READ
));

249 
	}
}

253 #ifdeà
__GNUC__


254 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCC­ac™ivePadIn™
(
¬g0
) {

255 
	`__asm
("svø%0" : : "I" (
SVC_CAPACITIVEPAD_INIT
));

256 
	`__asm
("bx†r");

257 
	}
}

259 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCC­ac™ivePadIn™
(
¬g0
) {

260 
	`__asm
("svø%0" : : "I" (
SVC_CAPACITIVEPAD_INIT
));

261 
	}
}

263 #ifdeà
__GNUC__


264 #´agm¨
GCC
 
dŸgno¡ic
 
push


265 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wreturn-type"

266 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCC­ac™ivePadR—d
(
¬g0
) {

267 
	`__asm
("svø%0" : : "I" (
SVC_CAPACITIVEPAD_READ
));

268 
	`__asm
("bx†r");

269 
	}
}

270 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


272 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCC­ac™ivePadR—d
(
¬g0
) {

273 
	`__asm
("svø%0" : : "I" (
SVC_CAPACITIVEPAD_READ
));

274 
	}
}

278 #ifdeà
__GNUC__


279 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCPÙ’tiom‘”In™
(
¬g0
) {

280 
	`__asm
("svø%0" : : "I" (
SVC_POTENTIOMETER_INIT
));

281 
	`__asm
("bx†r");

282 
	}
}

284 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCPÙ’tiom‘”In™
(
¬g0
) {

285 
	`__asm
("svø%0" : : "I" (
SVC_POTENTIOMETER_INIT
));

286 
	}
}

288 #ifdeà
__GNUC__


289 #´agm¨
GCC
 
dŸgno¡ic
 
push


290 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wreturn-type"

291 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCPÙ’tiom‘”R—d
(
¬g0
) {

292 
	`__asm
("svø%0" : : "I" (
SVC_POTENTIOMETER_READ
));

293 
	`__asm
("bx†r");

294 
	}
}

295 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


297 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCPÙ’tiom‘”R—d
(
¬g0
) {

298 
	`__asm
("svø%0" : : "I" (
SVC_POTENTIOMETER_READ
));

299 
	}
}

305 #ifdeà
__GNUC__


306 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCLedWr™e
(
¬g0
, 
¬g1
) {

307 
	`__asm
("svø%0" : : "I" (
SVC_LED_WRITE
));

308 
	`__asm
("bx†r");

309 
	}
}

311 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCLedWr™e
(
¬g0
, 
¬g1
) {

312 
	`__asm
("svø%0" : : "I" (
SVC_LED_WRITE
));

313 
	}
}

316 #ifdeà
__GNUC__


317 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCU¬tIn™
(
¬g0
) {

318 
	`__asm
("svø%0" : : "I" (
SVC_UART_INIT
));

319 
	`__asm
("bx†r");

320 
	}
}

322 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCU¬tIn™
(
¬g0
) {

323 
	`__asm
("svø%0" : : "I" (
SVC_UART_INIT
));

324 
	}
}

327 #ifdeà
__GNUC__


328 #´agm¨
GCC
 
dŸgno¡ic
 
push


329 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wreturn-type"

330 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCU¬tR—d
(
¬g0
) {

331 
	`__asm
("svø%0" : : "I" (
SVC_UART_READ
));

332 
	`__asm
("bx†r");

333 
	}
}

334 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


336 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCU¬tR—d
(
¬g0
) {

337 
	`__asm
("svø%0" : : "I" (
SVC_UART_READ
));

338 
	}
}

342 #ifdeà
__GNUC__


343 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCU¬tWr™e
(
¬g0
, 
¬g1
) {

344 
	`__asm
("svø%0" : : "I" (
SVC_UART_WRITE
));

345 
	`__asm
("bx†r");

346 
	}
}

348 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCU¬tWr™e
(
¬g0
, 
¬g1
) {

349 
	`__asm
("svø%0" : : "I" (
SVC_UART_WRITE
));

350 
	}
}

354 #ifdeà
__GNUC__


355 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCLcdcIn™
(
¬g0
) {

356 
	`__asm
("svø%0" : : "I" (
SVC_LCDC_INIT
));

357 
	`__asm
("bx†r");

358 
	}
}

360 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCLcdcIn™
(
¬g0
) {

361 
	`__asm
("svø%0" : : "I" (
SVC_LCDC_INIT
));

362 
	}
}

364 #ifdeà
__GNUC__


365 
__©Œibu‹__
((
Çked
)è__©Œibu‹__((
nošlše
)è
	$SVCLcdcWr™e
(
¬g0
, 
¬g1
) {

366 
	`__asm
("svø%0" : : "I" (
SVC_LCDC_WRITE
));

367 
	`__asm
("bx†r");

368 
	}
}

370 
__©Œibu‹__
((
Ãv”_šlše
)è
	$SVCLcdcWr™e
(
¬g0
, 
¬g1
) {

371 
	`__asm
("svø%0" : : "I" (
SVC_LCDC_WRITE
));

372 
	}
}

401 
	$svcIn™_S‘SVCPriÜ™y
(
´iÜ™y
) {

402 if(
´iÜ™y
 > 
SVC_MaxPriÜ™y
)

405 
SCB_SHPR2
 = (SCB_SHPR2 & ~
SCB_SHPR2_PRI_11_MASK
) |

406 
	`SCB_SHPR2_PRI_11
(
´iÜ™y
 << 
SVC_PriÜ™yShiá
);

407 
	}
}

409 
svcHªdËrInC
(
äame
 *
äamePŒ
);

458 
	$svcHªdËrInC
(
äame
 *
äamePŒ
) {

459 * 
mšÜ_num
;

460 
ch
;

461 
fd
;

462 * 
fž•©h
;

463 
	`´štf
("Entering svcHandlerInC\n");

464 
	`´štf
("äamePŒ = 2x%08x\n", ()
äamePŒ
);

469 
	`´štf
("SVC operand = %d\n",

470 ((*)
äamePŒ
->
»tuºAddr
)[-2]);

472 ((*)
äamePŒ
->
»tuºAddr
)[-2]) {

473 
SVC_LED_INIT
:

474 
	`´štf
("SVC LED INIT has been called\n");

475 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

476 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

477 
äamePŒ
->
»tuºV®
 = 
	`Ëd_š™
(
mšÜ_num
);

479 
SVC_LED_WRITE
:

480 
	`´štf
("SVC LED WRITE has been called\n");

481 
	`´štf
("·¿m‘”s: %d %d\n", 
äamePŒ
->
¬g0
, f¿mePŒ->
¬g1
);

482 
ch
 = 
äamePŒ
->
¬g0
;

483 
mšÜ_num
 = (*è
äamePŒ
->
¬g1
;

484 
äamePŒ
->
»tuºV®
 = 
	`Ëd_wr™e
(
ch
, 
mšÜ_num
);

486 
SVC_PUSHBUTTON_INIT
:

487 
	`´štf
("SVC PUSHBUTTON INIT has been called\n");

488 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

489 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

490 
äamePŒ
->
»tuºV®
 = 
	`pushbu‰Ú_š™
(
mšÜ_num
);

492 
SVC_PUSHBUTTON_READ
:

493 
	`´štf
("SVC PUSHBUTTON WRITE has been called\n");

494 
	`´štf
("·¿m‘”s: %d\n", 
äamePŒ
->
¬g0
);

495 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

496 
äamePŒ
->
»tuºV®
 = 
	`pushbu‰Ú_»ad
(
mšÜ_num
);

498 
SVC_CAPACITIVEPAD_INIT
:

499 
	`´štf
("SVC CAPACITIVEPAD INIT has been called\n");

500 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

501 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

502 
	`ÿ·c™iv•ad_š™
(
mšÜ_num
);

504 
SVC_CAPACITIVEPAD_READ
:

505 
	`´štf
("SVC CAPACITIVEPAD WRITE has been called\n");

506 
	`´štf
("·¿m‘”s: %d\n", 
äamePŒ
->
¬g0
);

507 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

508 
äamePŒ
->
»tuºV®
 = 
	`ÿ·c™iv•ad_»ad
(
mšÜ_num
);

510 
SVC_POTENTIOMETER_INIT
:

511 
	`´štf
("SVC POTENTIOMETER INIT has been called\n");

512 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

513 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

514 
äamePŒ
->
»tuºV®
 = 
	`pÙ’tiom‘”_š™
(
mšÜ_num
);

516 
SVC_POTENTIOMETER_READ
:

517 
	`´štf
("SVC POTENTIOMETER WRITE has been called\n");

518 
	`´štf
("·¿m‘”s: %d\n", 
äamePŒ
->
¬g0
);

519 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

520 
äamePŒ
->
»tuºV®
 = 
	`pÙ’tiom‘”_»ad
(
mšÜ_num
);

522 
SVC_THERMISTOR_INIT
:

523 
	`´štf
("SVC SVC_THERMISTOR_INIT INIT has been called\n");

524 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

525 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

526 
äamePŒ
->
»tuºV®
 = 
	`th”mi¡Ü_š™
(
mšÜ_num
);

528 
SVC_THERMISTOR_READ
:

529 
	`´štf
("SVC SVC_THERMISTOR_READ WRITE has been called\n");

530 
	`´štf
("·¿m‘”s: %d\n", 
äamePŒ
->
¬g0
);

531 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

532 
äamePŒ
->
»tuºV®
 = 
	`th”mi¡Ü_»ad
(
mšÜ_num
);

534 
SVC_UART_INIT
:

535 
	`´štf
("SVC UART INIT has been called\n");

536 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

537 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

538 
äamePŒ
->
»tuºV®
 = 
	`u¬t_š™
(
mšÜ_num
);

540 
SVC_UART_WRITE
:

541 
	`´štf
("SVC UART WRITE has been called\n");

542 
	`´štf
("·¿m‘”s: %d %d\n", 
äamePŒ
->
¬g0
, f¿mePŒ->
¬g1
);

543 
ch
 = (è
äamePŒ
->
¬g0
;

544 
mšÜ_num
 = (*è
äamePŒ
->
¬g1
;

545 
äamePŒ
->
»tuºV®
 = 
	`u¬t_wr™e
(
ch
, 
mšÜ_num
);

547 
SVC_UART_READ
:

548 
	`´štf
("SVC UART WRITE has been called\n");

549 
	`´štf
("·¿m‘”s: %d\n", 
äamePŒ
->
¬g0
);

550 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

551 
äamePŒ
->
»tuºV®
 = 
	`u¬t_»ad
(
mšÜ_num
);

553 
SVC_LCDC_INIT
:

554 
	`´štf
("SVC LCDC INIT has been called\n");

555 
	`´štf
("OÆy…¬am‘” i %d\n", 
äamePŒ
->
¬g0
);

556 
mšÜ_num
 = (*è
äamePŒ
->
¬g0
;

557 
äamePŒ
->
»tuºV®
 = 
	`lcdc_š™
(
mšÜ_num
);

559 
SVC_LCDC_WRITE
:

560 
	`´štf
("SVC LCDC WRITE has been called\n");

561 
	`´štf
("·¿m‘”s: %d %d\n", 
äamePŒ
->
¬g0
, f¿mePŒ->
¬g1
);

562 
ch
 = (è
äamePŒ
->
¬g0
;

563 
mšÜ_num
 = (*è
äamePŒ
->
¬g1
;

564 
äamePŒ
->
»tuºV®
 = 
	`lcdc_wr™e
(
ch
, 
mšÜ_num
);

566 
SVC_MALLOC
:

567 
size
 = (è
äamePŒ
->
¬g0
;

568 
äamePŒ
->
»tuºV®
 = (è
	`mym®loc
(
size
);

570 
SVC_FREE
:

571 *
addr
 = (*è
äamePŒ
->
¬g0
;

572 
	`myä“
(
addr
);

574 
SVC_MYOPEN
:

575 
fž•©h
 = (*è
äamePŒ
->
¬g0
;

576 
mode
 = (è
äamePŒ
->
¬g1
;

577 
äamePŒ
->
»tuºV®
 = 
	`myÝ’
(
fž•©h
, 
mode
);

579 
SVC_MYCLOSE
:

580 
fd
 = (è
äamePŒ
->
¬g0
;

581 
äamePŒ
->
»tuºV®
 = 
	`myþo£
(
fd
);

583 
SVC_MYREAD
:

584 
fd
 = (è
äamePŒ
->
¬g0
;

585 
äamePŒ
->
»tuºV®
 = 
	`my»ad
(
fd
);

587 
SVC_MYWRITE
:

588 
ch
 = 
äamePŒ
->
¬g0
;

589 
fd
 = (è
äamePŒ
->
¬g1
;

590 
äamePŒ
->
»tuºV®
 = 
	`mywr™e
(
ch
, 
fd
);

592 
SVC_FILE_CREATE
:

593 
fž•©h
 = (cÚ¡ * ) 
äamePŒ
->
¬g0
;

594 
äamePŒ
->
»tuºV®
 = 
	`ü—‹_fže
(
fž•©h
);

596 
SVC_FILE_DELETE
:

597 
fž•©h
 = (cÚ¡ * ) 
äamePŒ
->
¬g0
;

598 
äamePŒ
->
»tuºV®
 = 
	`d–‘e_fže
(
fž•©h
);

601 
	`´štf
("Unknown SVC has been called\n");

603 
	`´štf
("Exiting svcHandlerInC\n");

604 
	}
}

	@Sources/svc.h

12 #iâdeà
_SVC_H


13 
	#_SVC_H


	)

15 
	#SVC_MaxPriÜ™y
 15

	)

16 
	#SVC_PriÜ™yShiá
 4

	)

19 
	#SVC_LED_INIT
 4

	)

20 
	#SVC_LED_WRITE
 5

	)

22 
	#SVC_PUSHBUTTON_INIT
 6

	)

23 
	#SVC_PUSHBUTTON_READ
 7

	)

25 
	#SVC_UART_INIT
 8

	)

26 
	#SVC_UART_WRITE
 9

	)

27 
	#SVC_UART_READ
 10

	)

29 
	#SVC_LCDC_INIT
 11

	)

30 
	#SVC_LCDC_WRITE
 12

	)

32 
	#SVC_POTENTIOMETER_INIT
 13

	)

33 
	#SVC_POTENTIOMETER_READ
 14

	)

35 
	#SVC_THERMISTOR_INIT
 15

	)

36 
	#SVC_THERMISTOR_READ
 16

	)

37 
	#SVC_CAPACITIVEPAD_INIT
 17

	)

38 
	#SVC_CAPACITIVEPAD_READ
 18

	)

39 
	#SVC_MALLOC
 19

	)

40 
	#SVC_FREE
 20

	)

41 
	#SVC_MYOPEN
 21

	)

42 
	#SVC_MYCLOSE
 22

	)

43 
	#SVC_MYREAD
 23

	)

44 
	#SVC_MYWRITE
 24

	)

45 
	#SVC_FILE_CREATE
 25

	)

46 
	#SVC_FILE_DELETE
 26

	)

49 
svcIn™_S‘SVCPriÜ™y
(
´iÜ™y
);

50 
svcHªdËr
();

52 
SVCLedWr™e
(
ch
, 
mšÜ_num
);

53 
SVCLedIn™
(
mšÜ_num
);

55 
SVCPushBu‰ÚIn™
(
mšÜ_num
);

56 
SVCPushBu‰ÚR—d
(
mšÜ_num
);

58 
SVCU¬tIn™
(
mšÜ_num
);

59 
SVCU¬tR—d
(
mšÜ_num
);

60 
SVCU¬tWr™e
(
ch
, 
mšÜ_num
);

62 
SVCLcdcIn™
(
mšÜ_num
);

63 
SVCLcdcWr™e
(
ch
, 
mšÜ_num
);

65 
SVCC­ac™ivePadIn™
(
mšÜ_num
);

66 
SVCC­ac™ivePadR—d
(
mšÜ_num
);

68 
SVCPÙ’tiom‘”In™
(
mšÜ_num
);

69 
SVCPÙ’tiom‘”R—d
(
mšÜ_num
);

71 
SVCTh”mi¡ÜIn™
(
mšÜ_num
);

72 
SVCTh”mi¡ÜR—d
(
mšÜ_num
);

74 *
SVCM®loc
();

75 
SVCF»e
(*);

76 
SVCMyÝ’
(const *, );

77 
SVCFg‘c
();

78 
SVCFputc
(, );

79 
SVCFClo£
();

80 
SVCC»©e
(*);

81 
SVCD–‘e
(*);

	@Sources/thermistor.c

2 
	~"d”iv©ive.h
"

3 
	~<¡dio.h
>

4 
	~<¡dlib.h
>

5 
	~"d”iv©ive.h
"

6 
	~<¡dio.h
>

7 
	~<¡dlib.h
>

8 
	~<¡dšt.h
>

9 
	~<as£¹.h
>

10 
	~"th”mi¡Üdriv”.h
"

11 
	~"th”mi¡Ü.h
"

12 
	tušŒ_t
;

14 
th”mi¡Ü_t
 
	gth”mi¡Üs
[
NUM_OF_THERMISTORS
] = {

15 {
th”mi¡Ü_driv”_š™
, 
th”mi¡Ü_driv”_»ad
}

18 
	$th”mi¡Ü_š™
(* 
mšÜ_num
){

19 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

20 
th”mi¡Üs
[
fd
].
	`š™
();

22 
	}
}

24 
	$th”mi¡Ü_»ad
(*
mšÜ_num
){

25 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

26 
th”mi¡Üs
[
fd
].
	`»ad
();

28 
	}
}

	@Sources/thermistor.h

3 #iâdeà
_THERMISTOR_H


4 
	#_THERMISTOR_H


	)

5 
	#NUM_OF_THERMISTORS
 1

	)

6 
	~<¡dšt.h
>

8 
	s_th”mi¡Ü_t
 {

9 (*
	mš™
)();

10 (*
	m»ad
)();

11 } 
	tth”mi¡Ü_t
;

13 
th”mi¡Ü_š™
(*
mšÜno
);

14 
th”mi¡Ü_»ad
(*
mšÜno
);

	@Sources/thermistordriver.c

1 
	~"d”iv©ive.h
"

2 
	~<¡dio.h
>

3 
	~<¡dlib.h
>

4 
	~"th”mi¡Üdriv”.h
"

6 
	$th”mi¡Ü_driv”_š™
() {

7 
SIM_SCGC3
 |ð
SIM_SCGC3_ADC1_MASK
;

8 
ADC1_CFG1
 = 
	`ADC_CFG1_MODE
(
ADC_CFG1_MODE_12_13_BIT
);

9 
ADC1_SC3
 = 
ADC_SC3_AVGE_MASK
 | 
	`ADC_SC3_AVGS
(
ADC_SC3_AVGS_32_SAMPLES
);

10 
	}
}

12 
	$th”mi¡Ü_driv”_»ad
() {

13 
ADC1_SC1A
 = 
ADC_CHANNEL_THERMISTOR
;

14 !(
ADC1_SC1A
 & 
ADC_SC1_COCO_MASK
)) {

16  
ADC1_RA
;

17 
	}
}

	@Sources/thermistordriver.h

1 #iâdeà
_THERMISTORDRIVER_H


2 
	#_THERMISTORDRIVER_H


	)

3 
	~<¡dšt.h
>

5 
	#FALSE
 0

	)

6 
	#TRUE
 1

	)

8 
	#ADC_CHANNEL_THERMISTOR
 0x14

	)

9 
	#ADC_CHANNEL_TEMPERATURE_SENSOR
 0x1A

	)

11 
	#ADC_CFG1_MODE_8_9_BIT
 0x0

	)

12 
	#ADC_CFG1_MODE_12_13_BIT
 0x1

	)

13 
	#ADC_CFG1_MODE_10_11_BIT
 0x2

	)

14 
	#ADC_CFG1_MODE_16_BIT
 0x3

	)

15 
	#ADC_SC3_AVGS_32_SAMPLES
 0x3

	)

16 
th”mi¡Ü_driv”_š™
();

17 
th”mi¡Ü_driv”_»ad
();

	@Sources/uart.c

2 
	~<¡dio.h
>

3 
	~<¡dlib.h
>

4 
	~<¡dšt.h
>

5 
	~"d”iv©ive.h
"

6 
	~"u¬tdriv”.h
"

7 
	~"u¬t.h
"

8 
	~"d–ay.h
"

9 
	tušŒ_t
;

12 
u¬t_t
 
	gu¬ts
[
NUM_OF_UARTS
] = {

13 {
u¬t_driv”_š™
, 
u¬t_driv”_wr™e
, 
u¬t_driv”_»ad
, 
u¬t_driv”_šput_´e£Á
},

16 
	$u¬t_š™
(* 
mšÜ_num
){

17 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

18 
u¬ts
[
fd
].
	`š™
();

20 
	}
}

22 
	$u¬t_»ad
(*
mšÜ_num
){

23 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

24 
u¬ts
[
fd
].
	`»ad
();

26 
	}
}

28 
	$u¬t_šput_´e£Á
(*
mšÜ_num
){

29 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

30  
u¬ts
[
fd
].
	`šput_´e£Á
();

31 
	}
}

33 
	$u¬t_wr™e
(
ch
, *
mšÜ_num
){

34 
fd
 = (è(
ušŒ_t
è
mšÜ_num
;

35 
u¬ts
[
fd
].
	`wr™e
(
ch
);

37 
	}
}

	@Sources/uart.h

2 #iâdeà
_UART_H


3 
	#_UART_H


	)

4 
	#NUM_OF_UARTS
 1

	)

6 
	s_u¬t_t
 {

7 (*
	mš™
)();

8 (*
	mwr™e
)(
	mch
);

9 (*
	m»ad
)();

10 (*
	mšput_´e£Á
)();

11 } 
	tu¬t_t
;

14 
u¬t_š™
(*
mšÜno
);

15 
u¬t_wr™e
(
ch
, *
mšÜno
);

16 
u¬t_»ad
(*
mšÜno
);

17 
u¬t_šput_´e£Á
(*
mšÜno
);

	@Sources/uartdriver.c

12 
	~<¡dšt.h
>

13 
	~"d”iv©ive.h
"

14 
	~"u¬tdriv”.h
"

38 
	$u¬tIn™
(
UART_MemM­PŒ
 
u¬tChªÃl
, 
þockInKHz
, 
baud
) {

39 
ušt16_t
 
sbr
, 
brç
;

40 
ušt8_t
 
‹mp
;

43 if(
u¬tChªÃl
 =ð
UART0_BASE_PTR
) {

45 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTF_MASK
;

48 
SIM_SCGC4
 |ð
SIM_SCGC4_UART0_MASK
;

53 
PORTF_PCR18
 = 
	`PORT_PCR_MUX
(0x4);

57 
PORTF_PCR17
 = 
	`PORT_PCR_MUX
(0x4);

58 } ià(
u¬tChªÃl
 =ð
UART1_BASE_PTR
) {

60 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTE_MASK
;

63 
SIM_SCGC4
 |ð
SIM_SCGC4_UART1_MASK
;

67 
PORTE_PCR0
 = 
	`PORT_PCR_MUX
(0x3);

71 
PORTE_PCR1
 = 
	`PORT_PCR_MUX
(0x3);

72 } ià(
u¬tChªÃl
 =ð
UART2_BASE_PTR
) {

74 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTE_MASK
;

77 
SIM_SCGC4
 |ð
SIM_SCGC4_UART2_MASK
;

81 
PORTE_PCR16
 = 
	`PORT_PCR_MUX
(0x3);

85 
PORTE_PCR17
 = 
	`PORT_PCR_MUX
(0x3);

86 } if(
u¬tChªÃl
 =ð
UART3_BASE_PTR
) {

88 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTC_MASK
;

91 
SIM_SCGC4
 |ð
SIM_SCGC4_UART3_MASK
;

95 
PORTC_PCR17
 = 
	`PORT_PCR_MUX
(0x3);

99 
PORTC_PCR16
 = 
	`PORT_PCR_MUX
(0x3);

100 } if(
u¬tChªÃl
 =ð
UART4_BASE_PTR
) {

102 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTC_MASK
;

105 
SIM_SCGC1
 |ð
SIM_SCGC1_UART4_MASK
;

109 
PORTE_PCR24
 = 
	`PORT_PCR_MUX
(0x3);

113 
PORTE_PCR25
 = 
	`PORT_PCR_MUX
(0x3);

116 
SIM_SCGC5
 |ð
SIM_SCGC5_PORTE_MASK
;

119 
SIM_SCGC1
 |ð
SIM_SCGC1_UART5_MASK
;

123 
PORTE_PCR8
 = 
	`PORT_PCR_MUX
(0x3);

127 
PORTE_PCR9
 = 
	`PORT_PCR_MUX
(0x3);

133 
	`UART_C2_REG
(
u¬tChªÃl
è&ð~(
UART_C2_TE_MASK
 | 
UART_C2_RE_MASK
 );

136 
	`UART_C1_REG
(
u¬tChªÃl
) = 0;

139 
sbr
 = (
ušt16_t
)((
þockInKHz
 * 1000)/(
baud
 * 16));

142 
‹mp
 = 
	`UART_BDH_REG
(
u¬tChªÃl
è& ~(
	`UART_BDH_SBR
(0x1F));

144 
	`UART_BDH_REG
(
u¬tChªÃl
èð
‹mp
 | 
	`UART_BDH_SBR
(((
sbr
 & 0x1F00) >> 8));

145 
	`UART_BDL_REG
(
u¬tChªÃl
èð(
ušt8_t
)(
sbr
 & 
UART_BDL_SBR_MASK
);

148 
brç
 = ((((
ušt32_t
)
þockInKHz
*32000)/(
baud
 * 16)è- (
sbr
 * 32));

151 
‹mp
 = 
	`UART_C4_REG
(
u¬tChªÃl
è& ~(
	`UART_C4_BRFA
(0x1F));

153 
	`UART_C4_REG
(
u¬tChªÃl
èð
‹mp
 | 
	`UART_C4_BRFA
(
brç
);

156 
	`UART_C2_REG
(
u¬tChªÃl
è|ð(
UART_C2_TE_MASK
 | 
UART_C2_RE_MASK
 );

157 
	}
}

169 
	$u¬tG‘ch¬
(
UART_MemM­PŒ
 
u¬tChªÃl
) {

171 !(
	`UART_S1_REG
(
u¬tChªÃl
è& 
UART_S1_RDRF_MASK
)) {

175  
	`UART_D_REG
(
u¬tChªÃl
);

176 
	}
}

186 
	$u¬tPutch¬
(
UART_MemM­PŒ
 
u¬tChªÃl
, 
ch
) {

188 !(
	`UART_S1_REG
(
u¬tChªÃl
è& 
UART_S1_TDRE_MASK
)) {

192 
	`UART_D_REG
(
u¬tChªÃl
èð(
ušt8_t
)
ch
;

193 
	}
}

206 
	$u¬tG‘ch¬P»£Á
(
UART_MemM­PŒ
 
u¬tChªÃl
) {

207  (
	`UART_S1_REG
(
u¬tChªÃl
è& 
UART_S1_RDRF_MASK
) != 0;

208 
	}
}

219 
	$u¬tPuts
(
UART_MemM­PŒ
 
u¬tChªÃl
, *
p
) {

220 *
p
) {

221 
	`u¬tPutch¬
(
u¬tChªÃl
, *
p
++);

223 
	}
}

225 
	$u¬t_driv”_š™
(){

226 cÚ¡ 
³rh”®Clock
 = 60000000;

227 cÚ¡ 
KHzInHz
 = 1000;

228 cÚ¡ 
baud
 = 115200;

229 
	`u¬tIn™
(
UART2_BASE_PTR
, 
³rh”®Clock
/
KHzInHz
, 
baud
);

230 
	}
}

232 
	$u¬t_driv”_wr™e
(
ch
){

233 
	`u¬tPutch¬
(
UART2_BASE_PTR
, 
ch
);

234  
ch
;

235 
	}
}

237 
	$u¬t_driv”_»ad
(){

238 
ch
;

239 
ch
 = 
	`u¬tG‘ch¬
(
UART2_BASE_PTR
);

240  
ch
;

241 
	}
}

243 
	$u¬t_driv”_wr™e¡ršg
(*
¡ršg
){

244 
	`u¬tPuts
(
UART2_BASE_PTR
, 
¡ršg
);

245 
	}
}

248 
	$u¬t_driv”_šput_´e£Á
(){

249  
	`u¬tG‘ch¬P»£Á
(
UART2_BASE_PTR
);

250 
	}
}

	@Sources/uartdriver.h

12 #iâdeà
_UARTDRIVER_H


13 
	#_UARTDRIVER_H


	)

15 
	~"d”iv©ive.h
"

18 
	#UART2_STATUS_IRQ_NUMBER
 49

	)

20 
	#UART2_STATUS_INTERRUPT_PRIORITY
 7

	)

23 
	#UART2_ERROR_IRQ_NUMBER
 50

	)

25 
	#UART2_ERROR_INTERRUPT_PRIORITY
 7

	)

27 
u¬tIn™
(
UART_MemM­PŒ
 
u¬tChªÃl
, 
þockInKHz
, 
baud
);

28 
u¬tG‘ch¬
(
UART_MemM­PŒ
 
u¬tChªÃl
);

29 
u¬tPutch¬
(
UART_MemM­PŒ
 
u¬tChªÃl
, 
ch
);

30 
u¬tG‘ch¬P»£Á
(
UART_MemM­PŒ
 
u¬tChªÃl
);

31 
u¬tPuts
(
UART_MemM­PŒ
 
u¬tChªÃl
, *
p
);

33 
u¬t_driv”_š™
();

34 
u¬t_driv”_wr™e
(
ch
);

35 
u¬t_driv”_»ad
();

36 
u¬t_driv”_šput_´e£Á
();

37 
u¬t_driv”_wr™e¡ršg
(*
¡ršg
);

	@/usr/include/assert.h

22 #ifdef 
_ASSERT_H


24 #undeà
_ASSERT_H


25 #undeà
as£¹


26 #undeà
__ASSERT_VOID_CAST


28 #ifdef 
__USE_GNU


29 #undeà
as£¹_³¼Ü


34 
	#_ASSERT_H
 1

	)

35 
	~<ã©u»s.h
>

37 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (2,95)

38 
	#__ASSERT_VOID_CAST
 
¡©ic_ÿ¡
<>

	)

40 
	#__ASSERT_VOID_CAST
 ()

	)

48 #ifdef 
NDEBUG


50 
	#as£¹
(
ex´
è(
	`__ASSERT_VOID_CAST
 (0))

	)

58 #ifdef 
__USE_GNU


59 
	#as£¹_³¼Ü
(
”ºum
è(
	`__ASSERT_VOID_CAST
 (0))

	)

64 #iâdeà
_ASSERT_H_DECLS


65 
	#_ASSERT_H_DECLS


	)

66 
__BEGIN_DECLS


69 
	$__as£¹_çž
 (cÚ¡ *
__as£¹iÚ
, cÚ¡ *
__fže
,

70 
__lše
, cÚ¡ *
__funùiÚ
)

71 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

74 
	$__as£¹_³¼Ü_çž
 (
__”ºum
, cÚ¡ *
__fže
,

75 
__lše
, cÚ¡ *
__funùiÚ
)

76 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

81 
	$__as£¹
 (cÚ¡ *
__as£¹iÚ
, cÚ¡ *
__fže
, 
__lše
)

82 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

85 
__END_DECLS


88 
	#as£¹
(
ex´
) \

89 ((
ex´
) \

90 ? 
	`__ASSERT_VOID_CAST
 (0) \

91 : 
	`__as£¹_çž
 (
	`__STRING
(
ex´
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

93 #ifdef 
__USE_GNU


94 
	#as£¹_³¼Ü
(
”ºum
) \

95 (!(
”ºum
) \

96 ? 
	`__ASSERT_VOID_CAST
 (0) \

97 : 
	`__as£¹_³¼Ü_çž
 ((
”ºum
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

105 #ià
defšed
 
__ýlu¥lus
 ? 
	`__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

106 
	#__ASSERT_FUNCTION
 
__PRETTY_FUNCTION__


	)

108 #ià
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

109 
	#__ASSERT_FUNCTION
 
__func__


	)

111 
	#__ASSERT_FUNCTION
 ((cÚ¡ *è0)

	)

118 #ià
defšed
 
__USE_ISOC11
 && !defšed 
__ýlu¥lus


120 #undeà
¡©ic_as£¹


121 
	#¡©ic_as£¹
 
_Stic_as£¹


	)

	@/usr/include/errno.h

22 #iâdef 
_ERRNO_H


26 #iâdef 
__Ãed_Em©h


27 
	#_ERRNO_H
 1

	)

28 
	~<ã©u»s.h
>

31 
	g__BEGIN_DECLS


35 
	~<b™s/”ºo.h
>

36 #undeà
__Ãed_Em©h


38 #ifdef 
_ERRNO_H


45 #iâdef 
”ºo


46 
”ºo
;

49 #ifdeà
__USE_GNU


54 *
´og¿m_švoÿtiÚ_Çme
, *
´og¿m_švoÿtiÚ_shÜt_Çme
;

58 
	g__END_DECLS


66 #ià
defšed
 
__USE_GNU
 || defšed 
__Ãed_”rÜ_t


67 #iâdeà
__”rÜ_t_defšed


68 
	t”rÜ_t
;

69 
	#__”rÜ_t_defšed
 1

	)

71 #undeà
__Ãed_”rÜ_t


	@/usr/include/limits.h

22 #iâdeà
_LIBC_LIMITS_H_


23 
	#_LIBC_LIMITS_H_
 1

	)

25 
	~<ã©u»s.h
>

31 
	#MB_LEN_MAX
 16

	)

36 #ià!
defšed
 
__GNUC__
 || __GNUC__ < 2

41 #iâdeà
_LIMITS_H


42 
	#_LIMITS_H
 1

	)

44 
	~<b™s/wÜdsize.h
>

53 
	#CHAR_BIT
 8

	)

56 
	#SCHAR_MIN
 (-128)

	)

57 
	#SCHAR_MAX
 127

	)

60 
	#UCHAR_MAX
 255

	)

63 #ifdeà
__CHAR_UNSIGNED__


64 
	#CHAR_MIN
 0

	)

65 
	#CHAR_MAX
 
UCHAR_MAX


	)

67 
	#CHAR_MIN
 
SCHAR_MIN


	)

68 
	#CHAR_MAX
 
SCHAR_MAX


	)

72 
	#SHRT_MIN
 (-32768)

	)

73 
	#SHRT_MAX
 32767

	)

76 
	#USHRT_MAX
 65535

	)

79 
	#INT_MIN
 (-
INT_MAX
 - 1)

	)

80 
	#INT_MAX
 2147483647

	)

83 
	#UINT_MAX
 4294967295U

	)

86 #ià
__WORDSIZE
 == 64

87 
	#LONG_MAX
 9223372036854775807L

	)

89 
	#LONG_MAX
 2147483647L

	)

91 
	#LONG_MIN
 (-
LONG_MAX
 - 1L)

	)

94 #ià
__WORDSIZE
 == 64

95 
	#ULONG_MAX
 18446744073709551615UL

	)

97 
	#ULONG_MAX
 4294967295UL

	)

100 #ifdeà
__USE_ISOC99


103 
	#LLONG_MAX
 9223372036854775807LL

	)

104 
	#LLONG_MIN
 (-
LLONG_MAX
 - 1LL)

	)

107 
	#ULLONG_MAX
 18446744073709551615ULL

	)

121 #ià
defšed
 
__GNUC__
 && !defšed 
_GCC_LIMITS_H_


123 #šþude_Ãxˆ<
lim™s
.
h
>

129 #ià
defšed
 
__USE_ISOC99
 && defšed 
__GNUC__


130 #iâdeà
LLONG_MIN


131 
	#LLONG_MIN
 (-
LLONG_MAX
-1)

	)

133 #iâdeà
LLONG_MAX


134 
	#LLONG_MAX
 
__LONG_LONG_MAX__


	)

136 #iâdeà
ULLONG_MAX


137 
	#ULLONG_MAX
 (
LLONG_MAX
 * 2ULL + 1)

	)

141 #ifdef 
__USE_POSIX


143 
	~<b™s/posix1_lim.h
>

146 #ifdef 
__USE_POSIX2


147 
	~<b™s/posix2_lim.h
>

150 #ifdef 
__USE_XOPEN


151 
	~<b™s/xÝ’_lim.h
>

	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/wch¬.h
>

27 
	~<b™s/wÜdsize.h
>

34 #iâdeà
__št8_t_defšed


35 
	#__št8_t_defšed


	)

36 sigÃd 
	tšt8_t
;

37 
	tšt16_t
;

38 
	tšt32_t
;

39 #ià
__WORDSIZE
 == 64

40 
	tšt64_t
;

42 
__ex‹nsiÚ__


43 
	tšt64_t
;

48 
	tušt8_t
;

49 
	tušt16_t
;

50 #iâdeà
__ušt32_t_defšed


51 
	tušt32_t
;

52 
	#__ušt32_t_defšed


	)

54 #ià
__WORDSIZE
 == 64

55 
	tušt64_t
;

57 
__ex‹nsiÚ__


58 
	tušt64_t
;

65 sigÃd 
	tšt_Ëa¡8_t
;

66 
	tšt_Ëa¡16_t
;

67 
	tšt_Ëa¡32_t
;

68 #ià
__WORDSIZE
 == 64

69 
	tšt_Ëa¡64_t
;

71 
__ex‹nsiÚ__


72 
	tšt_Ëa¡64_t
;

76 
	tušt_Ëa¡8_t
;

77 
	tušt_Ëa¡16_t
;

78 
	tušt_Ëa¡32_t
;

79 #ià
__WORDSIZE
 == 64

80 
	tušt_Ëa¡64_t
;

82 
__ex‹nsiÚ__


83 
	tušt_Ëa¡64_t
;

90 sigÃd 
	tšt_ç¡8_t
;

91 #ià
__WORDSIZE
 == 64

92 
	tšt_ç¡16_t
;

93 
	tšt_ç¡32_t
;

94 
	tšt_ç¡64_t
;

96 
	tšt_ç¡16_t
;

97 
	tšt_ç¡32_t
;

98 
__ex‹nsiÚ__


99 
	tšt_ç¡64_t
;

103 
	tušt_ç¡8_t
;

104 #ià
__WORDSIZE
 == 64

105 
	tušt_ç¡16_t
;

106 
	tušt_ç¡32_t
;

107 
	tušt_ç¡64_t
;

109 
	tušt_ç¡16_t
;

110 
	tušt_ç¡32_t
;

111 
__ex‹nsiÚ__


112 
	tušt_ç¡64_t
;

117 #ià
__WORDSIZE
 == 64

118 #iâdeà
__šŒ_t_defšed


119 
	tšŒ_t
;

120 
	#__šŒ_t_defšed


	)

122 
	tušŒ_t
;

124 #iâdeà
__šŒ_t_defšed


125 
	tšŒ_t
;

126 
	#__šŒ_t_defšed


	)

128 
	tušŒ_t
;

133 #ià
__WORDSIZE
 == 64

134 
	tštmax_t
;

135 
	tuštmax_t
;

137 
__ex‹nsiÚ__


138 
	tštmax_t
;

139 
__ex‹nsiÚ__


140 
	tuštmax_t
;

144 #ià
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
èø## 
L


	)

146 
	#__UINT64_C
(
c
èø## 
UL


	)

148 
	#__INT64_C
(
c
èø## 
LL


	)

149 
	#__UINT64_C
(
c
èø## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #ià
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #ià
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #ià
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #ià
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #ià
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #ià
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 
	#SIZE_MAX
 (4294967295U)

	)

267 #iâdeà
WCHAR_MIN


269 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

270 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

274 
	#WINT_MIN
 (0u)

	)

275 
	#WINT_MAX
 (4294967295u)

	)

278 
	#INT8_C
(
c
è
	)
c

279 
	#INT16_C
(
c
è
	)
c

280 
	#INT32_C
(
c
è
	)
c

281 #ià
__WORDSIZE
 == 64

282 
	#INT64_C
(
c
èø## 
L


	)

284 
	#INT64_C
(
c
èø## 
LL


	)

288 
	#UINT8_C
(
c
è
	)
c

289 
	#UINT16_C
(
c
è
	)
c

290 
	#UINT32_C
(
c
èø## 
U


	)

291 #ià
__WORDSIZE
 == 64

292 
	#UINT64_C
(
c
èø## 
UL


	)

294 
	#UINT64_C
(
c
èø## 
ULL


	)

298 #ià
__WORDSIZE
 == 64

299 
	#INTMAX_C
(
c
èø## 
L


	)

300 
	#UINTMAX_C
(
c
èø## 
UL


	)

302 
	#INTMAX_C
(
c
èø## 
LL


	)

303 
	#UINTMAX_C
(
c
èø## 
ULL


	)

	@/usr/include/stdio.h

23 #iâdeà
_STDIO_H


25 #ià!
defšed
 
__Ãed_FILE
 && !defšed 
__Ãed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<ã©u»s.h
>

29 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	~<b™s/ty³s.h
>

36 
	#__Ãed_FILE


	)

37 
	#__Ãed___FILE


	)

41 #ià!
defšed
 
__FILE_defšed
 && defšed 
__Ãed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #ià
defšed
 
__USE_LARGEFILE64
 || defšed 
__USE_SVID
 || defšed 
__USE_POSIX
 \

51 || 
defšed
 
	g__USE_BSD
 || defšed 
	g__USE_ISOC99
 || defšed 
	g__USE_XOPEN
 \

52 || 
defšed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_defšed
 1

	)

58 #undeà
__Ãed_FILE


61 #ià!
defšed
 
____FILE_defšed
 && defšed 
__Ãed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_defšed
 1

	)

68 #undeà
__Ãed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


77 #ifdeà
__GNUC__


78 #iâdeà
_VA_LIST_DEFINED


79 
_G_va_li¡
 
	tva_li¡
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<¡d¬g.h
>

87 #ifdeà
__USE_XOPEN2K8


88 #iâdeà
__off_t_defšed


89 #iâdeà
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_defšed


	)

96 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_defšed


	)

101 #iâdeà
__ssize_t_defšed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_defšed


	)

108 
__BEGIN_NAMESPACE_STD


109 #iâdeà
__USE_FILE_OFFSET64


110 
_G_åos_t
 
	tåos_t
;

112 
_G_åos64_t
 
	tåos_t
;

114 
__END_NAMESPACE_STD


115 #ifdeà
__USE_LARGEFILE64


116 
_G_åos64_t
 
	tåos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #iâdeà
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #iâdeà
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifdeà
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


151 
	#P_tmpdœ
 "/tmp"

	)

164 
	~<b™s/¡dio_lim.h
>

168 
_IO_FILE
 *
¡dš
;

169 
_IO_FILE
 *
¡dout
;

170 
_IO_FILE
 *
¡d”r
;

172 
	#¡dš
 
¡dš


	)

173 
	#¡dout
 
¡dout


	)

174 
	#¡d”r
 
¡d”r


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$»move
 (cÚ¡ *
__fž’ame
è
__THROW
;

180 
	$»Çme
 (cÚ¡ *
__Þd
, cÚ¡ *
__Ãw
è
__THROW
;

181 
__END_NAMESPACE_STD


183 #ifdeà
__USE_ATFILE


185 
	$»Çm—t
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

186 cÚ¡ *
__Ãw
è
__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #iâdeà
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfže
 (è
__wur
;

197 #ifdeà
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfže
, (), 
tmpfže64
è
__wur
;

200 
	#tmpfže
 
tmpfže64


	)

204 #ifdeà
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfže64
 (è
__wur
;

209 *
	$tm²am
 (*
__s
è
__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifdeà
__USE_MISC


215 *
	$tm²am_r
 (*
__s
è
__THROW
 
__wur
;

219 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


227 *
	$‹m²am
 (cÚ¡ *
__dœ
, cÚ¡ *
__pfx
)

228 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`fþo£
 (
FILE
 *
__¡»am
);

242 
	`fæush
 (
FILE
 *
__¡»am
);

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_MISC


252 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

255 #ifdeà
__USE_GNU


262 
	`fþo£®l
 ();

266 
__BEGIN_NAMESPACE_STD


267 #iâdeà
__USE_FILE_OFFSET64


272 
FILE
 *
	$fÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

273 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

278 
FILE
 *
	$äeÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

279 cÚ¡ *
__»¡riù
 
__modes
,

280 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

282 #ifdeà
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
fÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

284 cÚ¡ *
__»¡riù
 
__modes
), 
fÝ’64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
äeÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

287 cÚ¡ *
__»¡riù
 
__modes
,

288 
FILE
 *
__»¡riù
 
__¡»am
), 
äeÝ’64
)

289 
__wur
;

291 
	#fÝ’
 
fÝ’64


	)

292 
	#äeÝ’
 
äeÝ’64


	)

295 
__END_NAMESPACE_STD


296 #ifdeà
__USE_LARGEFILE64


297 
FILE
 *
	$fÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

298 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

299 
FILE
 *
	$äeÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

300 cÚ¡ *
__»¡riù
 
__modes
,

301 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fdÝ’
 (
__fd
, cÚ¡ *
__modes
è
__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$fÝ’cook›
 (*
__»¡riù
 
__magic_cook›
,

313 cÚ¡ *
__»¡riù
 
__modes
,

314 
_IO_cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW
 
__wur
;

317 #ifdeà
__USE_XOPEN2K8


319 
FILE
 *
	$fmemÝ’
 (*
__s
, 
size_t
 
__Ën
, cÚ¡ *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$Ý’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

336 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

337 
__modes
, 
size_t
 
__n
è
__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_BSD


343 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

344 
size_t
 
__size
è
__THROW
;

347 
	$£Žšebuf
 (
FILE
 *
__¡»am
è
__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

357 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

362 
	`´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

364 
	$¥rštf
 (*
__»¡riù
 
__s
,

365 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

371 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

372 
_G_va_li¡
 
__¬g
);

377 
	`v´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
);

379 
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

380 
_G_va_li¡
 
__¬g
è
__THROWNL
;

381 
__END_NAMESPACE_STD


383 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_ISOC99
 || defšed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

387 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

388 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

390 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

391 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

392 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifdeà
__USE_GNU


399 
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__f
,

400 
_G_va_li¡
 
__¬g
)

401 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

402 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

403 cÚ¡ *
__»¡riù
 
__fmt
, ...)

404 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

405 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

406 cÚ¡ *
__»¡riù
 
__fmt
, ...)

407 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

410 #ifdeà
__USE_XOPEN2K8


412 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
,

413 
_G_va_li¡
 
__¬g
)

414 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

415 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

416 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

426 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

431 
	$sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

433 
	$ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

434 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

436 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

437 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

438 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

439 #ifdeà
__REDIRECT


443 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

444 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

445 
__isoc99_fsÿnf
è
__wur
;

446 
	`__REDIRECT
 (
sÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

447 
__isoc99_sÿnf
è
__wur
;

448 
	`__REDIRECT_NTH
 (
ssÿnf
, (cÚ¡ *
__»¡riù
 
__s
,

449 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

450 
__isoc99_ssÿnf
);

452 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

453 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

454 
	$__isoc99_sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

455 
	$__isoc99_ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

456 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

457 
	#fsÿnf
 
__isoc99_fsÿnf


	)

458 
	#sÿnf
 
__isoc99_sÿnf


	)

459 
	#ssÿnf
 
__isoc99_ssÿnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

472 
_G_va_li¡
 
__¬g
)

473 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

479 
	$vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

480 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

483 
	$vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

484 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

485 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

487 #ià!
defšed
 
__USE_GNU
 \

488 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

489 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

490 #ifdeà
__REDIRECT


494 
	`__REDIRECT
 (
vfsÿnf
,

495 (
FILE
 *
__»¡riù
 
__s
,

496 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
),

497 
__isoc99_vfsÿnf
)

498 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

499 
	`__REDIRECT
 (
vsÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
,

500 
_G_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

501 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

502 
	`__REDIRECT_NTH
 (
vssÿnf
,

503 (cÚ¡ *
__»¡riù
 
__s
,

504 cÚ¡ *
__»¡riù
 
__fÜm©
,

505 
_G_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

506 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

508 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

509 cÚ¡ *
__»¡riù
 
__fÜm©
,

510 
_G_va_li¡
 
__¬g
è
__wur
;

511 
	$__isoc99_vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
,

512 
_G_va_li¡
 
__¬g
è
__wur
;

513 
	$__isoc99_vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

514 cÚ¡ *
__»¡riù
 
__fÜm©
,

515 
_G_va_li¡
 
__¬g
è
__THROW
;

516 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

517 
	#vsÿnf
 
__isoc99_vsÿnf


	)

518 
	#vssÿnf
 
__isoc99_vssÿnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fg‘c
 (
FILE
 *
__¡»am
);

532 
	`g‘c
 (
FILE
 *
__¡»am
);

538 
	`g‘ch¬
 ();

539 
__END_NAMESPACE_STD


543 
	#g‘c
(
_å
è
	`_IO_g‘c
 (_å)

	)

545 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


550 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

551 
	`g‘ch¬_uÆocked
 ();

554 #ifdeà
__USE_MISC


561 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

565 
__BEGIN_NAMESPACE_STD


573 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

574 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

580 
	`putch¬
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_å
è
	`_IO_putc
 (_ch, _å)

	)

587 #ifdeà
__USE_MISC


594 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

597 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


602 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

603 
	`putch¬_uÆocked
 (
__c
);

607 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 \

608 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

610 
	`g‘w
 (
FILE
 *
__¡»am
);

613 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

623 
__wur
;

625 #ià!
defšed
 
__USE_ISOC11
 \

626 || (
defšed
 
__ýlu¥lus
 && __cplusplus <= 201103L)

638 *
	$g‘s
 (*
__s
è
__wur
 
__©Œibu‹_d•»ÿ‹d__
;

640 
__END_NAMESPACE_STD


642 #ifdeà
__USE_GNU


649 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

650 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

666 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

667 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

668 
_IO_ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

669 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

670 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

678 
_IO_ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

679 
size_t
 *
__»¡riù
 
__n
,

680 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`åuts
 (cÚ¡ *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

695 
	`puts
 (cÚ¡ *
__s
);

702 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

709 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

715 
size_t
 
	`fwr™e
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

716 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifdeà
__USE_GNU


726 
	`åuts_uÆocked
 (cÚ¡ *
__»¡riù
 
__s
,

727 
FILE
 *
__»¡riù
 
__¡»am
);

730 #ifdeà
__USE_MISC


737 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

739 
size_t
 
	`fwr™e_uÆocked
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

740 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

744 
__BEGIN_NAMESPACE_STD


749 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

754 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

759 
	`»wšd
 (
FILE
 *
__¡»am
);

760 
__END_NAMESPACE_STD


767 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


768 #iâdeà
__USE_FILE_OFFSET64


773 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

778 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

780 #ifdeà
__REDIRECT


781 
	`__REDIRECT
 (
f£eko
,

782 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

783 
f£eko64
);

784 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

786 
	#f£eko
 
f£eko64


	)

787 
	#á–lo
 
á–lo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #iâdeà
__USE_FILE_OFFSET64


798 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

803 
	`f£os
 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
);

805 #ifdeà
__REDIRECT


806 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

807 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

808 
	`__REDIRECT
 (
f£os
,

809 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
), 
f£os64
);

811 
	#fg‘pos
 
fg‘pos64


	)

812 
	#f£os
 
f£os64


	)

815 
__END_NAMESPACE_STD


817 #ifdeà
__USE_LARGEFILE64


818 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

819 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

820 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

821 
	`f£os64
 (
FILE
 *
__¡»am
, cÚ¡ 
åos64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$þ—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

828 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

830 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifdeà
__USE_MISC


835 
	$þ—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

836 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

837 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`³¼Ü
 (cÚ¡ *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<b™s/sys_”¾i¡.h
>

856 #ifdef 
__USE_POSIX


858 
	$fž’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

861 #ifdeà
__USE_MISC


863 
	$fž’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

867 #ià(
defšed
 
__USE_POSIX2
 || defšed 
__USE_SVID
 || defšed 
__USE_BSD
 || \

868 
defšed
 
__USE_MISC
)

873 
FILE
 *
	$pÝ’
 (cÚ¡ *
__commªd
, cÚ¡ *
__modes
è
__wur
;

879 
	`pþo£
 (
FILE
 *
__¡»am
);

883 #ifdef 
__USE_POSIX


885 *
	$ù”mid
 (*
__s
è
__THROW
;

889 #ifdeà
__USE_XOPEN


891 *
	`cu£rid
 (*
__s
);

895 #ifdef 
__USE_GNU


896 
ob¡ack
;

899 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

900 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

901 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

902 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

903 cÚ¡ *
__»¡riù
 
__fÜm©
,

904 
_G_va_li¡
 
__¬gs
)

905 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

909 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


913 
	$æockfže
 (
FILE
 *
__¡»am
è
__THROW
;

917 
	$árylockfže
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

920 
	$fuÆockfže
 (
FILE
 *
__¡»am
è
__THROW
;

923 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


927 
	#__Ãed_g‘Ýt


	)

928 
	~<g‘Ýt.h
>

933 #ifdeà
__USE_EXTERN_INLINES


934 
	~<b™s/¡dio.h
>

936 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__ex‹º_®ways_šlše


937 
	~<b™s/¡dio2.h
>

939 #ifdeà
__LDBL_COMPAT


940 
	~<b™s/¡dio-ldbl.h
>

943 
__END_DECLS


	@/usr/include/stdlib.h

22 #iâdef 
_STDLIB_H


24 
	~<ã©u»s.h
>

27 
	#__Ãed_size_t


	)

28 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


29 
	#__Ãed_wch¬_t


	)

30 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

34 
	g__BEGIN_DECLS


36 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


37 
	#_STDLIB_H
 1

	)

39 #ià(
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8
è&& !defšed 
_SYS_WAIT_H


41 
	~<b™s/wa™æags.h
>

42 
	~<b™s/wa™¡©us.h
>

44 #ifdeà
__USE_BSD


49 #ià
defšed
 
__GNUC__
 && !defšed 
__ýlu¥lus


50 
	#__WAIT_INT
(
¡©us
) \

51 (
	`__ex‹nsiÚ__
 (((uniÚ { 
	`__ty³of
(
¡©us
è
__š
; 
__i
; }) \

52 { .
__š
 = (
¡©us
è}).
__i
))

	)

54 
	#__WAIT_INT
(
¡©us
è(*(*è&(¡©us))

	)

62 #ià!
defšed
 
__GNUC__
 || __GNUC__ < 2 || defšed 
__ýlu¥lus


63 
	#__WAIT_STATUS
 *

	)

64 
	#__WAIT_STATUS_DEFN
 *

	)

69 
wa™
 *
	m__u±r
;

70 *
	m__Œ
;

71 } 
	t__WAIT_STATUS
 
	t__©Œibu‹__
 ((
	t__Œª¥¬’t_uniÚ__
));

72 
	#__WAIT_STATUS_DEFN
 *

	)

77 
	#__WAIT_INT
(
¡©us
è(¡©us)

	)

78 
	#__WAIT_STATUS
 *

	)

79 
	#__WAIT_STATUS_DEFN
 *

	)

84 
	#WEXITSTATUS
(
¡©us
è
	`__WEXITSTATUS
 (
	`__WAIT_INT
 (¡©us))

	)

85 
	#WTERMSIG
(
¡©us
è
	`__WTERMSIG
 (
	`__WAIT_INT
 (¡©us))

	)

86 
	#WSTOPSIG
(
¡©us
è
	`__WSTOPSIG
 (
	`__WAIT_INT
 (¡©us))

	)

87 
	#WIFEXITED
(
¡©us
è
	`__WIFEXITED
 (
	`__WAIT_INT
 (¡©us))

	)

88 
	#WIFSIGNALED
(
¡©us
è
	`__WIFSIGNALED
 (
	`__WAIT_INT
 (¡©us))

	)

89 
	#WIFSTOPPED
(
¡©us
è
	`__WIFSTOPPED
 (
	`__WAIT_INT
 (¡©us))

	)

90 #ifdeà
__WIFCONTINUED


91 
	#WIFCONTINUED
(
¡©us
è
	`__WIFCONTINUED
 (
	`__WAIT_INT
 (¡©us))

	)

95 
__BEGIN_NAMESPACE_STD


99 
	mquÙ
;

100 
	m»m
;

101 } 
	tdiv_t
;

104 #iâdeà
__ldiv_t_defšed


107 
	mquÙ
;

108 
	m»m
;

109 } 
	tldiv_t
;

110 
	#__ldiv_t_defšed
 1

	)

112 
	g__END_NAMESPACE_STD


114 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__Îdiv_t_defšed


115 
__BEGIN_NAMESPACE_C99


117 
__ex‹nsiÚ__
 struct

119 
	mquÙ
;

120 
	m»m
;

121 } 
	tÎdiv_t
;

122 
	#__Îdiv_t_defšed
 1

	)

123 
	g__END_NAMESPACE_C99


128 
	#RAND_MAX
 2147483647

	)

133 
	#EXIT_FAILURE
 1

	)

134 
	#EXIT_SUCCESS
 0

	)

138 
	#MB_CUR_MAX
 (
	`__ùy³_g‘_mb_cur_max
 ())

	)

139 
size_t
 
	$__ùy³_g‘_mb_cur_max
 (è
__THROW
 
__wur
;

142 
__BEGIN_NAMESPACE_STD


144 
	$©of
 (cÚ¡ *
__ÅŒ
)

145 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

147 
	$©oi
 (cÚ¡ *
__ÅŒ
)

148 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

150 
	$©Þ
 (cÚ¡ *
__ÅŒ
)

151 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

152 
__END_NAMESPACE_STD


154 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_MISC


155 
__BEGIN_NAMESPACE_C99


157 
__ex‹nsiÚ__
 
	$©Þl
 (cÚ¡ *
__ÅŒ
)

158 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

159 
__END_NAMESPACE_C99


162 
__BEGIN_NAMESPACE_STD


164 
	$¡¹od
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

165 **
__»¡riù
 
__’d±r
)

166 
__THROW
 
	`__nÚnuÎ
 ((1));

167 
__END_NAMESPACE_STD


169 #ifdef 
__USE_ISOC99


170 
__BEGIN_NAMESPACE_C99


172 
	$¡¹of
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

173 **
__»¡riù
 
__’d±r
è
__THROW
 
	`__nÚnuÎ
 ((1));

175 
	$¡¹Þd
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

176 **
__»¡riù
 
__’d±r
)

177 
__THROW
 
	`__nÚnuÎ
 ((1));

178 
__END_NAMESPACE_C99


181 
__BEGIN_NAMESPACE_STD


183 
	$¡¹Þ
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

184 **
__»¡riù
 
__’d±r
, 
__ba£
)

185 
__THROW
 
	`__nÚnuÎ
 ((1));

187 
	$¡¹oul
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

188 **
__»¡riù
 
__’d±r
, 
__ba£
)

189 
__THROW
 
	`__nÚnuÎ
 ((1));

190 
__END_NAMESPACE_STD


192 #ifdeà
__USE_BSD


194 
__ex‹nsiÚ__


195 
	$¡¹oq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

196 **
__»¡riù
 
__’d±r
, 
__ba£
)

197 
__THROW
 
	`__nÚnuÎ
 ((1));

199 
__ex‹nsiÚ__


200 
	$¡¹ouq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

201 **
__»¡riù
 
__’d±r
, 
__ba£
)

202 
__THROW
 
	`__nÚnuÎ
 ((1));

205 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_MISC


206 
__BEGIN_NAMESPACE_C99


208 
__ex‹nsiÚ__


209 
	$¡¹Þl
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

210 **
__»¡riù
 
__’d±r
, 
__ba£
)

211 
__THROW
 
	`__nÚnuÎ
 ((1));

213 
__ex‹nsiÚ__


214 
	$¡¹ouÎ
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

215 **
__»¡riù
 
__’d±r
, 
__ba£
)

216 
__THROW
 
	`__nÚnuÎ
 ((1));

217 
__END_NAMESPACE_C99


221 #ifdeà
__USE_GNU


235 
	~<xloÿË.h
>

239 
	$¡¹Þ_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

240 **
__»¡riù
 
__’d±r
, 
__ba£
,

241 
__loÿË_t
 
__loc
è
__THROW
 
	`__nÚnuÎ
 ((1, 4));

243 
	$¡¹oul_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

244 **
__»¡riù
 
__’d±r
,

245 
__ba£
, 
__loÿË_t
 
__loc
)

246 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

248 
__ex‹nsiÚ__


249 
	$¡¹Þl_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

250 **
__»¡riù
 
__’d±r
, 
__ba£
,

251 
__loÿË_t
 
__loc
)

252 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

254 
__ex‹nsiÚ__


255 
	$¡¹ouÎ_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

256 **
__»¡riù
 
__’d±r
,

257 
__ba£
, 
__loÿË_t
 
__loc
)

258 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

260 
	$¡¹od_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

261 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

262 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

264 
	$¡¹of_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

265 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

266 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

268 
	$¡¹Þd_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

269 **
__»¡riù
 
__’d±r
,

270 
__loÿË_t
 
__loc
)

271 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

275 #ifdeà
__USE_EXTERN_INLINES


276 
__BEGIN_NAMESPACE_STD


277 
__ex‹º_šlše
 

278 
	`__NTH
 (
	$©oi
 (cÚ¡ *
__ÅŒ
))

280  (è
	`¡¹Þ
 (
__ÅŒ
, (**è
NULL
, 10);

281 
	}
}

282 
__ex‹º_šlše
 

283 
__NTH
 (
	$©Þ
 (cÚ¡ *
__ÅŒ
))

285  
	`¡¹Þ
 (
__ÅŒ
, (**è
NULL
, 10);

286 
	}
}

287 
	g__END_NAMESPACE_STD


289 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_ISOC99


290 
__BEGIN_NAMESPACE_C99


291 
__ex‹nsiÚ__
 
__ex‹º_šlše
 

292 
__NTH
 (
	$©Þl
 (cÚ¡ *
__ÅŒ
))

294  
	`¡¹Þl
 (
__ÅŒ
, (**è
NULL
, 10);

295 
	}
}

296 
	g__END_NAMESPACE_C99


301 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN_EXTENDED


305 *
	$l64a
 (
__n
è
__THROW
 
__wur
;

308 
	$a64l
 (cÚ¡ *
__s
)

309 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

313 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_BSD


314 
	~<sys/ty³s.h
>

321 
	$¿ndom
 (è
__THROW
;

324 
	$¤ªdom
 (
__£ed
è
__THROW
;

330 *
	$š™¡©e
 (
__£ed
, *
__¡©ebuf
,

331 
size_t
 
__¡©–’
è
__THROW
 
	`__nÚnuÎ
 ((2));

335 *
	$£t¡©e
 (*
__¡©ebuf
è
__THROW
 
	`__nÚnuÎ
 ((1));

338 #ifdeà
__USE_MISC


343 
	s¿ndom_d©a


345 
št32_t
 *
åŒ
;

346 
št32_t
 *
½Œ
;

347 
št32_t
 *
¡©e
;

348 
¿nd_ty³
;

349 
¿nd_deg
;

350 
¿nd_£p
;

351 
št32_t
 *
’d_±r
;

354 
	$¿ndom_r
 (
¿ndom_d©a
 *
__»¡riù
 
__buf
,

355 
št32_t
 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

357 
	$¤ªdom_r
 (
__£ed
, 
¿ndom_d©a
 *
__buf
)

358 
__THROW
 
	`__nÚnuÎ
 ((2));

360 
	$š™¡©e_r
 (
__£ed
, *
__»¡riù
 
__¡©ebuf
,

361 
size_t
 
__¡©–’
,

362 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

363 
__THROW
 
	`__nÚnuÎ
 ((2, 4));

365 
	$£t¡©e_r
 (*
__»¡riù
 
__¡©ebuf
,

366 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

367 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

372 
__BEGIN_NAMESPACE_STD


374 
	$¿nd
 (è
__THROW
;

376 
	$¤ªd
 (
__£ed
è
__THROW
;

377 
__END_NAMESPACE_STD


379 #ifdeà
__USE_POSIX


381 
	$¿nd_r
 (*
__£ed
è
__THROW
;

385 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


389 
	$d¿nd48
 (è
__THROW
;

390 
	$”ªd48
 (
__xsubi
[3]è
__THROW
 
	`__nÚnuÎ
 ((1));

393 
	$Ìªd48
 (è
__THROW
;

394 
	$Äªd48
 (
__xsubi
[3])

395 
__THROW
 
	`__nÚnuÎ
 ((1));

398 
	$m¿nd48
 (è
__THROW
;

399 
	$j¿nd48
 (
__xsubi
[3])

400 
__THROW
 
	`__nÚnuÎ
 ((1));

403 
	$¤ªd48
 (
__£edv®
è
__THROW
;

404 *
	$£ed48
 (
__£ed16v
[3])

405 
__THROW
 
	`__nÚnuÎ
 ((1));

406 
	$lcÚg48
 (
__·¿m
[7]è
__THROW
 
	`__nÚnuÎ
 ((1));

408 #ifdeà
__USE_MISC


412 
	sd¿nd48_d©a


414 
__x
[3];

415 
__Þd_x
[3];

416 
__c
;

417 
__š™
;

418 
__ex‹nsiÚ__
 
__a
;

423 
	$d¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

424 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

425 
	$”ªd48_r
 (
__xsubi
[3],

426 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

427 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

430 
	$Ìªd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

431 *
__»¡riù
 
__»suÉ
)

432 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

433 
	$Äªd48_r
 (
__xsubi
[3],

434 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

435 *
__»¡riù
 
__»suÉ
)

436 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

439 
	$m¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

440 *
__»¡riù
 
__»suÉ
)

441 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

442 
	$j¿nd48_r
 (
__xsubi
[3],

443 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

444 *
__»¡riù
 
__»suÉ
)

445 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

448 
	$¤ªd48_r
 (
__£edv®
, 
d¿nd48_d©a
 *
__bufãr
)

449 
__THROW
 
	`__nÚnuÎ
 ((2));

451 
	$£ed48_r
 (
__£ed16v
[3],

452 
d¿nd48_d©a
 *
__bufãr
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

454 
	$lcÚg48_r
 (
__·¿m
[7],

455 
d¿nd48_d©a
 *
__bufãr
)

456 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

462 #iâdeà
__m®loc_ªd_ÿÎoc_defšed


463 
	#__m®loc_ªd_ÿÎoc_defšed


	)

464 
__BEGIN_NAMESPACE_STD


466 *
	$m®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

468 *
	$ÿÎoc
 (
size_t
 
__nmemb
, size_ˆ
__size
)

469 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

470 
__END_NAMESPACE_STD


473 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


474 
__BEGIN_NAMESPACE_STD


480 *
	$»®loc
 (*
__±r
, 
size_t
 
__size
)

481 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
;

483 
	$ä“
 (*
__±r
è
__THROW
;

484 
__END_NAMESPACE_STD


486 #ifdef 
__USE_MISC


488 
	$cä“
 (*
__±r
è
__THROW
;

491 #ià
defšed
 
__USE_GNU
 || defšed 
__USE_BSD
 || defšed 
__USE_MISC


492 
	~<®loÿ.h
>

495 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
) \

496 || 
defšed
 
__USE_BSD


498 *
	$v®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

501 #ifdeà
__USE_XOPEN2K


503 
	$posix_mem®ign
 (**
__mem±r
, 
size_t
 
__®ignm’t
, size_ˆ
__size
)

504 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

507 #ifdeà
__USE_ISOC11


509 *
	$®igÃd_®loc
 (
size_t
 
__®ignm’t
, size_ˆ
__size
)

510 
__THROW
 
__©Œibu‹_m®loc__
 
	`__©Œibu‹_®loc_size__
 ((2)è
__wur
;

513 
__BEGIN_NAMESPACE_STD


515 
	$abÜt
 (è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

519 
	`©ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

521 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


523 #ifdeà
__ýlu¥lus


524 "C++" 
	`©_quick_ex™
 ((*
__func
) ())

525 
__THROW
 
	`__asm
 ("©_quick_ex™"è
	`__nÚnuÎ
 ((1));

527 
	`©_quick_ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

530 
__END_NAMESPACE_STD


532 #ifdef 
__USE_MISC


535 
	`Ú_ex™
 ((*
__func
è(
__¡©us
, *
__¬g
), *__arg)

536 
__THROW
 
	`__nÚnuÎ
 ((1));

539 
__BEGIN_NAMESPACE_STD


543 
	$ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

545 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


549 
	$quick_ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

551 
__END_NAMESPACE_STD


553 #ifdeà
__USE_ISOC99


554 
__BEGIN_NAMESPACE_C99


557 
	$_Ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

558 
__END_NAMESPACE_C99


562 
__BEGIN_NAMESPACE_STD


564 *
	$g‘’v
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

565 
__END_NAMESPACE_STD


567 #ifdeà
__USE_GNU


570 *
	$£cu»_g‘’v
 (cÚ¡ *
__Çme
)

571 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

574 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


578 
	$pu‹nv
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

581 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN2K


584 
	$£‹nv
 (cÚ¡ *
__Çme
, cÚ¡ *
__v®ue
, 
__»¶aû
)

585 
__THROW
 
	`__nÚnuÎ
 ((2));

588 
	$un£‹nv
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1));

591 #ifdef 
__USE_MISC


595 
	$þ—»nv
 (è
__THROW
;

599 #ià
defšed
 
__USE_MISC
 \

600 || (
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
)

606 *
	$mk‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1));

609 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED
 \

610 || 
defšed
 
__USE_XOPEN2K8


619 #iâdeà
__USE_FILE_OFFSET64


620 
	$mk¡emp
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

622 #ifdeà
__REDIRECT


623 
	`__REDIRECT
 (
mk¡emp
, (*
__‹m¶©e
), 
mk¡emp64
)

624 
	`__nÚnuÎ
 ((1)è
__wur
;

626 
	#mk¡emp
 
mk¡emp64


	)

629 #ifdeà
__USE_LARGEFILE64


630 
	$mk¡emp64
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

634 #ifdeà
__USE_MISC


641 #iâdeà
__USE_FILE_OFFSET64


642 
	$mk¡emps
 (*
__‹m¶©e
, 
__suffixËn
è
	`__nÚnuÎ
 ((1)è
__wur
;

644 #ifdeà
__REDIRECT


645 
	`__REDIRECT
 (
mk¡emps
, (*
__‹m¶©e
, 
__suffixËn
),

646 
mk¡emps64
è
	`__nÚnuÎ
 ((1)è
__wur
;

648 
	#mk¡emps
 
mk¡emps64


	)

651 #ifdeà
__USE_LARGEFILE64


652 
	$mk¡emps64
 (*
__‹m¶©e
, 
__suffixËn
)

653 
	`__nÚnuÎ
 ((1)è
__wur
;

657 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN2K8


663 *
	$mkd‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

666 #ifdeà
__USE_GNU


673 #iâdeà
__USE_FILE_OFFSET64


674 
	$mko¡emp
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

676 #ifdeà
__REDIRECT


677 
	`__REDIRECT
 (
mko¡emp
, (*
__‹m¶©e
, 
__æags
), 
mko¡emp64
)

678 
	`__nÚnuÎ
 ((1)è
__wur
;

680 
	#mko¡emp
 
mko¡emp64


	)

683 #ifdeà
__USE_LARGEFILE64


684 
	$mko¡emp64
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

693 #iâdeà
__USE_FILE_OFFSET64


694 
	$mko¡emps
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

695 
	`__nÚnuÎ
 ((1)è
__wur
;

697 #ifdeà
__REDIRECT


698 
	`__REDIRECT
 (
mko¡emps
, (*
__‹m¶©e
, 
__suffixËn
,

699 
__æags
), 
mko¡emps64
)

700 
	`__nÚnuÎ
 ((1)è
__wur
;

702 
	#mko¡emps
 
mko¡emps64


	)

705 #ifdeà
__USE_LARGEFILE64


706 
	$mko¡emps64
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

707 
	`__nÚnuÎ
 ((1)è
__wur
;

712 
__BEGIN_NAMESPACE_STD


717 
	$sy¡em
 (cÚ¡ *
__commªd
è
__wur
;

718 
__END_NAMESPACE_STD


721 #ifdef 
__USE_GNU


724 *
	$ÿnÚiÿlize_fže_Çme
 (cÚ¡ *
__Çme
)

725 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

728 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED


734 *
	$»®·th
 (cÚ¡ *
__»¡riù
 
__Çme
,

735 *
__»¡riù
 
__»sÞved
è
__THROW
 
__wur
;

740 #iâdeà
__COMPAR_FN_T


741 
	#__COMPAR_FN_T


	)

742 (*
	t__com·r_â_t
) (const *, const *);

744 #ifdef 
__USE_GNU


745 
__com·r_â_t
 
	tcom·risÚ_â_t
;

748 #ifdeà
__USE_GNU


749 (*
	t__com·r_d_â_t
) (const *, const *, *);

752 
__BEGIN_NAMESPACE_STD


755 *
	$b£¬ch
 (cÚ¡ *
__key
, cÚ¡ *
__ba£
,

756 
size_t
 
__nmemb
, size_ˆ
__size
, 
__com·r_â_t
 
__com·r
)

757 
	`__nÚnuÎ
 ((1, 2, 5)è
__wur
;

759 #ifdeà
__USE_EXTERN_INLINES


760 
	~<b™s/¡dlib-b£¬ch.h
>

765 
	$qsÜt
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

766 
__com·r_â_t
 
__com·r
è
	`__nÚnuÎ
 ((1, 4));

767 #ifdeà
__USE_GNU


768 
	$qsÜt_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

769 
__com·r_d_â_t
 
__com·r
, *
__¬g
)

770 
	`__nÚnuÎ
 ((1, 4));

775 
	$abs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

776 
	$Ïbs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

777 
__END_NAMESPACE_STD


779 #ifdeà
__USE_ISOC99


780 
__ex‹nsiÚ__
 
	$Îabs
 (
__x
)

781 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

785 
__BEGIN_NAMESPACE_STD


789 
div_t
 
	$div
 (
__num”
, 
__d’om
)

790 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

791 
ldiv_t
 
	$ldiv
 (
__num”
, 
__d’om
)

792 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

793 
__END_NAMESPACE_STD


795 #ifdeà
__USE_ISOC99


796 
__BEGIN_NAMESPACE_C99


797 
__ex‹nsiÚ__
 
Îdiv_t
 
	$Îdiv
 (
__num”
,

798 
__d’om
)

799 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

800 
__END_NAMESPACE_C99


804 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
) \

805 || 
defšed
 
__USE_SVID


812 *
	$ecvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

813 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

818 *
	$fcvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

819 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

824 *
	$gcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

825 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

828 #ifdeà
__USE_MISC


830 *
	$qecvt
 (
__v®ue
, 
__ndig™
,

831 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
)

832 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

833 *
	$qfcvt
 (
__v®ue
, 
__ndig™
,

834 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
)

835 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

836 *
	$qgcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

837 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

842 
	$ecvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

843 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

844 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

845 
	$fcvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

846 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

847 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

849 
	$qecvt_r
 (
__v®ue
, 
__ndig™
,

850 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
,

851 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

852 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

853 
	$qfcvt_r
 (
__v®ue
, 
__ndig™
,

854 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
,

855 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

856 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

860 
__BEGIN_NAMESPACE_STD


863 
	$mbËn
 (cÚ¡ *
__s
, 
size_t
 
__n
è
__THROW
;

866 
	$mbtowc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

867 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

870 
	$wùomb
 (*
__s
, 
wch¬_t
 
__wch¬
è
__THROW
;

874 
size_t
 
	$mb¡owcs
 (
wch¬_t
 *
__»¡riù
 
__pwcs
,

875 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

877 
size_t
 
	$wc¡ombs
 (*
__»¡riù
 
__s
,

878 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__pwcs
, 
size_t
 
__n
)

879 
__THROW
;

880 
__END_NAMESPACE_STD


883 #ifdeà
__USE_SVID


888 
	$½m©ch
 (cÚ¡ *
__»¥Ú£
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

892 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


899 
	$g‘subÝt
 (**
__»¡riù
 
__ÝtiÚp
,

900 *cÚ¡ *
__»¡riù
 
__tok’s
,

901 **
__»¡riù
 
__v®u•
)

902 
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3)è
__wur
;

906 #ifdeà
__USE_XOPEN


908 
	$£tkey
 (cÚ¡ *
__key
è
__THROW
 
	`__nÚnuÎ
 ((1));

914 #ifdeà
__USE_XOPEN2KXSI


916 
	$posix_Ý’±
 (
__oæag
è
__wur
;

919 #ifdeà
__USE_XOPEN


924 
	$g¿Á±
 (
__fd
è
__THROW
;

928 
	$uÆock±
 (
__fd
è
__THROW
;

933 *
	$±¢ame
 (
__fd
è
__THROW
 
__wur
;

936 #ifdeà
__USE_GNU


940 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
)

941 
__THROW
 
	`__nÚnuÎ
 ((2));

944 
	`g‘±
 ();

947 #ifdeà
__USE_BSD


951 
	$g‘lßdavg
 (
__lßdavg
[], 
__ÃËm
)

952 
__THROW
 
	`__nÚnuÎ
 ((1));

955 
	~<b™s/¡dlib-æßt.h
>

958 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


959 
	~<b™s/¡dlib.h
>

961 #ifdeà
__LDBL_COMPAT


962 
	~<b™s/¡dlib-ldbl.h
>

966 #undeà
__Ãed_m®loc_ªd_ÿÎoc


968 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<ã©u»s.h
>

27 
	g__BEGIN_DECLS


30 
	#__Ãed_size_t


	)

31 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

39 #ià
defšed
 
__ýlu¥lus
 && (__ýlu¥lu >ð199711L || 
__GNUC_PREREQ
 (4, 4))

40 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

44 
__BEGIN_NAMESPACE_STD


46 *
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

47 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

50 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

51 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

52 
__END_NAMESPACE_STD


57 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_BSD
 || defšed 
__USE_XOPEN


58 *
	$memcýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

59 
__c
, 
size_t
 
__n
)

60 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

64 
__BEGIN_NAMESPACE_STD


66 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

69 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

70 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

73 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


76 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

77 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

78 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

79 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

81 #ifdeà
__OPTIMIZE__


82 
__ex‹º_®ways_šlše
 *

83 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


85  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

88 
__ex‹º_®ways_šlše
 const *

89 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


91  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

94 
	}
}

96 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

97 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

99 
__END_NAMESPACE_STD


101 #ifdeà
__USE_GNU


104 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


105 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

106 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

107 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

108 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

110 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

111 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

115 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


116 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

117 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

118 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

119 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

121 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

122 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

127 
__BEGIN_NAMESPACE_STD


129 *
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

130 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

132 *
	$¡ºýy
 (*
__»¡riù
 
__de¡
,

133 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

134 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

137 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

138 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

140 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

141 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

144 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

145 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

147 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

148 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

151 
	$¡rcÞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

152 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

154 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

155 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

156 
__THROW
 
	`__nÚnuÎ
 ((2));

157 
__END_NAMESPACE_STD


159 #ifdeà
__USE_XOPEN2K8


163 
	~<xloÿË.h
>

166 
	$¡rcÞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
__loÿË_t
 
__l
)

167 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

169 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

170 
__loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

173 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED
 \

174 || 
defšed
 
__USE_XOPEN2K8


176 *
	$¡rdup
 (cÚ¡ *
__s
)

177 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

183 #ià
defšed
 
__USE_XOPEN2K8


184 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

185 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

188 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


190 
	#¡rdu·
(
s
) \

191 (
__ex‹nsiÚ__
 \

193 cÚ¡ *
__Þd
 = (
s
); \

194 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Þd
) + 1; \

195 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
); \

196 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

197 
	}
}))

	)

200 
	#¡ºdu·
(
s
, 
n
) \

201 (
__ex‹nsiÚ__
 \

203 cÚ¡ *
__Þd
 = (
s
); \

204 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Þd
, (
n
)); \

205 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
 + 1); \

206 
__Ãw
[
__Ën
] = '\0'; \

207 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

208 }))

	)

211 
	g__BEGIN_NAMESPACE_STD


213 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


216 *
¡rchr
 (*
__s
, 
__c
)

217 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

218 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

219 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

221 #ifdeà
__OPTIMIZE__


222 
__ex‹º_®ways_šlše
 *

223 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


225  
__bužtš_¡rchr
 (
__s
, 
__c
);

228 
__ex‹º_®ways_šlše
 const *

229 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


231  
__bužtš_¡rchr
 (
__s
, 
__c
);

236 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

237 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

240 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


243 *
	`¡¼chr
 (*
__s
, 
__c
)

244 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

245 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

246 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

248 #ifdeà
__OPTIMIZE__


249 
__ex‹º_®ways_šlše
 *

250 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


252  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

255 
__ex‹º_®ways_šlše
 const *

256 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


258  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

261 
	}
}

263 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

264 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

266 
__END_NAMESPACE_STD


268 #ifdeà
__USE_GNU


271 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


272 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

273 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

274 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

275 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

277 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

278 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

282 
__BEGIN_NAMESPACE_STD


285 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

286 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

289 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

290 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

292 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


295 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

296 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

297 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

298 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

300 #ifdeà
__OPTIMIZE__


301 
__ex‹º_®ways_šlše
 *

302 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


304  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

307 
__ex‹º_®ways_šlše
 const *

308 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


310  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

313 
	}
}

315 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

316 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

319 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


322 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

323 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

324 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

325 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

327 #ifdeà
__OPTIMIZE__


328 
__ex‹º_®ways_šlše
 *

329 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


331  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

334 
__ex‹º_®ways_šlše
 const *

335 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


337  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

340 
	}
}

342 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

343 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

348 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

349 
__THROW
 
	`__nÚnuÎ
 ((2));

350 
__END_NAMESPACE_STD


354 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

355 cÚ¡ *
__»¡riù
 
__d–im
,

356 **
__»¡riù
 
__§ve_±r
)

357 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

358 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


359 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

360 **
__»¡riù
 
__§ve_±r
)

361 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

364 #ifdeà
__USE_GNU


366 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


367 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

368 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

369 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

370 cÚ¡ *
__ÃedË
)

371 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

373 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

374 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

378 #ifdeà
__USE_GNU


382 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

383 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

384 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

388 *
	$__mempýy
 (*
__»¡riù
 
__de¡
,

389 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

390 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

391 *
	$mempýy
 (*
__»¡riù
 
__de¡
,

392 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

393 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

397 
__BEGIN_NAMESPACE_STD


399 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

400 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

401 
__END_NAMESPACE_STD


403 #ifdef 
__USE_XOPEN2K8


406 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

407 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

411 
__BEGIN_NAMESPACE_STD


413 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

414 
__END_NAMESPACE_STD


415 #ià
defšed
 
__USE_XOPEN2K
 || defšed 
__USE_MISC


423 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


426 #ifdeà
__REDIRECT_NTH


427 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

428 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

429 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

431 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

432 
__THROW
 
	`__nÚnuÎ
 ((2));

433 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

438 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

439 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
;

443 #ifdeà
__USE_XOPEN2K8


445 *
	$¡»¼Ü_l
 (
__”ºum
, 
__loÿË_t
 
__l
è
__THROW
;

451 
	$__bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

453 #ifdeà
__USE_BSD


455 
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

456 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

459 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

462 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

463 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

466 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


469 *
	`šdex
 (*
__s
, 
__c
)

470 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

471 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

472 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

474 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


475 
__ex‹º_®ways_šlše
 *

476 
	`šdex
 (*
__s
, 
__c
è
__THROW


478  
	`__bužtš_šdex
 (
__s
, 
__c
);

481 
__ex‹º_®ways_šlše
 const *

482 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


484  
	`__bužtš_šdex
 (
__s
, 
__c
);

487 
	}
}

489 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

490 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

494 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


497 *
	`ršdex
 (*
__s
, 
__c
)

498 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

499 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

500 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

502 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


503 
__ex‹º_®ways_šlše
 *

504 
	`ršdex
 (*
__s
, 
__c
è
__THROW


506  
	`__bužtš_ršdex
 (
__s
, 
__c
);

509 
__ex‹º_®ways_šlše
 const *

510 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


512  
	`__bužtš_ršdex
 (
__s
, 
__c
);

515 
	}
}

517 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

518 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

523 
	$ffs
 (
__i
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

527 #ifdef 
__USE_GNU


528 
	$ff¦
 (
__l
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

529 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

530 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

534 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

535 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

538 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

539 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

542 #ifdef 
__USE_GNU


545 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

546 
__loÿË_t
 
__loc
)

547 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

549 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

550 
size_t
 
__n
, 
__loÿË_t
 
__loc
)

551 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

554 #ifdef 
__USE_BSD


557 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

558 cÚ¡ *
__»¡riù
 
__d–im
)

559 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

562 #ifdef 
__USE_XOPEN2K8


564 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

567 *
	$__¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

568 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

569 *
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

570 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

574 *
	$__¡²ýy
 (*
__»¡riù
 
__de¡
,

575 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

576 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

577 *
	$¡²ýy
 (*
__»¡riù
 
__de¡
,

578 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

579 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

582 #ifdef 
__USE_GNU


584 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

585 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

588 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

591 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

593 #iâdeà
ba£Çme


598 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


599 "C++" *
	$ba£Çme
 (*
__fž’ame
)

600 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

601 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__fž’ame
)

602 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

604 *
	$ba£Çme
 (cÚ¡ *
__fž’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

610 #ià
defšed
 
__GNUC__
 && __GNUC__ >= 2

611 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__OPTIMIZE_SIZE__
 \

612 && !
defšed
 
__NO_INLINE__
 && !defšed 
__ýlu¥lus


632 
	~<b™s/¡ršg.h
>

635 
	~<b™s/¡ršg2.h
>

638 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


640 
	~<b™s/¡ršg3.h
>

644 
__END_DECLS


	@/usr/include/alloca.h

18 #iâdef 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<ã©u»s.h
>

23 
	#__Ãed_size_t


	)

24 
	~<¡ddef.h
>

26 
	g__BEGIN_DECLS


29 #undeà
®loÿ


32 *
	$®loÿ
 (
size_t
 
__size
è
__THROW
;

34 #ifdef 
__GNUC__


35 
	#®loÿ
(
size
è
	`__bužtš_®loÿ
 (size)

	)

38 
__END_DECLS


	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

101 #undeà
__USE_ISOC11


102 #undeà
__USE_ISOC99


103 #undeà
__USE_ISOC95


104 #undeà
__USE_ISOCXX11


105 #undeà
__USE_POSIX


106 #undeà
__USE_POSIX2


107 #undeà
__USE_POSIX199309


108 #undeà
__USE_POSIX199506


109 #undeà
__USE_XOPEN


110 #undeà
__USE_XOPEN_EXTENDED


111 #undeà
__USE_UNIX98


112 #undeà
__USE_XOPEN2K


113 #undeà
__USE_XOPEN2KXSI


114 #undeà
__USE_XOPEN2K8


115 #undeà
__USE_XOPEN2K8XSI


116 #undeà
__USE_LARGEFILE


117 #undeà
__USE_LARGEFILE64


118 #undeà
__USE_FILE_OFFSET64


119 #undeà
__USE_BSD


120 #undeà
__USE_SVID


121 #undeà
__USE_MISC


122 #undeà
__USE_ATFILE


123 #undeà
__USE_GNU


124 #undeà
__USE_REENTRANT


125 #undeà
__USE_FORTIFY_LEVEL


126 #undeà
__KERNEL_STRICT_NAMES


130 #iâdeà
_LOOSE_KERNEL_NAMES


131 
	#__KERNEL_STRICT_NAMES


	)

141 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


142 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

143 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

145 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

150 #ifdeà
_GNU_SOURCE


151 #undeà
_ISOC95_SOURCE


152 
	#_ISOC95_SOURCE
 1

	)

153 #undeà
_ISOC99_SOURCE


154 
	#_ISOC99_SOURCE
 1

	)

155 #undeà
_ISOC11_SOURCE


156 
	#_ISOC11_SOURCE
 1

	)

157 #undeà
_POSIX_SOURCE


158 
	#_POSIX_SOURCE
 1

	)

159 #undeà
_POSIX_C_SOURCE


160 
	#_POSIX_C_SOURCE
 200809L

	)

161 #undeà
_XOPEN_SOURCE


162 
	#_XOPEN_SOURCE
 700

	)

163 #undeà
_XOPEN_SOURCE_EXTENDED


164 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

165 #undeà
_LARGEFILE64_SOURCE


166 
	#_LARGEFILE64_SOURCE
 1

	)

167 #undeà
_DEFAULT_SOURCE


168 
	#_DEFAULT_SOURCE
 1

	)

169 #undeà
_BSD_SOURCE


170 
	#_BSD_SOURCE
 1

	)

171 #undeà
_SVID_SOURCE


172 
	#_SVID_SOURCE
 1

	)

173 #undeà
_ATFILE_SOURCE


174 
	#_ATFILE_SOURCE
 1

	)

179 #ià(
defšed
 
_DEFAULT_SOURCE
 \

180 || (!
defšed
 
	g__STRICT_ANSI__
 \

181 && !
defšed
 
	g_ISOC99_SOURCE
 \

182 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

183 && !
defšed
 
	g_XOPEN_SOURCE
 \

184 && !
defšed
 
	g_BSD_SOURCE
 && !defšed 
	g_SVID_SOURCE
))

185 #undeà
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

187 #undeà
_BSD_SOURCE


188 
	#_BSD_SOURCE
 1

	)

189 #undeà
_SVID_SOURCE


190 
	#_SVID_SOURCE
 1

	)

194 #ià(
defšed
 
_ISOC11_SOURCE
 \

195 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

196 
	#__USE_ISOC11
 1

	)

200 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

201 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

202 
	#__USE_ISOC99
 1

	)

206 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

207 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

208 
	#__USE_ISOC95
 1

	)

215 #ià((
defšed
 
__ýlu¥lus
 && __cplusplus >= 201103L) \

216 || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__
)

217 
	#__USE_ISOCXX11
 1

	)

223 #ifdeà
_DEFAULT_SOURCE


224 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


225 
	#__USE_POSIX_IMPLICITLY
 1

	)

227 #undeà
_POSIX_SOURCE


228 
	#_POSIX_SOURCE
 1

	)

229 #undeà
_POSIX_C_SOURCE


230 
	#_POSIX_C_SOURCE
 200809L

	)

232 #ià((!
defšed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

233 !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

234 
	#_POSIX_SOURCE
 1

	)

235 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

236 
	#_POSIX_C_SOURCE
 2

	)

237 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

238 
	#_POSIX_C_SOURCE
 199506L

	)

239 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

240 
	#_POSIX_C_SOURCE
 200112L

	)

242 
	#_POSIX_C_SOURCE
 200809L

	)

244 
	#__USE_POSIX_IMPLICITLY
 1

	)

247 #ià
defšed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >ð1 || defšed 
_XOPEN_SOURCE


248 
	#__USE_POSIX
 1

	)

251 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ð2 || defšed 
_XOPEN_SOURCE


252 
	#__USE_POSIX2
 1

	)

255 #ià(
_POSIX_C_SOURCE
 - 0) >= 199309L

256 
	#__USE_POSIX199309
 1

	)

259 #ià(
_POSIX_C_SOURCE
 - 0) >= 199506L

260 
	#__USE_POSIX199506
 1

	)

263 #ià(
_POSIX_C_SOURCE
 - 0) >= 200112L

264 
	#__USE_XOPEN2K
 1

	)

265 #undeà
__USE_ISOC95


266 
	#__USE_ISOC95
 1

	)

267 #undeà
__USE_ISOC99


268 
	#__USE_ISOC99
 1

	)

271 #ià(
_POSIX_C_SOURCE
 - 0) >= 200809L

272 
	#__USE_XOPEN2K8
 1

	)

273 #undeà
_ATFILE_SOURCE


274 
	#_ATFILE_SOURCE
 1

	)

277 #ifdef 
_XOPEN_SOURCE


278 
	#__USE_XOPEN
 1

	)

279 #ià(
_XOPEN_SOURCE
 - 0) >= 500

280 
	#__USE_XOPEN_EXTENDED
 1

	)

281 
	#__USE_UNIX98
 1

	)

282 #undeà
_LARGEFILE_SOURCE


283 
	#_LARGEFILE_SOURCE
 1

	)

284 #ià(
_XOPEN_SOURCE
 - 0) >= 600

285 #ià(
_XOPEN_SOURCE
 - 0) >= 700

286 
	#__USE_XOPEN2K8
 1

	)

287 
	#__USE_XOPEN2K8XSI
 1

	)

289 
	#__USE_XOPEN2K
 1

	)

290 
	#__USE_XOPEN2KXSI
 1

	)

291 #undeà
__USE_ISOC95


292 
	#__USE_ISOC95
 1

	)

293 #undeà
__USE_ISOC99


294 
	#__USE_ISOC99
 1

	)

297 #ifdeà
_XOPEN_SOURCE_EXTENDED


298 
	#__USE_XOPEN_EXTENDED
 1

	)

303 #ifdeà
_LARGEFILE_SOURCE


304 
	#__USE_LARGEFILE
 1

	)

307 #ifdeà
_LARGEFILE64_SOURCE


308 
	#__USE_LARGEFILE64
 1

	)

311 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

312 
	#__USE_FILE_OFFSET64
 1

	)

315 #ià
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE


316 
	#__USE_MISC
 1

	)

319 #ifdef 
_BSD_SOURCE


320 
	#__USE_BSD
 1

	)

323 #ifdef 
_SVID_SOURCE


324 
	#__USE_SVID
 1

	)

327 #ifdef 
_ATFILE_SOURCE


328 
	#__USE_ATFILE
 1

	)

331 #ifdef 
_GNU_SOURCE


332 
	#__USE_GNU
 1

	)

335 #ià
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE


336 
	#__USE_REENTRANT
 1

	)

339 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

340 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

341 #ià
_FORTIFY_SOURCE
 > 1

342 
	#__USE_FORTIFY_LEVEL
 2

	)

344 
	#__USE_FORTIFY_LEVEL
 1

	)

347 
	#__USE_FORTIFY_LEVEL
 0

	)

352 
	~<¡dc-´edef.h
>

360 #undeà
__GNU_LIBRARY__


361 
	#__GNU_LIBRARY__
 6

	)

365 
	#__GLIBC__
 2

	)

366 
	#__GLIBC_MINOR__
 19

	)

368 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

369 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

372 #iâdeà
__ASSEMBLER__


373 #iâdeà
_SYS_CDEFS_H


374 
	~<sys/cdefs.h
>

379 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


380 
	#__USE_LARGEFILE
 1

	)

381 
	#__USE_LARGEFILE64
 1

	)

387 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

388 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

389 && 
defšed
 
	g__ex‹º_šlše


390 
	#__USE_EXTERN_INLINES
 1

	)

398 
	~<gnu/¡ubs.h
>

	@/usr/include/getopt.h

19 #iâdeà
_GETOPT_H


21 #iâdeà
__Ãed_g‘Ýt


22 
	#_GETOPT_H
 1

	)

32 #ià!
defšed
 
__GNU_LIBRARY__


33 
	~<ùy³.h
>

36 #iâdeà
__THROW


37 #iâdeà
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
mš
è(0)

	)

40 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__ýlu¥lus


57 *
Ýrg
;

71 
Ýtšd
;

76 
Ý‹¼
;

80 
ÝtÝt
;

82 #iâdeà
__Ãed_g‘Ýt


104 
	sÝtiÚ


106 cÚ¡ *
	gÇme
;

109 
	ghas_¬g
;

110 *
	gæag
;

111 
	gv®
;

116 
	#no_¬gum’t
 0

	)

117 
	#»quœed_¬gum’t
 1

	)

118 
	#ÝtiÚ®_¬gum’t
 2

	)

146 #ifdeà
__GNU_LIBRARY__


150 
g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtÝts
)

151 
__THROW
;

153 #ià
defšed
 
__Ãed_g‘Ýt
 && defšed 
__USE_POSIX2
 \

154 && !
defšed
 
	g__USE_POSIX_IMPLICITLY
 && !defšed 
	g__USE_GNU


158 #ifdeà
__REDIRECT


159 
__REDIRECT_NTH
 (
g‘Ýt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

160 cÚ¡ *
__shÜtÝts
),

161 
__posix_g‘Ýt
);

163 
__posix_g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

164 cÚ¡ *
__shÜtÝts
è
__THROW
;

165 
	#g‘Ýt
 
__posix_g‘Ýt


	)

169 
g‘Ýt
 ();

172 #iâdeà
__Ãed_g‘Ýt


173 
g‘Ýt_lÚg
 (
___¬gc
, *cÚ¡ *
___¬gv
,

174 cÚ¡ *
__shÜtÝts
,

175 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

176 
__THROW
;

177 
g‘Ýt_lÚg_Úly
 (
___¬gc
, *cÚ¡ *
___¬gv
,

178 cÚ¡ *
__shÜtÝts
,

179 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

180 
__THROW
;

184 #ifdef 
__ýlu¥lus


189 #undeà
__Ãed_g‘Ýt


	@/usr/include/libio.h

28 #iâdeà
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_cÚfig.h
>

33 
	#_IO_åos_t
 
_G_åos_t


	)

34 
	#_IO_åos64_t
 
_G_åos64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_icÚv_t
 
_G_icÚv_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li¡
 
_G_va_li¡


	)

45 
	#_IO_wšt_t
 
wšt_t


	)

48 
	#__Ãed___va_li¡


	)

49 
	~<¡d¬g.h
>

50 #ifdeà
__GNUC_VA_LIST


51 #undeà
_IO_va_li¡


52 
	#_IO_va_li¡
 
__gnuc_va_li¡


	)

55 #iâdeà
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #iâdeà
EOF


62 
	#EOF
 (-1)

	)

64 #iâdeà
NULL


65 #ià
defšed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =ð2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nuÎ
)

	)

69 #ià!
defšed
(
__ýlu¥lus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifdeà
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifdeà
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifdeà
_IO_MTSAFE_IO


148 #ià
defšed
 
__GLIBC__
 && __GLIBC__ >= 2

149 
	~<b™s/¡dio-lock.h
>

154 
	t_IO_lock_t
;

160 
	s_IO_m¬k”
 {

161 
_IO_m¬k”
 *
	m_Ãxt
;

162 
_IO_FILE
 *
	m_sbuf
;

166 
	m_pos
;

168 
£t_¡»ampos
(
¡»ampos
 
¥
è{ 
	m_¥os
 = sp; }

169 
£t_off£t
(
off£t
è{ 
	m_pos
 = off£t; 
	m_¥os
 = (
¡»ampos
)(-2); }

170 
	mpublic
:

171 
¡»amm¬k”
(
¡»ambuf
 *
sb
);

172 ~
¡»amm¬k”
();

173 
§všg
(è{  
	m_¥os
 == -2; }

174 
d–
(
¡»amm¬k”
&);

175 
d–
();

180 
	e__codecvt_»suÉ


182 
	m__codecvt_ok
,

183 
	m__codecvt_·¹Ÿl
,

184 
	m__codecvt_”rÜ
,

185 
	m__codecvt_nocÚv


188 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


191 
	s_IO_codecvt


193 (*
	m__codecvt_de¡r
è(
	m_IO_codecvt
 *);

194 
__codecvt_»suÉ
 (*
__codecvt_do_out
è(
	m_IO_codecvt
 *,

195 
	m__mb¡©e_t
 *,

196 cÚ¡ 
	mwch¬_t
 *,

197 cÚ¡ 
	mwch¬_t
 *,

198 cÚ¡ 
	mwch¬_t
 **, *,

200 
__codecvt_»suÉ
 (*
__codecvt_do_unshiá
è(
	m_IO_codecvt
 *,

201 
	m__mb¡©e_t
 *, *,

203 
__codecvt_»suÉ
 (*
__codecvt_do_š
è(
	m_IO_codecvt
 *,

204 
	m__mb¡©e_t
 *,

206 cÚ¡ **, 
	mwch¬_t
 *,

207 
	mwch¬_t
 *, wchar_t **);

208 (*
	m__codecvt_do_’codšg
è(
	m_IO_codecvt
 *);

209 (*
	m__codecvt_do_®ways_nocÚv
è(
	m_IO_codecvt
 *);

210 (*
	m__codecvt_do_Ëngth
è(
	m_IO_codecvt
 *, 
	m__mb¡©e_t
 *,

211 cÚ¡ *, cÚ¡ *, 
	m_IO_size_t
);

212 (*
	m__codecvt_do_max_Ëngth
è(
	m_IO_codecvt
 *);

214 
_IO_icÚv_t
 
	m__cd_š
;

215 
_IO_icÚv_t
 
	m__cd_out
;

219 
	s_IO_wide_d©a


221 
wch¬_t
 *
	m_IO_»ad_±r
;

222 
wch¬_t
 *
	m_IO_»ad_’d
;

223 
wch¬_t
 *
	m_IO_»ad_ba£
;

224 
wch¬_t
 *
	m_IO_wr™e_ba£
;

225 
wch¬_t
 *
	m_IO_wr™e_±r
;

226 
wch¬_t
 *
	m_IO_wr™e_’d
;

227 
wch¬_t
 *
	m_IO_buf_ba£
;

228 
wch¬_t
 *
	m_IO_buf_’d
;

230 
wch¬_t
 *
	m_IO_§ve_ba£
;

231 
wch¬_t
 *
	m_IO_backup_ba£
;

233 
wch¬_t
 *
	m_IO_§ve_’d
;

235 
__mb¡©e_t
 
	m_IO_¡©e
;

236 
__mb¡©e_t
 
	m_IO_Ï¡_¡©e
;

237 
_IO_codecvt
 
	m_codecvt
;

239 
wch¬_t
 
	m_shÜtbuf
[1];

241 cÚ¡ 
_IO_jump_t
 *
	m_wide_vbË
;

245 
	s_IO_FILE
 {

246 
	m_æags
;

247 
	#_IO_fže_æags
 
_æags


	)

251 * 
	m_IO_»ad_±r
;

252 * 
	m_IO_»ad_’d
;

253 * 
	m_IO_»ad_ba£
;

254 * 
	m_IO_wr™e_ba£
;

255 * 
	m_IO_wr™e_±r
;

256 * 
	m_IO_wr™e_’d
;

257 * 
	m_IO_buf_ba£
;

258 * 
	m_IO_buf_’d
;

260 *
	m_IO_§ve_ba£
;

261 *
	m_IO_backup_ba£
;

262 *
	m_IO_§ve_’d
;

264 
_IO_m¬k”
 *
	m_m¬k”s
;

266 
_IO_FILE
 *
	m_chaš
;

268 
	m_fž’o
;

270 
	m_blksize
;

272 
	m_æags2
;

274 
_IO_off_t
 
	m_Þd_off£t
;

276 
	#__HAVE_COLUMN


	)

278 
	m_cur_cÞumn
;

279 sigÃd 
	m_vbË_off£t
;

280 
	m_shÜtbuf
[1];

284 
_IO_lock_t
 *
	m_lock
;

285 #ifdeà
_IO_USE_OLD_IO_FILE


288 
	s_IO_FILE_com¶‘e


290 
_IO_FILE
 
	m_fže
;

292 #ià
defšed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

293 
_IO_off64_t
 
	m_off£t
;

294 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


296 
_IO_codecvt
 *
	m_codecvt
;

297 
_IO_wide_d©a
 *
	m_wide_d©a
;

298 
_IO_FILE
 *
	m_ä“»s_li¡
;

299 *
	m_ä“»s_buf
;

300 
size_t
 
	m_ä“»s_size
;

302 *
	m__·d1
;

303 *
	m__·d2
;

304 *
	m__·d3
;

305 *
	m__·d4
;

306 
size_t
 
	m__·d5
;

308 
	m_mode
;

310 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

314 #iâdeà
__ýlu¥lus


315 
_IO_FILE
 
	t_IO_FILE
;

318 
	g_IO_FILE_¶us
;

320 
_IO_FILE_¶us
 
_IO_2_1_¡dš_
;

321 
_IO_FILE_¶us
 
_IO_2_1_¡dout_
;

322 
_IO_FILE_¶us
 
_IO_2_1_¡d”r_
;

323 #iâdeà
_LIBC


324 
	#_IO_¡dš
 ((
_IO_FILE
*)(&
_IO_2_1_¡dš_
))

	)

325 
	#_IO_¡dout
 ((
_IO_FILE
*)(&
_IO_2_1_¡dout_
))

	)

326 
	#_IO_¡d”r
 ((
_IO_FILE
*)(&
_IO_2_1_¡d”r_
))

	)

328 
_IO_FILE
 *
_IO_¡dš
 
©Œibu‹_hidd’
;

329 
_IO_FILE
 *
_IO_¡dout
 
©Œibu‹_hidd’
;

330 
_IO_FILE
 *
_IO_¡d”r
 
©Œibu‹_hidd’
;

338 
__ssize_t
 
	t__io_»ad_â
 (*
	t__cook›
, *
	t__buf
, 
	tsize_t
 
	t__nby‹s
);

346 
__ssize_t
 
	t__io_wr™e_â
 (*
	t__cook›
, cÚ¡ *
	t__buf
,

347 
	tsize_t
 
	t__n
);

355 
	t__io_£ek_â
 (*
	t__cook›
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

358 
	t__io_þo£_â
 (*
	t__cook›
);

361 #ifdeà
_GNU_SOURCE


363 
__io_»ad_â
 
	tcook›_»ad_funùiÚ_t
;

364 
__io_wr™e_â
 
	tcook›_wr™e_funùiÚ_t
;

365 
__io_£ek_â
 
	tcook›_£ek_funùiÚ_t
;

366 
__io_þo£_â
 
	tcook›_þo£_funùiÚ_t
;

371 
__io_»ad_â
 *
	m»ad
;

372 
__io_wr™e_â
 *
	mwr™e
;

373 
__io_£ek_â
 *
	m£ek
;

374 
__io_þo£_â
 *
	mþo£
;

375 } 
	t_IO_cook›_io_funùiÚs_t
;

376 
_IO_cook›_io_funùiÚs_t
 
	tcook›_io_funùiÚs_t
;

378 
	g_IO_cook›_fže
;

381 
_IO_cook›_š™
 (
_IO_cook›_fže
 *
__cfže
, 
__»ad_wr™e
,

382 *
__cook›
, 
_IO_cook›_io_funùiÚs_t
 
__âs
);

386 #ifdeà
__ýlu¥lus


390 
__und”æow
 (
_IO_FILE
 *);

391 
__uæow
 (
_IO_FILE
 *);

392 
__ov”æow
 (
_IO_FILE
 *, );

393 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


394 
_IO_wšt_t
 
__wund”æow
 (
_IO_FILE
 *);

395 
_IO_wšt_t
 
__wuæow
 (
_IO_FILE
 *);

396 
_IO_wšt_t
 
__wov”æow
 (
_IO_FILE
 *, _IO_wint_t);

399 #ià 
__GNUC__
 >= 3

400 
	#_IO_BE
(
ex´
, 
»s
è
	`__bužtš_ex³ù
 (Óx´),„es)

	)

402 
	#_IO_BE
(
ex´
, 
»s
èÓx´)

	)

405 
	#_IO_g‘c_uÆocked
(
_å
) \

406 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

407 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

408 
	#_IO_³ekc_uÆocked
(
_å
) \

409 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

410 && 
	`__und”æow
 (
_å
è=ð
EOF
 ? EOF \

411 : *(*è(
_å
)->
_IO_»ad_±r
)

	)

412 
	#_IO_putc_uÆocked
(
_ch
, 
_å
) \

413 (
	`_IO_BE
 ((
_å
)->
_IO_wr™e_±r
 >ð(_å)->
_IO_wr™e_’d
, 0) \

414 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

415 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

417 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


418 
	#_IO_g‘wc_uÆocked
(
_å
) \

419 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

420 || ((
_å
)->
_wide_d©a
->
_IO_»ad_±r
 \

421 >ð(
_å
)->
_wide_d©a
->
_IO_»ad_’d
), 0) \

422 ? 
	`__wuæow
 (
_å
è: (
_IO_wšt_t
è*(_å)->
_wide_d©a
->
_IO_»ad_±r
++)

	)

423 
	#_IO_putwc_uÆocked
(
_wch
, 
_å
) \

424 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

425 || ((
_å
)->
_wide_d©a
->
_IO_wr™e_±r
 \

426 >ð(
_å
)->
_wide_d©a
->
_IO_wr™e_’d
), 0) \

427 ? 
	`__wov”æow
 (
_å
, 
_wch
) \

428 : (
_IO_wšt_t
è(*(
_å
)->
_wide_d©a
->
_IO_wr™e_±r
++ = (
_wch
)))

	)

431 
	#_IO_ãof_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_EOF_SEEN
è!ð0)

	)

432 
	#_IO_ã¼Ü_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_ERR_SEEN
è!ð0)

	)

434 
_IO_g‘c
 (
_IO_FILE
 *
__å
);

435 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__å
);

436 
_IO_ãof
 (
_IO_FILE
 *
__å
è
__THROW
;

437 
_IO_ã¼Ü
 (
_IO_FILE
 *
__å
è
__THROW
;

439 
_IO_³ekc_locked
 (
_IO_FILE
 *
__å
);

442 
	#_IO_PENDING_OUTPUT_COUNT
(
_å
) \

443 ((
_å
)->
_IO_wr™e_±r
 - (_å)->
_IO_wr™e_ba£
)

	)

445 
_IO_æockfže
 (
_IO_FILE
 *è
__THROW
;

446 
_IO_fuÆockfže
 (
_IO_FILE
 *è
__THROW
;

447 
_IO_árylockfže
 (
_IO_FILE
 *è
__THROW
;

449 #ifdeà
_IO_MTSAFE_IO


450 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_locked
 (_å)

	)

451 
	#_IO_æockfže
(
_å
) \

452 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_æockfže
 (_å)

	)

453 
	#_IO_fuÆockfže
(
_å
) \

454 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_fuÆockfže
 (_å)

	)

456 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_uÆocked
 (_å)

	)

457 
	#_IO_æockfže
(
_å
è

	)

458 
	#_IO_fuÆockfže
(
_å
è

	)

459 
	#_IO_árylockfže
(
_å
è

	)

460 
	#_IO_þ—nup_»giÚ_¡¬t
(
_fù
, 
_å
è

	)

461 
	#_IO_þ—nup_»giÚ_’d
(
_Do™
è

	)

464 
_IO_vfsÿnf
 (
_IO_FILE
 * 
__»¡riù
, const * __restrict,

465 
_IO_va_li¡
, *
__»¡riù
);

466 
_IO_vårštf
 (
_IO_FILE
 *
__»¡riù
, const *__restrict,

467 
_IO_va_li¡
);

468 
_IO_ssize_t
 
_IO_·dn
 (
_IO_FILE
 *, , _IO_ssize_t);

469 
_IO_size_t
 
_IO_sg‘n
 (
_IO_FILE
 *, *, _IO_size_t);

471 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

472 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

474 
_IO_ä“_backup_¬—
 (
_IO_FILE
 *è
__THROW
;

476 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


477 
_IO_wšt_t
 
_IO_g‘wc
 (
_IO_FILE
 *
__å
);

478 
_IO_wšt_t
 
_IO_putwc
 (
wch¬_t
 
__wc
, 
_IO_FILE
 *
__å
);

479 
_IO_fwide
 (
_IO_FILE
 *
__å
, 
__mode
è
__THROW
;

480 #ià
__GNUC__
 >= 2

483 #ià
defšed
 
_LIBC
 && defšed 
SHARED


484 
	~<shlib-com·t.h
>

485 #ià
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

486 
	#_IO_fwide_maybe_šcom·tibË
 \

487 (
	`__bužtš_ex³ù
 (&
_IO_¡dš_u£d
 =ð
NULL
, 0))

	)

488 cÚ¡ 
_IO_¡dš_u£d
;

489 
w—k_ex‹º
 (
_IO_¡dš_u£d
);

492 #iâdeà
_IO_fwide_maybe_šcom·tibË


493 
	#_IO_fwide_maybe_šcom·tibË
 (0)

	)

497 
	#_IO_fwide
(
__å
, 
__mode
) \

498 ({ 
__»suÉ
 = (
__mode
); \

499 ià(
__»suÉ
 < 0 && ! 
_IO_fwide_maybe_šcom·tibË
) \

501 ià((
__å
)->
_mode
 == 0) \

503 (
__å
)->
_mode
 = -1; \

504 
__»suÉ
 = (
__å
)->
_mode
; \

506 ià(
	`__bužtš_cÚ¡ªt_p
 (
__mode
) && (__mode) == 0) \

507 
__»suÉ
 = 
_IO_fwide_maybe_šcom·tibË
 ? -1 : (
__å
)->
_mode
; \

509 
__»suÉ
 = 
	`_IO_fwide
 (
__å
, __result); \

510 
__»suÉ
; })

	)

513 
_IO_vfwsÿnf
 (
_IO_FILE
 * 
__»¡riù
, cÚ¡ 
wch¬_t
 * __restrict,

514 
_IO_va_li¡
, *
__»¡riù
);

515 
_IO_vfw´štf
 (
_IO_FILE
 *
__»¡riù
, cÚ¡ 
wch¬_t
 *__restrict,

516 
_IO_va_li¡
);

517 
_IO_ssize_t
 
_IO_w·dn
 (
_IO_FILE
 *, 
wšt_t
, _IO_ssize_t);

518 
_IO_ä“_wbackup_¬—
 (
_IO_FILE
 *è
__THROW
;

521 #ifdeà
__LDBL_COMPAT


522 
	~<b™s/libio-ldbl.h
>

525 #ifdeà
__ýlu¥lus


	@/usr/include/xlocale.h

20 #iâdeà
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__loÿË_¡ruù


30 
__loÿË_d©a
 *
	m__loÿËs
[13];

33 cÚ¡ *
	m__ùy³_b
;

34 cÚ¡ *
	m__ùy³_tÞow”
;

35 cÚ¡ *
	m__ùy³_touµ”
;

38 cÚ¡ *
	m__Çmes
[13];

39 } *
	t__loÿË_t
;

42 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/_G_config.h

4 #iâdeà
_G_cÚfig_h


5 
	#_G_cÚfig_h
 1

	)

9 
	~<b™s/ty³s.h
>

10 
	#__Ãed_size_t


	)

11 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


12 
	#__Ãed_wch¬_t


	)

14 
	#__Ãed_NULL


	)

15 
	~<¡ddef.h
>

16 
	#__Ãed_mb¡©e_t


	)

17 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


18 
	#__Ãed_wšt_t


	)

20 
	~<wch¬.h
>

23 
__off_t
 
	m__pos
;

24 
__mb¡©e_t
 
	m__¡©e
;

25 } 
	t_G_åos_t
;

28 
__off64_t
 
	m__pos
;

29 
__mb¡©e_t
 
	m__¡©e
;

30 } 
	t_G_åos64_t
;

31 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gcÚv.h
>

35 
__gcÚv_šfo
 
	m__cd
;

38 
__gcÚv_šfo
 
	m__cd
;

39 
__gcÚv_¡•_d©a
 
	m__d©a
;

40 } 
	m__combšed
;

41 } 
	t_G_icÚv_t
;

46 
	#_G_va_li¡
 
__gnuc_va_li¡


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`defšed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/ctype.h

22 #iâdef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 
	g__BEGIN_DECLS


30 #iâdeà
_ISb™


39 
	~<’dŸn.h
>

40 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


41 
	#_ISb™
(
b™
è(1 << (b™))

	)

43 
	#_ISb™
(
b™
è((b™è< 8 ? ((1 << (b™)è<< 8è: ((1 << (b™)è>> 8))

	)

48 
	m_ISuµ”
 = 
_ISb™
 (0),

49 
	m_ISlow”
 = 
_ISb™
 (1),

50 
	m_IS®pha
 = 
_ISb™
 (2),

51 
	m_ISdig™
 = 
_ISb™
 (3),

52 
	m_ISxdig™
 = 
_ISb™
 (4),

53 
	m_IS¥aû
 = 
_ISb™
 (5),

54 
	m_IS´št
 = 
_ISb™
 (6),

55 
	m_ISg¿ph
 = 
_ISb™
 (7),

56 
	m_ISbÏnk
 = 
_ISb™
 (8),

57 
	m_ISúŒl
 = 
_ISb™
 (9),

58 
	m_ISpunù
 = 
_ISb™
 (10),

59 
	m_IS®num
 = 
_ISb™
 (11)

79 cÚ¡ **
	$__ùy³_b_loc
 ()

80 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

81 cÚ¡ 
__št32_t
 **
	$__ùy³_tÞow”_loc
 ()

82 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

83 cÚ¡ 
__št32_t
 **
	$__ùy³_touµ”_loc
 ()

84 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

87 #iâdeà
__ýlu¥lus


88 
	#__isùy³
(
c
, 
ty³
) \

89 ((*
	`__ùy³_b_loc
 ())[(è(
c
)] & (è
ty³
)

	)

90 #–ià
defšed
 
__USE_EXTERN_INLINES


91 
	#__isùy³_f
(
ty³
) \

92 
__ex‹º_šlše
 \

93 
is
##
	`ty³
 (
__c
è
__THROW
 \

95  (*
	`__ùy³_b_loc
 ())[(è(
__c
)] & (è
_IS
##
ty³
; \

96 
	}

	)
}

99 
	#__i§scii
(
c
è(((cè& ~0x7fè=ð0è

	)

100 
	#__tßscii
(
c
è((cè& 0x7fè

	)

102 
	#__exùy³
(
Çme
è
	`Çme
 (è
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__exùy³
 (
i§Êum
);

111 
__exùy³
 (
i§Íha
);

112 
__exùy³
 (
isúŒl
);

113 
__exùy³
 (
isdig™
);

114 
__exùy³
 (
i¦ow”
);

115 
__exùy³
 (
isg¿ph
);

116 
__exùy³
 (
i¥ršt
);

117 
__exùy³
 (
i¥unù
);

118 
__exùy³
 (
is¥aû
);

119 
__exùy³
 (
isuµ”
);

120 
__exùy³
 (
isxdig™
);

124 
	$tÞow”
 (
__c
è
__THROW
;

127 
	$touµ”
 (
__c
è
__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__exùy³
 (
isbÏnk
);

138 
__END_NAMESPACE_C99


141 #ifdeà
__USE_GNU


143 
	$isùy³
 (
__c
, 
__mask
è
__THROW
;

146 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 || defšed 
__USE_XOPEN


150 
	$i§scii
 (
__c
è
__THROW
;

154 
	$tßscii
 (
__c
è
__THROW
;

158 
	`__exùy³
 (
_touµ”
);

159 
	`__exùy³
 (
_tÞow”
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
¬gs
) \

164 (
__ex‹nsiÚ__
 \

165 ({ 
__»s
; \

166 ià( (
c
) > 1) \

168 ià(
	`__bužtš_cÚ¡ªt_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__»s
 = 
__c
 < -128 || __ø> 255 ? __ø: (
a
)[__c]; \

174 
__»s
 = 
f
 
¬gs
; \

177 
__»s
 = (
a
)[(è(
c
)]; \

178 
__»s
; 
	}
}))

	)

180 #ià!
defšed
 
__NO_CTYPE


181 #ifdeà
__isùy³_f


182 
	$__isùy³_f
 (
®num
)

183 
	$__isùy³_f
 (
®pha
)

184 
	$__isùy³_f
 (
úŒl
)

185 
	$__isùy³_f
 (
dig™
)

186 
	$__isùy³_f
 (
low”
)

187 
	$__isùy³_f
 (
g¿ph
)

188 
	$__isùy³_f
 (
´št
)

189 
	$__isùy³_f
 (
punù
)

190 
	$__isùy³_f
 (
¥aû
)

191 
	$__isùy³_f
 (
uµ”
)

192 
	$__isùy³_f
 (
xdig™
)

193 #ifdeà
__USE_ISOC99


194 
	$__isùy³_f
 (
bÏnk
)

196 #–ià
defšed
 
__isùy³


197 
	#i§Êum
(
c
è
	`__isùy³
((c), 
_IS®num
)

	)

198 
	#i§Íha
(
c
è
	`__isùy³
((c), 
_IS®pha
)

	)

199 
	#isúŒl
(
c
è
	`__isùy³
((c), 
_ISúŒl
)

	)

200 
	#isdig™
(
c
è
	`__isùy³
((c), 
_ISdig™
)

	)

201 
	#i¦ow”
(
c
è
	`__isùy³
((c), 
_ISlow”
)

	)

202 
	#isg¿ph
(
c
è
	`__isùy³
((c), 
_ISg¿ph
)

	)

203 
	#i¥ršt
(
c
è
	`__isùy³
((c), 
_IS´št
)

	)

204 
	#i¥unù
(
c
è
	`__isùy³
((c), 
_ISpunù
)

	)

205 
	#is¥aû
(
c
è
	`__isùy³
((c), 
_IS¥aû
)

	)

206 
	#isuµ”
(
c
è
	`__isùy³
((c), 
_ISuµ”
)

	)

207 
	#isxdig™
(
c
è
	`__isùy³
((c), 
_ISxdig™
)

	)

208 #ifdeà
__USE_ISOC99


209 
	#isbÏnk
(
c
è
	`__isùy³
((c), 
_ISbÏnk
)

	)

213 #ifdeà
__USE_EXTERN_INLINES


214 
__ex‹º_šlše
 

215 
	`__NTH
 (
	$tÞow”
 (
__c
))

217  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_tÞow”_loc
 ())[__c] : __c;

218 
	}
}

220 
__ex‹º_šlše
 

221 
__NTH
 (
	$touµ”
 (
__c
))

223  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_touµ”_loc
 ())[__c] : __c;

224 
	}
}

227 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


228 
	#tÞow”
(
c
è
	`__tobody
 (c, 
tÞow”
, *
	`__ùy³_tÞow”_loc
 (), (c))

	)

229 
	#touµ”
(
c
è
	`__tobody
 (c, 
touµ”
, *
	`__ùy³_touµ”_loc
 (), (c))

	)

232 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 || defšed 
__USE_XOPEN


233 
	#i§scii
(
c
è
	`__i§scii
 (c)

	)

234 
	#tßscii
(
c
è
	`__tßscii
 (c)

	)

236 
	#_tÞow”
(
c
è((è(*
	`__ùy³_tÞow”_loc
 ())[(è(c)])

	)

237 
	#_touµ”
(
c
è((è(*
	`__ùy³_touµ”_loc
 ())[(è(c)])

	)

243 #ifdeà
__USE_XOPEN2K8


257 
	~<xloÿË.h
>

261 
	#__isùy³_l
(
c
, 
ty³
, 
loÿË
) \

262 ((
loÿË
)->
__ùy³_b
[(è(
c
)] & (è
ty³
)

	)

264 
	#__exùy³_l
(
Çme
) \

265 
	`Çme
 (, 
__loÿË_t
è
__THROW


	)

271 
__exùy³_l
 (
i§Êum_l
);

272 
__exùy³_l
 (
i§Íha_l
);

273 
__exùy³_l
 (
isúŒl_l
);

274 
__exùy³_l
 (
isdig™_l
);

275 
__exùy³_l
 (
i¦ow”_l
);

276 
__exùy³_l
 (
isg¿ph_l
);

277 
__exùy³_l
 (
i¥ršt_l
);

278 
__exùy³_l
 (
i¥unù_l
);

279 
__exùy³_l
 (
is¥aû_l
);

280 
__exùy³_l
 (
isuµ”_l
);

281 
__exùy³_l
 (
isxdig™_l
);

283 
__exùy³_l
 (
isbÏnk_l
);

287 
	$__tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

288 
	$tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

291 
	$__touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

292 
	$touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

294 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


295 
	#__tÞow”_l
(
c
, 
loÿË
) \

296 
	`__tobody
 (
c
, 
__tÞow”_l
, (
loÿË
)->
__ùy³_tÞow”
, (c,†oÿË))

	)

297 
	#__touµ”_l
(
c
, 
loÿË
) \

298 
	`__tobody
 (
c
, 
__touµ”_l
, (
loÿË
)->
__ùy³_touµ”
, (c,†oÿË))

	)

299 
	#tÞow”_l
(
c
, 
loÿË
è
	`__tÞow”_l
 ((c), (loÿË))

	)

300 
	#touµ”_l
(
c
, 
loÿË
è
	`__touµ”_l
 ((c), (loÿË))

	)

304 #iâdeà
__NO_CTYPE


305 
	#__i§Êum_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®num
, (l))

	)

306 
	#__i§Íha_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®pha
, (l))

	)

307 
	#__isúŒl_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISúŒl
, (l))

	)

308 
	#__isdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISdig™
, (l))

	)

309 
	#__i¦ow”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISlow”
, (l))

	)

310 
	#__isg¿ph_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISg¿ph
, (l))

	)

311 
	#__i¥ršt_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS´št
, (l))

	)

312 
	#__i¥unù_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISpunù
, (l))

	)

313 
	#__is¥aû_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS¥aû
, (l))

	)

314 
	#__isuµ”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISuµ”
, (l))

	)

315 
	#__isxdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISxdig™
, (l))

	)

317 
	#__isbÏnk_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISbÏnk
, (l))

	)

319 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC


320 
	#__i§scii_l
(
c
,
l
è(Ö), 
	`__i§scii
 (c))

	)

321 
	#__tßscii_l
(
c
,
l
è(Ö), 
	`__tßscii
 (c))

	)

324 
	#i§Êum_l
(
c
,
l
è
	`__i§Êum_l
 ((c), (l))

	)

325 
	#i§Íha_l
(
c
,
l
è
	`__i§Íha_l
 ((c), (l))

	)

326 
	#isúŒl_l
(
c
,
l
è
	`__isúŒl_l
 ((c), (l))

	)

327 
	#isdig™_l
(
c
,
l
è
	`__isdig™_l
 ((c), (l))

	)

328 
	#i¦ow”_l
(
c
,
l
è
	`__i¦ow”_l
 ((c), (l))

	)

329 
	#isg¿ph_l
(
c
,
l
è
	`__isg¿ph_l
 ((c), (l))

	)

330 
	#i¥ršt_l
(
c
,
l
è
	`__i¥ršt_l
 ((c), (l))

	)

331 
	#i¥unù_l
(
c
,
l
è
	`__i¥unù_l
 ((c), (l))

	)

332 
	#is¥aû_l
(
c
,
l
è
	`__is¥aû_l
 ((c), (l))

	)

333 
	#isuµ”_l
(
c
,
l
è
	`__isuµ”_l
 ((c), (l))

	)

334 
	#isxdig™_l
(
c
,
l
è
	`__isxdig™_l
 ((c), (l))

	)

336 
	#isbÏnk_l
(
c
,
l
è
	`__isbÏnk_l
 ((c), (l))

	)

338 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC


339 
	#i§scii_l
(
c
,
l
è
	`__i§scii_l
 ((c), (l))

	)

340 
	#tßscii_l
(
c
,
l
è
	`__tßscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifdeà
__GCC_IEC_559_COMPLEX


45 #ià
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

54 
	#__STDC_ISO_10646__
 201103L

	)

57 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/endian.h

18 #iâdef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<ã©u»s.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<b™s/’dŸn.h
>

40 #iâdeà
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_BSD


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

53 #–ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

58 #ià
defšed
 
__USE_BSD
 && !defšed 
__ASSEMBLER__


60 
	~<b™s/by‹sw­.h
>

62 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


63 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

64 
	#htÞe16
(
x
è(x)

	)

65 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

66 
	#Ë16toh
(
x
è(x)

	)

68 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

69 
	#htÞe32
(
x
è(x)

	)

70 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

71 
	#Ë32toh
(
x
è(x)

	)

73 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

74 
	#htÞe64
(
x
è(x)

	)

75 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

76 
	#Ë64toh
(
x
è(x)

	)

79 
	#htobe16
(
x
è(x)

	)

80 
	#htÞe16
(
x
è
	`__bsw­_16
 (x)

	)

81 
	#be16toh
(
x
è(x)

	)

82 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

84 
	#htobe32
(
x
è(x)

	)

85 
	#htÞe32
(
x
è
	`__bsw­_32
 (x)

	)

86 
	#be32toh
(
x
è(x)

	)

87 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

89 
	#htobe64
(
x
è(x)

	)

90 
	#htÞe64
(
x
è
	`__bsw­_64
 (x)

	)

91 
	#be64toh
(
x
è(x)

	)

92 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/gconv.h

22 #iâdeà
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	#__Ãed_mb¡©e_t


	)

27 
	#__Ãed_wšt_t


	)

28 
	~<wch¬.h
>

29 
	#__Ãed_size_t


	)

30 
	#__Ãed_wch¬_t


	)

31 
	~<¡ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¬_t
è0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004

64 
	g__gcÚv_¡•
;

65 
	g__gcÚv_¡•_d©a
;

66 
	g__gcÚv_lßded_objeù
;

67 
	g__gcÚv_Œªs_d©a
;

71 (*
	t__gcÚv_fù
è(
	t__gcÚv_¡•
 *, 
	t__gcÚv_¡•_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wšt_t
 (*
	t__gcÚv_btowc_fù
è(
	t__gcÚv_¡•
 *, );

79 (*
	t__gcÚv_š™_fù
è(
	t__gcÚv_¡•
 *);

80 (*
	t__gcÚv_’d_fù
è(
	t__gcÚv_¡•
 *);

84 (*
	t__gcÚv_Œªs_fù
è(
	t__gcÚv_¡•
 *,

85 
	t__gcÚv_¡•_d©a
 *, *,

89 
	tsize_t
 *);

92 (*
	t__gcÚv_Œªs_cÚ‹xt_fù
) (*, const *,

97 (*
	t__gcÚv_Œªs_qu”y_fù
) (const *, const ***,

98 
	tsize_t
 *);

101 (*
	t__gcÚv_Œªs_š™_fù
) (**, const *);

102 (*
	t__gcÚv_Œªs_’d_fù
) (*);

104 
	s__gcÚv_Œªs_d©a


107 
__gcÚv_Œªs_fù
 
__Œªs_fù
;

108 
__gcÚv_Œªs_cÚ‹xt_fù
 
__Œªs_cÚ‹xt_fù
;

109 
__gcÚv_Œªs_’d_fù
 
__Œªs_’d_fù
;

110 *
__d©a
;

111 
__gcÚv_Œªs_d©a
 *
__Ãxt
;

116 
	s__gcÚv_¡•


118 
__gcÚv_lßded_objeù
 *
__shlib_hªdË
;

119 cÚ¡ *
__modÇme
;

121 
__couÁ”
;

123 *
__äom_Çme
;

124 *
__to_Çme
;

126 
__gcÚv_fù
 
__fù
;

127 
__gcÚv_btowc_fù
 
__btowc_fù
;

128 
__gcÚv_š™_fù
 
__š™_fù
;

129 
__gcÚv_’d_fù
 
__’d_fù
;

133 
__mš_Ãeded_äom
;

134 
__max_Ãeded_äom
;

135 
__mš_Ãeded_to
;

136 
__max_Ãeded_to
;

139 
__¡©eful
;

141 *
__d©a
;

146 
	s__gcÚv_¡•_d©a


148 *
__outbuf
;

149 *
__outbuãnd
;

153 
__æags
;

157 
__švoÿtiÚ_couÁ”
;

161 
__š‹º®_u£
;

163 
__mb¡©e_t
 *
__¡©•
;

164 
__mb¡©e_t
 
__¡©e
;

168 
__gcÚv_Œªs_d©a
 *
__Œªs
;

173 
	s__gcÚv_šfo


175 
size_t
 
__n¡•s
;

176 
__gcÚv_¡•
 *
__¡•s
;

177 
__ex‹nsiÚ__
 
__gcÚv_¡•_d©a
 
__d©a
 
__æex¬r
;

178 } *
	t__gcÚv_t
;

	@/usr/include/wchar.h

23 #iâdeà
_WCHAR_H


25 #ià!
defšed
 
__Ãed_mb¡©e_t
 && !defšed 
__Ãed_wšt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<ã©u»s.h
>

30 #ifdeà
_WCHAR_H


32 
	#__Ãed___FILE


	)

33 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


34 
	#__Ãed_FILE


	)

36 
	~<¡dio.h
>

38 
	#__Ãed___va_li¡


	)

39 
	~<¡d¬g.h
>

41 
	~<b™s/wch¬.h
>

44 
	#__Ãed_size_t


	)

45 
	#__Ãed_wch¬_t


	)

46 
	#__Ãed_NULL


	)

48 #ià
defšed
 
_WCHAR_H
 || defšed 
__Ãed_wšt_t
 || !defšed 
__WINT_TYPE__


49 #undeà
__Ãed_wšt_t


50 
	#__Ãed_wšt_t


	)

51 
	~<¡ddef.h
>

55 #iâdeà
_WINT_T


60 
	#_WINT_T


	)

61 
	twšt_t
;

65 #ià
defšed
 
__ýlu¥lus
 && defšed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
defšed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twšt_t
;

69 
	g__END_NAMESPACE_STD


74 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #ià(
defšed
 
_WCHAR_H
 || defšed 
__Ãed_mb¡©e_t
è&& !defšed 
____mb¡©e_t_defšed


80 
	#____mb¡©e_t_defšed
 1

	)

84 
	m__couÁ
;

87 #ifdeà
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wšt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__v®ue
;

94 } 
	t__mb¡©e_t
;

96 #undeà
__Ãed_mb¡©e_t


101 #ifdeà
_WCHAR_H


103 #iâdeà
__mb¡©e_t_defšed


104 
__BEGIN_NAMESPACE_C99


106 
__mb¡©e_t
 
	tmb¡©e_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mb¡©e_t_defšed
 1

	)

111 #ifdeà
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mb¡©e_t
)

115 #iâdeà
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #iâdeà
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_UNIX98


128 
	~<wùy³.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch¬_t
 *
	$wcsýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

148 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

150 
wch¬_t
 *
	$wc¢ýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

151 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

152 
__THROW
;

155 
wch¬_t
 *
	$wcsÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

156 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

158 
wch¬_t
 *
	$wc¢ÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

159 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

160 
__THROW
;

163 
	$wcscmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
)

164 
__THROW
 
__©Œibu‹_pu»__
;

166 
	$wc¢cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

167 
__THROW
 
__©Œibu‹_pu»__
;

168 
__END_NAMESPACE_STD


170 #ifdeà
__USE_XOPEN2K8


172 
	$wcsÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

175 
	$wc¢ÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

176 
size_t
 
__n
è
__THROW
;

180 
	~<xloÿË.h
>

182 
	$wcsÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

183 
__loÿË_t
 
__loc
è
__THROW
;

185 
	$wc¢ÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

186 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

189 
__BEGIN_NAMESPACE_STD


192 
	$wcscÞl
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

196 
size_t
 
	$wcsxäm
 (
wch¬_t
 *
__»¡riù
 
__s1
,

197 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

198 
__END_NAMESPACE_STD


200 #ifdeà
__USE_XOPEN2K8


206 
	$wcscÞl_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

207 
__loÿË_t
 
__loc
è
__THROW
;

212 
size_t
 
	$wcsxäm_l
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

213 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

216 
wch¬_t
 *
	$wcsdup
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_m®loc__
;

219 
__BEGIN_NAMESPACE_STD


221 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


222 "C++" 
wch¬_t
 *
	$wcschr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

223 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

224 "C++" cÚ¡ 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

225 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

227 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

228 
__THROW
 
__©Œibu‹_pu»__
;

231 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


232 "C++" 
wch¬_t
 *
	$wc¤chr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

233 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

234 "C++" cÚ¡ 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

235 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

237 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

238 
__THROW
 
__©Œibu‹_pu»__
;

240 
__END_NAMESPACE_STD


242 #ifdeà
__USE_GNU


245 
wch¬_t
 *
	$wcschºul
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__wc
)

246 
__THROW
 
__©Œibu‹_pu»__
;

249 
__BEGIN_NAMESPACE_STD


252 
size_t
 
	$wcsc¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__»jeù
)

253 
__THROW
 
__©Œibu‹_pu»__
;

256 
size_t
 
	$wcs¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

257 
__THROW
 
__©Œibu‹_pu»__
;

259 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


260 "C++" 
wch¬_t
 *
	$wc¥brk
 (
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

261 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

262 "C++" cÚ¡ 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
,

263 cÚ¡ 
wch¬_t
 *
__acû±
)

264 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

266 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

267 
__THROW
 
__©Œibu‹_pu»__
;

270 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


271 "C++" 
wch¬_t
 *
	$wcs¡r
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

272 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

273 "C++" cÚ¡ 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

274 cÚ¡ 
wch¬_t
 *
__ÃedË
)

275 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

277 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

278 
__THROW
 
__©Œibu‹_pu»__
;

282 
wch¬_t
 *
	$wc¡ok
 (
wch¬_t
 *
__»¡riù
 
__s
,

283 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__d–im
,

284 
wch¬_t
 **
__»¡riù
 
__±r
è
__THROW
;

287 
size_t
 
	$wc¦’
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_pu»__
;

288 
__END_NAMESPACE_STD


290 #ifdeà
__USE_XOPEN


292 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


293 "C++" 
wch¬_t
 *
	$wcswcs
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

294 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

295 "C++" cÚ¡ 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

296 cÚ¡ 
wch¬_t
 *
__ÃedË
)

297 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

299 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

300 
__THROW
 
__©Œibu‹_pu»__
;

304 #ifdeà
__USE_XOPEN2K8


306 
size_t
 
	$wc¢Ën
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__maxËn
)

307 
__THROW
 
__©Œibu‹_pu»__
;

311 
__BEGIN_NAMESPACE_STD


313 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


314 "C++" 
wch¬_t
 *
	$wmemchr
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

315 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

316 "C++" cÚ¡ 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
,

317 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

320 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

321 
__THROW
 
__©Œibu‹_pu»__
;

325 
	$wmemcmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

326 
__THROW
 
__©Œibu‹_pu»__
;

329 
wch¬_t
 *
	$wmemýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

330 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

334 
wch¬_t
 *
	$wmemmove
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

335 
__THROW
;

338 
wch¬_t
 *
	$wmem£t
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
è
__THROW
;

339 
__END_NAMESPACE_STD


341 #ifdeà
__USE_GNU


344 
wch¬_t
 *
	$wmempýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

345 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
)

346 
__THROW
;

350 
__BEGIN_NAMESPACE_STD


353 
wšt_t
 
	$btowc
 (
__c
è
__THROW
;

357 
	$wùob
 (
wšt_t
 
__c
è
__THROW
;

361 
	$mbsš™
 (cÚ¡ 
mb¡©e_t
 *
__ps
è
__THROW
 
__©Œibu‹_pu»__
;

365 
size_t
 
	$mb¹owc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

366 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

367 
mb¡©e_t
 *
__»¡riù
 
__p
è
__THROW
;

370 
size_t
 
	$wütomb
 (*
__»¡riù
 
__s
, 
wch¬_t
 
__wc
,

371 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

374 
size_t
 
	$__mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

375 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

376 
size_t
 
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

377 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

378 
__END_NAMESPACE_STD


380 #ifdeà
__USE_EXTERN_INLINES


386 
wšt_t
 
	$__btowc_®Ÿs
 (
__c
è
	`__asm
 ("btowc");

387 
__ex‹º_šlše
 
wšt_t


388 
	`__NTH
 (
	$btowc
 (
__c
))

389 {  (
	`__bužtš_cÚ¡ªt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

390 ? (
wšt_t
è
__c
 : 
	`__btowc_®Ÿs
 (__c)); 
	}
}

392 
	$__wùob_®Ÿs
 (
wšt_t
 
__c
è
	`__asm
 ("wctob");

393 
__ex‹º_šlše
 

394 
	`__NTH
 (
	$wùob
 (
wšt_t
 
__wc
))

395 {  (
	`__bužtš_cÚ¡ªt_p
 (
__wc
è&& __wø>ð
L
'\0' && __wc <= L'\x7f'

396 ? (è
__wc
 : 
	`__wùob_®Ÿs
 (__wc)); 
	}
}

398 
__ex‹º_šlše
 
size_t


399 
__NTH
 (
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

400 
mb¡©e_t
 *
__»¡riù
 
__ps
))

401 {  (
__ps
 !ð
NULL


402 ? 
	`mb¹owc
 (
NULL
, 
__s
, 
__n
, 
__ps
è: 
	`__mb¾’
 (__s, __n, NULL)); 
	}
}

405 
__BEGIN_NAMESPACE_STD


408 
size_t
 
	$mb¤towcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

409 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

410 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

414 
size_t
 
	$wc¤tombs
 (*
__»¡riù
 
__d¡
,

415 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

416 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

417 
__END_NAMESPACE_STD


420 #ifdef 
__USE_XOPEN2K8


423 
size_t
 
	$mb¢¹owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

424 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__nmc
,

425 
size_t
 
__Ën
, 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

429 
size_t
 
	$wc¢¹ombs
 (*
__»¡riù
 
__d¡
,

430 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
,

431 
size_t
 
__nwc
, size_ˆ
__Ën
,

432 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

437 #ifdeà
__USE_XOPEN


439 
	$wcwidth
 (
wch¬_t
 
__c
è
__THROW
;

443 
	$wcswidth
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__n
è
__THROW
;

447 
__BEGIN_NAMESPACE_STD


450 
	$wc¡od
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

451 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

452 
__END_NAMESPACE_STD


454 #ifdeà
__USE_ISOC99


455 
__BEGIN_NAMESPACE_C99


457 
	$wc¡of
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

458 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

459 
	$wc¡Þd
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

460 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

461 
__END_NAMESPACE_C99


465 
__BEGIN_NAMESPACE_STD


468 
	$wc¡Þ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

469 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
è
__THROW
;

473 
	$wc¡oul
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

474 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

475 
__THROW
;

476 
__END_NAMESPACE_STD


478 #ifdeà
__USE_ISOC99


479 
__BEGIN_NAMESPACE_C99


482 
__ex‹nsiÚ__


483 
	$wc¡Þl
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

484 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

485 
__THROW
;

489 
__ex‹nsiÚ__


490 
	$wc¡ouÎ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

491 
wch¬_t
 **
__»¡riù
 
__’d±r
,

492 
__ba£
è
__THROW
;

493 
__END_NAMESPACE_C99


496 #ifdeà
__USE_GNU


499 
__ex‹nsiÚ__


500 
	$wc¡oq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

501 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

502 
__THROW
;

506 
__ex‹nsiÚ__


507 
	$wc¡ouq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

508 
wch¬_t
 **
__»¡riù
 
__’d±r
,

509 
__ba£
è
__THROW
;

512 #ifdeà
__USE_GNU


526 
	~<xloÿË.h
>

530 
	$wc¡Þ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

531 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
,

532 
__loÿË_t
 
__loc
è
__THROW
;

534 
	$wc¡oul_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

535 
wch¬_t
 **
__»¡riù
 
__’d±r
,

536 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

538 
__ex‹nsiÚ__


539 
	$wc¡Þl_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

540 
wch¬_t
 **
__»¡riù
 
__’d±r
,

541 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

543 
__ex‹nsiÚ__


544 
	$wc¡ouÎ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

545 
wch¬_t
 **
__»¡riù
 
__’d±r
,

546 
__ba£
, 
__loÿË_t
 
__loc
)

547 
__THROW
;

549 
	$wc¡od_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

550 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

551 
__THROW
;

553 
	$wc¡of_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

554 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

555 
__THROW
;

557 
	$wc¡Þd_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

558 
wch¬_t
 **
__»¡riù
 
__’d±r
,

559 
__loÿË_t
 
__loc
è
__THROW
;

563 #ifdeà
__USE_XOPEN2K8


566 
wch¬_t
 *
	$wýýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

567 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

571 
wch¬_t
 *
	$wýnýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

572 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

573 
__THROW
;

580 
__FILE
 *
	$Ý’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
;

583 #ià
defšed
 
__USE_ISOC95
 || defšed 
__USE_UNIX98


584 
__BEGIN_NAMESPACE_STD


587 
	$fwide
 (
__FILE
 *
__å
, 
__mode
è
__THROW
;

594 
	`fw´štf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

595 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

601 
	`w´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

604 
	$sw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

605 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

606 
__THROW
 ;

612 
	`vfw´štf
 (
__FILE
 *
__»¡riù
 
__s
,

613 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

614 
__gnuc_va_li¡
 
__¬g
)

620 
	`vw´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

621 
__gnuc_va_li¡
 
__¬g
)

625 
	$vsw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

626 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

627 
__gnuc_va_li¡
 
__¬g
)

628 
__THROW
 ;

635 
	`fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

636 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

642 
	`wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

645 
	$swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

646 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

647 
__THROW
 ;

649 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

650 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

651 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

652 #ifdeà
__REDIRECT


656 
	`__REDIRECT
 (
fwsÿnf
, (
__FILE
 *
__»¡riù
 
__¡»am
,

657 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

658 
__isoc99_fwsÿnf
)

660 
	`__REDIRECT
 (
wsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

661 
__isoc99_wsÿnf
)

663 
	`__REDIRECT_NTH
 (
swsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

664 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

665 ...), 
__isoc99_swsÿnf
)

668 
	`__isoc99_fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

669 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

670 
	`__isoc99_wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

671 
	$__isoc99_swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

672 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

673 
__THROW
;

674 
	#fwsÿnf
 
__isoc99_fwsÿnf


	)

675 
	#wsÿnf
 
__isoc99_wsÿnf


	)

676 
	#swsÿnf
 
__isoc99_swsÿnf


	)

680 
__END_NAMESPACE_STD


683 #ifdeà
__USE_ISOC99


684 
__BEGIN_NAMESPACE_C99


689 
	`vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

690 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

691 
__gnuc_va_li¡
 
__¬g
)

697 
	`vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

698 
__gnuc_va_li¡
 
__¬g
)

701 
	$vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

702 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

703 
__gnuc_va_li¡
 
__¬g
)

704 
__THROW
 ;

706 #ià!
defšed
 
__USE_GNU
 \

707 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

708 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

709 #ifdeà
__REDIRECT


710 
	`__REDIRECT
 (
vfwsÿnf
, (
__FILE
 *
__»¡riù
 
__s
,

711 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

712 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vfwsÿnf
)

714 
	`__REDIRECT
 (
vwsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

715 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vwsÿnf
)

717 
	`__REDIRECT_NTH
 (
vswsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

718 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

719 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vswsÿnf
)

722 
	`__isoc99_vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

723 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

724 
__gnuc_va_li¡
 
__¬g
);

725 
	`__isoc99_vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

726 
__gnuc_va_li¡
 
__¬g
);

727 
	$__isoc99_vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

728 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

729 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

730 
	#vfwsÿnf
 
__isoc99_vfwsÿnf


	)

731 
	#vwsÿnf
 
__isoc99_vwsÿnf


	)

732 
	#vswsÿnf
 
__isoc99_vswsÿnf


	)

736 
__END_NAMESPACE_C99


740 
__BEGIN_NAMESPACE_STD


745 
wšt_t
 
	`fg‘wc
 (
__FILE
 *
__¡»am
);

746 
wšt_t
 
	`g‘wc
 (
__FILE
 *
__¡»am
);

752 
wšt_t
 
	`g‘wch¬
 ();

759 
wšt_t
 
	`åutwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

760 
wšt_t
 
	`putwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

766 
wšt_t
 
	`putwch¬
 (
wch¬_t
 
__wc
);

774 
wch¬_t
 *
	`fg‘ws
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

775 
__FILE
 *
__»¡riù
 
__¡»am
);

781 
	`åutws
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

782 
__FILE
 *
__»¡riù
 
__¡»am
);

789 
wšt_t
 
	`ung‘wc
 (wšt_ˆ
__wc
, 
__FILE
 *
__¡»am
);

790 
__END_NAMESPACE_STD


793 #ifdeà
__USE_GNU


801 
wšt_t
 
	`g‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

802 
wšt_t
 
	`g‘wch¬_uÆocked
 ();

810 
wšt_t
 
	`fg‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

818 
wšt_t
 
	`åutwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

827 
wšt_t
 
	`putwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

828 
wšt_t
 
	`putwch¬_uÆocked
 (
wch¬_t
 
__wc
);

837 
wch¬_t
 *
	`fg‘ws_uÆocked
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

838 
__FILE
 *
__»¡riù
 
__¡»am
);

846 
	`åutws_uÆocked
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

847 
__FILE
 *
__»¡riù
 
__¡»am
);

851 
__BEGIN_NAMESPACE_C99


855 
size_t
 
	$wcsáime
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

856 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

857 cÚ¡ 
tm
 *
__»¡riù
 
__
è
__THROW
;

858 
__END_NAMESPACE_C99


860 #ifdeà
__USE_GNU


861 
	~<xloÿË.h
>

865 
size_t
 
	$wcsáime_l
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

866 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

867 cÚ¡ 
tm
 *
__»¡riù
 
__
,

868 
__loÿË_t
 
__loc
è
__THROW
;

877 #ià
defšed
 
__USE_UNIX98
 && !defšed 
__USE_GNU


878 
	#__Ãed_iswxxx


	)

879 
	~<wùy³.h
>

883 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


884 
	~<b™s/wch¬2.h
>

887 #ifdeà
__LDBL_COMPAT


888 
	~<b™s/wch¬-ldbl.h
>

891 
__END_DECLS


899 #undeà
__Ãed_mb¡©e_t


900 #undeà
__Ãed_wšt_t


	@/usr/include/wctype.h

23 #iâdeà
_WCTYPE_H


25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 #iâdeà
__Ãed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__Ãed_wšt_t


	)

33 
	~<wch¬.h
>

37 #iâdeà
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #undeà
__Ãed_iswxxx


46 #iâdeà
__iswxxx_defšed


47 
	#__iswxxx_defšed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	twùy³_t
;

53 
	g__END_NAMESPACE_C99


55 #iâdeà
_ISwb™


60 
	~<’dŸn.h
>

61 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


62 
	#_ISwb™
(
b™
è(1 << (b™))

	)

64 
	#_ISwb™
(
b™
) \

65 ((
b™
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
b™
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
b™
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (è((1UL << (
b™
)è>> 24))))

	)

73 
	m__ISwuµ”
 = 0,

74 
	m__ISwlow”
 = 1,

75 
	m__ISw®pha
 = 2,

76 
	m__ISwdig™
 = 3,

77 
	m__ISwxdig™
 = 4,

78 
	m__ISw¥aû
 = 5,

79 
	m__ISw´št
 = 6,

80 
	m__ISwg¿ph
 = 7,

81 
	m__ISwbÏnk
 = 8,

82 
	m__ISwúŒl
 = 9,

83 
	m__ISwpunù
 = 10,

84 
	m__ISw®num
 = 11,

86 
	m_ISwuµ”
 = 
_ISwb™
 (
__ISwuµ”
),

87 
	m_ISwlow”
 = 
_ISwb™
 (
__ISwlow”
),

88 
	m_ISw®pha
 = 
_ISwb™
 (
__ISw®pha
),

89 
	m_ISwdig™
 = 
_ISwb™
 (
__ISwdig™
),

90 
	m_ISwxdig™
 = 
_ISwb™
 (
__ISwxdig™
),

91 
	m_ISw¥aû
 = 
_ISwb™
 (
__ISw¥aû
),

92 
	m_ISw´št
 = 
_ISwb™
 (
__ISw´št
),

93 
	m_ISwg¿ph
 = 
_ISwb™
 (
__ISwg¿ph
),

94 
	m_ISwbÏnk
 = 
_ISwb™
 (
__ISwbÏnk
),

95 
	m_ISwúŒl
 = 
_ISwb™
 (
__ISwúŒl
),

96 
	m_ISwpunù
 = 
_ISwb™
 (
__ISwpunù
),

97 
	m_ISw®num
 = 
_ISwb™
 (
__ISw®num
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$isw®num
 (
wšt_t
 
__wc
è
__THROW
;

117 
	$isw®pha
 (
wšt_t
 
__wc
è
__THROW
;

120 
	$iswúŒl
 (
wšt_t
 
__wc
è
__THROW
;

124 
	$iswdig™
 (
wšt_t
 
__wc
è
__THROW
;

128 
	$iswg¿ph
 (
wšt_t
 
__wc
è
__THROW
;

133 
	$iswlow”
 (
wšt_t
 
__wc
è
__THROW
;

136 
	$isw´št
 (
wšt_t
 
__wc
è
__THROW
;

141 
	$iswpunù
 (
wšt_t
 
__wc
è
__THROW
;

146 
	$isw¥aû
 (
wšt_t
 
__wc
è
__THROW
;

151 
	$iswuµ”
 (
wšt_t
 
__wc
è
__THROW
;

156 
	$iswxdig™
 (
wšt_t
 
__wc
è
__THROW
;

161 #ifdeà
__USE_ISOC99


162 
	$iswbÏnk
 (
wšt_t
 
__wc
è
__THROW
;

171 
wùy³_t
 
	$wùy³
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

175 
	$iswùy³
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
è
__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 cÚ¡ 
	t__št32_t
 *
	twù¿ns_t
;

187 
__END_NAMESPACE_C99


188 #ifdeà
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
wù¿ns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wšt_t
 
	$towlow”
 (
wšt_t
 
__wc
è
__THROW
;

197 
wšt_t
 
	$towuµ”
 (
wšt_t
 
__wc
è
__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifdeà
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
wù¿ns_t
 
	$wù¿ns
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

221 
wšt_t
 
	$towù¿ns
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
è
__THROW
;

222 
__END_NAMESPACE_C99


224 #ifdeà
__USE_XOPEN2K8


226 
	~<xloÿË.h
>

230 
	$isw®num_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

236 
	$isw®pha_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

239 
	$iswúŒl_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

243 
	$iswdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

247 
	$iswg¿ph_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

252 
	$iswlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

255 
	$isw´št_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

260 
	$iswpunù_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

265 
	$isw¥aû_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

270 
	$iswuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

275 
	$iswxdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

280 
	$iswbÏnk_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

284 
wùy³_t
 
	$wùy³_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

285 
__THROW
;

289 
	$iswùy³_l
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
, 
__loÿË_t
 
__loÿË
)

290 
__THROW
;

298 
wšt_t
 
	$towlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

301 
wšt_t
 
	$towuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

305 
wù¿ns_t
 
	$wù¿ns_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

306 
__THROW
;

309 
wšt_t
 
	$towù¿ns_l
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
,

310 
__loÿË_t
 
__loÿË
è
__THROW
;

314 
__END_DECLS


	@
1
.
1
/usr/include
84
1858
Project_Headers/MK70F12.h
Project_Headers/derivative.h
Project_Settings/Startup_Code/__arm_end.c
Project_Settings/Startup_Code/__arm_start.c
Project_Settings/Startup_Code/kinetis_sysinit.c
Project_Settings/Startup_Code/kinetis_sysinit.h
Project_Settings/Startup_Code/runtime_configuration.h
Sources/capacitivepads.c
Sources/capacitivepads.h
Sources/capacitivepadsdriver.c
Sources/capacitivepadsdriver.h
Sources/common.c
Sources/common.h
Sources/delay.c
Sources/delay.h
Sources/derivative.h
Sources/file.c
Sources/file.h
Sources/io.c
Sources/io.h
Sources/lcdc.c
Sources/lcdc.h
Sources/lcdcConsole.c
Sources/lcdcConsole.h
Sources/lcdcdriver.c
Sources/lcdcdriver.h
Sources/led.c
Sources/led.h
Sources/leddriver.c
Sources/leddriver.h
Sources/main.c
Sources/map.c
Sources/map.h
Sources/mcg.c
Sources/mcg.h
Sources/mymalloc.c
Sources/mymalloc.h
Sources/mymalloctesting.c
Sources/mymalloctesting.h
Sources/potentiometer.c
Sources/potentiometer.h
Sources/potentiometerdriver.c
Sources/potentiometerdriver.h
Sources/profont.c
Sources/profont.h
Sources/pushbutton.c
Sources/pushbutton.h
Sources/pushbuttondriver.c
Sources/pushbuttondriver.h
Sources/sdram.c
Sources/sdram.h
Sources/shell.c
Sources/shell.h
Sources/stringutils.c
Sources/stringutils.h
Sources/svc.c
Sources/svc.h
Sources/thermistor.c
Sources/thermistor.h
Sources/thermistordriver.c
Sources/thermistordriver.h
Sources/uart.c
Sources/uart.h
Sources/uartdriver.c
Sources/uartdriver.h
/usr/include/assert.h
/usr/include/errno.h
/usr/include/limits.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/alloca.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/stdc-predef.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
