-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_23_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_23_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00011011101010000000100000001010", 1 => "01000110010110000101011111010001", 2 => "11110110010111011111110111110001", 3 => "10001001100010011010000110110010", 
    4 => "01110111111101100000010110111011", 5 => "10011111010010011010010001001010", 6 => "11110110100100101110011100011100", 7 => "11111110111110010111101010011100", 
    8 => "11001000011010100101001100101000", 9 => "01010100111001001100100101100001", 10 => "11011010110110100100010101101100", 11 => "10011000010011011110011011010110", 
    12 => "01100010001000111011011100110010", 13 => "10111010010001110001101110010001", 14 => "00110011111000011110000100011111", 15 => "11110111110100101011010100110100", 
    16 => "10001101110111111001011101011000", 17 => "01100000011111101011100010010010", 18 => "01011101110111000011011111110000", 19 => "10001010000100010101001111101001", 
    20 => "00111101101111110010000100011010", 21 => "11111101001010010111100111010100", 22 => "10001000001100111100001011001110", 23 => "00101101111110111111011100011100", 
    24 => "00000100101100010100101011101100", 25 => "00101111100101100111101110111011", 26 => "01011111111111011011101001011000", 27 => "11111111110100110010000110100110", 
    28 => "01010001111110001011010110100101", 29 => "00100011001011010000001000100010", 30 => "11010010111101111111110110101010", 31 => "10000111010000111110110011101111", 
    32 => "11110101010011101110101101101110", 33 => "00010010101000101000111110011110", 34 => "00000100111110011000000110100100", 35 => "10100101010011101101110000111111", 
    36 => "11011000101100111000001110101110", 37 => "00001110000010000110010110100100", 38 => "10011001111001001110101000000001", 39 => "10101111101001000110111111110011", 
    40 => "11011110110001110100010111101001", 41 => "00110001010111001100000110001100", 42 => "00110011100000000110100000001010", 43 => "00000010111010001000100001010110", 
    44 => "01001110110110100111001001100110", 45 => "00001111110101011010100011001000", 46 => "00001001101100100110100101100011", 47 => "11001110100111010010010100010010", 
    48 => "10111111111101111101110001110000", 49 => "11101101101010010011110101111011", 50 => "01000010011100100000001101100011", 51 => "00000110110001001010011011101101", 
    52 => "11011101011110011011110010011000", 53 => "01010111111100000100111011010011", 54 => "00010010001011001100110110010001", 55 => "11111010111000110100001010010110", 
    56 => "01010111101100110100011111100111", 57 => "00010010111110101110001100010010", 58 => "01010001110100101111000000111110", 59 => "00101011001101101111011011111111", 
    60 => "10111001000101110010101001001100", 61 => "00111111010011110010111101001000", 62 => "00111010011111111101000001010111", 63 => "01101101100111110011010101000001", 
    64 => "01001100011100011111100100000000", 65 => "00001011000010111001010110000111", 66 => "00001001000011111001100001111101", 67 => "01000111110111101010000011011100", 
    68 => "10010110101001110111011011110001", 69 => "10111111111111000011110110000100", 70 => "10001101100111000011110110100011", 71 => "00110010000011100111010011001111", 
    72 => "01111111010010001010010111111110", 73 => "11111111111111110101110010010011", 74 => "10000000010100001011110011011110", 75 => "11000000111000011010011001101000", 
    76 => "11011001111010110000111010001010", 77 => "00001000000010110101101100100101", 78 => "00100000100111100111000001110100", 79 => "11100101001111100101000010010010", 
    80 => "11000011011011110000010111101001", 81 => "01001110100101100001011001000111", 82 => "11101111111111101101110111010110", 83 => "01101100100110010100100011000010", 
    84 => "01111011010110110010011010111100", 85 => "01110101010100001011011111110010", 86 => "10110110111111011010110100110001", 87 => "00011100110101111101010100100000", 
    88 => "10100100000111001010001101001010", 89 => "00000000001101010101111101110000", 90 => "11111101110111011111101110001111", 91 => "10011010101001111001011000011111", 
    92 => "11001011011100111111100100110100", 93 => "10011010011111101011011000100100", 94 => "01000000011001000011111100001010", 95 => "01001010000010010001000001001000", 
    96 => "10101111000000110101011011111011", 97 => "01010010110100010011010100110101", 98 => "00000111000110110111101001010111", 99 => "01001011111001101110110111010001", 
    100 => "00010000001001100001011000111101", 101 => "10011011100101011111100011100000", 102 => "11001000100001110000000001001010", 103 => "11110000100101101010110111011101", 
    104 => "10000010010001101000101011010010", 105 => "01111111111111010011010000011101", 106 => "10111100101110010110100001101000", 107 => "10100000000101101111100011000110", 
    108 => "00001010000100000010101001011110", 109 => "11001010111001100011101011000000", 110 => "01111101001101101101001110000001", 111 => "01000101011110001101011000111011", 
    112 => "00010000001000100001100000100101", 113 => "10000010100000101000000100010011", 114 => "11111101010001110000010111000101", 115 => "00011111010010111101000011100000", 
    116 => "00111111110010110001101100101111", 117 => "10010000100010100101100011110101", 118 => "10000110011111001000110000011100", 119 => "01000101100111110000111110101011", 
    120 => "10001000000000000000010010100110", 121 => "01110000010110001101101100101000", 122 => "00011000010110000110010010001110", 123 => "10100010111010111110001110011010", 
    124 => "01010001010110111010101111110111", 125 => "11001100010111001101111000110000", 126 => "00000110000001101001110111110000", 127 => "11011111100010001001000000110011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

