[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenIfElse/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenIfElse/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<72> s<71> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<4> l<2:8> el<2:11>
n<> u<4> t<Module_ansi_header> p<69> c<2> s<67> l<2:1> el<2:12>
n<1> u<5> t<IntConst> p<6> l<3:8> el<3:9>
n<> u<6> t<Primary_literal> p<7> c<5> l<3:8> el<3:9>
n<> u<7> t<Constant_primary> p<8> c<6> l<3:8> el<3:9>
n<> u<8> t<Constant_expression> p<63> c<7> s<26> l<3:8> el<3:9>
n<a> u<9> t<StringConst> p<10> l<4:12> el<4:13>
n<> u<10> t<Ps_or_hierarchical_identifier> p<13> c<9> s<12> l<4:12> el<4:13>
n<> u<11> t<Constant_bit_select> p<12> l<4:14> el<4:14>
n<> u<12> t<Constant_select> p<13> c<11> l<4:14> el<4:14>
n<> u<13> t<Net_lvalue> p<18> c<10> s<17> l<4:12> el<4:13>
n<b> u<14> t<StringConst> p<15> l<4:16> el<4:17>
n<> u<15> t<Primary_literal> p<16> c<14> l<4:16> el<4:17>
n<> u<16> t<Primary> p<17> c<15> l<4:16> el<4:17>
n<> u<17> t<Expression> p<18> c<16> l<4:16> el<4:17>
n<> u<18> t<Net_assignment> p<19> c<13> l<4:12> el<4:17>
n<> u<19> t<List_of_net_assignments> p<20> c<18> l<4:12> el<4:17>
n<> u<20> t<Continuous_assign> p<21> c<19> l<4:5> el<4:18>
n<> u<21> t<Module_common_item> p<22> c<20> l<4:5> el<4:18>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<4:5> el<4:18>
n<> u<23> t<Generate_item> p<24> c<22> l<4:5> el<4:18>
n<> u<24> t<Generate_block> p<26> c<23> s<25> l<4:5> el<4:18>
n<> u<25> t<End> p<26> l<5:4> el<5:7>
n<> u<26> t<Generate_block> p<63> c<24> s<62> l<3:11> el<5:7>
n<c> u<27> t<StringConst> p<28> l<7:12> el<7:13>
n<> u<28> t<Ps_or_hierarchical_identifier> p<31> c<27> s<30> l<7:12> el<7:13>
n<> u<29> t<Constant_bit_select> p<30> l<7:14> el<7:14>
n<> u<30> t<Constant_select> p<31> c<29> l<7:14> el<7:14>
n<> u<31> t<Net_lvalue> p<36> c<28> s<35> l<7:12> el<7:13>
n<d> u<32> t<StringConst> p<33> l<7:16> el<7:17>
n<> u<33> t<Primary_literal> p<34> c<32> l<7:16> el<7:17>
n<> u<34> t<Primary> p<35> c<33> l<7:16> el<7:17>
n<> u<35> t<Expression> p<36> c<34> l<7:16> el<7:17>
n<> u<36> t<Net_assignment> p<37> c<31> l<7:12> el<7:17>
n<> u<37> t<List_of_net_assignments> p<38> c<36> l<7:12> el<7:17>
n<> u<38> t<Continuous_assign> p<39> c<37> l<7:5> el<7:18>
n<> u<39> t<Module_common_item> p<40> c<38> l<7:5> el<7:18>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<7:5> el<7:18>
n<> u<41> t<Generate_item> p<42> c<40> l<7:5> el<7:18>
n<> u<42> t<Generate_block> p<60> c<41> s<58> l<7:5> el<7:18>
n<e> u<43> t<StringConst> p<44> l<8:12> el<8:13>
n<> u<44> t<Ps_or_hierarchical_identifier> p<47> c<43> s<46> l<8:12> el<8:13>
n<> u<45> t<Constant_bit_select> p<46> l<8:14> el<8:14>
n<> u<46> t<Constant_select> p<47> c<45> l<8:14> el<8:14>
n<> u<47> t<Net_lvalue> p<52> c<44> s<51> l<8:12> el<8:13>
n<f> u<48> t<StringConst> p<49> l<8:16> el<8:17>
n<> u<49> t<Primary_literal> p<50> c<48> l<8:16> el<8:17>
n<> u<50> t<Primary> p<51> c<49> l<8:16> el<8:17>
n<> u<51> t<Expression> p<52> c<50> l<8:16> el<8:17>
n<> u<52> t<Net_assignment> p<53> c<47> l<8:12> el<8:17>
n<> u<53> t<List_of_net_assignments> p<54> c<52> l<8:12> el<8:17>
n<> u<54> t<Continuous_assign> p<55> c<53> l<8:5> el<8:18>
n<> u<55> t<Module_common_item> p<56> c<54> l<8:5> el<8:18>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<8:5> el<8:18>
n<> u<57> t<Generate_item> p<58> c<56> l<8:5> el<8:18>
n<> u<58> t<Generate_block> p<60> c<57> s<59> l<8:5> el<8:18>
n<> u<59> t<End> p<60> l<9:4> el<9:7>
n<> u<60> t<Generate_block> p<63> c<42> l<6:9> el<9:7>
n<> u<61> t<IF> p<63> s<8> l<3:4> el<3:6>
n<> u<62> t<Else> p<63> s<60> l<6:4> el<6:8>
n<> u<63> t<If_generate_construct> p<64> c<61> l<3:4> el<9:7>
n<> u<64> t<Conditional_generate_construct> p<65> c<63> l<3:4> el<9:7>
n<> u<65> t<Module_common_item> p<66> c<64> l<3:4> el<9:7>
n<> u<66> t<Module_or_generate_item> p<67> c<65> l<3:4> el<9:7>
n<> u<67> t<Non_port_module_item> p<69> c<66> s<68> l<3:4> el<9:7>
n<> u<68> t<Endmodule> p<69> l<10:1> el<10:10>
n<> u<69> t<Module_declaration> p<70> c<4> l<2:1> el<10:10>
n<> u<70> t<Description> p<71> c<69> l<2:1> el<10:10>
n<> u<71> t<Source_text> p<72> c<70> l<2:1> el<10:10>
n<> u<72> t<Top_level_rule> c<1> l<2:1> el<11:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenIfElse/dut.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenIfElse/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfElse/dut.sv:3:4: Compile generate block "work@top.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenIfElse/dut.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                               2
cont_assign                                            4
design                                                 1
gen_if_else                                            1
gen_scope                                              2
gen_scope_array                                        2
module_inst                                            4
ref_obj                                                8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                               2
cont_assign                                            5
design                                                 1
gen_if_else                                            1
gen_scope                                              3
gen_scope_array                                        3
module_inst                                            4
ref_obj                                               10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenIfElse/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenIfElse/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenIfElse/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfElse/dut.sv, line:2:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfElse/dut.sv, line:2:1, endln:10:10
    |vpiCondition:
    \_constant: , line:3:8, endln:3:9
      |vpiParent:
      \_gen_if_else: 
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:4:12, endln:4:17
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_ref_obj: (work@top.b), line:4:16, endln:4:17
          |vpiParent:
          \_cont_assign: , line:4:12, endln:4:17
          |vpiName:b
          |vpiFullName:work@top.b
        |vpiLhs:
        \_ref_obj: (work@top.a), line:4:12, endln:4:13
          |vpiParent:
          \_cont_assign: , line:4:12, endln:4:17
          |vpiName:a
          |vpiFullName:work@top.a
    |vpiElseStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:7:12, endln:7:17
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_ref_obj: (work@top.d), line:7:16, endln:7:17
          |vpiParent:
          \_cont_assign: , line:7:12, endln:7:17
          |vpiName:d
          |vpiFullName:work@top.d
        |vpiLhs:
        \_ref_obj: (work@top.c), line:7:12, endln:7:13
          |vpiParent:
          \_cont_assign: , line:7:12, endln:7:17
          |vpiName:c
          |vpiFullName:work@top.c
      |vpiStmt:
      \_cont_assign: , line:8:12, endln:8:17
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_ref_obj: (work@top.f), line:8:16, endln:8:17
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:17
          |vpiName:f
          |vpiFullName:work@top.f
        |vpiLhs:
        \_ref_obj: (work@top.e), line:8:12, endln:8:13
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:17
          |vpiName:e
          |vpiFullName:work@top.e
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfElse/dut.sv, line:2:1, endln:10:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:3:4, endln:9:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfElse/dut.sv, line:2:1, endln:10:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:3:4, endln:9:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:3:4, endln:9:7
      |vpiFullName:work@top.genblk1
      |vpiContAssign:
      \_cont_assign: , line:4:12, endln:4:17
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:3:4, endln:9:7
        |vpiRhs:
        \_ref_obj: (work@top.genblk1.b), line:4:16, endln:4:17
          |vpiParent:
          \_cont_assign: , line:4:12, endln:4:17
          |vpiName:b
          |vpiFullName:work@top.genblk1.b
        |vpiLhs:
        \_ref_obj: (work@top.genblk1.a), line:4:12, endln:4:13
          |vpiParent:
          \_cont_assign: , line:4:12, endln:4:17
          |vpiName:a
          |vpiFullName:work@top.genblk1.a
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenIfElse/dut.sv | ${SURELOG_DIR}/build/regression/GenIfElse/roundtrip/dut_000.sv | 4 | 10 |