#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jan 24 22:00:12 2023
# Process ID: 22324
# Current directory: C:/Users/Brooks/Downloads/Lab-01-APUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4332 C:\Users\Brooks\Downloads\Lab-01-APUF\Lab-01-APUF.xpr
# Log file: C:/Users/Brooks/Downloads/Lab-01-APUF/vivado.log
# Journal file: C:/Users/Brooks/Downloads/Lab-01-APUF\vivado.jou
# Running On: BrooksRig, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 34267 MB
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableINFO: [Project 1-313] Project file moved from 'C:/Users/mateusf1/Desktop/Lab-01-APUF/Lab-01-APUF' since last save.
IINFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.gen/sources_1', nor could it be found using path 'C:/Users/mateusf1/Desktop/Lab-01-APUF/Lab-01-APUF/Lab-01-APUF.gen/sources_1'.Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/mateusf1/Desktop/Lab-01-APUF/Lab-01-APUF/Lab-01-APUF.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/utils_1/imports/synth_1'.
IINFO: [Project 1-1877] Auto incremental dir location 'C:/Users/mateusf1/Desktop/Lab-01-APUF/Lab-01-APUF/Lab-01-APUF.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/utils_1/imports/impl_1'.IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.098 ; gain = 256.039
update_compile_order -fileset sources_1
eopen_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1534.016 ; gain = 25.219
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210376AFE046A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3634.883 ; gain = 2100.867
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jan 24 22:20:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/synth_1/runme.log
[Tue Jan 24 22:20:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-15:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3747.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210376AFE046A
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jan 24 22:23:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/synth_1/runme.log
[Tue Jan 24 22:23:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Jan 24 22:34:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/synth_1/runme.log
[Tue Jan 24 22:34:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/APUF_CTRL.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4054.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4645.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4645.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4645.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 4777.012 ; gain = 1025.102
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210376AFE046A
startgroup
unplace_cell  [get_cells [list  A/A0/A0/M2/D_INST_0 A/A0/A0/W2_inferred_i_1 A/A0/A0/W_INST_0 A/A0/A0/Z2_inferred_i_1 A/A0/A0/Z_INST_0 A/A0/A1/M1/D_INST_0 A/A0/A1/M2/D_INST_0 A/A0/A1/W2_inferred_i_1 A/A0/A1/W_INST_0 A/A0/A1/Z2_inferred_i_1 A/A0/A1/Z_INST_0 A/A0/A10/M1/D_INST_0 A/A0/A10/M2/D_INST_0 A/A0/A10/W2_inferred_i_1 A/A0/A10/W_INST_0 A/A0/A10/Z2_inferred_i_1 A/A0/A10/Z_INST_0 A/A0/A11/M1/D_INST_0 A/A0/A11/M2/D_INST_0 A/A0/A11/W2_inferred_i_1 A/A0/A11/W_INST_0 A/A0/A11/Z2_inferred_i_1 A/A0/A11/Z_INST_0 A/A0/A12/M1/D_INST_0 A/A0/A12/M2/D_INST_0 A/A0/A12/W2_inferred_i_1 A/A0/A12/W_INST_0 A/A0/A12/Z2_inferred_i_1 A/A0/A12/Z_INST_0 A/A0/A13/M1/D_INST_0 A/A0/A13/M2/D_INST_0 A/A0/A13/W2_inferred_i_1 A/A0/A13/W_INST_0 A/A0/A13/Z2_inferred_i_1 A/A0/A13/Z_INST_0 A/A0/A14/M1/D_INST_0 A/A0/A14/M2/D_INST_0 A/A0/A14/W2_inferred_i_1 A/A0/A14/W_INST_0 A/A0/A14/Z2_inferred_i_1 A/A0/A14/Z_INST_0 A/A0/A15/M1/D_INST_0 A/A0/A15/M2/D_INST_0 A/A0/A15/W2_inferred_i_1 A/A0/A15/W_INST_0 A/A0/A15/Z2_inferred_i_1 A/A0/A15/Z_INST_0 A/A0/A2/M1/D_INST_0 A/A0/A2/M2/D_INST_0 A/A0/A2/W2_inferred_i_1 A/A0/A2/W_INST_0 A/A0/A2/Z2_inferred_i_1 A/A0/A2/Z_INST_0 A/A0/A3/M1/D_INST_0 A/A0/A3/M2/D_INST_0 A/A0/A3/W2_inferred_i_1 A/A0/A3/W_INST_0 A/A0/A3/Z2_inferred_i_1 A/A0/A3/Z_INST_0 A/A0/A4/M1/D_INST_0 A/A0/A4/M2/D_INST_0 A/A0/A4/W2_inferred_i_1 A/A0/A4/W_INST_0 A/A0/A4/Z2_inferred_i_1 A/A0/A4/Z_INST_0 A/A0/A5/M1/D_INST_0 A/A0/A5/M2/D_INST_0 A/A0/A5/W2_inferred_i_1 A/A0/A5/W_INST_0 A/A0/A5/Z2_inferred_i_1 A/A0/A5/Z_INST_0 A/A0/A6/M1/D_INST_0 A/A0/A6/M2/D_INST_0 A/A0/A6/W2_inferred_i_1 A/A0/A6/W_INST_0 A/A0/A6/Z2_inferred_i_1 A/A0/A6/Z_INST_0 A/A0/A7/M1/D_INST_0 A/A0/A7/M2/D_INST_0 A/A0/A7/W2_inferred_i_1 A/A0/A7/W_INST_0 A/A0/A7/Z2_inferred_i_1 A/A0/A7/Z_INST_0 A/A0/A8/M1/D_INST_0 A/A0/A8/M2/D_INST_0 A/A0/A8/W2_inferred_i_1 A/A0/A8/W_INST_0 A/A0/A8/Z2_inferred_i_1 A/A0/A8/Z_INST_0 A/A0/A9/M1/D_INST_0 A/A0/A9/M2/D_INST_0 A/A0/A9/W2_inferred_i_1 A/A0/A9/W_INST_0 A/A0/A9/Z2_inferred_i_1 A/A0/A9/Z_INST_0 A/A0/DFF/Q_reg] -filter {((is_primitive==true && primitive_level!="INTERNAL")  && (loc!=""))}]
place_cell A/A0/A0/M1/D_INST_0 SLICE_X4Y96/A6LUT
place_cell A/A0/A0/M2/D_INST_0 SLICE_X4Y96/A5LUT
place_cell A/A0/A0/W2_inferred_i_1 SLICE_X4Y94/C6LUT
place_cell A/A0/A0/W_INST_0 SLICE_X3Y94/D6LUT
place_cell A/A0/A0/Z2_inferred_i_1 SLICE_X4Y94/D6LUT
place_cell A/A0/A0/Z_INST_0 SLICE_X3Y94/C6LUT
place_cell A/A0/A1/M1/D_INST_0 SLICE_X3Y94/B6LUT
place_cell A/A0/A1/M2/D_INST_0 SLICE_X3Y94/D5LUT
place_cell A/A0/A1/W2_inferred_i_1 SLICE_X3Y94/A6LUT
place_cell A/A0/A1/W_INST_0 SLICE_X3Y94/C5LUT
place_cell A/A0/A1/Z2_inferred_i_1 SLICE_X3Y94/B5LUT
place_cell A/A0/A1/Z_INST_0 SLICE_X3Y94/A5LUT
place_cell A/A0/A10/M1/D_INST_0 SLICE_X2Y96/D6LUT
place_cell A/A0/A10/M2/D_INST_0 SLICE_X2Y96/D5LUT
place_cell A/A0/A10/W2_inferred_i_1 SLICE_X1Y96/A6LUT
place_cell A/A0/A10/W_INST_0 SLICE_X1Y96/B6LUT
place_cell A/A0/A10/Z2_inferred_i_1 SLICE_X1Y96/C6LUT
place_cell A/A0/A10/Z_INST_0 SLICE_X1Y96/D6LUT
place_cell A/A0/A11/M1/D_INST_0 SLICE_X1Y97/A6LUT
place_cell A/A0/A11/M2/D_INST_0 SLICE_X1Y97/A5LUT
place_cell A/A0/A11/W2_inferred_i_1 SLICE_X2Y97/A6LUT
place_cell A/A0/A11/W_INST_0 SLICE_X2Y97/B6LUT
place_cell A/A0/A11/Z2_inferred_i_1 SLICE_X1Y97/C6LUT
place_cell A/A0/A11/Z_INST_0 SLICE_X1Y97/D6LUT
place_cell A/A0/A12/M1/D_INST_0 SLICE_X1Y97/B6LUT
place_cell A/A0/A12/M2/D_INST_0 SLICE_X1Y97/B5LUT
place_cell A/A0/A12/W2_inferred_i_1 SLICE_X2Y98/A6LUT
place_cell A/A0/A12/W_INST_0 SLICE_X2Y98/B6LUT
place_cell A/A0/A12/Z2_inferred_i_1 SLICE_X2Y98/C6LUT
place_cell A/A0/A12/Z_INST_0 SLICE_X1Y98/B6LUT
place_cell A/A0/A13/M1/D_INST_0 SLICE_X1Y98/A6LUT
place_cell A/A0/A13/M2/D_INST_0 SLICE_X1Y98/A5LUT
place_cell A/A0/A13/W2_inferred_i_1 SLICE_X3Y95/D6LUT
place_cell A/A0/A13/W_INST_0 SLICE_X3Y95/C6LUT
place_cell A/A0/A13/Z2_inferred_i_1 SLICE_X1Y98/C6LUT
place_cell A/A0/A13/Z_INST_0 SLICE_X1Y98/D6LUT
place_cell A/A0/A14/M1/D_INST_0 SLICE_X3Y95/B6LUT
place_cell A/A0/A14/M2/D_INST_0 SLICE_X3Y95/D5LUT
place_cell A/A0/A14/W2_inferred_i_1 SLICE_X3Y95/A6LUT
place_cell A/A0/A14/W_INST_0 SLICE_X3Y95/C5LUT
place_cell A/A0/A14/Z2_inferred_i_1 SLICE_X3Y95/B5LUT
place_cell A/A0/A14/Z_INST_0 SLICE_X3Y95/A5LUT
place_cell A/A0/A15/M1/D_INST_0 SLICE_X4Y95/B5LUT
place_cell A/A0/A15/M2/D_INST_0 SLICE_X4Y95/B6LUT
place_cell A/A0/A15/W2_inferred_i_1 SLICE_X4Y95/C6LUT
place_cell A/A0/A15/W_INST_0 SLICE_X4Y95/A6LUT
place_cell A/A0/A15/Z2_inferred_i_1 SLICE_X4Y95/D6LUT
place_cell A/A0/A15/Z_INST_0 SLICE_X4Y95/A5LUT
place_cell A/A0/A2/M1/D_INST_0 SLICE_X5Y97/A6LUT
place_cell A/A0/A2/M2/D_INST_0 SLICE_X5Y97/A5LUT
place_cell A/A0/A2/W2_inferred_i_1 SLICE_X6Y98/A6LUT
place_cell A/A0/A2/W_INST_0 SLICE_X6Y98/B6LUT
place_cell A/A0/A2/Z2_inferred_i_1 SLICE_X5Y97/B6LUT
place_cell A/A0/A2/Z_INST_0 SLICE_X5Y97/C6LUT
place_cell A/A0/A3/M1/D_INST_0 SLICE_X5Y98/A6LUT
place_cell A/A0/A3/M2/D_INST_0 SLICE_X5Y98/A5LUT
place_cell A/A0/A3/W2_inferred_i_1 SLICE_X6Y98/C6LUT
place_cell A/A0/A3/W_INST_0 SLICE_X5Y98/B6LUT
place_cell A/A0/A3/Z2_inferred_i_1 SLICE_X5Y98/C6LUT
place_cell A/A0/A3/Z_INST_0 SLICE_X5Y98/D6LUT
place_cell A/A0/A4/M1/D_INST_0 SLICE_X2Y98/D6LUT
place_cell A/A0/A4/M2/D_INST_0 SLICE_X2Y98/A5LUT
place_cell A/A0/A4/W2_inferred_i_1 SLICE_X1Y99/A6LUT
place_cell A/A0/A4/W_INST_0 SLICE_X2Y99/A6LUT
place_cell A/A0/A4/Z2_inferred_i_1 SLICE_X2Y99/B6LUT
place_cell A/A0/A4/Z_INST_0 SLICE_X2Y99/C6LUT
place_cell A/A0/A5/M1/D_INST_0 SLICE_X2Y99/D6LUT
place_cell A/A0/A5/M2/D_INST_0 SLICE_X2Y99/A5LUT
place_cell A/A0/A5/W2_inferred_i_1 SLICE_X4Y99/B6LUT
place_cell A/A0/A5/W_INST_0 SLICE_X4Y99/C6LUT
place_cell A/A0/A5/Z2_inferred_i_1 SLICE_X4Y99/D6LUT
place_cell A/A0/A5/Z_INST_0 SLICE_X4Y99/B5LUT
place_cell A/A0/A6/M1/D_INST_0 SLICE_X4Y97/A6LUT
place_cell A/A0/A6/M2/D_INST_0 SLICE_X4Y97/A5LUT
place_cell A/A0/A6/W2_inferred_i_1 SLICE_X4Y97/C6LUT
place_cell A/A0/A6/W_INST_0 SLICE_X4Y97/D6LUT
place_cell A/A0/A6/Z2_inferred_i_1 SLICE_X4Y97/C5LUT
place_cell A/A0/A6/Z_INST_0 SLICE_X4Y97/D5LUT
place_cell A/A0/A7/M1/D_INST_0 SLICE_X4Y97/B6LUT
place_cell A/A0/A7/M2/D_INST_0 SLICE_X4Y97/B5LUT
place_cell A/A0/A7/W2_inferred_i_1 SLICE_X4Y96/B6LUT
place_cell A/A0/A7/W_INST_0 SLICE_X4Y96/C6LUT
place_cell A/A0/A7/Z2_inferred_i_1 SLICE_X4Y96/D6LUT
place_cell A/A0/A7/Z_INST_0 SLICE_X3Y96/D6LUT
place_cell A/A0/A8/M1/D_INST_0 SLICE_X3Y96/C6LUT
place_cell A/A0/A8/M2/D_INST_0 SLICE_X3Y96/D5LUT
place_cell A/A0/A8/W2_inferred_i_1 SLICE_X3Y96/B6LUT
place_cell A/A0/A8/W_INST_0 SLICE_X3Y96/A6LUT
place_cell A/A0/A8/Z2_inferred_i_1 SLICE_X3Y96/C5LUT
place_cell A/A0/A8/Z_INST_0 SLICE_X3Y96/B5LUT
place_cell A/A0/A9/M1/D_INST_0 SLICE_X2Y96/C6LUT
place_cell A/A0/A9/M2/D_INST_0 SLICE_X2Y96/C5LUT
place_cell A/A0/A9/W2_inferred_i_1 SLICE_X2Y96/B6LUT
place_cell A/A0/A9/W_INST_0 SLICE_X2Y96/A6LUT
place_cell A/A0/A9/Z2_inferred_i_1 SLICE_X2Y96/B5LUT
place_cell A/A0/A9/Z_INST_0 SLICE_X2Y96/A5LUT
place_cell A/A0/DFF/Q_reg SLICE_X4Y95/AFF
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Wed Jan 25 22:33:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4912.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4912.762 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4912.762 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Cmod S7-210376AFE046A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Cmod S7-210376AFE046A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Cmod S7-210376AFE046A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Cmod S7-210376AFE046A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Cmod S7-210376AFE046A" may be locked by another hw_server.
close_hw_manager
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 22:42:02 2023...
