
*** Running vivado
    with args -log project_5_processing_system7_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_5_processing_system7_0_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source project_5_processing_system7_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1186.652 ; gain = 76.996 ; free physical = 145 ; free virtual = 3093
INFO: [Synth 8-638] synthesizing module 'project_5_processing_system7_0_1' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/synth/project_5_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'project_5_processing_system7_0_1' (5#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/synth/project_5_processing_system7_0_1.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1227.152 ; gain = 117.496 ; free physical = 208 ; free virtual = 3074
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.152 ; gain = 117.496 ; free physical = 188 ; free virtual = 3056
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_clock: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:08 . Memory (MB): peak = 1518.980 ; gain = 7.000 ; free physical = 124 ; free virtual = 1446
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1522.590 ; gain = 0.000 ; free physical = 604 ; free virtual = 1836
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:03:43 . Memory (MB): peak = 1522.590 ; gain = 412.934 ; free physical = 896 ; free virtual = 2242
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:03:44 . Memory (MB): peak = 1522.590 ; gain = 412.934 ; free physical = 877 ; free virtual = 2242
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:03:46 . Memory (MB): peak = 1522.590 ; gain = 412.934 ; free physical = 842 ; free virtual = 2207
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:03:49 . Memory (MB): peak = 1522.590 ; gain = 412.934 ; free physical = 754 ; free virtual = 2222
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:03:54 . Memory (MB): peak = 1530.598 ; gain = 420.941 ; free physical = 669 ; free virtual = 2176
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:04:17 . Memory (MB): peak = 1730.598 ; gain = 620.941 ; free physical = 162 ; free virtual = 1705
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:04:23 . Memory (MB): peak = 1750.605 ; gain = 640.949 ; free physical = 150 ; free virtual = 1574
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:04:24 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 142 ; free virtual = 1574
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:04:26 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 122 ; free virtual = 1565
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 111 ; free virtual = 1555
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 124 ; free virtual = 1568
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 121 ; free virtual = 1565
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 129 ; free virtual = 1573
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 129 ; free virtual = 1573

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 1758.613 ; gain = 648.957 ; free physical = 128 ; free virtual = 1573

*** Running vivado
    with args -log project_5_processing_system7_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_5_processing_system7_0_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source project_5_processing_system7_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.656 ; gain = 76.996 ; free physical = 460 ; free virtual = 5472
INFO: [Synth 8-638] synthesizing module 'project_5_processing_system7_0_1' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/synth/project_5_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'project_5_processing_system7_0_1' (5#1) [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/synth/project_5_processing_system7_0_1.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.156 ; gain = 117.496 ; free physical = 398 ; free virtual = 5413
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.156 ; gain = 117.496 ; free physical = 389 ; free virtual = 5403
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1522.594 ; gain = 0.000 ; free physical = 306 ; free virtual = 4621
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1522.594 ; gain = 412.934 ; free physical = 437 ; free virtual = 4774
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1522.594 ; gain = 412.934 ; free physical = 437 ; free virtual = 4773
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1522.594 ; gain = 412.934 ; free physical = 416 ; free virtual = 4755
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1522.594 ; gain = 412.934 ; free physical = 380 ; free virtual = 4729
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1530.602 ; gain = 420.941 ; free physical = 352 ; free virtual = 4702
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1730.602 ; gain = 620.941 ; free physical = 104 ; free virtual = 4047
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1750.609 ; gain = 640.949 ; free physical = 124 ; free virtual = 4044
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 160 ; free virtual = 4088
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 142 ; free virtual = 3928
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 142 ; free virtual = 3928
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 143 ; free virtual = 3929
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 143 ; free virtual = 3929
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 143 ; free virtual = 3929
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 143 ; free virtual = 3929

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1758.617 ; gain = 648.957 ; free physical = 142 ; free virtual = 3929
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1759.617 ; gain = 662.543 ; free physical = 285 ; free virtual = 3974
write_verilog: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:07 . Memory (MB): peak = 1759.617 ; gain = 0.000 ; free physical = 132 ; free virtual = 3876
