;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
	SUB @125, 133
	DAT <270, #1
	ADD 210, 31
	CMP @127, 106
	SLT 30, 9
	JMN -1, @-20
	SLT 30, 9
	JMN -1, @-20
	SLT 30, 9
	SUB @-127, 100
	SUB -1, <-20
	DJN 0, <402
	ADD 210, 60
	SUB -207, <-126
	JMZ -1, @-20
	SPL 0, -40
	CMP -207, <-126
	ADD 30, 9
	SUB -207, <-126
	CMP -207, <-126
	DJN -1, @-20
	SUB 3, 20
	SUB 112, 200
	SUB 112, 200
	CMP @127, 106
	SUB @121, 103
	CMP @121, 166
	CMP @121, 166
	CMP @121, 166
	SPL @300, 90
	MOV -1, <-20
	SUB 30, 200
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	SUB 112, 200
	MOV -1, <-20
	SPL 0, <402
	DAT #0, <402
	ADD <-5, <-20
	MOV -1, <-20
	ADD <-5, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
