// Seed: 2528114226
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    output wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input uwire module_0,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    output supply0 id_17,
    input tri0 id_18,
    output tri id_19,
    input tri1 id_20,
    output tri1 id_21,
    input wire id_22,
    output wor id_23,
    output wor id_24,
    output supply0 id_25,
    input wand id_26
);
  wor id_28 = 1'b0;
  generate
    genvar id_29;
  endgenerate
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8
);
  wire id_10;
  module_0(
      id_6,
      id_0,
      id_1,
      id_8,
      id_8,
      id_5,
      id_6,
      id_4,
      id_1,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_8,
      id_2,
      id_7,
      id_3,
      id_7,
      id_4,
      id_6,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_7
  );
endmodule
