/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 352 272)
	(text "memory_controller" (rect 5 0 97 12)(font "Arial" ))
	(text "inst" (rect 8 192 25 204)(font "Arial" ))
	(port
		(pt 288 176)
		(input)
		(text "dram_dq[15..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "dram_dq[15..0]" (rect 189 168 263 180)(font "Arial" ))
		(line (pt 272 176)(pt 288 176)(line_width 3))
	)
	(port
		(pt 0 136)
		(input)
		(text "address_space[15..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "address_space[15..0]" (rect 21 131 127 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "mem_control_bus[3..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "mem_control_bus[3..0]" (rect 21 27 134 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 59 46 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 160)
		(input)
		(text "P_reg[15..0]" (rect 0 0 60 12)(font "Arial" ))
		(text "P_reg[15..0]" (rect 21 155 81 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 288 128)
		(output)
		(text "we" (rect 0 0 12 12)(font "Arial" ))
		(text "we" (rect 257 123 267 135)(font "Arial" ))
		(line (pt 288 128)(pt 272 128))
	)
	(port
		(pt 288 160)
		(output)
		(text "dram_addr[14..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "dram_addr[14..0]" (rect 197 155 267 167)(font "Arial" ))
		(line (pt 288 160)(pt 272 160)(line_width 3))
	)
	(port
		(pt 288 184)
		(output)
		(text "dram_data[15..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "dram_data[15..0]" (rect 197 179 267 191)(font "Arial" ))
		(line (pt 288 184)(pt 272 184)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "instruction_bus[15..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "instruction_bus[15..0]" (rect 178 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 3))
	)
	(port
		(pt 288 96)
		(output)
		(text "instruction_address[5..0]" (rect 0 0 121 12)(font "Arial" ))
		(text "instruction_address[5..0]" (rect 165 91 267 103)(font "Arial" ))
		(line (pt 288 96)(pt 272 96)(line_width 3))
	)
	(port
		(pt 288 64)
		(output)
		(text "inst_cache_we" (rect 0 0 71 12)(font "Arial" ))
		(text "inst_cache_we" (rect 207 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64))
	)
	(port
		(pt 288 80)
		(output)
		(text "paging" (rect 0 0 31 12)(font "Arial" ))
		(text "paging" (rect 241 75 267 87)(font "Arial" ))
		(line (pt 288 80)(pt 272 80))
	)
	(port
		(pt 288 32)
		(output)
		(text "inst_offset[15..0]" (rect 0 0 86 12)(font "Arial" ))
		(text "inst_offset[15..0]" (rect 195 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 3))
	)
	(port
		(pt 0 184)
		(bidir)
		(text "bus[15..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "bus[15..0]" (rect 24 176 73 188)(font "Arial" ))
		(line (pt 16 184)(pt 0 184)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 272 192))
	)
)
