<?xml version="1.0" encoding="UTF-8"?>
<system name="board">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System"
   tool="QsysStandard" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element acl_irq_to_polling_slave_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element acl_irq_to_polling_slave_0.s1
   {
      datum baseAddress
      {
         value = "256";
         type = "String";
      }
   }
   element afu_regs
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element board
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element board
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element board
   {
      datum _originalDeviceFamily
      {
         value = "Arria 10";
         type = "String";
      }
   }
   element bridge_reset
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element cci_interface
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element cci_interface.cci_bridge_debug
   {
      datum baseAddress
      {
         value = "12288";
         type = "String";
      }
   }
   element clk_200
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_200.out_clk
   {
      datum _clockDomain
      {
         value = "config_clk_out_clk";
         type = "String";
      }
   }
   element clk_400
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element global_reset_in
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element kernel_clk_export
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element kernel_clk_in
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element kernel_interface
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element kernel_interface.ctrl
   {
      datum baseAddress
      {
         value = "16384";
         type = "String";
      }
   }
   element kernel_mem_board_avmm_rw_clock_crosser
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element kernel_mem_stage_avmm_r
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element kernel_mem_stage_avmm_r_4burst
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element kernel_mem_stage_avmm_rw
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element kernel_mem_stage_avmm_w
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element kernel_mem_stage_avmm_w_4burst
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element pipe_stage_host_ctrl
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element por_reset_controller
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element por_reset_counter
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pr_base_id
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element pr_base_id.s
   {
      datum baseAddress
      {
         value = "53120";
         type = "String";
      }
   }
   element version_id_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element version_id_0.s
   {
      datum baseAddress
      {
         value = "53184";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="10AX115U3F45E2SGE3" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos>
        <entry>
            <key>avmm_r_slave</key>
            <value>
                <connectionPointName>avmm_r_slave</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='cci_interface/mm_cci_bridge_0.avmm' start='0x0' end='0x10000000000000000' type='altera_avalon_mm_cci_bridge.avmm' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>64</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>512</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>avmm_w_slave</key>
            <value>
                <connectionPointName>avmm_w_slave</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='cci_interface/mm_cci_bridge_0.avmm' start='0x0' end='0x10000000000000000' type='altera_avalon_mm_cci_bridge.avmm' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>64</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>512</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>kernel_clk</key>
            <value>
                <connectionPointName>kernel_clk</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>CLOCK_DOMAIN</key>
                    </entry>
                    <entry>
                        <key>CLOCK_RATE</key>
                    </entry>
                    <entry>
                        <key>RESET_DOMAIN</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                        <value>0</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>psl_clk</key>
            <value>
                <connectionPointName>psl_clk</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos/>
            </value>
        </entry>
    </connPtSystemInfos>
</systemInfosDefinition>]]></parameter>
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="acl_internal_memorg_kernel"
   internal="kernel_interface.acl_bsp_memorg_kernel" />
 <interface
   name="avmm_r_slave"
   internal="kernel_mem_stage_avmm_r.s0"
   type="avalon"
   dir="end" />
 <interface
   name="avmm_w_slave"
   internal="kernel_mem_stage_avmm_w.s0"
   type="avalon"
   dir="end" />
 <interface
   name="bridge_reset"
   internal="bridge_reset.in_reset"
   type="reset"
   dir="end" />
 <interface name="ci0" internal="cci_interface.ci0" type="conduit" dir="end" />
 <interface name="clk_400" internal="clk_400.in_clk" type="clock" dir="end" />
 <interface
   name="global_reset"
   internal="global_reset_in.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="kernel_clk"
   internal="kernel_clk_export.clk"
   type="clock"
   dir="start" />
 <interface
   name="kernel_clk_in"
   internal="kernel_clk_in.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="kernel_cra"
   internal="kernel_interface.kernel_cra"
   type="avalon"
   dir="start" />
 <interface
   name="kernel_irq"
   internal="kernel_interface.kernel_irq_from_kernel"
   type="interrupt"
   dir="start" />
 <interface
   name="kernel_reset"
   internal="kernel_clk_export.clk_reset"
   type="reset"
   dir="start" />
 <interface name="mem_export_export" internal=".export" />
 <interface name="mem_export_irq_export" internal=".irq_export" />
 <interface name="psl_clk" internal="clk_200.in_clk" type="clock" dir="end" />
 <module
   name="acl_irq_to_polling_slave_0"
   kind="acl_irq_to_polling_slave"
   version="10.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100" />
  <parameter name="AUTO_IRQ_INTERRUPTS_USED" value="1" />
  <parameter name="DATA_WIDTH" value="32" />
 </module>
 <module
   name="afu_regs"
   kind="altera_avalon_onchip_memory2"
   version="16.0"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName" value="board_afu_regs" />
  <parameter name="blockType" value="M20K" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="64" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="deviceFeatures">ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="afuregs.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="64" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
 </module>
 <module
   name="bridge_reset"
   kind="altera_reset_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module name="cci_interface" kind="cci_interface" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE" value="10AX115U3F45E2SGE3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_KERNEL_IRQ_INTERRUPTS_USED" value="1" />
  <parameter name="AUTO_KERNEL_MASTER_ADDRESS_MAP"><![CDATA[<address-map><slave name='afu_regs.s1' start='0x0' end='0x40' /><slave name='acl_irq_to_polling_slave_0.s1' start='0x100' end='0x104' /><slave name='cci_interface/mm_cci_bridge_0.addr_cfg' start='0x2000' end='0x3000' /><slave name='cci_interface/mm_cci_bridge_0.debug' start='0x3000' end='0x4000' /><slave name='kernel_interface/version_id_0.s' start='0x4000' end='0x4004' /><slave name='kernel_interface/mem_org_mode0.s' start='0x4018' end='0x401C' /><slave name='kernel_interface/address_span_extender_0.cntl' start='0x4020' end='0x4028' /><slave name='kernel_interface/sw_reset.s' start='0x4030' end='0x4038' /><slave name='kernel_interface/address_span_extender_0.windowed_slave' start='0x5000' end='0x6000' /><slave name='pr_base_id.s' start='0xCF80' end='0xCF84' /><slave name='version_id_0.s' start='0xCFC0' end='0xCFC4' /></address-map>]]></parameter>
  <parameter name="AUTO_KERNEL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="AUTO_UNIQUE_ID" value="board_cci_interface" />
 </module>
 <module name="clk_200" kind="altera_clock_bridge" version="16.0" enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="100" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module name="clk_400" kind="altera_clock_bridge" version="16.0" enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="200" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="global_reset_in"
   kind="altera_reset_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="kernel_clk_export"
   kind="clock_source"
   version="16.0"
   enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module
   name="kernel_clk_in"
   kind="altera_clock_bridge"
   version="16.0"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="kernel_interface"
   kind="kernel_interface"
   version="15.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="10AX115U3F45E2SGE3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENABLE_ROM_RECONFIGURE" value="1" />
  <parameter name="NUM_GLOBAL_MEMS" value="1" />
 </module>
 <module
   name="kernel_mem_board_avmm_rw_clock_crosser"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="COMMAND_FIFO_DEPTH" value="512" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="MASTER_SYNC_DEPTH" value="4" />
  <parameter name="MAX_BURST_SIZE" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="512" />
  <parameter name="SLAVE_SYNC_DEPTH" value="4" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="kernel_mem_stage_avmm_r"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="512" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="kernel_mem_stage_avmm_r_4burst"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="4" />
  <parameter name="MAX_PENDING_RESPONSES" value="512" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="kernel_mem_stage_avmm_rw"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="4" />
  <parameter name="MAX_PENDING_RESPONSES" value="512" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="kernel_mem_stage_avmm_w"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="64" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="kernel_mem_stage_avmm_w_4burst"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="64" />
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="4" />
  <parameter name="MAX_PENDING_RESPONSES" value="256" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="64" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="pipe_stage_host_ctrl"
   kind="altera_avalon_mm_bridge"
   version="16.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="21" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="16" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="por_reset_controller"
   kind="altera_reset_controller"
   version="16.0"
   enabled="1">
  <parameter name="MIN_RST_ASSERTION_TIME" value="3" />
  <parameter name="NUM_RESET_INPUTS" value="1" />
  <parameter name="OUTPUT_RESET_SYNC_EDGES" value="deassert" />
  <parameter name="RESET_REQUEST_PRESENT" value="0" />
  <parameter name="RESET_REQ_EARLY_DSRT_TIME" value="1" />
  <parameter name="RESET_REQ_WAIT_TIME" value="1" />
  <parameter name="SYNC_DEPTH" value="2" />
  <parameter name="USE_RESET_REQUEST_IN0" value="0" />
  <parameter name="USE_RESET_REQUEST_IN1" value="0" />
  <parameter name="USE_RESET_REQUEST_IN10" value="0" />
  <parameter name="USE_RESET_REQUEST_IN11" value="0" />
  <parameter name="USE_RESET_REQUEST_IN12" value="0" />
  <parameter name="USE_RESET_REQUEST_IN13" value="0" />
  <parameter name="USE_RESET_REQUEST_IN14" value="0" />
  <parameter name="USE_RESET_REQUEST_IN15" value="0" />
  <parameter name="USE_RESET_REQUEST_IN2" value="0" />
  <parameter name="USE_RESET_REQUEST_IN3" value="0" />
  <parameter name="USE_RESET_REQUEST_IN4" value="0" />
  <parameter name="USE_RESET_REQUEST_IN5" value="0" />
  <parameter name="USE_RESET_REQUEST_IN6" value="0" />
  <parameter name="USE_RESET_REQUEST_IN7" value="0" />
  <parameter name="USE_RESET_REQUEST_IN8" value="0" />
  <parameter name="USE_RESET_REQUEST_IN9" value="0" />
  <parameter name="USE_RESET_REQUEST_INPUT" value="0" />
 </module>
 <module name="por_reset_counter" kind="sw_reset" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100" />
  <parameter name="LOG2_RESET_CYCLES" value="10" />
  <parameter name="WIDTH" value="8" />
 </module>
 <module name="pr_base_id" kind="version_id" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100" />
  <parameter name="VERSION_ID" value="1284905767" />
  <parameter name="WIDTH" value="32" />
 </module>
 <module name="version_id_0" kind="version_id" version="10.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100" />
  <parameter name="VERSION_ID" value="1298131504" />
  <parameter name="WIDTH" value="32" />
 </module>
 <connection
   kind="avalon"
   version="16.0"
   start="cci_interface.kernel_master"
   end="pipe_stage_host_ctrl.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="cci_interface.addr_cfg">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x2000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="cci_interface.cci_bridge_debug">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x3000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_board_avmm_rw_clock_crosser.m0"
   end="cci_interface.cci_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="kernel_interface.ctrl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="version_id_0.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xcfc0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="pr_base_id.s">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xcf80" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_stage_avmm_w.m0"
   end="kernel_mem_stage_avmm_w_4burst.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_stage_avmm_r.m0"
   end="kernel_mem_stage_avmm_r_4burst.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_stage_avmm_rw.m0"
   end="kernel_mem_board_avmm_rw_clock_crosser.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_stage_avmm_r_4burst.m0"
   end="kernel_mem_stage_avmm_rw.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="kernel_mem_stage_avmm_w_4burst.m0"
   end="kernel_mem_stage_avmm_rw.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="acl_irq_to_polling_slave_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pipe_stage_host_ctrl.m0"
   end="afu_regs.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="por_reset_counter.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="pipe_stage_host_ctrl.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="kernel_interface.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="por_reset_controller.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="version_id_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="acl_irq_to_polling_slave_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_400.out_clk"
   end="cci_interface.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="pr_base_id.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_400.out_clk"
   end="bridge_reset.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_stage_avmm_r.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_stage_avmm_w.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_stage_avmm_w_4burst.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_stage_avmm_r_4burst.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_stage_avmm_rw.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_200.out_clk"
   end="afu_regs.clk1" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_clk_export.clk_in" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_interface.kernel_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_400.out_clk"
   end="kernel_mem_board_avmm_rw_clock_crosser.m0_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="kernel_clk_in.out_clk"
   end="kernel_mem_board_avmm_rw_clock_crosser.s0_clk" />
 <connection
   kind="interrupt"
   version="16.0"
   start="acl_irq_to_polling_slave_0.irq"
   end="kernel_interface.kernel_irq_to_host">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.0"
   start="cci_interface.kernel_irq"
   end="kernel_interface.kernel_irq_to_host">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_clk_export.clk_in_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_stage_avmm_r.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_stage_avmm_w.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_stage_avmm_rw.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_stage_avmm_r_4burst.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_stage_avmm_w_4burst.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="kernel_interface.kernel_reset"
   end="kernel_mem_board_avmm_rw_clock_crosser.s0_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="por_reset_counter.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="kernel_mem_board_avmm_rw_clock_crosser.m0_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="cci_interface.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="pipe_stage_host_ctrl.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="kernel_interface.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="bridge_reset.out_reset"
   end="afu_regs.reset1" />
 <connection
   kind="reset"
   version="16.0"
   start="por_reset_controller.reset_out"
   end="acl_irq_to_polling_slave_0.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="por_reset_controller.reset_out"
   end="version_id_0.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="por_reset_controller.reset_out"
   end="pr_base_id.clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="por_reset_controller.reset_out"
   end="kernel_interface.sw_reset_in" />
 <connection
   kind="reset"
   version="16.0"
   start="por_reset_counter.sw_reset"
   end="por_reset_controller.reset_in0" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
</system>
