INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.gen/sources_1/ip/text_mem/sim/text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module barrel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/ascii2rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii2rgb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/mainDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32is
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'MemWr' is not allowed [D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v:58]
INFO: [VRFC 10-311] analyzing module GPRS
INFO: [VRFC 10-311] analyzing module bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/scancode_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scancode_ram
INFO: [VRFC 10-311] analyzing module shift_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
WARNING: [VRFC 10-3380] identifier 'h_valid' is used before its declaration [D:/Xilinx/Project/lab12/lab12.srcs/sources_1/new/vga_ctrl.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sim_1/new/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_keyboard_model
INFO: [VRFC 10-311] analyzing module test_cpu
