
PingPongRobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008270  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008430  08008430  00018430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800888c  0800888c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800888c  0800888c  0001888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008894  08008894  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008894  08008894  00018894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008898  08008898  00018898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800889c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001dc  08008a78  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08008a78  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d61  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ec  00000000  00000000  00032f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  00035360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  000363b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b3e2  00000000  00000000  00037318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c43  00000000  00000000  000626fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010af55  00000000  00000000  0007533d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00180292  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005544  00000000  00000000  001802e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008418 	.word	0x08008418

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08008418 	.word	0x08008418

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b5b0      	push	{r4, r5, r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	init_ultra(ultras + 0);
 8000ee2:	4815      	ldr	r0, [pc, #84]	; (8000f38 <main+0x5c>)
 8000ee4:	f000 fdda 	bl	8001a9c <init_ultra>
	init_ultra(ultras + 1);
 8000ee8:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <main+0x60>)
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fdd6 	bl	8001a9c <init_ultra>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef0:	f000 fe3f 	bl	8001b72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef4:	f000 f828 	bl	8000f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef8:	f000 f930 	bl	800115c <MX_GPIO_Init>
  MX_TIM4_Init();
 8000efc:	f000 f8b6 	bl	800106c <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 8000f00:	f000 f868 	bl	8000fd4 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000f04:	2104      	movs	r1, #4
 8000f06:	480e      	ldr	r0, [pc, #56]	; (8000f40 <main+0x64>)
 8000f08:	f002 feec 	bl	8003ce4 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("0 = %f, 1 = %f\n\r", ultras[0].distance_in, ultras[1].distance_in);
 8000f0c:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <main+0x5c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fb31 	bl	8000578 <__aeabi_f2d>
 8000f16:	4604      	mov	r4, r0
 8000f18:	460d      	mov	r5, r1
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <main+0x5c>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fb2a 	bl	8000578 <__aeabi_f2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	e9cd 2300 	strd	r2, r3, [sp]
 8000f2c:	4622      	mov	r2, r4
 8000f2e:	462b      	mov	r3, r5
 8000f30:	4804      	ldr	r0, [pc, #16]	; (8000f44 <main+0x68>)
 8000f32:	f005 f9ab 	bl	800628c <iprintf>
 8000f36:	e7e9      	b.n	8000f0c <main+0x30>
 8000f38:	200002d8 	.word	0x200002d8
 8000f3c:	200002e0 	.word	0x200002e0
 8000f40:	20000288 	.word	0x20000288
 8000f44:	08008430 	.word	0x08008430

08000f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b096      	sub	sp, #88	; 0x58
 8000f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	2244      	movs	r2, #68	; 0x44
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f004 fd26 	bl	80059a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f6a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f6e:	f001 f95d 	bl	800222c <HAL_PWREx_ControlVoltageScaling>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f78:	f000 fb2e 	bl	80015d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f7c:	2310      	movs	r3, #16
 8000f7e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f80:	2301      	movs	r3, #1
 8000f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f88:	2360      	movs	r3, #96	; 0x60
 8000f8a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 f9fd 	bl	8002394 <HAL_RCC_OscConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000fa0:	f000 fb1a 	bl	80015d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fb8:	463b      	mov	r3, r7
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 fe03 	bl	8002bc8 <HAL_RCC_ClockConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000fc8:	f000 fb06 	bl	80015d8 <Error_Handler>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3758      	adds	r7, #88	; 0x58
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000fd8:	4b22      	ldr	r3, [pc, #136]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000fda:	4a23      	ldr	r2, [pc, #140]	; (8001068 <MX_LPUART1_UART_Init+0x94>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000fde:	4b21      	ldr	r3, [pc, #132]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000fe0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fe4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe6:	4b1f      	ldr	r3, [pc, #124]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000fec:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffe:	4b19      	ldr	r3, [pc, #100]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001006:	2200      	movs	r2, #0
 8001008:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800100a:	4b16      	ldr	r3, [pc, #88]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001012:	2200      	movs	r2, #0
 8001014:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001018:	2200      	movs	r2, #0
 800101a:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800101c:	4811      	ldr	r0, [pc, #68]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 800101e:	f003 fdfd 	bl	8004c1c <HAL_UART_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001028:	f000 fad6 	bl	80015d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800102c:	2100      	movs	r1, #0
 800102e:	480d      	ldr	r0, [pc, #52]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001030:	f004 fbc6 	bl	80057c0 <HAL_UARTEx_SetTxFifoThreshold>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800103a:	f000 facd 	bl	80015d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800103e:	2100      	movs	r1, #0
 8001040:	4808      	ldr	r0, [pc, #32]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001042:	f004 fbfb 	bl	800583c <HAL_UARTEx_SetRxFifoThreshold>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800104c:	f000 fac4 	bl	80015d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001050:	4804      	ldr	r0, [pc, #16]	; (8001064 <MX_LPUART1_UART_Init+0x90>)
 8001052:	f004 fb7c 	bl	800574e <HAL_UARTEx_DisableFifoMode>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800105c:	f000 fabc 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	200001f8 	.word	0x200001f8
 8001068:	40008000 	.word	0x40008000

0800106c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08e      	sub	sp, #56	; 0x38
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001072:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800108c:	463b      	mov	r3, r7
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]
 800109a:	615a      	str	r2, [r3, #20]
 800109c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800109e:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010a0:	4a2d      	ldr	r2, [pc, #180]	; (8001158 <MX_TIM4_Init+0xec>)
 80010a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010a6:	2203      	movs	r2, #3
 80010a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010aa:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 39999;
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010b2:	f649 423f 	movw	r2, #39999	; 0x9c3f
 80010b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b8:	4b26      	ldr	r3, [pc, #152]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010be:	4b25      	ldr	r3, [pc, #148]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010c4:	4823      	ldr	r0, [pc, #140]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010c6:	f002 fd55 	bl	8003b74 <HAL_TIM_Base_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80010d0:	f000 fa82 	bl	80015d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010de:	4619      	mov	r1, r3
 80010e0:	481c      	ldr	r0, [pc, #112]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010e2:	f003 f819 	bl	8004118 <HAL_TIM_ConfigClockSource>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80010ec:	f000 fa74 	bl	80015d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010f0:	4818      	ldr	r0, [pc, #96]	; (8001154 <MX_TIM4_Init+0xe8>)
 80010f2:	f002 fd96 	bl	8003c22 <HAL_TIM_PWM_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80010fc:	f000 fa6c 	bl	80015d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4619      	mov	r1, r3
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_TIM4_Init+0xe8>)
 8001110:	f003 fcfc 	bl	8004b0c <HAL_TIMEx_MasterConfigSynchronization>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800111a:	f000 fa5d 	bl	80015d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800111e:	2360      	movs	r3, #96	; 0x60
 8001120:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001122:	230a      	movs	r3, #10
 8001124:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800112e:	463b      	mov	r3, r7
 8001130:	2204      	movs	r2, #4
 8001132:	4619      	mov	r1, r3
 8001134:	4807      	ldr	r0, [pc, #28]	; (8001154 <MX_TIM4_Init+0xe8>)
 8001136:	f002 fedb 	bl	8003ef0 <HAL_TIM_PWM_ConfigChannel>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001140:	f000 fa4a 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001144:	4803      	ldr	r0, [pc, #12]	; (8001154 <MX_TIM4_Init+0xe8>)
 8001146:	f000 fb33 	bl	80017b0 <HAL_TIM_MspPostInit>

}
 800114a:	bf00      	nop
 800114c:	3738      	adds	r7, #56	; 0x38
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000288 	.word	0x20000288
 8001158:	40000800 	.word	0x40000800

0800115c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08e      	sub	sp, #56	; 0x38
 8001160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001172:	4bb2      	ldr	r3, [pc, #712]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001176:	4ab1      	ldr	r2, [pc, #708]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001178:	f043 0310 	orr.w	r3, r3, #16
 800117c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117e:	4baf      	ldr	r3, [pc, #700]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	623b      	str	r3, [r7, #32]
 8001188:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800118a:	4bac      	ldr	r3, [pc, #688]	; (800143c <MX_GPIO_Init+0x2e0>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118e:	4aab      	ldr	r2, [pc, #684]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001190:	f043 0304 	orr.w	r3, r3, #4
 8001194:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001196:	4ba9      	ldr	r3, [pc, #676]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119a:	f003 0304 	and.w	r3, r3, #4
 800119e:	61fb      	str	r3, [r7, #28]
 80011a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011a2:	4ba6      	ldr	r3, [pc, #664]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a6:	4aa5      	ldr	r2, [pc, #660]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011a8:	f043 0320 	orr.w	r3, r3, #32
 80011ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ae:	4ba3      	ldr	r3, [pc, #652]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	f003 0320 	and.w	r3, r3, #32
 80011b6:	61bb      	str	r3, [r7, #24]
 80011b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ba:	4ba0      	ldr	r3, [pc, #640]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	4a9f      	ldr	r2, [pc, #636]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c6:	4b9d      	ldr	r3, [pc, #628]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	4b9a      	ldr	r3, [pc, #616]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	4a99      	ldr	r2, [pc, #612]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011de:	4b97      	ldr	r3, [pc, #604]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	4b94      	ldr	r3, [pc, #592]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	4a93      	ldr	r2, [pc, #588]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f6:	4b91      	ldr	r3, [pc, #580]	; (800143c <MX_GPIO_Init+0x2e0>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001202:	4b8e      	ldr	r3, [pc, #568]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	4a8d      	ldr	r2, [pc, #564]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120e:	4b8b      	ldr	r3, [pc, #556]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800121a:	4b88      	ldr	r3, [pc, #544]	; (800143c <MX_GPIO_Init+0x2e0>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	4a87      	ldr	r2, [pc, #540]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001226:	4b85      	ldr	r3, [pc, #532]	; (800143c <MX_GPIO_Init+0x2e0>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001232:	f001 f89f 	bl	8002374 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001236:	230c      	movs	r3, #12
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001246:	230d      	movs	r3, #13
 8001248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	487b      	ldr	r0, [pc, #492]	; (8001440 <MX_GPIO_Init+0x2e4>)
 8001252:	f000 fe15 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001256:	2307      	movs	r3, #7
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800125a:	2312      	movs	r3, #18
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001266:	2304      	movs	r3, #4
 8001268:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	4874      	ldr	r0, [pc, #464]	; (8001444 <MX_GPIO_Init+0x2e8>)
 8001272:	f000 fe05 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	2302      	movs	r3, #2
 800127c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001286:	230d      	movs	r3, #13
 8001288:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800128a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128e:	4619      	mov	r1, r3
 8001290:	486c      	ldr	r0, [pc, #432]	; (8001444 <MX_GPIO_Init+0x2e8>)
 8001292:	f000 fdf5 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001296:	233f      	movs	r3, #63	; 0x3f
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800129a:	230b      	movs	r3, #11
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a6:	4619      	mov	r1, r3
 80012a8:	4867      	ldr	r0, [pc, #412]	; (8001448 <MX_GPIO_Init+0x2ec>)
 80012aa:	f000 fde9 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012ae:	2303      	movs	r3, #3
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80012b2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80012b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c6:	f000 fddb 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012ca:	2308      	movs	r3, #8
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012ce:	230b      	movs	r3, #11
 80012d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e0:	f000 fdce 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012e4:	23f0      	movs	r3, #240	; 0xf0
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e8:	2302      	movs	r3, #2
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f0:	2303      	movs	r3, #3
 80012f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012f4:	2305      	movs	r3, #5
 80012f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fc:	4619      	mov	r1, r3
 80012fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001302:	f000 fdbd 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001306:	2301      	movs	r3, #1
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001316:	2302      	movs	r3, #2
 8001318:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131e:	4619      	mov	r1, r3
 8001320:	484a      	ldr	r0, [pc, #296]	; (800144c <MX_GPIO_Init+0x2f0>)
 8001322:	f000 fdad 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001326:	2302      	movs	r3, #2
 8001328:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800132a:	230b      	movs	r3, #11
 800132c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001336:	4619      	mov	r1, r3
 8001338:	4844      	ldr	r0, [pc, #272]	; (800144c <MX_GPIO_Init+0x2f0>)
 800133a:	f000 fda1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 800133e:	2344      	movs	r3, #68	; 0x44
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001342:	2303      	movs	r3, #3
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134e:	4619      	mov	r1, r3
 8001350:	483e      	ldr	r0, [pc, #248]	; (800144c <MX_GPIO_Init+0x2f0>)
 8001352:	f000 fd95 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001356:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001368:	2301      	movs	r3, #1
 800136a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800136c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001370:	4619      	mov	r1, r3
 8001372:	4833      	ldr	r0, [pc, #204]	; (8001440 <MX_GPIO_Init+0x2e4>)
 8001374:	f000 fd84 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001378:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800138a:	2303      	movs	r3, #3
 800138c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800138e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001392:	4619      	mov	r1, r3
 8001394:	482a      	ldr	r0, [pc, #168]	; (8001440 <MX_GPIO_Init+0x2e4>)
 8001396:	f000 fd73 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800139a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800139e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a0:	2302      	movs	r3, #2
 80013a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a8:	2300      	movs	r3, #0
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013ac:	2301      	movs	r3, #1
 80013ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b4:	4619      	mov	r1, r3
 80013b6:	4825      	ldr	r0, [pc, #148]	; (800144c <MX_GPIO_Init+0x2f0>)
 80013b8:	f000 fd62 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80013bc:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c2:	2302      	movs	r3, #2
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2300      	movs	r3, #0
 80013cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80013ce:	230d      	movs	r3, #13
 80013d0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d6:	4619      	mov	r1, r3
 80013d8:	481c      	ldr	r0, [pc, #112]	; (800144c <MX_GPIO_Init+0x2f0>)
 80013da:	f000 fd51 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	2300      	movs	r3, #0
 80013ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80013f0:	230e      	movs	r3, #14
 80013f2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f8:	4619      	mov	r1, r3
 80013fa:	4814      	ldr	r0, [pc, #80]	; (800144c <MX_GPIO_Init+0x2f0>)
 80013fc:	f000 fd40 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001400:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140e:	2303      	movs	r3, #3
 8001410:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001412:	2307      	movs	r3, #7
 8001414:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141a:	4619      	mov	r1, r3
 800141c:	480c      	ldr	r0, [pc, #48]	; (8001450 <MX_GPIO_Init+0x2f4>)
 800141e:	f000 fd2f 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001422:	2340      	movs	r3, #64	; 0x40
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2300      	movs	r3, #0
 8001430:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001432:	230d      	movs	r3, #13
 8001434:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143a:	e00b      	b.n	8001454 <MX_GPIO_Init+0x2f8>
 800143c:	40021000 	.word	0x40021000
 8001440:	48001000 	.word	0x48001000
 8001444:	48001400 	.word	0x48001400
 8001448:	48000800 	.word	0x48000800
 800144c:	48000400 	.word	0x48000400
 8001450:	48000c00 	.word	0x48000c00
 8001454:	4619      	mov	r1, r3
 8001456:	4854      	ldr	r0, [pc, #336]	; (80015a8 <MX_GPIO_Init+0x44c>)
 8001458:	f000 fd12 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800146c:	2302      	movs	r3, #2
 800146e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	484c      	ldr	r0, [pc, #304]	; (80015a8 <MX_GPIO_Init+0x44c>)
 8001478:	f000 fd02 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800147c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800148e:	230c      	movs	r3, #12
 8001490:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001496:	4619      	mov	r1, r3
 8001498:	4843      	ldr	r0, [pc, #268]	; (80015a8 <MX_GPIO_Init+0x44c>)
 800149a:	f000 fcf1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800149e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80014a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ac:	2303      	movs	r3, #3
 80014ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014b0:	230a      	movs	r3, #10
 80014b2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b8:	4619      	mov	r1, r3
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f000 fcdf 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d4:	4619      	mov	r1, r3
 80014d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014da:	f000 fcd1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014de:	2301      	movs	r3, #1
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80014ee:	2309      	movs	r3, #9
 80014f0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f6:	4619      	mov	r1, r3
 80014f8:	482c      	ldr	r0, [pc, #176]	; (80015ac <MX_GPIO_Init+0x450>)
 80014fa:	f000 fcc1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014fe:	2304      	movs	r3, #4
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150a:	2303      	movs	r3, #3
 800150c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800150e:	230c      	movs	r3, #12
 8001510:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001512:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001516:	4619      	mov	r1, r3
 8001518:	4824      	ldr	r0, [pc, #144]	; (80015ac <MX_GPIO_Init+0x450>)
 800151a:	f000 fcb1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800151e:	2378      	movs	r3, #120	; 0x78
 8001520:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152a:	2303      	movs	r3, #3
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800152e:	2307      	movs	r3, #7
 8001530:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001536:	4619      	mov	r1, r3
 8001538:	481c      	ldr	r0, [pc, #112]	; (80015ac <MX_GPIO_Init+0x450>)
 800153a:	f000 fca1 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800153e:	2338      	movs	r3, #56	; 0x38
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154a:	2303      	movs	r3, #3
 800154c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800154e:	2306      	movs	r3, #6
 8001550:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001556:	4619      	mov	r1, r3
 8001558:	4815      	ldr	r0, [pc, #84]	; (80015b0 <MX_GPIO_Init+0x454>)
 800155a:	f000 fc91 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800155e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001564:	2312      	movs	r3, #18
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156c:	2303      	movs	r3, #3
 800156e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001570:	2304      	movs	r3, #4
 8001572:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001578:	4619      	mov	r1, r3
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <MX_GPIO_Init+0x454>)
 800157c:	f000 fc80 	bl	8001e80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001580:	2200      	movs	r2, #0
 8001582:	2100      	movs	r1, #0
 8001584:	2006      	movs	r0, #6
 8001586:	f000 fc44 	bl	8001e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800158a:	2006      	movs	r0, #6
 800158c:	f000 fc5d 	bl	8001e4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2100      	movs	r1, #0
 8001594:	2007      	movs	r0, #7
 8001596:	f000 fc3c 	bl	8001e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800159a:	2007      	movs	r0, #7
 800159c:	f000 fc55 	bl	8001e4a <HAL_NVIC_EnableIRQ>

}
 80015a0:	bf00      	nop
 80015a2:	3738      	adds	r7, #56	; 0x38
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	48000800 	.word	0x48000800
 80015ac:	48000c00 	.word	0x48000c00
 80015b0:	48000400 	.word	0x48000400

080015b4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80015bc:	1d39      	adds	r1, r7, #4
 80015be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015c2:	2201      	movs	r2, #1
 80015c4:	4803      	ldr	r0, [pc, #12]	; (80015d4 <__io_putchar+0x20>)
 80015c6:	f003 fb79 	bl	8004cbc <HAL_UART_Transmit>
  return ch;
 80015ca:	687b      	ldr	r3, [r7, #4]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200001f8 	.word	0x200001f8

080015d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015dc:	b672      	cpsid	i
}
 80015de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e0:	e7fe      	b.n	80015e0 <Error_Handler+0x8>
	...

080015e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <HAL_MspInit+0x44>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	4a0e      	ldr	r2, [pc, #56]	; (8001628 <HAL_MspInit+0x44>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6613      	str	r3, [r2, #96]	; 0x60
 80015f6:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <HAL_MspInit+0x44>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <HAL_MspInit+0x44>)
 8001604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001606:	4a08      	ldr	r2, [pc, #32]	; (8001628 <HAL_MspInit+0x44>)
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160c:	6593      	str	r3, [r2, #88]	; 0x58
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_MspInit+0x44>)
 8001610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000

0800162c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b0ae      	sub	sp, #184	; 0xb8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	2294      	movs	r2, #148	; 0x94
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f004 f9ab 	bl	80059a8 <memset>
  if(huart->Instance==LPUART1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a22      	ldr	r2, [pc, #136]	; (80016e0 <HAL_UART_MspInit+0xb4>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d13d      	bne.n	80016d8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800165c:	2320      	movs	r3, #32
 800165e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001660:	2300      	movs	r3, #0
 8001662:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4618      	mov	r0, r3
 800166a:	f001 fd6b 	bl	8003144 <HAL_RCCEx_PeriphCLKConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001674:	f7ff ffb0 	bl	80015d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001678:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 800167a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800167c:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 8001686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001690:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 8001692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001694:	4a13      	ldr	r2, [pc, #76]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 8001696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800169a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169c:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_UART_MspInit+0xb8>)
 800169e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80016a8:	f000 fe64 	bl	8002374 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80016ac:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80016b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c0:	2303      	movs	r3, #3
 80016c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80016c6:	2308      	movs	r3, #8
 80016c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <HAL_UART_MspInit+0xbc>)
 80016d4:	f000 fbd4 	bl	8001e80 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80016d8:	bf00      	nop
 80016da:	37b8      	adds	r7, #184	; 0xb8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40008000 	.word	0x40008000
 80016e4:	40021000 	.word	0x40021000
 80016e8:	48001800 	.word	0x48001800

080016ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a25      	ldr	r2, [pc, #148]	; (80017a0 <HAL_TIM_Base_MspInit+0xb4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d144      	bne.n	8001798 <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800170e:	4b25      	ldr	r3, [pc, #148]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001712:	4a24      	ldr	r2, [pc, #144]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	6593      	str	r3, [r2, #88]	; 0x58
 800171a:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 800171c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a1e      	ldr	r2, [pc, #120]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f003 0308 	and.w	r3, r3, #8
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800173e:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001742:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 8001744:	f043 0310 	orr.w	r3, r3, #16
 8001748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800174a:	4b16      	ldr	r3, [pc, #88]	; (80017a4 <HAL_TIM_Base_MspInit+0xb8>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001756:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001768:	2302      	movs	r3, #2
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	480d      	ldr	r0, [pc, #52]	; (80017a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001774:	f000 fb84 	bl	8001e80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001778:	2301      	movs	r3, #1
 800177a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001788:	2302      	movs	r3, #2
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	4619      	mov	r1, r3
 8001792:	4806      	ldr	r0, [pc, #24]	; (80017ac <HAL_TIM_Base_MspInit+0xc0>)
 8001794:	f000 fb74 	bl	8001e80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001798:	bf00      	nop
 800179a:	3728      	adds	r7, #40	; 0x28
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40000800 	.word	0x40000800
 80017a4:	40021000 	.word	0x40021000
 80017a8:	48000c00 	.word	0x48000c00
 80017ac:	48001000 	.word	0x48001000

080017b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a11      	ldr	r2, [pc, #68]	; (8001814 <HAL_TIM_MspPostInit+0x64>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d11b      	bne.n	800180a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <HAL_TIM_MspPostInit+0x68>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	4a10      	ldr	r2, [pc, #64]	; (8001818 <HAL_TIM_MspPostInit+0x68>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <HAL_TIM_MspPostInit+0x68>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017fa:	2302      	movs	r3, #2
 80017fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	; (800181c <HAL_TIM_MspPostInit+0x6c>)
 8001806:	f000 fb3b 	bl	8001e80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40000800 	.word	0x40000800
 8001818:	40021000 	.word	0x40021000
 800181c:	48000400 	.word	0x48000400

08001820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001824:	e7fe      	b.n	8001824 <NMI_Handler+0x4>

08001826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182a:	e7fe      	b.n	800182a <HardFault_Handler+0x4>

0800182c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001830:	e7fe      	b.n	8001830 <MemManage_Handler+0x4>

08001832 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <BusFault_Handler+0x4>

08001838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <UsageFault_Handler+0x4>

0800183e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186c:	f000 f9d6 	bl	8001c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}

08001874 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	// Update ultrasonic index 0.
	update_ultra(ultras + 0, TIM4->CNT);
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <EXTI0_IRQHandler+0x1c>)
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	4619      	mov	r1, r3
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <EXTI0_IRQHandler+0x20>)
 8001880:	f000 f91e 	bl	8001ac0 <update_ultra>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001884:	2001      	movs	r0, #1
 8001886:	f000 fc8d 	bl	80021a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40000800 	.word	0x40000800
 8001894:	200002d8 	.word	0x200002d8

08001898 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	// Update ultrasonic index 1.
	update_ultra(ultras + 1, TIM4->CNT);
 800189c:	4a05      	ldr	r2, [pc, #20]	; (80018b4 <EXTI1_IRQHandler+0x1c>)
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <EXTI1_IRQHandler+0x20>)
 80018a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a2:	4619      	mov	r1, r3
 80018a4:	4610      	mov	r0, r2
 80018a6:	f000 f90b 	bl	8001ac0 <update_ultra>

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80018aa:	2002      	movs	r0, #2
 80018ac:	f000 fc7a 	bl	80021a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	200002e0 	.word	0x200002e0
 80018b8:	40000800 	.word	0x40000800

080018bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
	return 1;
 80018c0:	2301      	movs	r3, #1
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <_kill>:

int _kill(int pid, int sig)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018d6:	f004 f83d 	bl	8005954 <__errno>
 80018da:	4603      	mov	r3, r0
 80018dc:	2216      	movs	r2, #22
 80018de:	601a      	str	r2, [r3, #0]
	return -1;
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_exit>:

void _exit (int status)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ffe7 	bl	80018cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80018fe:	e7fe      	b.n	80018fe <_exit+0x12>

08001900 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	e00a      	b.n	8001928 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001912:	f3af 8000 	nop.w
 8001916:	4601      	mov	r1, r0
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	60ba      	str	r2, [r7, #8]
 800191e:	b2ca      	uxtb	r2, r1
 8001920:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3301      	adds	r3, #1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	429a      	cmp	r2, r3
 800192e:	dbf0      	blt.n	8001912 <_read+0x12>
	}

return len;
 8001930:	687b      	ldr	r3, [r7, #4]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	60f8      	str	r0, [r7, #12]
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	e009      	b.n	8001960 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	60ba      	str	r2, [r7, #8]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fe2d 	bl	80015b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	3301      	adds	r3, #1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	dbf1      	blt.n	800194c <_write+0x12>
	}
	return len;
 8001968:	687b      	ldr	r3, [r7, #4]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <_close>:

int _close(int file)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
	return -1;
 800197a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800197e:	4618      	mov	r0, r3
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800199a:	605a      	str	r2, [r3, #4]
	return 0;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_isatty>:

int _isatty(int file)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
	return 1;
 80019b2:	2301      	movs	r3, #1
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
	return 0;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
	...

080019dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e4:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <_sbrk+0x5c>)
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <_sbrk+0x60>)
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f0:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <_sbrk+0x64>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d102      	bne.n	80019fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_sbrk+0x64>)
 80019fa:	4a12      	ldr	r2, [pc, #72]	; (8001a44 <_sbrk+0x68>)
 80019fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <_sbrk+0x64>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d207      	bcs.n	8001a1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a0c:	f003 ffa2 	bl	8005954 <__errno>
 8001a10:	4603      	mov	r3, r0
 8001a12:	220c      	movs	r2, #12
 8001a14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a1a:	e009      	b.n	8001a30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <_sbrk+0x64>)
 8001a2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200a0000 	.word	0x200a0000
 8001a3c:	00000400 	.word	0x00000400
 8001a40:	200002d4 	.word	0x200002d4
 8001a44:	20000300 	.word	0x20000300

08001a48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <SystemInit+0x20>)
 8001a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <SystemInit+0x20>)
 8001a54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <get_ultra_distance_in>:
#include "ultrasonic.h"

float get_ultra_distance_in(unsigned int count_us) {
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	return ((float) count_us) / 144.0;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a7e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001a98 <get_ultra_distance_in+0x2c>
 8001a82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a86:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	43100000 	.word	0x43100000

08001a9c <init_ultra>:

void init_ultra(ultra_t* ultra) {
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	ultra->count_of_echo_start = 0;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	605a      	str	r2, [r3, #4]
	ultra->distance_in = 0.0;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <update_ultra>:

void update_ultra(ultra_t* ultra, unsigned int current_count) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]

	// If we're at the beginning of an echo.
	if (ultra->count_of_echo_start == 0) {
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d103      	bne.n	8001ada <update_ultra+0x1a>
		ultra->count_of_echo_start = current_count;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
		ultra->distance_in = get_ultra_distance_in(elapsed_counts);

		// Reset count for beginning of next echo.
		ultra->count_of_echo_start = 0;
	}
}
 8001ad8:	e01b      	b.n	8001b12 <update_ultra+0x52>
	else if (current_count < ultra->count_of_echo_start) {
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d206      	bcs.n	8001af2 <update_ultra+0x32>
		ultra->distance_in = -1;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <update_ultra+0x5c>)
 8001ae8:	601a      	str	r2, [r3, #0]
		ultra->count_of_echo_start = 1;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	605a      	str	r2, [r3, #4]
}
 8001af0:	e00f      	b.n	8001b12 <update_ultra+0x52>
		unsigned int elapsed_counts = current_count - ultra->count_of_echo_start;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	60fb      	str	r3, [r7, #12]
		ultra->distance_in = get_ultra_distance_in(elapsed_counts);
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	f7ff ffb5 	bl	8001a6c <get_ultra_distance_in>
 8001b02:	eef0 7a40 	vmov.f32	s15, s0
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	edc3 7a00 	vstr	s15, [r3]
		ultra->count_of_echo_start = 0;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	605a      	str	r2, [r3, #4]
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	bf800000 	.word	0xbf800000

08001b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b24:	f7ff ff90 	bl	8001a48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b28:	480c      	ldr	r0, [pc, #48]	; (8001b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b2a:	490d      	ldr	r1, [pc, #52]	; (8001b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	; (8001b64 <LoopForever+0xe>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b30:	e002      	b.n	8001b38 <LoopCopyDataInit>

08001b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b36:	3304      	adds	r3, #4

08001b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b3c:	d3f9      	bcc.n	8001b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3e:	4a0a      	ldr	r2, [pc, #40]	; (8001b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b40:	4c0a      	ldr	r4, [pc, #40]	; (8001b6c <LoopForever+0x16>)
  movs r3, #0
 8001b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b44:	e001      	b.n	8001b4a <LoopFillZerobss>

08001b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b48:	3204      	adds	r2, #4

08001b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b4c:	d3fb      	bcc.n	8001b46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b4e:	f003 ff07 	bl	8005960 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b52:	f7ff f9c3 	bl	8000edc <main>

08001b56 <LoopForever>:

LoopForever:
    b LoopForever
 8001b56:	e7fe      	b.n	8001b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b58:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b60:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001b64:	0800889c 	.word	0x0800889c
  ldr r2, =_sbss
 8001b68:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001b6c:	200002fc 	.word	0x200002fc

08001b70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b70:	e7fe      	b.n	8001b70 <ADC1_IRQHandler>

08001b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7c:	2003      	movs	r0, #3
 8001b7e:	f000 f93d 	bl	8001dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b82:	2000      	movs	r0, #0
 8001b84:	f000 f80e 	bl	8001ba4 <HAL_InitTick>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	71fb      	strb	r3, [r7, #7]
 8001b92:	e001      	b.n	8001b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b94:	f7ff fd26 	bl	80015e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b98:	79fb      	ldrb	r3, [r7, #7]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bb0:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d023      	beq.n	8001c00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <HAL_InitTick+0x70>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f949 	bl	8001e66 <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10f      	bne.n	8001bfa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d809      	bhi.n	8001bf4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001be8:	f000 f913 	bl	8001e12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bec:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <HAL_InitTick+0x74>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e007      	b.n	8001c04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	e004      	b.n	8001c04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	e001      	b.n	8001c04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x20>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_IncTick+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <HAL_IncTick+0x24>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	200002e8 	.word	0x200002e8

08001c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <HAL_GetTick+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	200002e8 	.word	0x200002e8

08001c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8e:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	60d3      	str	r3, [r2, #12]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca8:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <__NVIC_GetPriorityGrouping+0x18>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	0a1b      	lsrs	r3, r3, #8
 8001cae:	f003 0307 	and.w	r3, r3, #7
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	db0b      	blt.n	8001cea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f003 021f 	and.w	r2, r3, #31
 8001cd8:	4907      	ldr	r1, [pc, #28]	; (8001cf8 <__NVIC_EnableIRQ+0x38>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	095b      	lsrs	r3, r3, #5
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000e100 	.word	0xe000e100

08001cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	6039      	str	r1, [r7, #0]
 8001d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	db0a      	blt.n	8001d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	490c      	ldr	r1, [pc, #48]	; (8001d48 <__NVIC_SetPriority+0x4c>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	0112      	lsls	r2, r2, #4
 8001d1c:	b2d2      	uxtb	r2, r2
 8001d1e:	440b      	add	r3, r1
 8001d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d24:	e00a      	b.n	8001d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	4908      	ldr	r1, [pc, #32]	; (8001d4c <__NVIC_SetPriority+0x50>)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	3b04      	subs	r3, #4
 8001d34:	0112      	lsls	r2, r2, #4
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	440b      	add	r3, r1
 8001d3a:	761a      	strb	r2, [r3, #24]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000e100 	.word	0xe000e100
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b089      	sub	sp, #36	; 0x24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	f1c3 0307 	rsb	r3, r3, #7
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	bf28      	it	cs
 8001d6e:	2304      	movcs	r3, #4
 8001d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	3304      	adds	r3, #4
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d902      	bls.n	8001d80 <NVIC_EncodePriority+0x30>
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3b03      	subs	r3, #3
 8001d7e:	e000      	b.n	8001d82 <NVIC_EncodePriority+0x32>
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43da      	mvns	r2, r3
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	401a      	ands	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001da2:	43d9      	mvns	r1, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da8:	4313      	orrs	r3, r2
         );
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3724      	adds	r7, #36	; 0x24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc8:	d301      	bcc.n	8001dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e00f      	b.n	8001dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dce:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <SysTick_Config+0x40>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd6:	210f      	movs	r1, #15
 8001dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ddc:	f7ff ff8e 	bl	8001cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <SysTick_Config+0x40>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <SysTick_Config+0x40>)
 8001de8:	2207      	movs	r2, #7
 8001dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	e000e010 	.word	0xe000e010

08001dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ff29 	bl	8001c5c <__NVIC_SetPriorityGrouping>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b086      	sub	sp, #24
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	4603      	mov	r3, r0
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e24:	f7ff ff3e 	bl	8001ca4 <__NVIC_GetPriorityGrouping>
 8001e28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	68b9      	ldr	r1, [r7, #8]
 8001e2e:	6978      	ldr	r0, [r7, #20]
 8001e30:	f7ff ff8e 	bl	8001d50 <NVIC_EncodePriority>
 8001e34:	4602      	mov	r2, r0
 8001e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff5d 	bl	8001cfc <__NVIC_SetPriority>
}
 8001e42:	bf00      	nop
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	4603      	mov	r3, r0
 8001e52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff31 	bl	8001cc0 <__NVIC_EnableIRQ>
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ffa2 	bl	8001db8 <SysTick_Config>
 8001e74:	4603      	mov	r3, r0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e8e:	e166      	b.n	800215e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2101      	movs	r1, #1
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 8158 	beq.w	8002158 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d005      	beq.n	8001ec0 <HAL_GPIO_Init+0x40>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0303 	and.w	r3, r3, #3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d130      	bne.n	8001f22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	2203      	movs	r2, #3
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4013      	ands	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	091b      	lsrs	r3, r3, #4
 8001f0c:	f003 0201 	and.w	r2, r3, #1
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d017      	beq.n	8001f5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	2203      	movs	r2, #3
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d123      	bne.n	8001fb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	08da      	lsrs	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3208      	adds	r2, #8
 8001f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	220f      	movs	r2, #15
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	08da      	lsrs	r2, r3, #3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3208      	adds	r2, #8
 8001fac:	6939      	ldr	r1, [r7, #16]
 8001fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 0203 	and.w	r2, r3, #3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 80b2 	beq.w	8002158 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff4:	4b61      	ldr	r3, [pc, #388]	; (800217c <HAL_GPIO_Init+0x2fc>)
 8001ff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ff8:	4a60      	ldr	r2, [pc, #384]	; (800217c <HAL_GPIO_Init+0x2fc>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6613      	str	r3, [r2, #96]	; 0x60
 8002000:	4b5e      	ldr	r3, [pc, #376]	; (800217c <HAL_GPIO_Init+0x2fc>)
 8002002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800200c:	4a5c      	ldr	r2, [pc, #368]	; (8002180 <HAL_GPIO_Init+0x300>)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	220f      	movs	r2, #15
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002036:	d02b      	beq.n	8002090 <HAL_GPIO_Init+0x210>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a52      	ldr	r2, [pc, #328]	; (8002184 <HAL_GPIO_Init+0x304>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d025      	beq.n	800208c <HAL_GPIO_Init+0x20c>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a51      	ldr	r2, [pc, #324]	; (8002188 <HAL_GPIO_Init+0x308>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d01f      	beq.n	8002088 <HAL_GPIO_Init+0x208>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a50      	ldr	r2, [pc, #320]	; (800218c <HAL_GPIO_Init+0x30c>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d019      	beq.n	8002084 <HAL_GPIO_Init+0x204>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a4f      	ldr	r2, [pc, #316]	; (8002190 <HAL_GPIO_Init+0x310>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d013      	beq.n	8002080 <HAL_GPIO_Init+0x200>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a4e      	ldr	r2, [pc, #312]	; (8002194 <HAL_GPIO_Init+0x314>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d00d      	beq.n	800207c <HAL_GPIO_Init+0x1fc>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a4d      	ldr	r2, [pc, #308]	; (8002198 <HAL_GPIO_Init+0x318>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d007      	beq.n	8002078 <HAL_GPIO_Init+0x1f8>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a4c      	ldr	r2, [pc, #304]	; (800219c <HAL_GPIO_Init+0x31c>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d101      	bne.n	8002074 <HAL_GPIO_Init+0x1f4>
 8002070:	2307      	movs	r3, #7
 8002072:	e00e      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002074:	2308      	movs	r3, #8
 8002076:	e00c      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002078:	2306      	movs	r3, #6
 800207a:	e00a      	b.n	8002092 <HAL_GPIO_Init+0x212>
 800207c:	2305      	movs	r3, #5
 800207e:	e008      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002080:	2304      	movs	r3, #4
 8002082:	e006      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002084:	2303      	movs	r3, #3
 8002086:	e004      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002088:	2302      	movs	r3, #2
 800208a:	e002      	b.n	8002092 <HAL_GPIO_Init+0x212>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <HAL_GPIO_Init+0x212>
 8002090:	2300      	movs	r3, #0
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	f002 0203 	and.w	r2, r2, #3
 8002098:	0092      	lsls	r2, r2, #2
 800209a:	4093      	lsls	r3, r2
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4313      	orrs	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020a2:	4937      	ldr	r1, [pc, #220]	; (8002180 <HAL_GPIO_Init+0x300>)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	3302      	adds	r3, #2
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020b0:	4b3b      	ldr	r3, [pc, #236]	; (80021a0 <HAL_GPIO_Init+0x320>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	43db      	mvns	r3, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d003      	beq.n	80020d4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020d4:	4a32      	ldr	r2, [pc, #200]	; (80021a0 <HAL_GPIO_Init+0x320>)
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020da:	4b31      	ldr	r3, [pc, #196]	; (80021a0 <HAL_GPIO_Init+0x320>)
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	43db      	mvns	r3, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4013      	ands	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020fe:	4a28      	ldr	r2, [pc, #160]	; (80021a0 <HAL_GPIO_Init+0x320>)
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002104:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <HAL_GPIO_Init+0x320>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	43db      	mvns	r3, r3
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d003      	beq.n	8002128 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002128:	4a1d      	ldr	r2, [pc, #116]	; (80021a0 <HAL_GPIO_Init+0x320>)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800212e:	4b1c      	ldr	r3, [pc, #112]	; (80021a0 <HAL_GPIO_Init+0x320>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	43db      	mvns	r3, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4013      	ands	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002152:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <HAL_GPIO_Init+0x320>)
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3301      	adds	r3, #1
 800215c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	fa22 f303 	lsr.w	r3, r2, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	f47f ae91 	bne.w	8001e90 <HAL_GPIO_Init+0x10>
  }
}
 800216e:	bf00      	nop
 8002170:	bf00      	nop
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40021000 	.word	0x40021000
 8002180:	40010000 	.word	0x40010000
 8002184:	48000400 	.word	0x48000400
 8002188:	48000800 	.word	0x48000800
 800218c:	48000c00 	.word	0x48000c00
 8002190:	48001000 	.word	0x48001000
 8002194:	48001400 	.word	0x48001400
 8002198:	48001800 	.word	0x48001800
 800219c:	48001c00 	.word	0x48001c00
 80021a0:	40010400 	.word	0x40010400

080021a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021ae:	4b08      	ldr	r3, [pc, #32]	; (80021d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021b0:	695a      	ldr	r2, [r3, #20]
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	4013      	ands	r3, r2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d006      	beq.n	80021c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021ba:	4a05      	ldr	r2, [pc, #20]	; (80021d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 f806 	bl	80021d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40010400 	.word	0x40010400

080021d4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021f0:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <HAL_PWREx_GetVoltageRange+0x3c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021fc:	d102      	bne.n	8002204 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80021fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002202:	e00b      	b.n	800221c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002204:	4b08      	ldr	r3, [pc, #32]	; (8002228 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002206:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800220a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002212:	d102      	bne.n	800221a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002214:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002218:	e000      	b.n	800221c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800221a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800221c:	4618      	mov	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40007000 	.word	0x40007000

0800222c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d141      	bne.n	80022be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800223a:	4b4b      	ldr	r3, [pc, #300]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002242:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002246:	d131      	bne.n	80022ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002248:	4b47      	ldr	r3, [pc, #284]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800224e:	4a46      	ldr	r2, [pc, #280]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002254:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002258:	4b43      	ldr	r3, [pc, #268]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002260:	4a41      	ldr	r2, [pc, #260]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002262:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002266:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002268:	4b40      	ldr	r3, [pc, #256]	; (800236c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2232      	movs	r2, #50	; 0x32
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	4a3f      	ldr	r2, [pc, #252]	; (8002370 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002274:	fba2 2303 	umull	r2, r3, r2, r3
 8002278:	0c9b      	lsrs	r3, r3, #18
 800227a:	3301      	adds	r3, #1
 800227c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800227e:	e002      	b.n	8002286 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	3b01      	subs	r3, #1
 8002284:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002286:	4b38      	ldr	r3, [pc, #224]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002292:	d102      	bne.n	800229a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f2      	bne.n	8002280 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800229a:	4b33      	ldr	r3, [pc, #204]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800229c:	695b      	ldr	r3, [r3, #20]
 800229e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022a6:	d158      	bne.n	800235a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e057      	b.n	800235c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022ac:	4b2e      	ldr	r3, [pc, #184]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022b2:	4a2d      	ldr	r2, [pc, #180]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80022bc:	e04d      	b.n	800235a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022c4:	d141      	bne.n	800234a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022c6:	4b28      	ldr	r3, [pc, #160]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d2:	d131      	bne.n	8002338 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022d4:	4b24      	ldr	r3, [pc, #144]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022da:	4a23      	ldr	r2, [pc, #140]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022ec:	4a1e      	ldr	r2, [pc, #120]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80022f4:	4b1d      	ldr	r3, [pc, #116]	; (800236c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2232      	movs	r2, #50	; 0x32
 80022fa:	fb02 f303 	mul.w	r3, r2, r3
 80022fe:	4a1c      	ldr	r2, [pc, #112]	; (8002370 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002300:	fba2 2303 	umull	r2, r3, r2, r3
 8002304:	0c9b      	lsrs	r3, r3, #18
 8002306:	3301      	adds	r3, #1
 8002308:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800230a:	e002      	b.n	8002312 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3b01      	subs	r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002312:	4b15      	ldr	r3, [pc, #84]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800231a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800231e:	d102      	bne.n	8002326 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f2      	bne.n	800230c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800232e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002332:	d112      	bne.n	800235a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e011      	b.n	800235c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800233e:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002344:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002348:	e007      	b.n	800235a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800234a:	4b07      	ldr	r3, [pc, #28]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002352:	4a05      	ldr	r2, [pc, #20]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002354:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002358:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	40007000 	.word	0x40007000
 800236c:	20000000 	.word	0x20000000
 8002370:	431bde83 	.word	0x431bde83

08002374 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_PWREx_EnableVddIO2+0x1c>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a04      	ldr	r2, [pc, #16]	; (8002390 <HAL_PWREx_EnableVddIO2+0x1c>)
 800237e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002382:	6053      	str	r3, [r2, #4]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40007000 	.word	0x40007000

08002394 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d102      	bne.n	80023a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	f000 bc08 	b.w	8002bb8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023a8:	4b96      	ldr	r3, [pc, #600]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b2:	4b94      	ldr	r3, [pc, #592]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80e4 	beq.w	8002592 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d007      	beq.n	80023e0 <HAL_RCC_OscConfig+0x4c>
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	f040 808b 	bne.w	80024ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	f040 8087 	bne.w	80024ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023e0:	4b88      	ldr	r3, [pc, #544]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d005      	beq.n	80023f8 <HAL_RCC_OscConfig+0x64>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e3df      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1a      	ldr	r2, [r3, #32]
 80023fc:	4b81      	ldr	r3, [pc, #516]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <HAL_RCC_OscConfig+0x7e>
 8002408:	4b7e      	ldr	r3, [pc, #504]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002410:	e005      	b.n	800241e <HAL_RCC_OscConfig+0x8a>
 8002412:	4b7c      	ldr	r3, [pc, #496]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002414:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800241e:	4293      	cmp	r3, r2
 8002420:	d223      	bcs.n	800246a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fdcc 	bl	8002fc4 <RCC_SetFlashLatencyFromMSIRange>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e3c0      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002436:	4b73      	ldr	r3, [pc, #460]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a72      	ldr	r2, [pc, #456]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800243c:	f043 0308 	orr.w	r3, r3, #8
 8002440:	6013      	str	r3, [r2, #0]
 8002442:	4b70      	ldr	r3, [pc, #448]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	496d      	ldr	r1, [pc, #436]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002450:	4313      	orrs	r3, r2
 8002452:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002454:	4b6b      	ldr	r3, [pc, #428]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	021b      	lsls	r3, r3, #8
 8002462:	4968      	ldr	r1, [pc, #416]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
 8002468:	e025      	b.n	80024b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800246a:	4b66      	ldr	r3, [pc, #408]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a65      	ldr	r2, [pc, #404]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002470:	f043 0308 	orr.w	r3, r3, #8
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	4b63      	ldr	r3, [pc, #396]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	4960      	ldr	r1, [pc, #384]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002484:	4313      	orrs	r3, r2
 8002486:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002488:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	021b      	lsls	r3, r3, #8
 8002496:	495b      	ldr	r1, [pc, #364]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d109      	bne.n	80024b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 fd8c 	bl	8002fc4 <RCC_SetFlashLatencyFromMSIRange>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e380      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024b6:	f000 fcc1 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 80024ba:	4602      	mov	r2, r0
 80024bc:	4b51      	ldr	r3, [pc, #324]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	4950      	ldr	r1, [pc, #320]	; (8002608 <HAL_RCC_OscConfig+0x274>)
 80024c8:	5ccb      	ldrb	r3, [r1, r3]
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	fa22 f303 	lsr.w	r3, r2, r3
 80024d2:	4a4e      	ldr	r2, [pc, #312]	; (800260c <HAL_RCC_OscConfig+0x278>)
 80024d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024d6:	4b4e      	ldr	r3, [pc, #312]	; (8002610 <HAL_RCC_OscConfig+0x27c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fb62 	bl	8001ba4 <HAL_InitTick>
 80024e0:	4603      	mov	r3, r0
 80024e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d052      	beq.n	8002590 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	e364      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d032      	beq.n	800255c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024f6:	4b43      	ldr	r3, [pc, #268]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a42      	ldr	r2, [pc, #264]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002502:	f7ff fb9f 	bl	8001c44 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800250a:	f7ff fb9b 	bl	8001c44 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e34d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800251c:	4b39      	ldr	r3, [pc, #228]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002528:	4b36      	ldr	r3, [pc, #216]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a35      	ldr	r2, [pc, #212]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800252e:	f043 0308 	orr.w	r3, r3, #8
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	4b33      	ldr	r3, [pc, #204]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	4930      	ldr	r1, [pc, #192]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002546:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	021b      	lsls	r3, r3, #8
 8002554:	492b      	ldr	r1, [pc, #172]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002556:	4313      	orrs	r3, r2
 8002558:	604b      	str	r3, [r1, #4]
 800255a:	e01a      	b.n	8002592 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800255c:	4b29      	ldr	r3, [pc, #164]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a28      	ldr	r2, [pc, #160]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002568:	f7ff fb6c 	bl	8001c44 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002570:	f7ff fb68 	bl	8001c44 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e31a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002582:	4b20      	ldr	r3, [pc, #128]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x1dc>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d073      	beq.n	8002686 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_OscConfig+0x21c>
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	d10e      	bne.n	80025c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d10b      	bne.n	80025c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d063      	beq.n	8002684 <HAL_RCC_OscConfig+0x2f0>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d15f      	bne.n	8002684 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e2f7      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d0:	d106      	bne.n	80025e0 <HAL_RCC_OscConfig+0x24c>
 80025d2:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a0b      	ldr	r2, [pc, #44]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e025      	b.n	800262c <HAL_RCC_OscConfig+0x298>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025e8:	d114      	bne.n	8002614 <HAL_RCC_OscConfig+0x280>
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a05      	ldr	r2, [pc, #20]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	4b03      	ldr	r3, [pc, #12]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a02      	ldr	r2, [pc, #8]	; (8002604 <HAL_RCC_OscConfig+0x270>)
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e013      	b.n	800262c <HAL_RCC_OscConfig+0x298>
 8002604:	40021000 	.word	0x40021000
 8002608:	08008444 	.word	0x08008444
 800260c:	20000000 	.word	0x20000000
 8002610:	20000004 	.word	0x20000004
 8002614:	4ba0      	ldr	r3, [pc, #640]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a9f      	ldr	r2, [pc, #636]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800261a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	4b9d      	ldr	r3, [pc, #628]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a9c      	ldr	r2, [pc, #624]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800262a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d013      	beq.n	800265c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7ff fb06 	bl	8001c44 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800263c:	f7ff fb02 	bl	8001c44 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b64      	cmp	r3, #100	; 0x64
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e2b4      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800264e:	4b92      	ldr	r3, [pc, #584]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f0      	beq.n	800263c <HAL_RCC_OscConfig+0x2a8>
 800265a:	e014      	b.n	8002686 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7ff faf2 	bl	8001c44 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002664:	f7ff faee 	bl	8001c44 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b64      	cmp	r3, #100	; 0x64
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e2a0      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002676:	4b88      	ldr	r3, [pc, #544]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x2d0>
 8002682:	e000      	b.n	8002686 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d060      	beq.n	8002754 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	2b04      	cmp	r3, #4
 8002696:	d005      	beq.n	80026a4 <HAL_RCC_OscConfig+0x310>
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2b0c      	cmp	r3, #12
 800269c:	d119      	bne.n	80026d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d116      	bne.n	80026d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026a4:	4b7c      	ldr	r3, [pc, #496]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d005      	beq.n	80026bc <HAL_RCC_OscConfig+0x328>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e27d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026bc:	4b76      	ldr	r3, [pc, #472]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	061b      	lsls	r3, r3, #24
 80026ca:	4973      	ldr	r1, [pc, #460]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d0:	e040      	b.n	8002754 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d023      	beq.n	8002722 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026da:	4b6f      	ldr	r3, [pc, #444]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a6e      	ldr	r2, [pc, #440]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e6:	f7ff faad 	bl	8001c44 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ee:	f7ff faa9 	bl	8001c44 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e25b      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002700:	4b65      	ldr	r3, [pc, #404]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0f0      	beq.n	80026ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270c:	4b62      	ldr	r3, [pc, #392]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	061b      	lsls	r3, r3, #24
 800271a:	495f      	ldr	r1, [pc, #380]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800271c:	4313      	orrs	r3, r2
 800271e:	604b      	str	r3, [r1, #4]
 8002720:	e018      	b.n	8002754 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002722:	4b5d      	ldr	r3, [pc, #372]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a5c      	ldr	r2, [pc, #368]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800272c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272e:	f7ff fa89 	bl	8001c44 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7ff fa85 	bl	8001c44 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e237      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002748:	4b53      	ldr	r3, [pc, #332]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1f0      	bne.n	8002736 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d03c      	beq.n	80027da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d01c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002768:	4b4b      	ldr	r3, [pc, #300]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800276a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800276e:	4a4a      	ldr	r2, [pc, #296]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002770:	f043 0301 	orr.w	r3, r3, #1
 8002774:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7ff fa64 	bl	8001c44 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002780:	f7ff fa60 	bl	8001c44 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e212      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002792:	4b41      	ldr	r3, [pc, #260]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002794:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <HAL_RCC_OscConfig+0x3ec>
 80027a0:	e01b      	b.n	80027da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a2:	4b3d      	ldr	r3, [pc, #244]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027a8:	4a3b      	ldr	r2, [pc, #236]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027aa:	f023 0301 	bic.w	r3, r3, #1
 80027ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7ff fa47 	bl	8001c44 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ba:	f7ff fa43 	bl	8001c44 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e1f5      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027cc:	4b32      	ldr	r3, [pc, #200]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ef      	bne.n	80027ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 80a6 	beq.w	8002934 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e8:	2300      	movs	r3, #0
 80027ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027ec:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10d      	bne.n	8002814 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f8:	4b27      	ldr	r3, [pc, #156]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fc:	4a26      	ldr	r2, [pc, #152]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 80027fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002802:	6593      	str	r3, [r2, #88]	; 0x58
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002810:	2301      	movs	r3, #1
 8002812:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002814:	4b21      	ldr	r3, [pc, #132]	; (800289c <HAL_RCC_OscConfig+0x508>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d118      	bne.n	8002852 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002820:	4b1e      	ldr	r3, [pc, #120]	; (800289c <HAL_RCC_OscConfig+0x508>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1d      	ldr	r2, [pc, #116]	; (800289c <HAL_RCC_OscConfig+0x508>)
 8002826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800282a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800282c:	f7ff fa0a 	bl	8001c44 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002834:	f7ff fa06 	bl	8001c44 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e1b8      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002846:	4b15      	ldr	r3, [pc, #84]	; (800289c <HAL_RCC_OscConfig+0x508>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d108      	bne.n	800286c <HAL_RCC_OscConfig+0x4d8>
 800285a:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800285c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002860:	4a0d      	ldr	r2, [pc, #52]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800286a:	e029      	b.n	80028c0 <HAL_RCC_OscConfig+0x52c>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b05      	cmp	r3, #5
 8002872:	d115      	bne.n	80028a0 <HAL_RCC_OscConfig+0x50c>
 8002874:	4b08      	ldr	r3, [pc, #32]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800287a:	4a07      	ldr	r2, [pc, #28]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800288a:	4a03      	ldr	r2, [pc, #12]	; (8002898 <HAL_RCC_OscConfig+0x504>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002894:	e014      	b.n	80028c0 <HAL_RCC_OscConfig+0x52c>
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000
 800289c:	40007000 	.word	0x40007000
 80028a0:	4b9d      	ldr	r3, [pc, #628]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a6:	4a9c      	ldr	r2, [pc, #624]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028a8:	f023 0301 	bic.w	r3, r3, #1
 80028ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028b0:	4b99      	ldr	r3, [pc, #612]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028b6:	4a98      	ldr	r2, [pc, #608]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028b8:	f023 0304 	bic.w	r3, r3, #4
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d016      	beq.n	80028f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c8:	f7ff f9bc 	bl	8001c44 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ce:	e00a      	b.n	80028e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d0:	f7ff f9b8 	bl	8001c44 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	f241 3288 	movw	r2, #5000	; 0x1388
 80028de:	4293      	cmp	r3, r2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e168      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e6:	4b8c      	ldr	r3, [pc, #560]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80028e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0ed      	beq.n	80028d0 <HAL_RCC_OscConfig+0x53c>
 80028f4:	e015      	b.n	8002922 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f6:	f7ff f9a5 	bl	8001c44 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028fc:	e00a      	b.n	8002914 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fe:	f7ff f9a1 	bl	8001c44 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	f241 3288 	movw	r2, #5000	; 0x1388
 800290c:	4293      	cmp	r3, r2
 800290e:	d901      	bls.n	8002914 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e151      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002914:	4b80      	ldr	r3, [pc, #512]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1ed      	bne.n	80028fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002922:	7ffb      	ldrb	r3, [r7, #31]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d105      	bne.n	8002934 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002928:	4b7b      	ldr	r3, [pc, #492]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 800292a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292c:	4a7a      	ldr	r2, [pc, #488]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 800292e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002932:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d03c      	beq.n	80029ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	2b00      	cmp	r3, #0
 8002946:	d01c      	beq.n	8002982 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002948:	4b73      	ldr	r3, [pc, #460]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 800294a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800294e:	4a72      	ldr	r2, [pc, #456]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7ff f974 	bl	8001c44 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002960:	f7ff f970 	bl	8001c44 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e122      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002972:	4b69      	ldr	r3, [pc, #420]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002974:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0ef      	beq.n	8002960 <HAL_RCC_OscConfig+0x5cc>
 8002980:	e01b      	b.n	80029ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002982:	4b65      	ldr	r3, [pc, #404]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002984:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002988:	4a63      	ldr	r2, [pc, #396]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002992:	f7ff f957 	bl	8001c44 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299a:	f7ff f953 	bl	8001c44 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e105      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029ac:	4b5a      	ldr	r3, [pc, #360]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80029ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1ef      	bne.n	800299a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 80f9 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	f040 80cf 	bne.w	8002b6c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80029ce:	4b52      	ldr	r3, [pc, #328]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f003 0203 	and.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029de:	429a      	cmp	r2, r3
 80029e0:	d12c      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	3b01      	subs	r3, #1
 80029ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d123      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d11b      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d113      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1e:	085b      	lsrs	r3, r3, #1
 8002a20:	3b01      	subs	r3, #1
 8002a22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d109      	bne.n	8002a3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	3b01      	subs	r3, #1
 8002a36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d071      	beq.n	8002b20 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	2b0c      	cmp	r3, #12
 8002a40:	d068      	beq.n	8002b14 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a42:	4b35      	ldr	r3, [pc, #212]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d105      	bne.n	8002a5a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a4e:	4b32      	ldr	r3, [pc, #200]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e0ac      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a5e:	4b2e      	ldr	r3, [pc, #184]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a2d      	ldr	r2, [pc, #180]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a68:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a6a:	f7ff f8eb 	bl	8001c44 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a72:	f7ff f8e7 	bl	8001c44 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e099      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a84:	4b24      	ldr	r3, [pc, #144]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f0      	bne.n	8002a72 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a90:	4b21      	ldr	r3, [pc, #132]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <HAL_RCC_OscConfig+0x788>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002aa0:	3a01      	subs	r2, #1
 8002aa2:	0112      	lsls	r2, r2, #4
 8002aa4:	4311      	orrs	r1, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002aaa:	0212      	lsls	r2, r2, #8
 8002aac:	4311      	orrs	r1, r2
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ab2:	0852      	lsrs	r2, r2, #1
 8002ab4:	3a01      	subs	r2, #1
 8002ab6:	0552      	lsls	r2, r2, #21
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002abe:	0852      	lsrs	r2, r2, #1
 8002ac0:	3a01      	subs	r2, #1
 8002ac2:	0652      	lsls	r2, r2, #25
 8002ac4:	4311      	orrs	r1, r2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002aca:	06d2      	lsls	r2, r2, #27
 8002acc:	430a      	orrs	r2, r1
 8002ace:	4912      	ldr	r1, [pc, #72]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a0f      	ldr	r2, [pc, #60]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ada:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a0c      	ldr	r2, [pc, #48]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002ae6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002aec:	f7ff f8aa 	bl	8001c44 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af4:	f7ff f8a6 	bl	8001c44 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e058      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b06:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <HAL_RCC_OscConfig+0x784>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b12:	e050      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e04f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b20:	4b27      	ldr	r3, [pc, #156]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d144      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b2c:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a23      	ldr	r2, [pc, #140]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b38:	4b21      	ldr	r3, [pc, #132]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a20      	ldr	r2, [pc, #128]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b44:	f7ff f87e 	bl	8001c44 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7ff f87a 	bl	8001c44 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e02c      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b5e:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0x7b8>
 8002b6a:	e024      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	2b0c      	cmp	r3, #12
 8002b70:	d01f      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b72:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7e:	f7ff f861 	bl	8001c44 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b86:	f7ff f85d 	bl	8001c44 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e00f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b98:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1f0      	bne.n	8002b86 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ba4:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	4905      	ldr	r1, [pc, #20]	; (8002bc0 <HAL_RCC_OscConfig+0x82c>)
 8002baa:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <HAL_RCC_OscConfig+0x830>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	60cb      	str	r3, [r1, #12]
 8002bb0:	e001      	b.n	8002bb6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3720      	adds	r7, #32
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	feeefffc 	.word	0xfeeefffc

08002bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e11d      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002be0:	4b90      	ldr	r3, [pc, #576]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 030f 	and.w	r3, r3, #15
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d910      	bls.n	8002c10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bee:	4b8d      	ldr	r3, [pc, #564]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 020f 	bic.w	r2, r3, #15
 8002bf6:	498b      	ldr	r1, [pc, #556]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b89      	ldr	r3, [pc, #548]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e105      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d010      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	4b81      	ldr	r3, [pc, #516]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d908      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c2c:	4b7e      	ldr	r3, [pc, #504]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	497b      	ldr	r1, [pc, #492]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d079      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d11e      	bne.n	8002c90 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c52:	4b75      	ldr	r3, [pc, #468]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e0dc      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002c62:	f000 fa09 	bl	8003078 <RCC_GetSysClockFreqFromPLLSource>
 8002c66:	4603      	mov	r3, r0
 8002c68:	4a70      	ldr	r2, [pc, #448]	; (8002e2c <HAL_RCC_ClockConfig+0x264>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d946      	bls.n	8002cfc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002c6e:	4b6e      	ldr	r3, [pc, #440]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d140      	bne.n	8002cfc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c7a:	4b6b      	ldr	r3, [pc, #428]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c82:	4a69      	ldr	r2, [pc, #420]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	617b      	str	r3, [r7, #20]
 8002c8e:	e035      	b.n	8002cfc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d107      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c98:	4b63      	ldr	r3, [pc, #396]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d115      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e0b9      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cb0:	4b5d      	ldr	r3, [pc, #372]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d109      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e0ad      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cc0:	4b59      	ldr	r3, [pc, #356]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e0a5      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002cd0:	f000 f8b4 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	4a55      	ldr	r2, [pc, #340]	; (8002e2c <HAL_RCC_ClockConfig+0x264>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d90f      	bls.n	8002cfc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002cdc:	4b52      	ldr	r3, [pc, #328]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d109      	bne.n	8002cfc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ce8:	4b4f      	ldr	r3, [pc, #316]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cf0:	4a4d      	ldr	r2, [pc, #308]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cf6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cf8:	2380      	movs	r3, #128	; 0x80
 8002cfa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cfc:	4b4a      	ldr	r3, [pc, #296]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f023 0203 	bic.w	r2, r3, #3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	4947      	ldr	r1, [pc, #284]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d0e:	f7fe ff99 	bl	8001c44 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d14:	e00a      	b.n	8002d2c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d16:	f7fe ff95 	bl	8001c44 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e077      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d2c:	4b3e      	ldr	r3, [pc, #248]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 020c 	and.w	r2, r3, #12
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d1eb      	bne.n	8002d16 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2b80      	cmp	r3, #128	; 0x80
 8002d42:	d105      	bne.n	8002d50 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d44:	4b38      	ldr	r3, [pc, #224]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	4a37      	ldr	r2, [pc, #220]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d4e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d010      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	4b31      	ldr	r3, [pc, #196]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d208      	bcs.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d6c:	4b2e      	ldr	r3, [pc, #184]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	492b      	ldr	r1, [pc, #172]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d7e:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d210      	bcs.n	8002dae <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8c:	4b25      	ldr	r3, [pc, #148]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f023 020f 	bic.w	r2, r3, #15
 8002d94:	4923      	ldr	r1, [pc, #140]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9c:	4b21      	ldr	r3, [pc, #132]	; (8002e24 <HAL_RCC_ClockConfig+0x25c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 030f 	and.w	r3, r3, #15
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d001      	beq.n	8002dae <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e036      	b.n	8002e1c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dba:	4b1b      	ldr	r3, [pc, #108]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	4918      	ldr	r1, [pc, #96]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0308 	and.w	r3, r3, #8
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d009      	beq.n	8002dec <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dd8:	4b13      	ldr	r3, [pc, #76]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	4910      	ldr	r1, [pc, #64]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dec:	f000 f826 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002df0:	4602      	mov	r2, r0
 8002df2:	4b0d      	ldr	r3, [pc, #52]	; (8002e28 <HAL_RCC_ClockConfig+0x260>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	091b      	lsrs	r3, r3, #4
 8002df8:	f003 030f 	and.w	r3, r3, #15
 8002dfc:	490c      	ldr	r1, [pc, #48]	; (8002e30 <HAL_RCC_ClockConfig+0x268>)
 8002dfe:	5ccb      	ldrb	r3, [r1, r3]
 8002e00:	f003 031f 	and.w	r3, r3, #31
 8002e04:	fa22 f303 	lsr.w	r3, r2, r3
 8002e08:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <HAL_RCC_ClockConfig+0x26c>)
 8002e0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e0c:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <HAL_RCC_ClockConfig+0x270>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fe fec7 	bl	8001ba4 <HAL_InitTick>
 8002e16:	4603      	mov	r3, r0
 8002e18:	73fb      	strb	r3, [r7, #15]

  return status;
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3718      	adds	r7, #24
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40022000 	.word	0x40022000
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	04c4b400 	.word	0x04c4b400
 8002e30:	08008444 	.word	0x08008444
 8002e34:	20000000 	.word	0x20000000
 8002e38:	20000004 	.word	0x20000004

08002e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e4a:	4b3e      	ldr	r3, [pc, #248]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e54:	4b3b      	ldr	r3, [pc, #236]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	f003 0303 	and.w	r3, r3, #3
 8002e5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_GetSysClockFreq+0x34>
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	2b0c      	cmp	r3, #12
 8002e68:	d121      	bne.n	8002eae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d11e      	bne.n	8002eae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e70:	4b34      	ldr	r3, [pc, #208]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0308 	and.w	r3, r3, #8
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d107      	bne.n	8002e8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e7c:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e82:	0a1b      	lsrs	r3, r3, #8
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	e005      	b.n	8002e98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e8c:	4b2d      	ldr	r3, [pc, #180]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e98:	4a2b      	ldr	r2, [pc, #172]	; (8002f48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10d      	bne.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002eac:	e00a      	b.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d102      	bne.n	8002eba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002eb4:	4b25      	ldr	r3, [pc, #148]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	e004      	b.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ec0:	4b23      	ldr	r3, [pc, #140]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ec2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	2b0c      	cmp	r3, #12
 8002ec8:	d134      	bne.n	8002f34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002eca:	4b1e      	ldr	r3, [pc, #120]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d003      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0xac>
 8002ee0:	e005      	b.n	8002eee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	; (8002f4c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ee4:	617b      	str	r3, [r7, #20]
      break;
 8002ee6:	e005      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ee8:	4b19      	ldr	r3, [pc, #100]	; (8002f50 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eea:	617b      	str	r3, [r7, #20]
      break;
 8002eec:	e002      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	617b      	str	r3, [r7, #20]
      break;
 8002ef2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ef4:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	3301      	adds	r3, #1
 8002f00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	0a1b      	lsrs	r3, r3, #8
 8002f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	fb03 f202 	mul.w	r2, r3, r2
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	0e5b      	lsrs	r3, r3, #25
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	3301      	adds	r3, #1
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f34:	69bb      	ldr	r3, [r7, #24]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	0800845c 	.word	0x0800845c
 8002f4c:	00f42400 	.word	0x00f42400
 8002f50:	007a1200 	.word	0x007a1200

08002f54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f58:	4b03      	ldr	r3, [pc, #12]	; (8002f68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	20000000 	.word	0x20000000

08002f6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f70:	f7ff fff0 	bl	8002f54 <HAL_RCC_GetHCLKFreq>
 8002f74:	4602      	mov	r2, r0
 8002f76:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	0a1b      	lsrs	r3, r3, #8
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	4904      	ldr	r1, [pc, #16]	; (8002f94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f82:	5ccb      	ldrb	r3, [r1, r3]
 8002f84:	f003 031f 	and.w	r3, r3, #31
 8002f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40021000 	.word	0x40021000
 8002f94:	08008454 	.word	0x08008454

08002f98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f9c:	f7ff ffda 	bl	8002f54 <HAL_RCC_GetHCLKFreq>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	0adb      	lsrs	r3, r3, #11
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	4904      	ldr	r1, [pc, #16]	; (8002fc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fae:	5ccb      	ldrb	r3, [r1, r3]
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	08008454 	.word	0x08008454

08002fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fcc:	2300      	movs	r3, #0
 8002fce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fd0:	4b27      	ldr	r3, [pc, #156]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fdc:	f7ff f906 	bl	80021ec <HAL_PWREx_GetVoltageRange>
 8002fe0:	6178      	str	r0, [r7, #20]
 8002fe2:	e014      	b.n	800300e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fe4:	4b22      	ldr	r3, [pc, #136]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe8:	4a21      	ldr	r2, [pc, #132]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fee:	6593      	str	r3, [r2, #88]	; 0x58
 8002ff0:	4b1f      	ldr	r3, [pc, #124]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ffc:	f7ff f8f6 	bl	80021ec <HAL_PWREx_GetVoltageRange>
 8003000:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003002:	4b1b      	ldr	r3, [pc, #108]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003006:	4a1a      	ldr	r2, [pc, #104]	; (8003070 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800300c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003014:	d10b      	bne.n	800302e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b80      	cmp	r3, #128	; 0x80
 800301a:	d913      	bls.n	8003044 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2ba0      	cmp	r3, #160	; 0xa0
 8003020:	d902      	bls.n	8003028 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003022:	2302      	movs	r3, #2
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	e00d      	b.n	8003044 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003028:	2301      	movs	r3, #1
 800302a:	613b      	str	r3, [r7, #16]
 800302c:	e00a      	b.n	8003044 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b7f      	cmp	r3, #127	; 0x7f
 8003032:	d902      	bls.n	800303a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003034:	2302      	movs	r3, #2
 8003036:	613b      	str	r3, [r7, #16]
 8003038:	e004      	b.n	8003044 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b70      	cmp	r3, #112	; 0x70
 800303e:	d101      	bne.n	8003044 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003040:	2301      	movs	r3, #1
 8003042:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003044:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f023 020f 	bic.w	r2, r3, #15
 800304c:	4909      	ldr	r1, [pc, #36]	; (8003074 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003054:	4b07      	ldr	r3, [pc, #28]	; (8003074 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 030f 	and.w	r3, r3, #15
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	429a      	cmp	r2, r3
 8003060:	d001      	beq.n	8003066 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40021000 	.word	0x40021000
 8003074:	40022000 	.word	0x40022000

08003078 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003078:	b480      	push	{r7}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800307e:	4b2d      	ldr	r3, [pc, #180]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b03      	cmp	r3, #3
 800308c:	d00b      	beq.n	80030a6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2b03      	cmp	r3, #3
 8003092:	d825      	bhi.n	80030e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d008      	beq.n	80030ac <RCC_GetSysClockFreqFromPLLSource+0x34>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d11f      	bne.n	80030e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80030a0:	4b25      	ldr	r3, [pc, #148]	; (8003138 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030a2:	613b      	str	r3, [r7, #16]
    break;
 80030a4:	e01f      	b.n	80030e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80030a6:	4b25      	ldr	r3, [pc, #148]	; (800313c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80030a8:	613b      	str	r3, [r7, #16]
    break;
 80030aa:	e01c      	b.n	80030e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030ac:	4b21      	ldr	r3, [pc, #132]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d107      	bne.n	80030c8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030b8:	4b1e      	ldr	r3, [pc, #120]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030be:	0a1b      	lsrs	r3, r3, #8
 80030c0:	f003 030f 	and.w	r3, r3, #15
 80030c4:	617b      	str	r3, [r7, #20]
 80030c6:	e005      	b.n	80030d4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80030c8:	4b1a      	ldr	r3, [pc, #104]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	091b      	lsrs	r3, r3, #4
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80030d4:	4a1a      	ldr	r2, [pc, #104]	; (8003140 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030dc:	613b      	str	r3, [r7, #16]
    break;
 80030de:	e002      	b.n	80030e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	613b      	str	r3, [r7, #16]
    break;
 80030e4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030e6:	4b13      	ldr	r3, [pc, #76]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	091b      	lsrs	r3, r3, #4
 80030ec:	f003 030f 	and.w	r3, r3, #15
 80030f0:	3301      	adds	r3, #1
 80030f2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030f4:	4b0f      	ldr	r3, [pc, #60]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	0a1b      	lsrs	r3, r3, #8
 80030fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	fb03 f202 	mul.w	r2, r3, r2
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	fbb2 f3f3 	udiv	r3, r2, r3
 800310a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800310c:	4b09      	ldr	r3, [pc, #36]	; (8003134 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	0e5b      	lsrs	r3, r3, #25
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	3301      	adds	r3, #1
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	fbb2 f3f3 	udiv	r3, r2, r3
 8003124:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003126:	683b      	ldr	r3, [r7, #0]
}
 8003128:	4618      	mov	r0, r3
 800312a:	371c      	adds	r7, #28
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	40021000 	.word	0x40021000
 8003138:	00f42400 	.word	0x00f42400
 800313c:	007a1200 	.word	0x007a1200
 8003140:	0800845c 	.word	0x0800845c

08003144 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800314c:	2300      	movs	r3, #0
 800314e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003150:	2300      	movs	r3, #0
 8003152:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800315c:	2b00      	cmp	r3, #0
 800315e:	d040      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003164:	2b80      	cmp	r3, #128	; 0x80
 8003166:	d02a      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003168:	2b80      	cmp	r3, #128	; 0x80
 800316a:	d825      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800316c:	2b60      	cmp	r3, #96	; 0x60
 800316e:	d026      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003170:	2b60      	cmp	r3, #96	; 0x60
 8003172:	d821      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003174:	2b40      	cmp	r3, #64	; 0x40
 8003176:	d006      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003178:	2b40      	cmp	r3, #64	; 0x40
 800317a:	d81d      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d009      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003180:	2b20      	cmp	r3, #32
 8003182:	d010      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003184:	e018      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003186:	4b89      	ldr	r3, [pc, #548]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	4a88      	ldr	r2, [pc, #544]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003190:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003192:	e015      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	3304      	adds	r3, #4
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f000 fb02 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 80031a0:	4603      	mov	r3, r0
 80031a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031a4:	e00c      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	3320      	adds	r3, #32
 80031aa:	2100      	movs	r1, #0
 80031ac:	4618      	mov	r0, r3
 80031ae:	f000 fbed 	bl	800398c <RCCEx_PLLSAI2_Config>
 80031b2:	4603      	mov	r3, r0
 80031b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031b6:	e003      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	74fb      	strb	r3, [r7, #19]
      break;
 80031bc:	e000      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80031be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031c0:	7cfb      	ldrb	r3, [r7, #19]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10b      	bne.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031c6:	4b79      	ldr	r3, [pc, #484]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031cc:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d4:	4975      	ldr	r1, [pc, #468]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80031dc:	e001      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031de:	7cfb      	ldrb	r3, [r7, #19]
 80031e0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d047      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f6:	d030      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80031f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031fc:	d82a      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80031fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003202:	d02a      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003204:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003208:	d824      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800320a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800320e:	d008      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003210:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003214:	d81e      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800321a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800321e:	d010      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003220:	e018      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003222:	4b62      	ldr	r3, [pc, #392]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	4a61      	ldr	r2, [pc, #388]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800322c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800322e:	e015      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3304      	adds	r3, #4
 8003234:	2100      	movs	r1, #0
 8003236:	4618      	mov	r0, r3
 8003238:	f000 fab4 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 800323c:	4603      	mov	r3, r0
 800323e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003240:	e00c      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	3320      	adds	r3, #32
 8003246:	2100      	movs	r1, #0
 8003248:	4618      	mov	r0, r3
 800324a:	f000 fb9f 	bl	800398c <RCCEx_PLLSAI2_Config>
 800324e:	4603      	mov	r3, r0
 8003250:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003252:	e003      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	74fb      	strb	r3, [r7, #19]
      break;
 8003258:	e000      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800325a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800325c:	7cfb      	ldrb	r3, [r7, #19]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10b      	bne.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003262:	4b52      	ldr	r3, [pc, #328]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003264:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003268:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003270:	494e      	ldr	r1, [pc, #312]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003272:	4313      	orrs	r3, r2
 8003274:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003278:	e001      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800327a:	7cfb      	ldrb	r3, [r7, #19]
 800327c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 809f 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800328c:	2300      	movs	r3, #0
 800328e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003290:	4b46      	ldr	r3, [pc, #280]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800329c:	2301      	movs	r3, #1
 800329e:	e000      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80032a0:	2300      	movs	r3, #0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00d      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a6:	4b41      	ldr	r3, [pc, #260]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032aa:	4a40      	ldr	r2, [pc, #256]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b0:	6593      	str	r3, [r2, #88]	; 0x58
 80032b2:	4b3e      	ldr	r3, [pc, #248]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ba:	60bb      	str	r3, [r7, #8]
 80032bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032be:	2301      	movs	r3, #1
 80032c0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032c2:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a3a      	ldr	r2, [pc, #232]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032ce:	f7fe fcb9 	bl	8001c44 <HAL_GetTick>
 80032d2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032d4:	e009      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d6:	f7fe fcb5 	bl	8001c44 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d902      	bls.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	74fb      	strb	r3, [r7, #19]
        break;
 80032e8:	e005      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032ea:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0ef      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80032f6:	7cfb      	ldrb	r3, [r7, #19]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d15b      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032fc:	4b2b      	ldr	r3, [pc, #172]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003302:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003306:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d01f      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	429a      	cmp	r2, r3
 8003318:	d019      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800331a:	4b24      	ldr	r3, [pc, #144]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800331c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003324:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003326:	4b21      	ldr	r3, [pc, #132]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800332c:	4a1f      	ldr	r2, [pc, #124]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800332e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003332:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003336:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333c:	4a1b      	ldr	r2, [pc, #108]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800333e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003342:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003346:	4a19      	ldr	r2, [pc, #100]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b00      	cmp	r3, #0
 8003356:	d016      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe fc74 	bl	8001c44 <HAL_GetTick>
 800335c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800335e:	e00b      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003360:	f7fe fc70 	bl	8001c44 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	; 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d902      	bls.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	74fb      	strb	r3, [r7, #19]
            break;
 8003376:	e006      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003378:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0ec      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003386:	7cfb      	ldrb	r3, [r7, #19]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10c      	bne.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800338c:	4b07      	ldr	r3, [pc, #28]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800338e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003392:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339c:	4903      	ldr	r1, [pc, #12]	; (80033ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033a4:	e008      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033a6:	7cfb      	ldrb	r3, [r7, #19]
 80033a8:	74bb      	strb	r3, [r7, #18]
 80033aa:	e005      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b4:	7cfb      	ldrb	r3, [r7, #19]
 80033b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033b8:	7c7b      	ldrb	r3, [r7, #17]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d105      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033be:	4ba0      	ldr	r3, [pc, #640]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c2:	4a9f      	ldr	r2, [pc, #636]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033d6:	4b9a      	ldr	r3, [pc, #616]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033dc:	f023 0203 	bic.w	r2, r3, #3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e4:	4996      	ldr	r1, [pc, #600]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033f8:	4b91      	ldr	r3, [pc, #580]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fe:	f023 020c 	bic.w	r2, r3, #12
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	498e      	ldr	r1, [pc, #568]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003408:	4313      	orrs	r3, r2
 800340a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800341a:	4b89      	ldr	r3, [pc, #548]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003420:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003428:	4985      	ldr	r1, [pc, #532]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800343c:	4b80      	ldr	r3, [pc, #512]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003442:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800344a:	497d      	ldr	r1, [pc, #500]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800344c:	4313      	orrs	r3, r2
 800344e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0310 	and.w	r3, r3, #16
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800345e:	4b78      	ldr	r3, [pc, #480]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346c:	4974      	ldr	r1, [pc, #464]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003480:	4b6f      	ldr	r3, [pc, #444]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003486:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800348e:	496c      	ldr	r1, [pc, #432]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034a2:	4b67      	ldr	r3, [pc, #412]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034b0:	4963      	ldr	r1, [pc, #396]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034c4:	4b5e      	ldr	r3, [pc, #376]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034d2:	495b      	ldr	r1, [pc, #364]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034e6:	4b56      	ldr	r3, [pc, #344]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f4:	4952      	ldr	r1, [pc, #328]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003508:	4b4d      	ldr	r3, [pc, #308]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003516:	494a      	ldr	r1, [pc, #296]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800352a:	4b45      	ldr	r3, [pc, #276]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003538:	4941      	ldr	r1, [pc, #260]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800354c:	4b3c      	ldr	r3, [pc, #240]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003552:	f023 0203 	bic.w	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355a:	4939      	ldr	r1, [pc, #228]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d028      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800356e:	4b34      	ldr	r3, [pc, #208]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800357c:	4930      	ldr	r1, [pc, #192]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003588:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800358c:	d106      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800358e:	4b2c      	ldr	r3, [pc, #176]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	4a2b      	ldr	r2, [pc, #172]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003598:	60d3      	str	r3, [r2, #12]
 800359a:	e011      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035a4:	d10c      	bne.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3304      	adds	r3, #4
 80035aa:	2101      	movs	r1, #1
 80035ac:	4618      	mov	r0, r3
 80035ae:	f000 f8f9 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 80035b2:	4603      	mov	r3, r0
 80035b4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035b6:	7cfb      	ldrb	r3, [r7, #19]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80035bc:	7cfb      	ldrb	r3, [r7, #19]
 80035be:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d04d      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035d4:	d108      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80035d6:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035dc:	4a18      	ldr	r2, [pc, #96]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035e2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80035e6:	e012      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80035e8:	4b15      	ldr	r3, [pc, #84]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035ee:	4a14      	ldr	r2, [pc, #80]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035f4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80035f8:	4b11      	ldr	r3, [pc, #68]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003606:	490e      	ldr	r1, [pc, #56]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003608:	4313      	orrs	r3, r2
 800360a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003612:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003616:	d106      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a08      	ldr	r2, [pc, #32]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800361e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003622:	60d3      	str	r3, [r2, #12]
 8003624:	e020      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800362a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800362e:	d109      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	4a02      	ldr	r2, [pc, #8]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800363a:	60d3      	str	r3, [r2, #12]
 800363c:	e014      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003648:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800364c:	d10c      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3304      	adds	r3, #4
 8003652:	2101      	movs	r1, #1
 8003654:	4618      	mov	r0, r3
 8003656:	f000 f8a5 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 800365a:	4603      	mov	r3, r0
 800365c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800365e:	7cfb      	ldrb	r3, [r7, #19]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d001      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003664:	7cfb      	ldrb	r3, [r7, #19]
 8003666:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d028      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003674:	4b4a      	ldr	r3, [pc, #296]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003682:	4947      	ldr	r1, [pc, #284]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800368e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003692:	d106      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003694:	4b42      	ldr	r3, [pc, #264]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a41      	ldr	r2, [pc, #260]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800369a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800369e:	60d3      	str	r3, [r2, #12]
 80036a0:	e011      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036aa:	d10c      	bne.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3304      	adds	r3, #4
 80036b0:	2101      	movs	r1, #1
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f876 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036bc:	7cfb      	ldrb	r3, [r7, #19]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80036c2:	7cfb      	ldrb	r3, [r7, #19]
 80036c4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d01e      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036d2:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036e2:	492f      	ldr	r1, [pc, #188]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036f4:	d10c      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3304      	adds	r3, #4
 80036fa:	2102      	movs	r1, #2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 f851 	bl	80037a4 <RCCEx_PLLSAI1_Config>
 8003702:	4603      	mov	r3, r0
 8003704:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003706:	7cfb      	ldrb	r3, [r7, #19]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800370c:	7cfb      	ldrb	r3, [r7, #19]
 800370e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00b      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800371c:	4b20      	ldr	r3, [pc, #128]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800371e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003722:	f023 0204 	bic.w	r2, r3, #4
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800372c:	491c      	ldr	r1, [pc, #112]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800372e:	4313      	orrs	r3, r2
 8003730:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00b      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003740:	4b17      	ldr	r3, [pc, #92]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003742:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003746:	f023 0218 	bic.w	r2, r3, #24
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003750:	4913      	ldr	r1, [pc, #76]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003752:	4313      	orrs	r3, r2
 8003754:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d017      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003764:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003766:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800376a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003774:	490a      	ldr	r1, [pc, #40]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003776:	4313      	orrs	r3, r2
 8003778:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003786:	d105      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003788:	4b05      	ldr	r3, [pc, #20]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4a04      	ldr	r2, [pc, #16]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800378e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003792:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003794:	7cbb      	ldrb	r3, [r7, #18]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40021000 	.word	0x40021000

080037a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037b2:	4b72      	ldr	r3, [pc, #456]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00e      	beq.n	80037dc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037be:	4b6f      	ldr	r3, [pc, #444]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f003 0203 	and.w	r2, r3, #3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d103      	bne.n	80037d6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
       ||
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d142      	bne.n	800385c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
 80037da:	e03f      	b.n	800385c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d018      	beq.n	8003816 <RCCEx_PLLSAI1_Config+0x72>
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d825      	bhi.n	8003834 <RCCEx_PLLSAI1_Config+0x90>
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d002      	beq.n	80037f2 <RCCEx_PLLSAI1_Config+0x4e>
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d009      	beq.n	8003804 <RCCEx_PLLSAI1_Config+0x60>
 80037f0:	e020      	b.n	8003834 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037f2:	4b62      	ldr	r3, [pc, #392]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d11d      	bne.n	800383a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003802:	e01a      	b.n	800383a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003804:	4b5d      	ldr	r3, [pc, #372]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380c:	2b00      	cmp	r3, #0
 800380e:	d116      	bne.n	800383e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003814:	e013      	b.n	800383e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003816:	4b59      	ldr	r3, [pc, #356]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10f      	bne.n	8003842 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003822:	4b56      	ldr	r3, [pc, #344]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d109      	bne.n	8003842 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003832:	e006      	b.n	8003842 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      break;
 8003838:	e004      	b.n	8003844 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800383a:	bf00      	nop
 800383c:	e002      	b.n	8003844 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800383e:	bf00      	nop
 8003840:	e000      	b.n	8003844 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003842:	bf00      	nop
    }

    if(status == HAL_OK)
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d108      	bne.n	800385c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800384a:	4b4c      	ldr	r3, [pc, #304]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f023 0203 	bic.w	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4949      	ldr	r1, [pc, #292]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003858:	4313      	orrs	r3, r2
 800385a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	f040 8086 	bne.w	8003970 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003864:	4b45      	ldr	r3, [pc, #276]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a44      	ldr	r2, [pc, #272]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800386a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800386e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003870:	f7fe f9e8 	bl	8001c44 <HAL_GetTick>
 8003874:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003876:	e009      	b.n	800388c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003878:	f7fe f9e4 	bl	8001c44 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d902      	bls.n	800388c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	73fb      	strb	r3, [r7, #15]
        break;
 800388a:	e005      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800388c:	4b3b      	ldr	r3, [pc, #236]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1ef      	bne.n	8003878 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d168      	bne.n	8003970 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d113      	bne.n	80038cc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038a4:	4b35      	ldr	r3, [pc, #212]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	4b35      	ldr	r3, [pc, #212]	; (8003980 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6892      	ldr	r2, [r2, #8]
 80038b0:	0211      	lsls	r1, r2, #8
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68d2      	ldr	r2, [r2, #12]
 80038b6:	06d2      	lsls	r2, r2, #27
 80038b8:	4311      	orrs	r1, r2
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6852      	ldr	r2, [r2, #4]
 80038be:	3a01      	subs	r2, #1
 80038c0:	0112      	lsls	r2, r2, #4
 80038c2:	430a      	orrs	r2, r1
 80038c4:	492d      	ldr	r1, [pc, #180]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	610b      	str	r3, [r1, #16]
 80038ca:	e02d      	b.n	8003928 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d115      	bne.n	80038fe <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038d2:	4b2a      	ldr	r3, [pc, #168]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038d4:	691a      	ldr	r2, [r3, #16]
 80038d6:	4b2b      	ldr	r3, [pc, #172]	; (8003984 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038d8:	4013      	ands	r3, r2
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6892      	ldr	r2, [r2, #8]
 80038de:	0211      	lsls	r1, r2, #8
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6912      	ldr	r2, [r2, #16]
 80038e4:	0852      	lsrs	r2, r2, #1
 80038e6:	3a01      	subs	r2, #1
 80038e8:	0552      	lsls	r2, r2, #21
 80038ea:	4311      	orrs	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6852      	ldr	r2, [r2, #4]
 80038f0:	3a01      	subs	r2, #1
 80038f2:	0112      	lsls	r2, r2, #4
 80038f4:	430a      	orrs	r2, r1
 80038f6:	4921      	ldr	r1, [pc, #132]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	610b      	str	r3, [r1, #16]
 80038fc:	e014      	b.n	8003928 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038fe:	4b1f      	ldr	r3, [pc, #124]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003900:	691a      	ldr	r2, [r3, #16]
 8003902:	4b21      	ldr	r3, [pc, #132]	; (8003988 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003904:	4013      	ands	r3, r2
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	6892      	ldr	r2, [r2, #8]
 800390a:	0211      	lsls	r1, r2, #8
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6952      	ldr	r2, [r2, #20]
 8003910:	0852      	lsrs	r2, r2, #1
 8003912:	3a01      	subs	r2, #1
 8003914:	0652      	lsls	r2, r2, #25
 8003916:	4311      	orrs	r1, r2
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	6852      	ldr	r2, [r2, #4]
 800391c:	3a01      	subs	r2, #1
 800391e:	0112      	lsls	r2, r2, #4
 8003920:	430a      	orrs	r2, r1
 8003922:	4916      	ldr	r1, [pc, #88]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003924:	4313      	orrs	r3, r2
 8003926:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003928:	4b14      	ldr	r3, [pc, #80]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a13      	ldr	r2, [pc, #76]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800392e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003932:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003934:	f7fe f986 	bl	8001c44 <HAL_GetTick>
 8003938:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800393a:	e009      	b.n	8003950 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800393c:	f7fe f982 	bl	8001c44 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d902      	bls.n	8003950 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	73fb      	strb	r3, [r7, #15]
          break;
 800394e:	e005      	b.n	800395c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003950:	4b0a      	ldr	r3, [pc, #40]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d0ef      	beq.n	800393c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003962:	4b06      	ldr	r3, [pc, #24]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003964:	691a      	ldr	r2, [r3, #16]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	4904      	ldr	r1, [pc, #16]	; (800397c <RCCEx_PLLSAI1_Config+0x1d8>)
 800396c:	4313      	orrs	r3, r2
 800396e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003970:	7bfb      	ldrb	r3, [r7, #15]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40021000 	.word	0x40021000
 8003980:	07ff800f 	.word	0x07ff800f
 8003984:	ff9f800f 	.word	0xff9f800f
 8003988:	f9ff800f 	.word	0xf9ff800f

0800398c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800399a:	4b72      	ldr	r3, [pc, #456]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00e      	beq.n	80039c4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039a6:	4b6f      	ldr	r3, [pc, #444]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f003 0203 	and.w	r2, r3, #3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d103      	bne.n	80039be <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
       ||
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d142      	bne.n	8003a44 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	73fb      	strb	r3, [r7, #15]
 80039c2:	e03f      	b.n	8003a44 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d018      	beq.n	80039fe <RCCEx_PLLSAI2_Config+0x72>
 80039cc:	2b03      	cmp	r3, #3
 80039ce:	d825      	bhi.n	8003a1c <RCCEx_PLLSAI2_Config+0x90>
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d002      	beq.n	80039da <RCCEx_PLLSAI2_Config+0x4e>
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d009      	beq.n	80039ec <RCCEx_PLLSAI2_Config+0x60>
 80039d8:	e020      	b.n	8003a1c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039da:	4b62      	ldr	r3, [pc, #392]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d11d      	bne.n	8003a22 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ea:	e01a      	b.n	8003a22 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039ec:	4b5d      	ldr	r3, [pc, #372]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d116      	bne.n	8003a26 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fc:	e013      	b.n	8003a26 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039fe:	4b59      	ldr	r3, [pc, #356]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10f      	bne.n	8003a2a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a0a:	4b56      	ldr	r3, [pc, #344]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d109      	bne.n	8003a2a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a1a:	e006      	b.n	8003a2a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a20:	e004      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a22:	bf00      	nop
 8003a24:	e002      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a26:	bf00      	nop
 8003a28:	e000      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d108      	bne.n	8003a44 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003a32:	4b4c      	ldr	r3, [pc, #304]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f023 0203 	bic.w	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4949      	ldr	r1, [pc, #292]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f040 8086 	bne.w	8003b58 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a4c:	4b45      	ldr	r3, [pc, #276]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a44      	ldr	r2, [pc, #272]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a58:	f7fe f8f4 	bl	8001c44 <HAL_GetTick>
 8003a5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a5e:	e009      	b.n	8003a74 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a60:	f7fe f8f0 	bl	8001c44 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d902      	bls.n	8003a74 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	73fb      	strb	r3, [r7, #15]
        break;
 8003a72:	e005      	b.n	8003a80 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a74:	4b3b      	ldr	r3, [pc, #236]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ef      	bne.n	8003a60 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d168      	bne.n	8003b58 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d113      	bne.n	8003ab4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a8c:	4b35      	ldr	r3, [pc, #212]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a8e:	695a      	ldr	r2, [r3, #20]
 8003a90:	4b35      	ldr	r3, [pc, #212]	; (8003b68 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003a92:	4013      	ands	r3, r2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	6892      	ldr	r2, [r2, #8]
 8003a98:	0211      	lsls	r1, r2, #8
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	68d2      	ldr	r2, [r2, #12]
 8003a9e:	06d2      	lsls	r2, r2, #27
 8003aa0:	4311      	orrs	r1, r2
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6852      	ldr	r2, [r2, #4]
 8003aa6:	3a01      	subs	r2, #1
 8003aa8:	0112      	lsls	r2, r2, #4
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	492d      	ldr	r1, [pc, #180]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	614b      	str	r3, [r1, #20]
 8003ab2:	e02d      	b.n	8003b10 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d115      	bne.n	8003ae6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aba:	4b2a      	ldr	r3, [pc, #168]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003abc:	695a      	ldr	r2, [r3, #20]
 8003abe:	4b2b      	ldr	r3, [pc, #172]	; (8003b6c <RCCEx_PLLSAI2_Config+0x1e0>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6892      	ldr	r2, [r2, #8]
 8003ac6:	0211      	lsls	r1, r2, #8
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6912      	ldr	r2, [r2, #16]
 8003acc:	0852      	lsrs	r2, r2, #1
 8003ace:	3a01      	subs	r2, #1
 8003ad0:	0552      	lsls	r2, r2, #21
 8003ad2:	4311      	orrs	r1, r2
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6852      	ldr	r2, [r2, #4]
 8003ad8:	3a01      	subs	r2, #1
 8003ada:	0112      	lsls	r2, r2, #4
 8003adc:	430a      	orrs	r2, r1
 8003ade:	4921      	ldr	r1, [pc, #132]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	614b      	str	r3, [r1, #20]
 8003ae4:	e014      	b.n	8003b10 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ae6:	4b1f      	ldr	r3, [pc, #124]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ae8:	695a      	ldr	r2, [r3, #20]
 8003aea:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6892      	ldr	r2, [r2, #8]
 8003af2:	0211      	lsls	r1, r2, #8
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6952      	ldr	r2, [r2, #20]
 8003af8:	0852      	lsrs	r2, r2, #1
 8003afa:	3a01      	subs	r2, #1
 8003afc:	0652      	lsls	r2, r2, #25
 8003afe:	4311      	orrs	r1, r2
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6852      	ldr	r2, [r2, #4]
 8003b04:	3a01      	subs	r2, #1
 8003b06:	0112      	lsls	r2, r2, #4
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	4916      	ldr	r1, [pc, #88]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a13      	ldr	r2, [pc, #76]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1c:	f7fe f892 	bl	8001c44 <HAL_GetTick>
 8003b20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b22:	e009      	b.n	8003b38 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b24:	f7fe f88e 	bl	8001c44 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d902      	bls.n	8003b38 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	73fb      	strb	r3, [r7, #15]
          break;
 8003b36:	e005      	b.n	8003b44 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b38:	4b0a      	ldr	r3, [pc, #40]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0ef      	beq.n	8003b24 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b4c:	695a      	ldr	r2, [r3, #20]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	4904      	ldr	r1, [pc, #16]	; (8003b64 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40021000 	.word	0x40021000
 8003b68:	07ff800f 	.word	0x07ff800f
 8003b6c:	ff9f800f 	.word	0xff9f800f
 8003b70:	f9ff800f 	.word	0xf9ff800f

08003b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e049      	b.n	8003c1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fd fda6 	bl	80016ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3304      	adds	r3, #4
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4610      	mov	r0, r2
 8003bb4:	f000 fb7a 	bl	80042ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b082      	sub	sp, #8
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e049      	b.n	8003cc8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d106      	bne.n	8003c4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f841 	bl	8003cd0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	4619      	mov	r1, r3
 8003c60:	4610      	mov	r0, r2
 8003c62:	f000 fb23 	bl	80042ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d109      	bne.n	8003d08 <HAL_TIM_PWM_Start+0x24>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	bf14      	ite	ne
 8003d00:	2301      	movne	r3, #1
 8003d02:	2300      	moveq	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	e03c      	b.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d109      	bne.n	8003d22 <HAL_TIM_PWM_Start+0x3e>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	bf14      	ite	ne
 8003d1a:	2301      	movne	r3, #1
 8003d1c:	2300      	moveq	r3, #0
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	e02f      	b.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d109      	bne.n	8003d3c <HAL_TIM_PWM_Start+0x58>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	bf14      	ite	ne
 8003d34:	2301      	movne	r3, #1
 8003d36:	2300      	moveq	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	e022      	b.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b0c      	cmp	r3, #12
 8003d40:	d109      	bne.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	bf14      	ite	ne
 8003d4e:	2301      	movne	r3, #1
 8003d50:	2300      	moveq	r3, #0
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	e015      	b.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	2b10      	cmp	r3, #16
 8003d5a:	d109      	bne.n	8003d70 <HAL_TIM_PWM_Start+0x8c>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e008      	b.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	bf14      	ite	ne
 8003d7c:	2301      	movne	r3, #1
 8003d7e:	2300      	moveq	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e09c      	b.n	8003ec4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d104      	bne.n	8003d9a <HAL_TIM_PWM_Start+0xb6>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d98:	e023      	b.n	8003de2 <HAL_TIM_PWM_Start+0xfe>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d104      	bne.n	8003daa <HAL_TIM_PWM_Start+0xc6>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2202      	movs	r2, #2
 8003da4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003da8:	e01b      	b.n	8003de2 <HAL_TIM_PWM_Start+0xfe>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d104      	bne.n	8003dba <HAL_TIM_PWM_Start+0xd6>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003db8:	e013      	b.n	8003de2 <HAL_TIM_PWM_Start+0xfe>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	d104      	bne.n	8003dca <HAL_TIM_PWM_Start+0xe6>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003dc8:	e00b      	b.n	8003de2 <HAL_TIM_PWM_Start+0xfe>
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b10      	cmp	r3, #16
 8003dce:	d104      	bne.n	8003dda <HAL_TIM_PWM_Start+0xf6>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dd8:	e003      	b.n	8003de2 <HAL_TIM_PWM_Start+0xfe>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2202      	movs	r2, #2
 8003dde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2201      	movs	r2, #1
 8003de8:	6839      	ldr	r1, [r7, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 fe68 	bl	8004ac0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a35      	ldr	r2, [pc, #212]	; (8003ecc <HAL_TIM_PWM_Start+0x1e8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <HAL_TIM_PWM_Start+0x13e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a34      	ldr	r2, [pc, #208]	; (8003ed0 <HAL_TIM_PWM_Start+0x1ec>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00e      	beq.n	8003e22 <HAL_TIM_PWM_Start+0x13e>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a32      	ldr	r2, [pc, #200]	; (8003ed4 <HAL_TIM_PWM_Start+0x1f0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d009      	beq.n	8003e22 <HAL_TIM_PWM_Start+0x13e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a31      	ldr	r2, [pc, #196]	; (8003ed8 <HAL_TIM_PWM_Start+0x1f4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d004      	beq.n	8003e22 <HAL_TIM_PWM_Start+0x13e>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2f      	ldr	r2, [pc, #188]	; (8003edc <HAL_TIM_PWM_Start+0x1f8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d101      	bne.n	8003e26 <HAL_TIM_PWM_Start+0x142>
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_TIM_PWM_Start+0x144>
 8003e26:	2300      	movs	r3, #0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d007      	beq.n	8003e3c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e3a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a22      	ldr	r2, [pc, #136]	; (8003ecc <HAL_TIM_PWM_Start+0x1e8>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d01d      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e4e:	d018      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a22      	ldr	r2, [pc, #136]	; (8003ee0 <HAL_TIM_PWM_Start+0x1fc>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d013      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <HAL_TIM_PWM_Start+0x200>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00e      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a1f      	ldr	r2, [pc, #124]	; (8003ee8 <HAL_TIM_PWM_Start+0x204>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d009      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a17      	ldr	r2, [pc, #92]	; (8003ed0 <HAL_TIM_PWM_Start+0x1ec>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d004      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x19e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a15      	ldr	r2, [pc, #84]	; (8003ed4 <HAL_TIM_PWM_Start+0x1f0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d115      	bne.n	8003eae <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	4b18      	ldr	r3, [pc, #96]	; (8003eec <HAL_TIM_PWM_Start+0x208>)
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2b06      	cmp	r3, #6
 8003e92:	d015      	beq.n	8003ec0 <HAL_TIM_PWM_Start+0x1dc>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e9a:	d011      	beq.n	8003ec0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eac:	e008      	b.n	8003ec0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f042 0201 	orr.w	r2, r2, #1
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	e000      	b.n	8003ec2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40012c00 	.word	0x40012c00
 8003ed0:	40013400 	.word	0x40013400
 8003ed4:	40014000 	.word	0x40014000
 8003ed8:	40014400 	.word	0x40014400
 8003edc:	40014800 	.word	0x40014800
 8003ee0:	40000400 	.word	0x40000400
 8003ee4:	40000800 	.word	0x40000800
 8003ee8:	40000c00 	.word	0x40000c00
 8003eec:	00010007 	.word	0x00010007

08003ef0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e0ff      	b.n	800410e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b14      	cmp	r3, #20
 8003f1a:	f200 80f0 	bhi.w	80040fe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f1e:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f79 	.word	0x08003f79
 8003f28:	080040ff 	.word	0x080040ff
 8003f2c:	080040ff 	.word	0x080040ff
 8003f30:	080040ff 	.word	0x080040ff
 8003f34:	08003fb9 	.word	0x08003fb9
 8003f38:	080040ff 	.word	0x080040ff
 8003f3c:	080040ff 	.word	0x080040ff
 8003f40:	080040ff 	.word	0x080040ff
 8003f44:	08003ffb 	.word	0x08003ffb
 8003f48:	080040ff 	.word	0x080040ff
 8003f4c:	080040ff 	.word	0x080040ff
 8003f50:	080040ff 	.word	0x080040ff
 8003f54:	0800403b 	.word	0x0800403b
 8003f58:	080040ff 	.word	0x080040ff
 8003f5c:	080040ff 	.word	0x080040ff
 8003f60:	080040ff 	.word	0x080040ff
 8003f64:	0800407d 	.word	0x0800407d
 8003f68:	080040ff 	.word	0x080040ff
 8003f6c:	080040ff 	.word	0x080040ff
 8003f70:	080040ff 	.word	0x080040ff
 8003f74:	080040bd 	.word	0x080040bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68b9      	ldr	r1, [r7, #8]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 fa2e 	bl	80043e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699a      	ldr	r2, [r3, #24]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f042 0208 	orr.w	r2, r2, #8
 8003f92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	699a      	ldr	r2, [r3, #24]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0204 	bic.w	r2, r2, #4
 8003fa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6999      	ldr	r1, [r3, #24]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	619a      	str	r2, [r3, #24]
      break;
 8003fb6:	e0a5      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68b9      	ldr	r1, [r7, #8]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 fa9e 	bl	8004500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699a      	ldr	r2, [r3, #24]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699a      	ldr	r2, [r3, #24]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6999      	ldr	r1, [r3, #24]
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	021a      	lsls	r2, r3, #8
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	619a      	str	r2, [r3, #24]
      break;
 8003ff8:	e084      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68b9      	ldr	r1, [r7, #8]
 8004000:	4618      	mov	r0, r3
 8004002:	f000 fb07 	bl	8004614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	69da      	ldr	r2, [r3, #28]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 0208 	orr.w	r2, r2, #8
 8004014:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	69da      	ldr	r2, [r3, #28]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0204 	bic.w	r2, r2, #4
 8004024:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	69d9      	ldr	r1, [r3, #28]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	61da      	str	r2, [r3, #28]
      break;
 8004038:	e064      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68b9      	ldr	r1, [r7, #8]
 8004040:	4618      	mov	r0, r3
 8004042:	f000 fb6f 	bl	8004724 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	69da      	ldr	r2, [r3, #28]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004054:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69da      	ldr	r2, [r3, #28]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69d9      	ldr	r1, [r3, #28]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	021a      	lsls	r2, r3, #8
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	61da      	str	r2, [r3, #28]
      break;
 800407a:	e043      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68b9      	ldr	r1, [r7, #8]
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fbb8 	bl	80047f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f042 0208 	orr.w	r2, r2, #8
 8004096:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0204 	bic.w	r2, r2, #4
 80040a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80040ba:	e023      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68b9      	ldr	r1, [r7, #8]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 fbfc 	bl	80048c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	021a      	lsls	r2, r3, #8
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80040fc:	e002      	b.n	8004104 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	75fb      	strb	r3, [r7, #23]
      break;
 8004102:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800410c:	7dfb      	ldrb	r3, [r7, #23]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3718      	adds	r7, #24
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop

08004118 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004122:	2300      	movs	r3, #0
 8004124:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800412c:	2b01      	cmp	r3, #1
 800412e:	d101      	bne.n	8004134 <HAL_TIM_ConfigClockSource+0x1c>
 8004130:	2302      	movs	r3, #2
 8004132:	e0b6      	b.n	80042a2 <HAL_TIM_ConfigClockSource+0x18a>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800415e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004170:	d03e      	beq.n	80041f0 <HAL_TIM_ConfigClockSource+0xd8>
 8004172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004176:	f200 8087 	bhi.w	8004288 <HAL_TIM_ConfigClockSource+0x170>
 800417a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800417e:	f000 8086 	beq.w	800428e <HAL_TIM_ConfigClockSource+0x176>
 8004182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004186:	d87f      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 8004188:	2b70      	cmp	r3, #112	; 0x70
 800418a:	d01a      	beq.n	80041c2 <HAL_TIM_ConfigClockSource+0xaa>
 800418c:	2b70      	cmp	r3, #112	; 0x70
 800418e:	d87b      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 8004190:	2b60      	cmp	r3, #96	; 0x60
 8004192:	d050      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x11e>
 8004194:	2b60      	cmp	r3, #96	; 0x60
 8004196:	d877      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 8004198:	2b50      	cmp	r3, #80	; 0x50
 800419a:	d03c      	beq.n	8004216 <HAL_TIM_ConfigClockSource+0xfe>
 800419c:	2b50      	cmp	r3, #80	; 0x50
 800419e:	d873      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 80041a0:	2b40      	cmp	r3, #64	; 0x40
 80041a2:	d058      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x13e>
 80041a4:	2b40      	cmp	r3, #64	; 0x40
 80041a6:	d86f      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 80041a8:	2b30      	cmp	r3, #48	; 0x30
 80041aa:	d064      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x15e>
 80041ac:	2b30      	cmp	r3, #48	; 0x30
 80041ae:	d86b      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 80041b0:	2b20      	cmp	r3, #32
 80041b2:	d060      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x15e>
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d867      	bhi.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d05c      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x15e>
 80041bc:	2b10      	cmp	r3, #16
 80041be:	d05a      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x15e>
 80041c0:	e062      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6818      	ldr	r0, [r3, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	6899      	ldr	r1, [r3, #8]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f000 fc55 	bl	8004a80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	609a      	str	r2, [r3, #8]
      break;
 80041ee:	e04f      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	6899      	ldr	r1, [r3, #8]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f000 fc3e 	bl	8004a80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004212:	609a      	str	r2, [r3, #8]
      break;
 8004214:	e03c      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	6859      	ldr	r1, [r3, #4]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	461a      	mov	r2, r3
 8004224:	f000 fbb2 	bl	800498c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2150      	movs	r1, #80	; 0x50
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fc0b 	bl	8004a4a <TIM_ITRx_SetConfig>
      break;
 8004234:	e02c      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	6859      	ldr	r1, [r3, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	461a      	mov	r2, r3
 8004244:	f000 fbd1 	bl	80049ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2160      	movs	r1, #96	; 0x60
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fbfb 	bl	8004a4a <TIM_ITRx_SetConfig>
      break;
 8004254:	e01c      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	6859      	ldr	r1, [r3, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	461a      	mov	r2, r3
 8004264:	f000 fb92 	bl	800498c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2140      	movs	r1, #64	; 0x40
 800426e:	4618      	mov	r0, r3
 8004270:	f000 fbeb 	bl	8004a4a <TIM_ITRx_SetConfig>
      break;
 8004274:	e00c      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4619      	mov	r1, r3
 8004280:	4610      	mov	r0, r2
 8004282:	f000 fbe2 	bl	8004a4a <TIM_ITRx_SetConfig>
      break;
 8004286:	e003      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	73fb      	strb	r3, [r7, #15]
      break;
 800428c:	e000      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800428e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a40      	ldr	r2, [pc, #256]	; (80043c0 <TIM_Base_SetConfig+0x114>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d013      	beq.n	80042ec <TIM_Base_SetConfig+0x40>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ca:	d00f      	beq.n	80042ec <TIM_Base_SetConfig+0x40>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a3d      	ldr	r2, [pc, #244]	; (80043c4 <TIM_Base_SetConfig+0x118>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00b      	beq.n	80042ec <TIM_Base_SetConfig+0x40>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a3c      	ldr	r2, [pc, #240]	; (80043c8 <TIM_Base_SetConfig+0x11c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d007      	beq.n	80042ec <TIM_Base_SetConfig+0x40>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a3b      	ldr	r2, [pc, #236]	; (80043cc <TIM_Base_SetConfig+0x120>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d003      	beq.n	80042ec <TIM_Base_SetConfig+0x40>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a3a      	ldr	r2, [pc, #232]	; (80043d0 <TIM_Base_SetConfig+0x124>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d108      	bne.n	80042fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a2f      	ldr	r2, [pc, #188]	; (80043c0 <TIM_Base_SetConfig+0x114>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d01f      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800430c:	d01b      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a2c      	ldr	r2, [pc, #176]	; (80043c4 <TIM_Base_SetConfig+0x118>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d017      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a2b      	ldr	r2, [pc, #172]	; (80043c8 <TIM_Base_SetConfig+0x11c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d013      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a2a      	ldr	r2, [pc, #168]	; (80043cc <TIM_Base_SetConfig+0x120>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00f      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a29      	ldr	r2, [pc, #164]	; (80043d0 <TIM_Base_SetConfig+0x124>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d00b      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a28      	ldr	r2, [pc, #160]	; (80043d4 <TIM_Base_SetConfig+0x128>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d007      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a27      	ldr	r2, [pc, #156]	; (80043d8 <TIM_Base_SetConfig+0x12c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d003      	beq.n	8004346 <TIM_Base_SetConfig+0x9a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a26      	ldr	r2, [pc, #152]	; (80043dc <TIM_Base_SetConfig+0x130>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d108      	bne.n	8004358 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800434c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4313      	orrs	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a10      	ldr	r2, [pc, #64]	; (80043c0 <TIM_Base_SetConfig+0x114>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00f      	beq.n	80043a4 <TIM_Base_SetConfig+0xf8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a12      	ldr	r2, [pc, #72]	; (80043d0 <TIM_Base_SetConfig+0x124>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00b      	beq.n	80043a4 <TIM_Base_SetConfig+0xf8>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a11      	ldr	r2, [pc, #68]	; (80043d4 <TIM_Base_SetConfig+0x128>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d007      	beq.n	80043a4 <TIM_Base_SetConfig+0xf8>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <TIM_Base_SetConfig+0x12c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d003      	beq.n	80043a4 <TIM_Base_SetConfig+0xf8>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a0f      	ldr	r2, [pc, #60]	; (80043dc <TIM_Base_SetConfig+0x130>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d103      	bne.n	80043ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	691a      	ldr	r2, [r3, #16]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	615a      	str	r2, [r3, #20]
}
 80043b2:	bf00      	nop
 80043b4:	3714      	adds	r7, #20
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	40012c00 	.word	0x40012c00
 80043c4:	40000400 	.word	0x40000400
 80043c8:	40000800 	.word	0x40000800
 80043cc:	40000c00 	.word	0x40000c00
 80043d0:	40013400 	.word	0x40013400
 80043d4:	40014000 	.word	0x40014000
 80043d8:	40014400 	.word	0x40014400
 80043dc:	40014800 	.word	0x40014800

080043e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b087      	sub	sp, #28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	f023 0201 	bic.w	r2, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800440e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f023 0303 	bic.w	r3, r3, #3
 800441a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f023 0302 	bic.w	r3, r3, #2
 800442c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	4313      	orrs	r3, r2
 8004436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a2c      	ldr	r2, [pc, #176]	; (80044ec <TIM_OC1_SetConfig+0x10c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00f      	beq.n	8004460 <TIM_OC1_SetConfig+0x80>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a2b      	ldr	r2, [pc, #172]	; (80044f0 <TIM_OC1_SetConfig+0x110>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d00b      	beq.n	8004460 <TIM_OC1_SetConfig+0x80>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a2a      	ldr	r2, [pc, #168]	; (80044f4 <TIM_OC1_SetConfig+0x114>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d007      	beq.n	8004460 <TIM_OC1_SetConfig+0x80>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a29      	ldr	r2, [pc, #164]	; (80044f8 <TIM_OC1_SetConfig+0x118>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d003      	beq.n	8004460 <TIM_OC1_SetConfig+0x80>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a28      	ldr	r2, [pc, #160]	; (80044fc <TIM_OC1_SetConfig+0x11c>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d10c      	bne.n	800447a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f023 0308 	bic.w	r3, r3, #8
 8004466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	4313      	orrs	r3, r2
 8004470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f023 0304 	bic.w	r3, r3, #4
 8004478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1b      	ldr	r2, [pc, #108]	; (80044ec <TIM_OC1_SetConfig+0x10c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00f      	beq.n	80044a2 <TIM_OC1_SetConfig+0xc2>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1a      	ldr	r2, [pc, #104]	; (80044f0 <TIM_OC1_SetConfig+0x110>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00b      	beq.n	80044a2 <TIM_OC1_SetConfig+0xc2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a19      	ldr	r2, [pc, #100]	; (80044f4 <TIM_OC1_SetConfig+0x114>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d007      	beq.n	80044a2 <TIM_OC1_SetConfig+0xc2>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a18      	ldr	r2, [pc, #96]	; (80044f8 <TIM_OC1_SetConfig+0x118>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d003      	beq.n	80044a2 <TIM_OC1_SetConfig+0xc2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a17      	ldr	r2, [pc, #92]	; (80044fc <TIM_OC1_SetConfig+0x11c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d111      	bne.n	80044c6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	621a      	str	r2, [r3, #32]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	40012c00 	.word	0x40012c00
 80044f0:	40013400 	.word	0x40013400
 80044f4:	40014000 	.word	0x40014000
 80044f8:	40014400 	.word	0x40014400
 80044fc:	40014800 	.word	0x40014800

08004500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	f023 0210 	bic.w	r2, r3, #16
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800452e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f023 0320 	bic.w	r3, r3, #32
 800454e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a28      	ldr	r2, [pc, #160]	; (8004600 <TIM_OC2_SetConfig+0x100>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d003      	beq.n	800456c <TIM_OC2_SetConfig+0x6c>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a27      	ldr	r2, [pc, #156]	; (8004604 <TIM_OC2_SetConfig+0x104>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d10d      	bne.n	8004588 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	011b      	lsls	r3, r3, #4
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	4313      	orrs	r3, r2
 800457e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004586:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <TIM_OC2_SetConfig+0x100>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d00f      	beq.n	80045b0 <TIM_OC2_SetConfig+0xb0>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a1c      	ldr	r2, [pc, #112]	; (8004604 <TIM_OC2_SetConfig+0x104>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d00b      	beq.n	80045b0 <TIM_OC2_SetConfig+0xb0>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a1b      	ldr	r2, [pc, #108]	; (8004608 <TIM_OC2_SetConfig+0x108>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d007      	beq.n	80045b0 <TIM_OC2_SetConfig+0xb0>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a1a      	ldr	r2, [pc, #104]	; (800460c <TIM_OC2_SetConfig+0x10c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d003      	beq.n	80045b0 <TIM_OC2_SetConfig+0xb0>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a19      	ldr	r2, [pc, #100]	; (8004610 <TIM_OC2_SetConfig+0x110>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d113      	bne.n	80045d8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	621a      	str	r2, [r3, #32]
}
 80045f2:	bf00      	nop
 80045f4:	371c      	adds	r7, #28
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40012c00 	.word	0x40012c00
 8004604:	40013400 	.word	0x40013400
 8004608:	40014000 	.word	0x40014000
 800460c:	40014400 	.word	0x40014400
 8004610:	40014800 	.word	0x40014800

08004614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0303 	bic.w	r3, r3, #3
 800464e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	021b      	lsls	r3, r3, #8
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a27      	ldr	r2, [pc, #156]	; (8004710 <TIM_OC3_SetConfig+0xfc>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d003      	beq.n	800467e <TIM_OC3_SetConfig+0x6a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a26      	ldr	r2, [pc, #152]	; (8004714 <TIM_OC3_SetConfig+0x100>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d10d      	bne.n	800469a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004684:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	021b      	lsls	r3, r3, #8
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	4313      	orrs	r3, r2
 8004690:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004698:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a1c      	ldr	r2, [pc, #112]	; (8004710 <TIM_OC3_SetConfig+0xfc>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00f      	beq.n	80046c2 <TIM_OC3_SetConfig+0xae>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a1b      	ldr	r2, [pc, #108]	; (8004714 <TIM_OC3_SetConfig+0x100>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <TIM_OC3_SetConfig+0xae>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a1a      	ldr	r2, [pc, #104]	; (8004718 <TIM_OC3_SetConfig+0x104>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d007      	beq.n	80046c2 <TIM_OC3_SetConfig+0xae>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a19      	ldr	r2, [pc, #100]	; (800471c <TIM_OC3_SetConfig+0x108>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d003      	beq.n	80046c2 <TIM_OC3_SetConfig+0xae>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a18      	ldr	r2, [pc, #96]	; (8004720 <TIM_OC3_SetConfig+0x10c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d113      	bne.n	80046ea <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	011b      	lsls	r3, r3, #4
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	697a      	ldr	r2, [r7, #20]
 8004702:	621a      	str	r2, [r3, #32]
}
 8004704:	bf00      	nop
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	40012c00 	.word	0x40012c00
 8004714:	40013400 	.word	0x40013400
 8004718:	40014000 	.word	0x40014000
 800471c:	40014400 	.word	0x40014400
 8004720:	40014800 	.word	0x40014800

08004724 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004752:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800475e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	031b      	lsls	r3, r3, #12
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a18      	ldr	r2, [pc, #96]	; (80047e4 <TIM_OC4_SetConfig+0xc0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d00f      	beq.n	80047a8 <TIM_OC4_SetConfig+0x84>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a17      	ldr	r2, [pc, #92]	; (80047e8 <TIM_OC4_SetConfig+0xc4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d00b      	beq.n	80047a8 <TIM_OC4_SetConfig+0x84>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a16      	ldr	r2, [pc, #88]	; (80047ec <TIM_OC4_SetConfig+0xc8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d007      	beq.n	80047a8 <TIM_OC4_SetConfig+0x84>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a15      	ldr	r2, [pc, #84]	; (80047f0 <TIM_OC4_SetConfig+0xcc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d003      	beq.n	80047a8 <TIM_OC4_SetConfig+0x84>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a14      	ldr	r2, [pc, #80]	; (80047f4 <TIM_OC4_SetConfig+0xd0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d109      	bne.n	80047bc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	621a      	str	r2, [r3, #32]
}
 80047d6:	bf00      	nop
 80047d8:	371c      	adds	r7, #28
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	40012c00 	.word	0x40012c00
 80047e8:	40013400 	.word	0x40013400
 80047ec:	40014000 	.word	0x40014000
 80047f0:	40014400 	.word	0x40014400
 80047f4:	40014800 	.word	0x40014800

080047f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800483c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	041b      	lsls	r3, r3, #16
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a17      	ldr	r2, [pc, #92]	; (80048ac <TIM_OC5_SetConfig+0xb4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d00f      	beq.n	8004872 <TIM_OC5_SetConfig+0x7a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a16      	ldr	r2, [pc, #88]	; (80048b0 <TIM_OC5_SetConfig+0xb8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00b      	beq.n	8004872 <TIM_OC5_SetConfig+0x7a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a15      	ldr	r2, [pc, #84]	; (80048b4 <TIM_OC5_SetConfig+0xbc>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d007      	beq.n	8004872 <TIM_OC5_SetConfig+0x7a>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a14      	ldr	r2, [pc, #80]	; (80048b8 <TIM_OC5_SetConfig+0xc0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d003      	beq.n	8004872 <TIM_OC5_SetConfig+0x7a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a13      	ldr	r2, [pc, #76]	; (80048bc <TIM_OC5_SetConfig+0xc4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d109      	bne.n	8004886 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004878:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	021b      	lsls	r3, r3, #8
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	4313      	orrs	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	621a      	str	r2, [r3, #32]
}
 80048a0:	bf00      	nop
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	40012c00 	.word	0x40012c00
 80048b0:	40013400 	.word	0x40013400
 80048b4:	40014000 	.word	0x40014000
 80048b8:	40014400 	.word	0x40014400
 80048bc:	40014800 	.word	0x40014800

080048c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	021b      	lsls	r3, r3, #8
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	051b      	lsls	r3, r3, #20
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a18      	ldr	r2, [pc, #96]	; (8004978 <TIM_OC6_SetConfig+0xb8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00f      	beq.n	800493c <TIM_OC6_SetConfig+0x7c>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a17      	ldr	r2, [pc, #92]	; (800497c <TIM_OC6_SetConfig+0xbc>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d00b      	beq.n	800493c <TIM_OC6_SetConfig+0x7c>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a16      	ldr	r2, [pc, #88]	; (8004980 <TIM_OC6_SetConfig+0xc0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d007      	beq.n	800493c <TIM_OC6_SetConfig+0x7c>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a15      	ldr	r2, [pc, #84]	; (8004984 <TIM_OC6_SetConfig+0xc4>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d003      	beq.n	800493c <TIM_OC6_SetConfig+0x7c>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a14      	ldr	r2, [pc, #80]	; (8004988 <TIM_OC6_SetConfig+0xc8>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d109      	bne.n	8004950 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004942:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	029b      	lsls	r3, r3, #10
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	621a      	str	r2, [r3, #32]
}
 800496a:	bf00      	nop
 800496c:	371c      	adds	r7, #28
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40013400 	.word	0x40013400
 8004980:	40014000 	.word	0x40014000
 8004984:	40014400 	.word	0x40014400
 8004988:	40014800 	.word	0x40014800

0800498c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	f023 0201 	bic.w	r2, r3, #1
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f023 030a 	bic.w	r3, r3, #10
 80049c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	621a      	str	r2, [r3, #32]
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b087      	sub	sp, #28
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	60f8      	str	r0, [r7, #12]
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f023 0210 	bic.w	r2, r3, #16
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	031b      	lsls	r3, r3, #12
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b085      	sub	sp, #20
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
 8004a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f043 0307 	orr.w	r3, r3, #7
 8004a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	609a      	str	r2, [r3, #8]
}
 8004a74:	bf00      	nop
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	021a      	lsls	r2, r3, #8
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	609a      	str	r2, [r3, #8]
}
 8004ab4:	bf00      	nop
 8004ab6:	371c      	adds	r7, #28
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b087      	sub	sp, #28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	f003 031f 	and.w	r3, r3, #31
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1a      	ldr	r2, [r3, #32]
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	43db      	mvns	r3, r3
 8004ae2:	401a      	ands	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a1a      	ldr	r2, [r3, #32]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	fa01 f303 	lsl.w	r3, r1, r3
 8004af8:	431a      	orrs	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	621a      	str	r2, [r3, #32]
}
 8004afe:	bf00      	nop
 8004b00:	371c      	adds	r7, #28
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
	...

08004b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e068      	b.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a2e      	ldr	r2, [pc, #184]	; (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d004      	beq.n	8004b58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a2d      	ldr	r2, [pc, #180]	; (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d108      	bne.n	8004b6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004b5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a1e      	ldr	r2, [pc, #120]	; (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d01d      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b96:	d018      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d013      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a1a      	ldr	r2, [pc, #104]	; (8004c10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d00e      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a18      	ldr	r2, [pc, #96]	; (8004c14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d009      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a13      	ldr	r2, [pc, #76]	; (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d004      	beq.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a14      	ldr	r2, [pc, #80]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d10c      	bne.n	8004be4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40012c00 	.word	0x40012c00
 8004c08:	40013400 	.word	0x40013400
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40014000 	.word	0x40014000

08004c1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e042      	b.n	8004cb4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d106      	bne.n	8004c46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7fc fcf3 	bl	800162c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2224      	movs	r2, #36	; 0x24
 8004c4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 0201 	bic.w	r2, r2, #1
 8004c5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f8c4 	bl	8004dec <UART_SetConfig>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e022      	b.n	8004cb4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d002      	beq.n	8004c7c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fbb4 	bl	80053e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fc3b 	bl	8005528 <UART_CheckIdleState>
 8004cb2:	4603      	mov	r3, r0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b08a      	sub	sp, #40	; 0x28
 8004cc0:	af02      	add	r7, sp, #8
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	f040 8084 	bne.w	8004de0 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <HAL_UART_Transmit+0x28>
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e07c      	b.n	8004de2 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d101      	bne.n	8004cf6 <HAL_UART_Transmit+0x3a>
 8004cf2:	2302      	movs	r3, #2
 8004cf4:	e075      	b.n	8004de2 <HAL_UART_Transmit+0x126>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2221      	movs	r2, #33	; 0x21
 8004d0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d0e:	f7fc ff99 	bl	8001c44 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	88fa      	ldrh	r2, [r7, #6]
 8004d20:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d2c:	d108      	bne.n	8004d40 <HAL_UART_Transmit+0x84>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d104      	bne.n	8004d40 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004d36:	2300      	movs	r3, #0
 8004d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	61bb      	str	r3, [r7, #24]
 8004d3e:	e003      	b.n	8004d48 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004d50:	e02d      	b.n	8004dae <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2180      	movs	r1, #128	; 0x80
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 fc2e 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e03a      	b.n	8004de2 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	881a      	ldrh	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d7e:	b292      	uxth	r2, r2
 8004d80:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	3302      	adds	r3, #2
 8004d86:	61bb      	str	r3, [r7, #24]
 8004d88:	e008      	b.n	8004d9c <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	781a      	ldrb	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	b292      	uxth	r2, r2
 8004d94:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	3b01      	subs	r3, #1
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1cb      	bne.n	8004d52 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2140      	movs	r1, #64	; 0x40
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 fbfa 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e006      	b.n	8004de2 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	e000      	b.n	8004de2 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004de0:	2302      	movs	r3, #2
  }
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3720      	adds	r7, #32
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
	...

08004dec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004df0:	b08c      	sub	sp, #48	; 0x30
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	431a      	orrs	r2, r3
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	4baa      	ldr	r3, [pc, #680]	; (80050c4 <UART_SetConfig+0x2d8>)
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	6812      	ldr	r2, [r2, #0]
 8004e22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e24:	430b      	orrs	r3, r1
 8004e26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a9f      	ldr	r2, [pc, #636]	; (80050c8 <UART_SetConfig+0x2dc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d004      	beq.n	8004e58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e54:	4313      	orrs	r3, r2
 8004e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004e62:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	6812      	ldr	r2, [r2, #0]
 8004e6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e76:	f023 010f 	bic.w	r1, r3, #15
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a90      	ldr	r2, [pc, #576]	; (80050cc <UART_SetConfig+0x2e0>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d125      	bne.n	8004edc <UART_SetConfig+0xf0>
 8004e90:	4b8f      	ldr	r3, [pc, #572]	; (80050d0 <UART_SetConfig+0x2e4>)
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d81a      	bhi.n	8004ed4 <UART_SetConfig+0xe8>
 8004e9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ea4 <UART_SetConfig+0xb8>)
 8004ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea4:	08004eb5 	.word	0x08004eb5
 8004ea8:	08004ec5 	.word	0x08004ec5
 8004eac:	08004ebd 	.word	0x08004ebd
 8004eb0:	08004ecd 	.word	0x08004ecd
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eba:	e116      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ec2:	e112      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ec4:	2304      	movs	r3, #4
 8004ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eca:	e10e      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ecc:	2308      	movs	r3, #8
 8004ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ed2:	e10a      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eda:	e106      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a7c      	ldr	r2, [pc, #496]	; (80050d4 <UART_SetConfig+0x2e8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d138      	bne.n	8004f58 <UART_SetConfig+0x16c>
 8004ee6:	4b7a      	ldr	r3, [pc, #488]	; (80050d0 <UART_SetConfig+0x2e4>)
 8004ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eec:	f003 030c 	and.w	r3, r3, #12
 8004ef0:	2b0c      	cmp	r3, #12
 8004ef2:	d82d      	bhi.n	8004f50 <UART_SetConfig+0x164>
 8004ef4:	a201      	add	r2, pc, #4	; (adr r2, 8004efc <UART_SetConfig+0x110>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f31 	.word	0x08004f31
 8004f00:	08004f51 	.word	0x08004f51
 8004f04:	08004f51 	.word	0x08004f51
 8004f08:	08004f51 	.word	0x08004f51
 8004f0c:	08004f41 	.word	0x08004f41
 8004f10:	08004f51 	.word	0x08004f51
 8004f14:	08004f51 	.word	0x08004f51
 8004f18:	08004f51 	.word	0x08004f51
 8004f1c:	08004f39 	.word	0x08004f39
 8004f20:	08004f51 	.word	0x08004f51
 8004f24:	08004f51 	.word	0x08004f51
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f49 	.word	0x08004f49
 8004f30:	2300      	movs	r3, #0
 8004f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f36:	e0d8      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f3e:	e0d4      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f40:	2304      	movs	r3, #4
 8004f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f46:	e0d0      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f48:	2308      	movs	r3, #8
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f4e:	e0cc      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f50:	2310      	movs	r3, #16
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f56:	e0c8      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a5e      	ldr	r2, [pc, #376]	; (80050d8 <UART_SetConfig+0x2ec>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d125      	bne.n	8004fae <UART_SetConfig+0x1c2>
 8004f62:	4b5b      	ldr	r3, [pc, #364]	; (80050d0 <UART_SetConfig+0x2e4>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f6c:	2b30      	cmp	r3, #48	; 0x30
 8004f6e:	d016      	beq.n	8004f9e <UART_SetConfig+0x1b2>
 8004f70:	2b30      	cmp	r3, #48	; 0x30
 8004f72:	d818      	bhi.n	8004fa6 <UART_SetConfig+0x1ba>
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d00a      	beq.n	8004f8e <UART_SetConfig+0x1a2>
 8004f78:	2b20      	cmp	r3, #32
 8004f7a:	d814      	bhi.n	8004fa6 <UART_SetConfig+0x1ba>
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <UART_SetConfig+0x19a>
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	d008      	beq.n	8004f96 <UART_SetConfig+0x1aa>
 8004f84:	e00f      	b.n	8004fa6 <UART_SetConfig+0x1ba>
 8004f86:	2300      	movs	r3, #0
 8004f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f8c:	e0ad      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f94:	e0a9      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f96:	2304      	movs	r3, #4
 8004f98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f9c:	e0a5      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004f9e:	2308      	movs	r3, #8
 8004fa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fa4:	e0a1      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004fa6:	2310      	movs	r3, #16
 8004fa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fac:	e09d      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a4a      	ldr	r2, [pc, #296]	; (80050dc <UART_SetConfig+0x2f0>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d125      	bne.n	8005004 <UART_SetConfig+0x218>
 8004fb8:	4b45      	ldr	r3, [pc, #276]	; (80050d0 <UART_SetConfig+0x2e4>)
 8004fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004fc2:	2bc0      	cmp	r3, #192	; 0xc0
 8004fc4:	d016      	beq.n	8004ff4 <UART_SetConfig+0x208>
 8004fc6:	2bc0      	cmp	r3, #192	; 0xc0
 8004fc8:	d818      	bhi.n	8004ffc <UART_SetConfig+0x210>
 8004fca:	2b80      	cmp	r3, #128	; 0x80
 8004fcc:	d00a      	beq.n	8004fe4 <UART_SetConfig+0x1f8>
 8004fce:	2b80      	cmp	r3, #128	; 0x80
 8004fd0:	d814      	bhi.n	8004ffc <UART_SetConfig+0x210>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <UART_SetConfig+0x1f0>
 8004fd6:	2b40      	cmp	r3, #64	; 0x40
 8004fd8:	d008      	beq.n	8004fec <UART_SetConfig+0x200>
 8004fda:	e00f      	b.n	8004ffc <UART_SetConfig+0x210>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fe2:	e082      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fea:	e07e      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004fec:	2304      	movs	r3, #4
 8004fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ff2:	e07a      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ffa:	e076      	b.n	80050ea <UART_SetConfig+0x2fe>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005002:	e072      	b.n	80050ea <UART_SetConfig+0x2fe>
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a35      	ldr	r2, [pc, #212]	; (80050e0 <UART_SetConfig+0x2f4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d12a      	bne.n	8005064 <UART_SetConfig+0x278>
 800500e:	4b30      	ldr	r3, [pc, #192]	; (80050d0 <UART_SetConfig+0x2e4>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005018:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800501c:	d01a      	beq.n	8005054 <UART_SetConfig+0x268>
 800501e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005022:	d81b      	bhi.n	800505c <UART_SetConfig+0x270>
 8005024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005028:	d00c      	beq.n	8005044 <UART_SetConfig+0x258>
 800502a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800502e:	d815      	bhi.n	800505c <UART_SetConfig+0x270>
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <UART_SetConfig+0x250>
 8005034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005038:	d008      	beq.n	800504c <UART_SetConfig+0x260>
 800503a:	e00f      	b.n	800505c <UART_SetConfig+0x270>
 800503c:	2300      	movs	r3, #0
 800503e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005042:	e052      	b.n	80050ea <UART_SetConfig+0x2fe>
 8005044:	2302      	movs	r3, #2
 8005046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800504a:	e04e      	b.n	80050ea <UART_SetConfig+0x2fe>
 800504c:	2304      	movs	r3, #4
 800504e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005052:	e04a      	b.n	80050ea <UART_SetConfig+0x2fe>
 8005054:	2308      	movs	r3, #8
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800505a:	e046      	b.n	80050ea <UART_SetConfig+0x2fe>
 800505c:	2310      	movs	r3, #16
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005062:	e042      	b.n	80050ea <UART_SetConfig+0x2fe>
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a17      	ldr	r2, [pc, #92]	; (80050c8 <UART_SetConfig+0x2dc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d13a      	bne.n	80050e4 <UART_SetConfig+0x2f8>
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <UART_SetConfig+0x2e4>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005074:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005078:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800507c:	d01a      	beq.n	80050b4 <UART_SetConfig+0x2c8>
 800507e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005082:	d81b      	bhi.n	80050bc <UART_SetConfig+0x2d0>
 8005084:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005088:	d00c      	beq.n	80050a4 <UART_SetConfig+0x2b8>
 800508a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800508e:	d815      	bhi.n	80050bc <UART_SetConfig+0x2d0>
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <UART_SetConfig+0x2b0>
 8005094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005098:	d008      	beq.n	80050ac <UART_SetConfig+0x2c0>
 800509a:	e00f      	b.n	80050bc <UART_SetConfig+0x2d0>
 800509c:	2300      	movs	r3, #0
 800509e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050a2:	e022      	b.n	80050ea <UART_SetConfig+0x2fe>
 80050a4:	2302      	movs	r3, #2
 80050a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050aa:	e01e      	b.n	80050ea <UART_SetConfig+0x2fe>
 80050ac:	2304      	movs	r3, #4
 80050ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050b2:	e01a      	b.n	80050ea <UART_SetConfig+0x2fe>
 80050b4:	2308      	movs	r3, #8
 80050b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050ba:	e016      	b.n	80050ea <UART_SetConfig+0x2fe>
 80050bc:	2310      	movs	r3, #16
 80050be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80050c2:	e012      	b.n	80050ea <UART_SetConfig+0x2fe>
 80050c4:	cfff69f3 	.word	0xcfff69f3
 80050c8:	40008000 	.word	0x40008000
 80050cc:	40013800 	.word	0x40013800
 80050d0:	40021000 	.word	0x40021000
 80050d4:	40004400 	.word	0x40004400
 80050d8:	40004800 	.word	0x40004800
 80050dc:	40004c00 	.word	0x40004c00
 80050e0:	40005000 	.word	0x40005000
 80050e4:	2310      	movs	r3, #16
 80050e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4aae      	ldr	r2, [pc, #696]	; (80053a8 <UART_SetConfig+0x5bc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	f040 8097 	bne.w	8005224 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80050fa:	2b08      	cmp	r3, #8
 80050fc:	d823      	bhi.n	8005146 <UART_SetConfig+0x35a>
 80050fe:	a201      	add	r2, pc, #4	; (adr r2, 8005104 <UART_SetConfig+0x318>)
 8005100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005104:	08005129 	.word	0x08005129
 8005108:	08005147 	.word	0x08005147
 800510c:	08005131 	.word	0x08005131
 8005110:	08005147 	.word	0x08005147
 8005114:	08005137 	.word	0x08005137
 8005118:	08005147 	.word	0x08005147
 800511c:	08005147 	.word	0x08005147
 8005120:	08005147 	.word	0x08005147
 8005124:	0800513f 	.word	0x0800513f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005128:	f7fd ff20 	bl	8002f6c <HAL_RCC_GetPCLK1Freq>
 800512c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800512e:	e010      	b.n	8005152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005130:	4b9e      	ldr	r3, [pc, #632]	; (80053ac <UART_SetConfig+0x5c0>)
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005134:	e00d      	b.n	8005152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005136:	f7fd fe81 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 800513a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800513c:	e009      	b.n	8005152 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800513e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005142:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005144:	e005      	b.n	8005152 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8130 	beq.w	80053ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	4a94      	ldr	r2, [pc, #592]	; (80053b0 <UART_SetConfig+0x5c4>)
 8005160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005164:	461a      	mov	r2, r3
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	fbb3 f3f2 	udiv	r3, r3, r2
 800516c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	4613      	mov	r3, r2
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	4413      	add	r3, r2
 8005178:	69ba      	ldr	r2, [r7, #24]
 800517a:	429a      	cmp	r2, r3
 800517c:	d305      	bcc.n	800518a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	429a      	cmp	r2, r3
 8005188:	d903      	bls.n	8005192 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005190:	e113      	b.n	80053ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	2200      	movs	r2, #0
 8005196:	60bb      	str	r3, [r7, #8]
 8005198:	60fa      	str	r2, [r7, #12]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	4a84      	ldr	r2, [pc, #528]	; (80053b0 <UART_SetConfig+0x5c4>)
 80051a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2200      	movs	r2, #0
 80051a8:	603b      	str	r3, [r7, #0]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051b4:	f7fb fd10 	bl	8000bd8 <__aeabi_uldivmod>
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	4610      	mov	r0, r2
 80051be:	4619      	mov	r1, r3
 80051c0:	f04f 0200 	mov.w	r2, #0
 80051c4:	f04f 0300 	mov.w	r3, #0
 80051c8:	020b      	lsls	r3, r1, #8
 80051ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051ce:	0202      	lsls	r2, r0, #8
 80051d0:	6979      	ldr	r1, [r7, #20]
 80051d2:	6849      	ldr	r1, [r1, #4]
 80051d4:	0849      	lsrs	r1, r1, #1
 80051d6:	2000      	movs	r0, #0
 80051d8:	460c      	mov	r4, r1
 80051da:	4605      	mov	r5, r0
 80051dc:	eb12 0804 	adds.w	r8, r2, r4
 80051e0:	eb43 0905 	adc.w	r9, r3, r5
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	469a      	mov	sl, r3
 80051ec:	4693      	mov	fp, r2
 80051ee:	4652      	mov	r2, sl
 80051f0:	465b      	mov	r3, fp
 80051f2:	4640      	mov	r0, r8
 80051f4:	4649      	mov	r1, r9
 80051f6:	f7fb fcef 	bl	8000bd8 <__aeabi_uldivmod>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	4613      	mov	r3, r2
 8005200:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005208:	d308      	bcc.n	800521c <UART_SetConfig+0x430>
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005210:	d204      	bcs.n	800521c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6a3a      	ldr	r2, [r7, #32]
 8005218:	60da      	str	r2, [r3, #12]
 800521a:	e0ce      	b.n	80053ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005222:	e0ca      	b.n	80053ba <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800522c:	d166      	bne.n	80052fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800522e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005232:	2b08      	cmp	r3, #8
 8005234:	d827      	bhi.n	8005286 <UART_SetConfig+0x49a>
 8005236:	a201      	add	r2, pc, #4	; (adr r2, 800523c <UART_SetConfig+0x450>)
 8005238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523c:	08005261 	.word	0x08005261
 8005240:	08005269 	.word	0x08005269
 8005244:	08005271 	.word	0x08005271
 8005248:	08005287 	.word	0x08005287
 800524c:	08005277 	.word	0x08005277
 8005250:	08005287 	.word	0x08005287
 8005254:	08005287 	.word	0x08005287
 8005258:	08005287 	.word	0x08005287
 800525c:	0800527f 	.word	0x0800527f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005260:	f7fd fe84 	bl	8002f6c <HAL_RCC_GetPCLK1Freq>
 8005264:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005266:	e014      	b.n	8005292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005268:	f7fd fe96 	bl	8002f98 <HAL_RCC_GetPCLK2Freq>
 800526c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800526e:	e010      	b.n	8005292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005270:	4b4e      	ldr	r3, [pc, #312]	; (80053ac <UART_SetConfig+0x5c0>)
 8005272:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005274:	e00d      	b.n	8005292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005276:	f7fd fde1 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 800527a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800527c:	e009      	b.n	8005292 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800527e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005282:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005284:	e005      	b.n	8005292 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005286:	2300      	movs	r3, #0
 8005288:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005290:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 8090 	beq.w	80053ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529e:	4a44      	ldr	r2, [pc, #272]	; (80053b0 <UART_SetConfig+0x5c4>)
 80052a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052a4:	461a      	mov	r2, r3
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80052ac:	005a      	lsls	r2, r3, #1
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	085b      	lsrs	r3, r3, #1
 80052b4:	441a      	add	r2, r3
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80052be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	2b0f      	cmp	r3, #15
 80052c4:	d916      	bls.n	80052f4 <UART_SetConfig+0x508>
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052cc:	d212      	bcs.n	80052f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052ce:	6a3b      	ldr	r3, [r7, #32]
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	f023 030f 	bic.w	r3, r3, #15
 80052d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	085b      	lsrs	r3, r3, #1
 80052dc:	b29b      	uxth	r3, r3
 80052de:	f003 0307 	and.w	r3, r3, #7
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	8bfb      	ldrh	r3, [r7, #30]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	8bfa      	ldrh	r2, [r7, #30]
 80052f0:	60da      	str	r2, [r3, #12]
 80052f2:	e062      	b.n	80053ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80052fa:	e05e      	b.n	80053ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005300:	2b08      	cmp	r3, #8
 8005302:	d828      	bhi.n	8005356 <UART_SetConfig+0x56a>
 8005304:	a201      	add	r2, pc, #4	; (adr r2, 800530c <UART_SetConfig+0x520>)
 8005306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530a:	bf00      	nop
 800530c:	08005331 	.word	0x08005331
 8005310:	08005339 	.word	0x08005339
 8005314:	08005341 	.word	0x08005341
 8005318:	08005357 	.word	0x08005357
 800531c:	08005347 	.word	0x08005347
 8005320:	08005357 	.word	0x08005357
 8005324:	08005357 	.word	0x08005357
 8005328:	08005357 	.word	0x08005357
 800532c:	0800534f 	.word	0x0800534f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005330:	f7fd fe1c 	bl	8002f6c <HAL_RCC_GetPCLK1Freq>
 8005334:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005336:	e014      	b.n	8005362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005338:	f7fd fe2e 	bl	8002f98 <HAL_RCC_GetPCLK2Freq>
 800533c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800533e:	e010      	b.n	8005362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005340:	4b1a      	ldr	r3, [pc, #104]	; (80053ac <UART_SetConfig+0x5c0>)
 8005342:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005344:	e00d      	b.n	8005362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005346:	f7fd fd79 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 800534a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800534c:	e009      	b.n	8005362 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800534e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005352:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005354:	e005      	b.n	8005362 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005360:	bf00      	nop
    }

    if (pclk != 0U)
 8005362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005364:	2b00      	cmp	r3, #0
 8005366:	d028      	beq.n	80053ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	4a10      	ldr	r2, [pc, #64]	; (80053b0 <UART_SetConfig+0x5c4>)
 800536e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005372:	461a      	mov	r2, r3
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	fbb3 f2f2 	udiv	r2, r3, r2
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	085b      	lsrs	r3, r3, #1
 8005380:	441a      	add	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	2b0f      	cmp	r3, #15
 8005390:	d910      	bls.n	80053b4 <UART_SetConfig+0x5c8>
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005398:	d20c      	bcs.n	80053b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	b29a      	uxth	r2, r3
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60da      	str	r2, [r3, #12]
 80053a4:	e009      	b.n	80053ba <UART_SetConfig+0x5ce>
 80053a6:	bf00      	nop
 80053a8:	40008000 	.word	0x40008000
 80053ac:	00f42400 	.word	0x00f42400
 80053b0:	0800848c 	.word	0x0800848c
      }
      else
      {
        ret = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2201      	movs	r2, #1
 80053be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	2200      	movs	r2, #0
 80053ce:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2200      	movs	r2, #0
 80053d4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80053d6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3730      	adds	r7, #48	; 0x30
 80053de:	46bd      	mov	sp, r7
 80053e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080053e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01a      	beq.n	80054fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054e2:	d10a      	bne.n	80054fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af02      	add	r7, sp, #8
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005538:	f7fc fb84 	bl	8001c44 <HAL_GetTick>
 800553c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d10e      	bne.n	800556a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800554c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f82f 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e025      	b.n	80055b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b04      	cmp	r3, #4
 8005576:	d10e      	bne.n	8005596 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005578:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f819 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e00f      	b.n	80055b6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2220      	movs	r2, #32
 800559a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b09c      	sub	sp, #112	; 0x70
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	60f8      	str	r0, [r7, #12]
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	603b      	str	r3, [r7, #0]
 80055ca:	4613      	mov	r3, r2
 80055cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ce:	e0a9      	b.n	8005724 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055d6:	f000 80a5 	beq.w	8005724 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055da:	f7fc fb33 	bl	8001c44 <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d302      	bcc.n	80055f0 <UART_WaitOnFlagUntilTimeout+0x32>
 80055ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d140      	bne.n	8005672 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055f8:	e853 3f00 	ldrex	r3, [r3]
 80055fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80055fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005600:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005604:	667b      	str	r3, [r7, #100]	; 0x64
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800560e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005610:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005612:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005614:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005616:	e841 2300 	strex	r3, r2, [r1]
 800561a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800561c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1e6      	bne.n	80055f0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3308      	adds	r3, #8
 8005628:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005634:	f023 0301 	bic.w	r3, r3, #1
 8005638:	663b      	str	r3, [r7, #96]	; 0x60
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3308      	adds	r3, #8
 8005640:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005642:	64ba      	str	r2, [r7, #72]	; 0x48
 8005644:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005646:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800564a:	e841 2300 	strex	r3, r2, [r1]
 800564e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1e5      	bne.n	8005622 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2220      	movs	r2, #32
 800565a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2220      	movs	r2, #32
 8005662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e069      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b00      	cmp	r3, #0
 800567e:	d051      	beq.n	8005724 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800568a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800568e:	d149      	bne.n	8005724 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005698:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a2:	e853 3f00 	ldrex	r3, [r3]
 80056a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056b8:	637b      	str	r3, [r7, #52]	; 0x34
 80056ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e6      	bne.n	800569a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3308      	adds	r3, #8
 80056d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	613b      	str	r3, [r7, #16]
   return(result);
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3308      	adds	r3, #8
 80056ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056ec:	623a      	str	r2, [r7, #32]
 80056ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	69f9      	ldr	r1, [r7, #28]
 80056f2:	6a3a      	ldr	r2, [r7, #32]
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e5      	bne.n	80056cc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2220      	movs	r2, #32
 800570c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2220      	movs	r2, #32
 8005714:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e010      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	4013      	ands	r3, r2
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	429a      	cmp	r2, r3
 8005732:	bf0c      	ite	eq
 8005734:	2301      	moveq	r3, #1
 8005736:	2300      	movne	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	461a      	mov	r2, r3
 800573c:	79fb      	ldrb	r3, [r7, #7]
 800573e:	429a      	cmp	r2, r3
 8005740:	f43f af46 	beq.w	80055d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3770      	adds	r7, #112	; 0x70
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800574e:	b480      	push	{r7}
 8005750:	b085      	sub	sp, #20
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_UARTEx_DisableFifoMode+0x16>
 8005760:	2302      	movs	r3, #2
 8005762:	e027      	b.n	80057b4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2224      	movs	r2, #36	; 0x24
 8005770:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f022 0201 	bic.w	r2, r2, #1
 800578a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005792:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2220      	movs	r2, #32
 80057a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057d4:	2302      	movs	r3, #2
 80057d6:	e02d      	b.n	8005834 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2224      	movs	r2, #36	; 0x24
 80057e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0201 	bic.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f84f 	bl	80058b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2220      	movs	r2, #32
 8005826:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800584c:	2b01      	cmp	r3, #1
 800584e:	d101      	bne.n	8005854 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005850:	2302      	movs	r3, #2
 8005852:	e02d      	b.n	80058b0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2224      	movs	r2, #36	; 0x24
 8005860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 f811 	bl	80058b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d108      	bne.n	80058da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058d8:	e031      	b.n	800593e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058da:	2308      	movs	r3, #8
 80058dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058de:	2308      	movs	r3, #8
 80058e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	0e5b      	lsrs	r3, r3, #25
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	0f5b      	lsrs	r3, r3, #29
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005902:	7bbb      	ldrb	r3, [r7, #14]
 8005904:	7b3a      	ldrb	r2, [r7, #12]
 8005906:	4911      	ldr	r1, [pc, #68]	; (800594c <UARTEx_SetNbDataToProcess+0x94>)
 8005908:	5c8a      	ldrb	r2, [r1, r2]
 800590a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800590e:	7b3a      	ldrb	r2, [r7, #12]
 8005910:	490f      	ldr	r1, [pc, #60]	; (8005950 <UARTEx_SetNbDataToProcess+0x98>)
 8005912:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005914:	fb93 f3f2 	sdiv	r3, r3, r2
 8005918:	b29a      	uxth	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005920:	7bfb      	ldrb	r3, [r7, #15]
 8005922:	7b7a      	ldrb	r2, [r7, #13]
 8005924:	4909      	ldr	r1, [pc, #36]	; (800594c <UARTEx_SetNbDataToProcess+0x94>)
 8005926:	5c8a      	ldrb	r2, [r1, r2]
 8005928:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800592c:	7b7a      	ldrb	r2, [r7, #13]
 800592e:	4908      	ldr	r1, [pc, #32]	; (8005950 <UARTEx_SetNbDataToProcess+0x98>)
 8005930:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005932:	fb93 f3f2 	sdiv	r3, r3, r2
 8005936:	b29a      	uxth	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800593e:	bf00      	nop
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	080084a4 	.word	0x080084a4
 8005950:	080084ac 	.word	0x080084ac

08005954 <__errno>:
 8005954:	4b01      	ldr	r3, [pc, #4]	; (800595c <__errno+0x8>)
 8005956:	6818      	ldr	r0, [r3, #0]
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	2000000c 	.word	0x2000000c

08005960 <__libc_init_array>:
 8005960:	b570      	push	{r4, r5, r6, lr}
 8005962:	4d0d      	ldr	r5, [pc, #52]	; (8005998 <__libc_init_array+0x38>)
 8005964:	4c0d      	ldr	r4, [pc, #52]	; (800599c <__libc_init_array+0x3c>)
 8005966:	1b64      	subs	r4, r4, r5
 8005968:	10a4      	asrs	r4, r4, #2
 800596a:	2600      	movs	r6, #0
 800596c:	42a6      	cmp	r6, r4
 800596e:	d109      	bne.n	8005984 <__libc_init_array+0x24>
 8005970:	4d0b      	ldr	r5, [pc, #44]	; (80059a0 <__libc_init_array+0x40>)
 8005972:	4c0c      	ldr	r4, [pc, #48]	; (80059a4 <__libc_init_array+0x44>)
 8005974:	f002 fd50 	bl	8008418 <_init>
 8005978:	1b64      	subs	r4, r4, r5
 800597a:	10a4      	asrs	r4, r4, #2
 800597c:	2600      	movs	r6, #0
 800597e:	42a6      	cmp	r6, r4
 8005980:	d105      	bne.n	800598e <__libc_init_array+0x2e>
 8005982:	bd70      	pop	{r4, r5, r6, pc}
 8005984:	f855 3b04 	ldr.w	r3, [r5], #4
 8005988:	4798      	blx	r3
 800598a:	3601      	adds	r6, #1
 800598c:	e7ee      	b.n	800596c <__libc_init_array+0xc>
 800598e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005992:	4798      	blx	r3
 8005994:	3601      	adds	r6, #1
 8005996:	e7f2      	b.n	800597e <__libc_init_array+0x1e>
 8005998:	08008894 	.word	0x08008894
 800599c:	08008894 	.word	0x08008894
 80059a0:	08008894 	.word	0x08008894
 80059a4:	08008898 	.word	0x08008898

080059a8 <memset>:
 80059a8:	4402      	add	r2, r0
 80059aa:	4603      	mov	r3, r0
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d100      	bne.n	80059b2 <memset+0xa>
 80059b0:	4770      	bx	lr
 80059b2:	f803 1b01 	strb.w	r1, [r3], #1
 80059b6:	e7f9      	b.n	80059ac <memset+0x4>

080059b8 <__cvt>:
 80059b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059bc:	ec55 4b10 	vmov	r4, r5, d0
 80059c0:	2d00      	cmp	r5, #0
 80059c2:	460e      	mov	r6, r1
 80059c4:	4619      	mov	r1, r3
 80059c6:	462b      	mov	r3, r5
 80059c8:	bfbb      	ittet	lt
 80059ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80059ce:	461d      	movlt	r5, r3
 80059d0:	2300      	movge	r3, #0
 80059d2:	232d      	movlt	r3, #45	; 0x2d
 80059d4:	700b      	strb	r3, [r1, #0]
 80059d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80059dc:	4691      	mov	r9, r2
 80059de:	f023 0820 	bic.w	r8, r3, #32
 80059e2:	bfbc      	itt	lt
 80059e4:	4622      	movlt	r2, r4
 80059e6:	4614      	movlt	r4, r2
 80059e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80059ec:	d005      	beq.n	80059fa <__cvt+0x42>
 80059ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80059f2:	d100      	bne.n	80059f6 <__cvt+0x3e>
 80059f4:	3601      	adds	r6, #1
 80059f6:	2102      	movs	r1, #2
 80059f8:	e000      	b.n	80059fc <__cvt+0x44>
 80059fa:	2103      	movs	r1, #3
 80059fc:	ab03      	add	r3, sp, #12
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	ab02      	add	r3, sp, #8
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	ec45 4b10 	vmov	d0, r4, r5
 8005a08:	4653      	mov	r3, sl
 8005a0a:	4632      	mov	r2, r6
 8005a0c:	f000 fce4 	bl	80063d8 <_dtoa_r>
 8005a10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a14:	4607      	mov	r7, r0
 8005a16:	d102      	bne.n	8005a1e <__cvt+0x66>
 8005a18:	f019 0f01 	tst.w	r9, #1
 8005a1c:	d022      	beq.n	8005a64 <__cvt+0xac>
 8005a1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a22:	eb07 0906 	add.w	r9, r7, r6
 8005a26:	d110      	bne.n	8005a4a <__cvt+0x92>
 8005a28:	783b      	ldrb	r3, [r7, #0]
 8005a2a:	2b30      	cmp	r3, #48	; 0x30
 8005a2c:	d10a      	bne.n	8005a44 <__cvt+0x8c>
 8005a2e:	2200      	movs	r2, #0
 8005a30:	2300      	movs	r3, #0
 8005a32:	4620      	mov	r0, r4
 8005a34:	4629      	mov	r1, r5
 8005a36:	f7fb f85f 	bl	8000af8 <__aeabi_dcmpeq>
 8005a3a:	b918      	cbnz	r0, 8005a44 <__cvt+0x8c>
 8005a3c:	f1c6 0601 	rsb	r6, r6, #1
 8005a40:	f8ca 6000 	str.w	r6, [sl]
 8005a44:	f8da 3000 	ldr.w	r3, [sl]
 8005a48:	4499      	add	r9, r3
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	4620      	mov	r0, r4
 8005a50:	4629      	mov	r1, r5
 8005a52:	f7fb f851 	bl	8000af8 <__aeabi_dcmpeq>
 8005a56:	b108      	cbz	r0, 8005a5c <__cvt+0xa4>
 8005a58:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a5c:	2230      	movs	r2, #48	; 0x30
 8005a5e:	9b03      	ldr	r3, [sp, #12]
 8005a60:	454b      	cmp	r3, r9
 8005a62:	d307      	bcc.n	8005a74 <__cvt+0xbc>
 8005a64:	9b03      	ldr	r3, [sp, #12]
 8005a66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a68:	1bdb      	subs	r3, r3, r7
 8005a6a:	4638      	mov	r0, r7
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	b004      	add	sp, #16
 8005a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a74:	1c59      	adds	r1, r3, #1
 8005a76:	9103      	str	r1, [sp, #12]
 8005a78:	701a      	strb	r2, [r3, #0]
 8005a7a:	e7f0      	b.n	8005a5e <__cvt+0xa6>

08005a7c <__exponent>:
 8005a7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2900      	cmp	r1, #0
 8005a82:	bfb8      	it	lt
 8005a84:	4249      	neglt	r1, r1
 8005a86:	f803 2b02 	strb.w	r2, [r3], #2
 8005a8a:	bfb4      	ite	lt
 8005a8c:	222d      	movlt	r2, #45	; 0x2d
 8005a8e:	222b      	movge	r2, #43	; 0x2b
 8005a90:	2909      	cmp	r1, #9
 8005a92:	7042      	strb	r2, [r0, #1]
 8005a94:	dd2a      	ble.n	8005aec <__exponent+0x70>
 8005a96:	f10d 0407 	add.w	r4, sp, #7
 8005a9a:	46a4      	mov	ip, r4
 8005a9c:	270a      	movs	r7, #10
 8005a9e:	46a6      	mov	lr, r4
 8005aa0:	460a      	mov	r2, r1
 8005aa2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005aa6:	fb07 1516 	mls	r5, r7, r6, r1
 8005aaa:	3530      	adds	r5, #48	; 0x30
 8005aac:	2a63      	cmp	r2, #99	; 0x63
 8005aae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005ab2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ab6:	4631      	mov	r1, r6
 8005ab8:	dcf1      	bgt.n	8005a9e <__exponent+0x22>
 8005aba:	3130      	adds	r1, #48	; 0x30
 8005abc:	f1ae 0502 	sub.w	r5, lr, #2
 8005ac0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ac4:	1c44      	adds	r4, r0, #1
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	4561      	cmp	r1, ip
 8005aca:	d30a      	bcc.n	8005ae2 <__exponent+0x66>
 8005acc:	f10d 0209 	add.w	r2, sp, #9
 8005ad0:	eba2 020e 	sub.w	r2, r2, lr
 8005ad4:	4565      	cmp	r5, ip
 8005ad6:	bf88      	it	hi
 8005ad8:	2200      	movhi	r2, #0
 8005ada:	4413      	add	r3, r2
 8005adc:	1a18      	subs	r0, r3, r0
 8005ade:	b003      	add	sp, #12
 8005ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ae2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ae6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005aea:	e7ed      	b.n	8005ac8 <__exponent+0x4c>
 8005aec:	2330      	movs	r3, #48	; 0x30
 8005aee:	3130      	adds	r1, #48	; 0x30
 8005af0:	7083      	strb	r3, [r0, #2]
 8005af2:	70c1      	strb	r1, [r0, #3]
 8005af4:	1d03      	adds	r3, r0, #4
 8005af6:	e7f1      	b.n	8005adc <__exponent+0x60>

08005af8 <_printf_float>:
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	ed2d 8b02 	vpush	{d8}
 8005b00:	b08d      	sub	sp, #52	; 0x34
 8005b02:	460c      	mov	r4, r1
 8005b04:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b08:	4616      	mov	r6, r2
 8005b0a:	461f      	mov	r7, r3
 8005b0c:	4605      	mov	r5, r0
 8005b0e:	f001 fb47 	bl	80071a0 <_localeconv_r>
 8005b12:	f8d0 a000 	ldr.w	sl, [r0]
 8005b16:	4650      	mov	r0, sl
 8005b18:	f7fa fb72 	bl	8000200 <strlen>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b20:	6823      	ldr	r3, [r4, #0]
 8005b22:	9305      	str	r3, [sp, #20]
 8005b24:	f8d8 3000 	ldr.w	r3, [r8]
 8005b28:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005b2c:	3307      	adds	r3, #7
 8005b2e:	f023 0307 	bic.w	r3, r3, #7
 8005b32:	f103 0208 	add.w	r2, r3, #8
 8005b36:	f8c8 2000 	str.w	r2, [r8]
 8005b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005b42:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005b46:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b4a:	9307      	str	r3, [sp, #28]
 8005b4c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b50:	ee08 0a10 	vmov	s16, r0
 8005b54:	4b9f      	ldr	r3, [pc, #636]	; (8005dd4 <_printf_float+0x2dc>)
 8005b56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b5e:	f7fa fffd 	bl	8000b5c <__aeabi_dcmpun>
 8005b62:	bb88      	cbnz	r0, 8005bc8 <_printf_float+0xd0>
 8005b64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b68:	4b9a      	ldr	r3, [pc, #616]	; (8005dd4 <_printf_float+0x2dc>)
 8005b6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b6e:	f7fa ffd7 	bl	8000b20 <__aeabi_dcmple>
 8005b72:	bb48      	cbnz	r0, 8005bc8 <_printf_float+0xd0>
 8005b74:	2200      	movs	r2, #0
 8005b76:	2300      	movs	r3, #0
 8005b78:	4640      	mov	r0, r8
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	f7fa ffc6 	bl	8000b0c <__aeabi_dcmplt>
 8005b80:	b110      	cbz	r0, 8005b88 <_printf_float+0x90>
 8005b82:	232d      	movs	r3, #45	; 0x2d
 8005b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b88:	4b93      	ldr	r3, [pc, #588]	; (8005dd8 <_printf_float+0x2e0>)
 8005b8a:	4894      	ldr	r0, [pc, #592]	; (8005ddc <_printf_float+0x2e4>)
 8005b8c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005b90:	bf94      	ite	ls
 8005b92:	4698      	movls	r8, r3
 8005b94:	4680      	movhi	r8, r0
 8005b96:	2303      	movs	r3, #3
 8005b98:	6123      	str	r3, [r4, #16]
 8005b9a:	9b05      	ldr	r3, [sp, #20]
 8005b9c:	f023 0204 	bic.w	r2, r3, #4
 8005ba0:	6022      	str	r2, [r4, #0]
 8005ba2:	f04f 0900 	mov.w	r9, #0
 8005ba6:	9700      	str	r7, [sp, #0]
 8005ba8:	4633      	mov	r3, r6
 8005baa:	aa0b      	add	r2, sp, #44	; 0x2c
 8005bac:	4621      	mov	r1, r4
 8005bae:	4628      	mov	r0, r5
 8005bb0:	f000 f9d8 	bl	8005f64 <_printf_common>
 8005bb4:	3001      	adds	r0, #1
 8005bb6:	f040 8090 	bne.w	8005cda <_printf_float+0x1e2>
 8005bba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bbe:	b00d      	add	sp, #52	; 0x34
 8005bc0:	ecbd 8b02 	vpop	{d8}
 8005bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc8:	4642      	mov	r2, r8
 8005bca:	464b      	mov	r3, r9
 8005bcc:	4640      	mov	r0, r8
 8005bce:	4649      	mov	r1, r9
 8005bd0:	f7fa ffc4 	bl	8000b5c <__aeabi_dcmpun>
 8005bd4:	b140      	cbz	r0, 8005be8 <_printf_float+0xf0>
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	bfbc      	itt	lt
 8005bdc:	232d      	movlt	r3, #45	; 0x2d
 8005bde:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005be2:	487f      	ldr	r0, [pc, #508]	; (8005de0 <_printf_float+0x2e8>)
 8005be4:	4b7f      	ldr	r3, [pc, #508]	; (8005de4 <_printf_float+0x2ec>)
 8005be6:	e7d1      	b.n	8005b8c <_printf_float+0x94>
 8005be8:	6863      	ldr	r3, [r4, #4]
 8005bea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005bee:	9206      	str	r2, [sp, #24]
 8005bf0:	1c5a      	adds	r2, r3, #1
 8005bf2:	d13f      	bne.n	8005c74 <_printf_float+0x17c>
 8005bf4:	2306      	movs	r3, #6
 8005bf6:	6063      	str	r3, [r4, #4]
 8005bf8:	9b05      	ldr	r3, [sp, #20]
 8005bfa:	6861      	ldr	r1, [r4, #4]
 8005bfc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c00:	2300      	movs	r3, #0
 8005c02:	9303      	str	r3, [sp, #12]
 8005c04:	ab0a      	add	r3, sp, #40	; 0x28
 8005c06:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005c0a:	ab09      	add	r3, sp, #36	; 0x24
 8005c0c:	ec49 8b10 	vmov	d0, r8, r9
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	6022      	str	r2, [r4, #0]
 8005c14:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c18:	4628      	mov	r0, r5
 8005c1a:	f7ff fecd 	bl	80059b8 <__cvt>
 8005c1e:	9b06      	ldr	r3, [sp, #24]
 8005c20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c22:	2b47      	cmp	r3, #71	; 0x47
 8005c24:	4680      	mov	r8, r0
 8005c26:	d108      	bne.n	8005c3a <_printf_float+0x142>
 8005c28:	1cc8      	adds	r0, r1, #3
 8005c2a:	db02      	blt.n	8005c32 <_printf_float+0x13a>
 8005c2c:	6863      	ldr	r3, [r4, #4]
 8005c2e:	4299      	cmp	r1, r3
 8005c30:	dd41      	ble.n	8005cb6 <_printf_float+0x1be>
 8005c32:	f1ab 0b02 	sub.w	fp, fp, #2
 8005c36:	fa5f fb8b 	uxtb.w	fp, fp
 8005c3a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c3e:	d820      	bhi.n	8005c82 <_printf_float+0x18a>
 8005c40:	3901      	subs	r1, #1
 8005c42:	465a      	mov	r2, fp
 8005c44:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c48:	9109      	str	r1, [sp, #36]	; 0x24
 8005c4a:	f7ff ff17 	bl	8005a7c <__exponent>
 8005c4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c50:	1813      	adds	r3, r2, r0
 8005c52:	2a01      	cmp	r2, #1
 8005c54:	4681      	mov	r9, r0
 8005c56:	6123      	str	r3, [r4, #16]
 8005c58:	dc02      	bgt.n	8005c60 <_printf_float+0x168>
 8005c5a:	6822      	ldr	r2, [r4, #0]
 8005c5c:	07d2      	lsls	r2, r2, #31
 8005c5e:	d501      	bpl.n	8005c64 <_printf_float+0x16c>
 8005c60:	3301      	adds	r3, #1
 8005c62:	6123      	str	r3, [r4, #16]
 8005c64:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d09c      	beq.n	8005ba6 <_printf_float+0xae>
 8005c6c:	232d      	movs	r3, #45	; 0x2d
 8005c6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c72:	e798      	b.n	8005ba6 <_printf_float+0xae>
 8005c74:	9a06      	ldr	r2, [sp, #24]
 8005c76:	2a47      	cmp	r2, #71	; 0x47
 8005c78:	d1be      	bne.n	8005bf8 <_printf_float+0x100>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1bc      	bne.n	8005bf8 <_printf_float+0x100>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e7b9      	b.n	8005bf6 <_printf_float+0xfe>
 8005c82:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005c86:	d118      	bne.n	8005cba <_printf_float+0x1c2>
 8005c88:	2900      	cmp	r1, #0
 8005c8a:	6863      	ldr	r3, [r4, #4]
 8005c8c:	dd0b      	ble.n	8005ca6 <_printf_float+0x1ae>
 8005c8e:	6121      	str	r1, [r4, #16]
 8005c90:	b913      	cbnz	r3, 8005c98 <_printf_float+0x1a0>
 8005c92:	6822      	ldr	r2, [r4, #0]
 8005c94:	07d0      	lsls	r0, r2, #31
 8005c96:	d502      	bpl.n	8005c9e <_printf_float+0x1a6>
 8005c98:	3301      	adds	r3, #1
 8005c9a:	440b      	add	r3, r1
 8005c9c:	6123      	str	r3, [r4, #16]
 8005c9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ca0:	f04f 0900 	mov.w	r9, #0
 8005ca4:	e7de      	b.n	8005c64 <_printf_float+0x16c>
 8005ca6:	b913      	cbnz	r3, 8005cae <_printf_float+0x1b6>
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	07d2      	lsls	r2, r2, #31
 8005cac:	d501      	bpl.n	8005cb2 <_printf_float+0x1ba>
 8005cae:	3302      	adds	r3, #2
 8005cb0:	e7f4      	b.n	8005c9c <_printf_float+0x1a4>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e7f2      	b.n	8005c9c <_printf_float+0x1a4>
 8005cb6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cbc:	4299      	cmp	r1, r3
 8005cbe:	db05      	blt.n	8005ccc <_printf_float+0x1d4>
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	6121      	str	r1, [r4, #16]
 8005cc4:	07d8      	lsls	r0, r3, #31
 8005cc6:	d5ea      	bpl.n	8005c9e <_printf_float+0x1a6>
 8005cc8:	1c4b      	adds	r3, r1, #1
 8005cca:	e7e7      	b.n	8005c9c <_printf_float+0x1a4>
 8005ccc:	2900      	cmp	r1, #0
 8005cce:	bfd4      	ite	le
 8005cd0:	f1c1 0202 	rsble	r2, r1, #2
 8005cd4:	2201      	movgt	r2, #1
 8005cd6:	4413      	add	r3, r2
 8005cd8:	e7e0      	b.n	8005c9c <_printf_float+0x1a4>
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	055a      	lsls	r2, r3, #21
 8005cde:	d407      	bmi.n	8005cf0 <_printf_float+0x1f8>
 8005ce0:	6923      	ldr	r3, [r4, #16]
 8005ce2:	4642      	mov	r2, r8
 8005ce4:	4631      	mov	r1, r6
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	47b8      	blx	r7
 8005cea:	3001      	adds	r0, #1
 8005cec:	d12c      	bne.n	8005d48 <_printf_float+0x250>
 8005cee:	e764      	b.n	8005bba <_printf_float+0xc2>
 8005cf0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005cf4:	f240 80e0 	bls.w	8005eb8 <_printf_float+0x3c0>
 8005cf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f7fa fefa 	bl	8000af8 <__aeabi_dcmpeq>
 8005d04:	2800      	cmp	r0, #0
 8005d06:	d034      	beq.n	8005d72 <_printf_float+0x27a>
 8005d08:	4a37      	ldr	r2, [pc, #220]	; (8005de8 <_printf_float+0x2f0>)
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	4631      	mov	r1, r6
 8005d0e:	4628      	mov	r0, r5
 8005d10:	47b8      	blx	r7
 8005d12:	3001      	adds	r0, #1
 8005d14:	f43f af51 	beq.w	8005bba <_printf_float+0xc2>
 8005d18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	db02      	blt.n	8005d26 <_printf_float+0x22e>
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	07d8      	lsls	r0, r3, #31
 8005d24:	d510      	bpl.n	8005d48 <_printf_float+0x250>
 8005d26:	ee18 3a10 	vmov	r3, s16
 8005d2a:	4652      	mov	r2, sl
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	f43f af41 	beq.w	8005bba <_printf_float+0xc2>
 8005d38:	f04f 0800 	mov.w	r8, #0
 8005d3c:	f104 091a 	add.w	r9, r4, #26
 8005d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d42:	3b01      	subs	r3, #1
 8005d44:	4543      	cmp	r3, r8
 8005d46:	dc09      	bgt.n	8005d5c <_printf_float+0x264>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	f100 8105 	bmi.w	8005f5a <_printf_float+0x462>
 8005d50:	68e0      	ldr	r0, [r4, #12]
 8005d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d54:	4298      	cmp	r0, r3
 8005d56:	bfb8      	it	lt
 8005d58:	4618      	movlt	r0, r3
 8005d5a:	e730      	b.n	8005bbe <_printf_float+0xc6>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	464a      	mov	r2, r9
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f af27 	beq.w	8005bba <_printf_float+0xc2>
 8005d6c:	f108 0801 	add.w	r8, r8, #1
 8005d70:	e7e6      	b.n	8005d40 <_printf_float+0x248>
 8005d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	dc39      	bgt.n	8005dec <_printf_float+0x2f4>
 8005d78:	4a1b      	ldr	r2, [pc, #108]	; (8005de8 <_printf_float+0x2f0>)
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	47b8      	blx	r7
 8005d82:	3001      	adds	r0, #1
 8005d84:	f43f af19 	beq.w	8005bba <_printf_float+0xc2>
 8005d88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	d102      	bne.n	8005d96 <_printf_float+0x29e>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	07d9      	lsls	r1, r3, #31
 8005d94:	d5d8      	bpl.n	8005d48 <_printf_float+0x250>
 8005d96:	ee18 3a10 	vmov	r3, s16
 8005d9a:	4652      	mov	r2, sl
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	f43f af09 	beq.w	8005bba <_printf_float+0xc2>
 8005da8:	f04f 0900 	mov.w	r9, #0
 8005dac:	f104 0a1a 	add.w	sl, r4, #26
 8005db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005db2:	425b      	negs	r3, r3
 8005db4:	454b      	cmp	r3, r9
 8005db6:	dc01      	bgt.n	8005dbc <_printf_float+0x2c4>
 8005db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dba:	e792      	b.n	8005ce2 <_printf_float+0x1ea>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f43f aef7 	beq.w	8005bba <_printf_float+0xc2>
 8005dcc:	f109 0901 	add.w	r9, r9, #1
 8005dd0:	e7ee      	b.n	8005db0 <_printf_float+0x2b8>
 8005dd2:	bf00      	nop
 8005dd4:	7fefffff 	.word	0x7fefffff
 8005dd8:	080084b8 	.word	0x080084b8
 8005ddc:	080084bc 	.word	0x080084bc
 8005de0:	080084c4 	.word	0x080084c4
 8005de4:	080084c0 	.word	0x080084c0
 8005de8:	080084c8 	.word	0x080084c8
 8005dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005df0:	429a      	cmp	r2, r3
 8005df2:	bfa8      	it	ge
 8005df4:	461a      	movge	r2, r3
 8005df6:	2a00      	cmp	r2, #0
 8005df8:	4691      	mov	r9, r2
 8005dfa:	dc37      	bgt.n	8005e6c <_printf_float+0x374>
 8005dfc:	f04f 0b00 	mov.w	fp, #0
 8005e00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e04:	f104 021a 	add.w	r2, r4, #26
 8005e08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e0a:	9305      	str	r3, [sp, #20]
 8005e0c:	eba3 0309 	sub.w	r3, r3, r9
 8005e10:	455b      	cmp	r3, fp
 8005e12:	dc33      	bgt.n	8005e7c <_printf_float+0x384>
 8005e14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	db3b      	blt.n	8005e94 <_printf_float+0x39c>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	07da      	lsls	r2, r3, #31
 8005e20:	d438      	bmi.n	8005e94 <_printf_float+0x39c>
 8005e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e24:	9a05      	ldr	r2, [sp, #20]
 8005e26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e28:	1a9a      	subs	r2, r3, r2
 8005e2a:	eba3 0901 	sub.w	r9, r3, r1
 8005e2e:	4591      	cmp	r9, r2
 8005e30:	bfa8      	it	ge
 8005e32:	4691      	movge	r9, r2
 8005e34:	f1b9 0f00 	cmp.w	r9, #0
 8005e38:	dc35      	bgt.n	8005ea6 <_printf_float+0x3ae>
 8005e3a:	f04f 0800 	mov.w	r8, #0
 8005e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e42:	f104 0a1a 	add.w	sl, r4, #26
 8005e46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	eba3 0309 	sub.w	r3, r3, r9
 8005e50:	4543      	cmp	r3, r8
 8005e52:	f77f af79 	ble.w	8005d48 <_printf_float+0x250>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4652      	mov	r2, sl
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b8      	blx	r7
 8005e60:	3001      	adds	r0, #1
 8005e62:	f43f aeaa 	beq.w	8005bba <_printf_float+0xc2>
 8005e66:	f108 0801 	add.w	r8, r8, #1
 8005e6a:	e7ec      	b.n	8005e46 <_printf_float+0x34e>
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4642      	mov	r2, r8
 8005e72:	4628      	mov	r0, r5
 8005e74:	47b8      	blx	r7
 8005e76:	3001      	adds	r0, #1
 8005e78:	d1c0      	bne.n	8005dfc <_printf_float+0x304>
 8005e7a:	e69e      	b.n	8005bba <_printf_float+0xc2>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	4631      	mov	r1, r6
 8005e80:	4628      	mov	r0, r5
 8005e82:	9205      	str	r2, [sp, #20]
 8005e84:	47b8      	blx	r7
 8005e86:	3001      	adds	r0, #1
 8005e88:	f43f ae97 	beq.w	8005bba <_printf_float+0xc2>
 8005e8c:	9a05      	ldr	r2, [sp, #20]
 8005e8e:	f10b 0b01 	add.w	fp, fp, #1
 8005e92:	e7b9      	b.n	8005e08 <_printf_float+0x310>
 8005e94:	ee18 3a10 	vmov	r3, s16
 8005e98:	4652      	mov	r2, sl
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	d1be      	bne.n	8005e22 <_printf_float+0x32a>
 8005ea4:	e689      	b.n	8005bba <_printf_float+0xc2>
 8005ea6:	9a05      	ldr	r2, [sp, #20]
 8005ea8:	464b      	mov	r3, r9
 8005eaa:	4442      	add	r2, r8
 8005eac:	4631      	mov	r1, r6
 8005eae:	4628      	mov	r0, r5
 8005eb0:	47b8      	blx	r7
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	d1c1      	bne.n	8005e3a <_printf_float+0x342>
 8005eb6:	e680      	b.n	8005bba <_printf_float+0xc2>
 8005eb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005eba:	2a01      	cmp	r2, #1
 8005ebc:	dc01      	bgt.n	8005ec2 <_printf_float+0x3ca>
 8005ebe:	07db      	lsls	r3, r3, #31
 8005ec0:	d538      	bpl.n	8005f34 <_printf_float+0x43c>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	47b8      	blx	r7
 8005ecc:	3001      	adds	r0, #1
 8005ece:	f43f ae74 	beq.w	8005bba <_printf_float+0xc2>
 8005ed2:	ee18 3a10 	vmov	r3, s16
 8005ed6:	4652      	mov	r2, sl
 8005ed8:	4631      	mov	r1, r6
 8005eda:	4628      	mov	r0, r5
 8005edc:	47b8      	blx	r7
 8005ede:	3001      	adds	r0, #1
 8005ee0:	f43f ae6b 	beq.w	8005bba <_printf_float+0xc2>
 8005ee4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ee8:	2200      	movs	r2, #0
 8005eea:	2300      	movs	r3, #0
 8005eec:	f7fa fe04 	bl	8000af8 <__aeabi_dcmpeq>
 8005ef0:	b9d8      	cbnz	r0, 8005f2a <_printf_float+0x432>
 8005ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ef4:	f108 0201 	add.w	r2, r8, #1
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	d10e      	bne.n	8005f22 <_printf_float+0x42a>
 8005f04:	e659      	b.n	8005bba <_printf_float+0xc2>
 8005f06:	2301      	movs	r3, #1
 8005f08:	4652      	mov	r2, sl
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	47b8      	blx	r7
 8005f10:	3001      	adds	r0, #1
 8005f12:	f43f ae52 	beq.w	8005bba <_printf_float+0xc2>
 8005f16:	f108 0801 	add.w	r8, r8, #1
 8005f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	4543      	cmp	r3, r8
 8005f20:	dcf1      	bgt.n	8005f06 <_printf_float+0x40e>
 8005f22:	464b      	mov	r3, r9
 8005f24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f28:	e6dc      	b.n	8005ce4 <_printf_float+0x1ec>
 8005f2a:	f04f 0800 	mov.w	r8, #0
 8005f2e:	f104 0a1a 	add.w	sl, r4, #26
 8005f32:	e7f2      	b.n	8005f1a <_printf_float+0x422>
 8005f34:	2301      	movs	r3, #1
 8005f36:	4642      	mov	r2, r8
 8005f38:	e7df      	b.n	8005efa <_printf_float+0x402>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	464a      	mov	r2, r9
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b8      	blx	r7
 8005f44:	3001      	adds	r0, #1
 8005f46:	f43f ae38 	beq.w	8005bba <_printf_float+0xc2>
 8005f4a:	f108 0801 	add.w	r8, r8, #1
 8005f4e:	68e3      	ldr	r3, [r4, #12]
 8005f50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f52:	1a5b      	subs	r3, r3, r1
 8005f54:	4543      	cmp	r3, r8
 8005f56:	dcf0      	bgt.n	8005f3a <_printf_float+0x442>
 8005f58:	e6fa      	b.n	8005d50 <_printf_float+0x258>
 8005f5a:	f04f 0800 	mov.w	r8, #0
 8005f5e:	f104 0919 	add.w	r9, r4, #25
 8005f62:	e7f4      	b.n	8005f4e <_printf_float+0x456>

08005f64 <_printf_common>:
 8005f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f68:	4616      	mov	r6, r2
 8005f6a:	4699      	mov	r9, r3
 8005f6c:	688a      	ldr	r2, [r1, #8]
 8005f6e:	690b      	ldr	r3, [r1, #16]
 8005f70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f74:	4293      	cmp	r3, r2
 8005f76:	bfb8      	it	lt
 8005f78:	4613      	movlt	r3, r2
 8005f7a:	6033      	str	r3, [r6, #0]
 8005f7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f80:	4607      	mov	r7, r0
 8005f82:	460c      	mov	r4, r1
 8005f84:	b10a      	cbz	r2, 8005f8a <_printf_common+0x26>
 8005f86:	3301      	adds	r3, #1
 8005f88:	6033      	str	r3, [r6, #0]
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	0699      	lsls	r1, r3, #26
 8005f8e:	bf42      	ittt	mi
 8005f90:	6833      	ldrmi	r3, [r6, #0]
 8005f92:	3302      	addmi	r3, #2
 8005f94:	6033      	strmi	r3, [r6, #0]
 8005f96:	6825      	ldr	r5, [r4, #0]
 8005f98:	f015 0506 	ands.w	r5, r5, #6
 8005f9c:	d106      	bne.n	8005fac <_printf_common+0x48>
 8005f9e:	f104 0a19 	add.w	sl, r4, #25
 8005fa2:	68e3      	ldr	r3, [r4, #12]
 8005fa4:	6832      	ldr	r2, [r6, #0]
 8005fa6:	1a9b      	subs	r3, r3, r2
 8005fa8:	42ab      	cmp	r3, r5
 8005faa:	dc26      	bgt.n	8005ffa <_printf_common+0x96>
 8005fac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005fb0:	1e13      	subs	r3, r2, #0
 8005fb2:	6822      	ldr	r2, [r4, #0]
 8005fb4:	bf18      	it	ne
 8005fb6:	2301      	movne	r3, #1
 8005fb8:	0692      	lsls	r2, r2, #26
 8005fba:	d42b      	bmi.n	8006014 <_printf_common+0xb0>
 8005fbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fc0:	4649      	mov	r1, r9
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	47c0      	blx	r8
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	d01e      	beq.n	8006008 <_printf_common+0xa4>
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	68e5      	ldr	r5, [r4, #12]
 8005fce:	6832      	ldr	r2, [r6, #0]
 8005fd0:	f003 0306 	and.w	r3, r3, #6
 8005fd4:	2b04      	cmp	r3, #4
 8005fd6:	bf08      	it	eq
 8005fd8:	1aad      	subeq	r5, r5, r2
 8005fda:	68a3      	ldr	r3, [r4, #8]
 8005fdc:	6922      	ldr	r2, [r4, #16]
 8005fde:	bf0c      	ite	eq
 8005fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fe4:	2500      	movne	r5, #0
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	bfc4      	itt	gt
 8005fea:	1a9b      	subgt	r3, r3, r2
 8005fec:	18ed      	addgt	r5, r5, r3
 8005fee:	2600      	movs	r6, #0
 8005ff0:	341a      	adds	r4, #26
 8005ff2:	42b5      	cmp	r5, r6
 8005ff4:	d11a      	bne.n	800602c <_printf_common+0xc8>
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	e008      	b.n	800600c <_printf_common+0xa8>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	4652      	mov	r2, sl
 8005ffe:	4649      	mov	r1, r9
 8006000:	4638      	mov	r0, r7
 8006002:	47c0      	blx	r8
 8006004:	3001      	adds	r0, #1
 8006006:	d103      	bne.n	8006010 <_printf_common+0xac>
 8006008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800600c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006010:	3501      	adds	r5, #1
 8006012:	e7c6      	b.n	8005fa2 <_printf_common+0x3e>
 8006014:	18e1      	adds	r1, r4, r3
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	2030      	movs	r0, #48	; 0x30
 800601a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800601e:	4422      	add	r2, r4
 8006020:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006024:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006028:	3302      	adds	r3, #2
 800602a:	e7c7      	b.n	8005fbc <_printf_common+0x58>
 800602c:	2301      	movs	r3, #1
 800602e:	4622      	mov	r2, r4
 8006030:	4649      	mov	r1, r9
 8006032:	4638      	mov	r0, r7
 8006034:	47c0      	blx	r8
 8006036:	3001      	adds	r0, #1
 8006038:	d0e6      	beq.n	8006008 <_printf_common+0xa4>
 800603a:	3601      	adds	r6, #1
 800603c:	e7d9      	b.n	8005ff2 <_printf_common+0x8e>
	...

08006040 <_printf_i>:
 8006040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006044:	7e0f      	ldrb	r7, [r1, #24]
 8006046:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006048:	2f78      	cmp	r7, #120	; 0x78
 800604a:	4691      	mov	r9, r2
 800604c:	4680      	mov	r8, r0
 800604e:	460c      	mov	r4, r1
 8006050:	469a      	mov	sl, r3
 8006052:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006056:	d807      	bhi.n	8006068 <_printf_i+0x28>
 8006058:	2f62      	cmp	r7, #98	; 0x62
 800605a:	d80a      	bhi.n	8006072 <_printf_i+0x32>
 800605c:	2f00      	cmp	r7, #0
 800605e:	f000 80d8 	beq.w	8006212 <_printf_i+0x1d2>
 8006062:	2f58      	cmp	r7, #88	; 0x58
 8006064:	f000 80a3 	beq.w	80061ae <_printf_i+0x16e>
 8006068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800606c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006070:	e03a      	b.n	80060e8 <_printf_i+0xa8>
 8006072:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006076:	2b15      	cmp	r3, #21
 8006078:	d8f6      	bhi.n	8006068 <_printf_i+0x28>
 800607a:	a101      	add	r1, pc, #4	; (adr r1, 8006080 <_printf_i+0x40>)
 800607c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006080:	080060d9 	.word	0x080060d9
 8006084:	080060ed 	.word	0x080060ed
 8006088:	08006069 	.word	0x08006069
 800608c:	08006069 	.word	0x08006069
 8006090:	08006069 	.word	0x08006069
 8006094:	08006069 	.word	0x08006069
 8006098:	080060ed 	.word	0x080060ed
 800609c:	08006069 	.word	0x08006069
 80060a0:	08006069 	.word	0x08006069
 80060a4:	08006069 	.word	0x08006069
 80060a8:	08006069 	.word	0x08006069
 80060ac:	080061f9 	.word	0x080061f9
 80060b0:	0800611d 	.word	0x0800611d
 80060b4:	080061db 	.word	0x080061db
 80060b8:	08006069 	.word	0x08006069
 80060bc:	08006069 	.word	0x08006069
 80060c0:	0800621b 	.word	0x0800621b
 80060c4:	08006069 	.word	0x08006069
 80060c8:	0800611d 	.word	0x0800611d
 80060cc:	08006069 	.word	0x08006069
 80060d0:	08006069 	.word	0x08006069
 80060d4:	080061e3 	.word	0x080061e3
 80060d8:	682b      	ldr	r3, [r5, #0]
 80060da:	1d1a      	adds	r2, r3, #4
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	602a      	str	r2, [r5, #0]
 80060e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060e8:	2301      	movs	r3, #1
 80060ea:	e0a3      	b.n	8006234 <_printf_i+0x1f4>
 80060ec:	6820      	ldr	r0, [r4, #0]
 80060ee:	6829      	ldr	r1, [r5, #0]
 80060f0:	0606      	lsls	r6, r0, #24
 80060f2:	f101 0304 	add.w	r3, r1, #4
 80060f6:	d50a      	bpl.n	800610e <_printf_i+0xce>
 80060f8:	680e      	ldr	r6, [r1, #0]
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	2e00      	cmp	r6, #0
 80060fe:	da03      	bge.n	8006108 <_printf_i+0xc8>
 8006100:	232d      	movs	r3, #45	; 0x2d
 8006102:	4276      	negs	r6, r6
 8006104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006108:	485e      	ldr	r0, [pc, #376]	; (8006284 <_printf_i+0x244>)
 800610a:	230a      	movs	r3, #10
 800610c:	e019      	b.n	8006142 <_printf_i+0x102>
 800610e:	680e      	ldr	r6, [r1, #0]
 8006110:	602b      	str	r3, [r5, #0]
 8006112:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006116:	bf18      	it	ne
 8006118:	b236      	sxthne	r6, r6
 800611a:	e7ef      	b.n	80060fc <_printf_i+0xbc>
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	6820      	ldr	r0, [r4, #0]
 8006120:	1d19      	adds	r1, r3, #4
 8006122:	6029      	str	r1, [r5, #0]
 8006124:	0601      	lsls	r1, r0, #24
 8006126:	d501      	bpl.n	800612c <_printf_i+0xec>
 8006128:	681e      	ldr	r6, [r3, #0]
 800612a:	e002      	b.n	8006132 <_printf_i+0xf2>
 800612c:	0646      	lsls	r6, r0, #25
 800612e:	d5fb      	bpl.n	8006128 <_printf_i+0xe8>
 8006130:	881e      	ldrh	r6, [r3, #0]
 8006132:	4854      	ldr	r0, [pc, #336]	; (8006284 <_printf_i+0x244>)
 8006134:	2f6f      	cmp	r7, #111	; 0x6f
 8006136:	bf0c      	ite	eq
 8006138:	2308      	moveq	r3, #8
 800613a:	230a      	movne	r3, #10
 800613c:	2100      	movs	r1, #0
 800613e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006142:	6865      	ldr	r5, [r4, #4]
 8006144:	60a5      	str	r5, [r4, #8]
 8006146:	2d00      	cmp	r5, #0
 8006148:	bfa2      	ittt	ge
 800614a:	6821      	ldrge	r1, [r4, #0]
 800614c:	f021 0104 	bicge.w	r1, r1, #4
 8006150:	6021      	strge	r1, [r4, #0]
 8006152:	b90e      	cbnz	r6, 8006158 <_printf_i+0x118>
 8006154:	2d00      	cmp	r5, #0
 8006156:	d04d      	beq.n	80061f4 <_printf_i+0x1b4>
 8006158:	4615      	mov	r5, r2
 800615a:	fbb6 f1f3 	udiv	r1, r6, r3
 800615e:	fb03 6711 	mls	r7, r3, r1, r6
 8006162:	5dc7      	ldrb	r7, [r0, r7]
 8006164:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006168:	4637      	mov	r7, r6
 800616a:	42bb      	cmp	r3, r7
 800616c:	460e      	mov	r6, r1
 800616e:	d9f4      	bls.n	800615a <_printf_i+0x11a>
 8006170:	2b08      	cmp	r3, #8
 8006172:	d10b      	bne.n	800618c <_printf_i+0x14c>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	07de      	lsls	r6, r3, #31
 8006178:	d508      	bpl.n	800618c <_printf_i+0x14c>
 800617a:	6923      	ldr	r3, [r4, #16]
 800617c:	6861      	ldr	r1, [r4, #4]
 800617e:	4299      	cmp	r1, r3
 8006180:	bfde      	ittt	le
 8006182:	2330      	movle	r3, #48	; 0x30
 8006184:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006188:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800618c:	1b52      	subs	r2, r2, r5
 800618e:	6122      	str	r2, [r4, #16]
 8006190:	f8cd a000 	str.w	sl, [sp]
 8006194:	464b      	mov	r3, r9
 8006196:	aa03      	add	r2, sp, #12
 8006198:	4621      	mov	r1, r4
 800619a:	4640      	mov	r0, r8
 800619c:	f7ff fee2 	bl	8005f64 <_printf_common>
 80061a0:	3001      	adds	r0, #1
 80061a2:	d14c      	bne.n	800623e <_printf_i+0x1fe>
 80061a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061a8:	b004      	add	sp, #16
 80061aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ae:	4835      	ldr	r0, [pc, #212]	; (8006284 <_printf_i+0x244>)
 80061b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80061b4:	6829      	ldr	r1, [r5, #0]
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80061bc:	6029      	str	r1, [r5, #0]
 80061be:	061d      	lsls	r5, r3, #24
 80061c0:	d514      	bpl.n	80061ec <_printf_i+0x1ac>
 80061c2:	07df      	lsls	r7, r3, #31
 80061c4:	bf44      	itt	mi
 80061c6:	f043 0320 	orrmi.w	r3, r3, #32
 80061ca:	6023      	strmi	r3, [r4, #0]
 80061cc:	b91e      	cbnz	r6, 80061d6 <_printf_i+0x196>
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	f023 0320 	bic.w	r3, r3, #32
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	2310      	movs	r3, #16
 80061d8:	e7b0      	b.n	800613c <_printf_i+0xfc>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	f043 0320 	orr.w	r3, r3, #32
 80061e0:	6023      	str	r3, [r4, #0]
 80061e2:	2378      	movs	r3, #120	; 0x78
 80061e4:	4828      	ldr	r0, [pc, #160]	; (8006288 <_printf_i+0x248>)
 80061e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061ea:	e7e3      	b.n	80061b4 <_printf_i+0x174>
 80061ec:	0659      	lsls	r1, r3, #25
 80061ee:	bf48      	it	mi
 80061f0:	b2b6      	uxthmi	r6, r6
 80061f2:	e7e6      	b.n	80061c2 <_printf_i+0x182>
 80061f4:	4615      	mov	r5, r2
 80061f6:	e7bb      	b.n	8006170 <_printf_i+0x130>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	6826      	ldr	r6, [r4, #0]
 80061fc:	6961      	ldr	r1, [r4, #20]
 80061fe:	1d18      	adds	r0, r3, #4
 8006200:	6028      	str	r0, [r5, #0]
 8006202:	0635      	lsls	r5, r6, #24
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	d501      	bpl.n	800620c <_printf_i+0x1cc>
 8006208:	6019      	str	r1, [r3, #0]
 800620a:	e002      	b.n	8006212 <_printf_i+0x1d2>
 800620c:	0670      	lsls	r0, r6, #25
 800620e:	d5fb      	bpl.n	8006208 <_printf_i+0x1c8>
 8006210:	8019      	strh	r1, [r3, #0]
 8006212:	2300      	movs	r3, #0
 8006214:	6123      	str	r3, [r4, #16]
 8006216:	4615      	mov	r5, r2
 8006218:	e7ba      	b.n	8006190 <_printf_i+0x150>
 800621a:	682b      	ldr	r3, [r5, #0]
 800621c:	1d1a      	adds	r2, r3, #4
 800621e:	602a      	str	r2, [r5, #0]
 8006220:	681d      	ldr	r5, [r3, #0]
 8006222:	6862      	ldr	r2, [r4, #4]
 8006224:	2100      	movs	r1, #0
 8006226:	4628      	mov	r0, r5
 8006228:	f7f9 fff2 	bl	8000210 <memchr>
 800622c:	b108      	cbz	r0, 8006232 <_printf_i+0x1f2>
 800622e:	1b40      	subs	r0, r0, r5
 8006230:	6060      	str	r0, [r4, #4]
 8006232:	6863      	ldr	r3, [r4, #4]
 8006234:	6123      	str	r3, [r4, #16]
 8006236:	2300      	movs	r3, #0
 8006238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800623c:	e7a8      	b.n	8006190 <_printf_i+0x150>
 800623e:	6923      	ldr	r3, [r4, #16]
 8006240:	462a      	mov	r2, r5
 8006242:	4649      	mov	r1, r9
 8006244:	4640      	mov	r0, r8
 8006246:	47d0      	blx	sl
 8006248:	3001      	adds	r0, #1
 800624a:	d0ab      	beq.n	80061a4 <_printf_i+0x164>
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	079b      	lsls	r3, r3, #30
 8006250:	d413      	bmi.n	800627a <_printf_i+0x23a>
 8006252:	68e0      	ldr	r0, [r4, #12]
 8006254:	9b03      	ldr	r3, [sp, #12]
 8006256:	4298      	cmp	r0, r3
 8006258:	bfb8      	it	lt
 800625a:	4618      	movlt	r0, r3
 800625c:	e7a4      	b.n	80061a8 <_printf_i+0x168>
 800625e:	2301      	movs	r3, #1
 8006260:	4632      	mov	r2, r6
 8006262:	4649      	mov	r1, r9
 8006264:	4640      	mov	r0, r8
 8006266:	47d0      	blx	sl
 8006268:	3001      	adds	r0, #1
 800626a:	d09b      	beq.n	80061a4 <_printf_i+0x164>
 800626c:	3501      	adds	r5, #1
 800626e:	68e3      	ldr	r3, [r4, #12]
 8006270:	9903      	ldr	r1, [sp, #12]
 8006272:	1a5b      	subs	r3, r3, r1
 8006274:	42ab      	cmp	r3, r5
 8006276:	dcf2      	bgt.n	800625e <_printf_i+0x21e>
 8006278:	e7eb      	b.n	8006252 <_printf_i+0x212>
 800627a:	2500      	movs	r5, #0
 800627c:	f104 0619 	add.w	r6, r4, #25
 8006280:	e7f5      	b.n	800626e <_printf_i+0x22e>
 8006282:	bf00      	nop
 8006284:	080084ca 	.word	0x080084ca
 8006288:	080084db 	.word	0x080084db

0800628c <iprintf>:
 800628c:	b40f      	push	{r0, r1, r2, r3}
 800628e:	4b0a      	ldr	r3, [pc, #40]	; (80062b8 <iprintf+0x2c>)
 8006290:	b513      	push	{r0, r1, r4, lr}
 8006292:	681c      	ldr	r4, [r3, #0]
 8006294:	b124      	cbz	r4, 80062a0 <iprintf+0x14>
 8006296:	69a3      	ldr	r3, [r4, #24]
 8006298:	b913      	cbnz	r3, 80062a0 <iprintf+0x14>
 800629a:	4620      	mov	r0, r4
 800629c:	f000 fee2 	bl	8007064 <__sinit>
 80062a0:	ab05      	add	r3, sp, #20
 80062a2:	9a04      	ldr	r2, [sp, #16]
 80062a4:	68a1      	ldr	r1, [r4, #8]
 80062a6:	9301      	str	r3, [sp, #4]
 80062a8:	4620      	mov	r0, r4
 80062aa:	f001 fc3b 	bl	8007b24 <_vfiprintf_r>
 80062ae:	b002      	add	sp, #8
 80062b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b4:	b004      	add	sp, #16
 80062b6:	4770      	bx	lr
 80062b8:	2000000c 	.word	0x2000000c

080062bc <quorem>:
 80062bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c0:	6903      	ldr	r3, [r0, #16]
 80062c2:	690c      	ldr	r4, [r1, #16]
 80062c4:	42a3      	cmp	r3, r4
 80062c6:	4607      	mov	r7, r0
 80062c8:	f2c0 8081 	blt.w	80063ce <quorem+0x112>
 80062cc:	3c01      	subs	r4, #1
 80062ce:	f101 0814 	add.w	r8, r1, #20
 80062d2:	f100 0514 	add.w	r5, r0, #20
 80062d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062e4:	3301      	adds	r3, #1
 80062e6:	429a      	cmp	r2, r3
 80062e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80062ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062f4:	d331      	bcc.n	800635a <quorem+0x9e>
 80062f6:	f04f 0e00 	mov.w	lr, #0
 80062fa:	4640      	mov	r0, r8
 80062fc:	46ac      	mov	ip, r5
 80062fe:	46f2      	mov	sl, lr
 8006300:	f850 2b04 	ldr.w	r2, [r0], #4
 8006304:	b293      	uxth	r3, r2
 8006306:	fb06 e303 	mla	r3, r6, r3, lr
 800630a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800630e:	b29b      	uxth	r3, r3
 8006310:	ebaa 0303 	sub.w	r3, sl, r3
 8006314:	f8dc a000 	ldr.w	sl, [ip]
 8006318:	0c12      	lsrs	r2, r2, #16
 800631a:	fa13 f38a 	uxtah	r3, r3, sl
 800631e:	fb06 e202 	mla	r2, r6, r2, lr
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	9b00      	ldr	r3, [sp, #0]
 8006326:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800632a:	b292      	uxth	r2, r2
 800632c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006330:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006334:	f8bd 3000 	ldrh.w	r3, [sp]
 8006338:	4581      	cmp	r9, r0
 800633a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800633e:	f84c 3b04 	str.w	r3, [ip], #4
 8006342:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006346:	d2db      	bcs.n	8006300 <quorem+0x44>
 8006348:	f855 300b 	ldr.w	r3, [r5, fp]
 800634c:	b92b      	cbnz	r3, 800635a <quorem+0x9e>
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	3b04      	subs	r3, #4
 8006352:	429d      	cmp	r5, r3
 8006354:	461a      	mov	r2, r3
 8006356:	d32e      	bcc.n	80063b6 <quorem+0xfa>
 8006358:	613c      	str	r4, [r7, #16]
 800635a:	4638      	mov	r0, r7
 800635c:	f001 f9c0 	bl	80076e0 <__mcmp>
 8006360:	2800      	cmp	r0, #0
 8006362:	db24      	blt.n	80063ae <quorem+0xf2>
 8006364:	3601      	adds	r6, #1
 8006366:	4628      	mov	r0, r5
 8006368:	f04f 0c00 	mov.w	ip, #0
 800636c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006370:	f8d0 e000 	ldr.w	lr, [r0]
 8006374:	b293      	uxth	r3, r2
 8006376:	ebac 0303 	sub.w	r3, ip, r3
 800637a:	0c12      	lsrs	r2, r2, #16
 800637c:	fa13 f38e 	uxtah	r3, r3, lr
 8006380:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006384:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006388:	b29b      	uxth	r3, r3
 800638a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800638e:	45c1      	cmp	r9, r8
 8006390:	f840 3b04 	str.w	r3, [r0], #4
 8006394:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006398:	d2e8      	bcs.n	800636c <quorem+0xb0>
 800639a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800639e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063a2:	b922      	cbnz	r2, 80063ae <quorem+0xf2>
 80063a4:	3b04      	subs	r3, #4
 80063a6:	429d      	cmp	r5, r3
 80063a8:	461a      	mov	r2, r3
 80063aa:	d30a      	bcc.n	80063c2 <quorem+0x106>
 80063ac:	613c      	str	r4, [r7, #16]
 80063ae:	4630      	mov	r0, r6
 80063b0:	b003      	add	sp, #12
 80063b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b6:	6812      	ldr	r2, [r2, #0]
 80063b8:	3b04      	subs	r3, #4
 80063ba:	2a00      	cmp	r2, #0
 80063bc:	d1cc      	bne.n	8006358 <quorem+0x9c>
 80063be:	3c01      	subs	r4, #1
 80063c0:	e7c7      	b.n	8006352 <quorem+0x96>
 80063c2:	6812      	ldr	r2, [r2, #0]
 80063c4:	3b04      	subs	r3, #4
 80063c6:	2a00      	cmp	r2, #0
 80063c8:	d1f0      	bne.n	80063ac <quorem+0xf0>
 80063ca:	3c01      	subs	r4, #1
 80063cc:	e7eb      	b.n	80063a6 <quorem+0xea>
 80063ce:	2000      	movs	r0, #0
 80063d0:	e7ee      	b.n	80063b0 <quorem+0xf4>
 80063d2:	0000      	movs	r0, r0
 80063d4:	0000      	movs	r0, r0
	...

080063d8 <_dtoa_r>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	ed2d 8b04 	vpush	{d8-d9}
 80063e0:	ec57 6b10 	vmov	r6, r7, d0
 80063e4:	b093      	sub	sp, #76	; 0x4c
 80063e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80063e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80063ec:	9106      	str	r1, [sp, #24]
 80063ee:	ee10 aa10 	vmov	sl, s0
 80063f2:	4604      	mov	r4, r0
 80063f4:	9209      	str	r2, [sp, #36]	; 0x24
 80063f6:	930c      	str	r3, [sp, #48]	; 0x30
 80063f8:	46bb      	mov	fp, r7
 80063fa:	b975      	cbnz	r5, 800641a <_dtoa_r+0x42>
 80063fc:	2010      	movs	r0, #16
 80063fe:	f000 fed7 	bl	80071b0 <malloc>
 8006402:	4602      	mov	r2, r0
 8006404:	6260      	str	r0, [r4, #36]	; 0x24
 8006406:	b920      	cbnz	r0, 8006412 <_dtoa_r+0x3a>
 8006408:	4ba7      	ldr	r3, [pc, #668]	; (80066a8 <_dtoa_r+0x2d0>)
 800640a:	21ea      	movs	r1, #234	; 0xea
 800640c:	48a7      	ldr	r0, [pc, #668]	; (80066ac <_dtoa_r+0x2d4>)
 800640e:	f001 fddf 	bl	8007fd0 <__assert_func>
 8006412:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006416:	6005      	str	r5, [r0, #0]
 8006418:	60c5      	str	r5, [r0, #12]
 800641a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800641c:	6819      	ldr	r1, [r3, #0]
 800641e:	b151      	cbz	r1, 8006436 <_dtoa_r+0x5e>
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	604a      	str	r2, [r1, #4]
 8006424:	2301      	movs	r3, #1
 8006426:	4093      	lsls	r3, r2
 8006428:	608b      	str	r3, [r1, #8]
 800642a:	4620      	mov	r0, r4
 800642c:	f000 ff16 	bl	800725c <_Bfree>
 8006430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006432:	2200      	movs	r2, #0
 8006434:	601a      	str	r2, [r3, #0]
 8006436:	1e3b      	subs	r3, r7, #0
 8006438:	bfaa      	itet	ge
 800643a:	2300      	movge	r3, #0
 800643c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006440:	f8c8 3000 	strge.w	r3, [r8]
 8006444:	4b9a      	ldr	r3, [pc, #616]	; (80066b0 <_dtoa_r+0x2d8>)
 8006446:	bfbc      	itt	lt
 8006448:	2201      	movlt	r2, #1
 800644a:	f8c8 2000 	strlt.w	r2, [r8]
 800644e:	ea33 030b 	bics.w	r3, r3, fp
 8006452:	d11b      	bne.n	800648c <_dtoa_r+0xb4>
 8006454:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006456:	f242 730f 	movw	r3, #9999	; 0x270f
 800645a:	6013      	str	r3, [r2, #0]
 800645c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006460:	4333      	orrs	r3, r6
 8006462:	f000 8592 	beq.w	8006f8a <_dtoa_r+0xbb2>
 8006466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006468:	b963      	cbnz	r3, 8006484 <_dtoa_r+0xac>
 800646a:	4b92      	ldr	r3, [pc, #584]	; (80066b4 <_dtoa_r+0x2dc>)
 800646c:	e022      	b.n	80064b4 <_dtoa_r+0xdc>
 800646e:	4b92      	ldr	r3, [pc, #584]	; (80066b8 <_dtoa_r+0x2e0>)
 8006470:	9301      	str	r3, [sp, #4]
 8006472:	3308      	adds	r3, #8
 8006474:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	9801      	ldr	r0, [sp, #4]
 800647a:	b013      	add	sp, #76	; 0x4c
 800647c:	ecbd 8b04 	vpop	{d8-d9}
 8006480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006484:	4b8b      	ldr	r3, [pc, #556]	; (80066b4 <_dtoa_r+0x2dc>)
 8006486:	9301      	str	r3, [sp, #4]
 8006488:	3303      	adds	r3, #3
 800648a:	e7f3      	b.n	8006474 <_dtoa_r+0x9c>
 800648c:	2200      	movs	r2, #0
 800648e:	2300      	movs	r3, #0
 8006490:	4650      	mov	r0, sl
 8006492:	4659      	mov	r1, fp
 8006494:	f7fa fb30 	bl	8000af8 <__aeabi_dcmpeq>
 8006498:	ec4b ab19 	vmov	d9, sl, fp
 800649c:	4680      	mov	r8, r0
 800649e:	b158      	cbz	r0, 80064b8 <_dtoa_r+0xe0>
 80064a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064a2:	2301      	movs	r3, #1
 80064a4:	6013      	str	r3, [r2, #0]
 80064a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 856b 	beq.w	8006f84 <_dtoa_r+0xbac>
 80064ae:	4883      	ldr	r0, [pc, #524]	; (80066bc <_dtoa_r+0x2e4>)
 80064b0:	6018      	str	r0, [r3, #0]
 80064b2:	1e43      	subs	r3, r0, #1
 80064b4:	9301      	str	r3, [sp, #4]
 80064b6:	e7df      	b.n	8006478 <_dtoa_r+0xa0>
 80064b8:	ec4b ab10 	vmov	d0, sl, fp
 80064bc:	aa10      	add	r2, sp, #64	; 0x40
 80064be:	a911      	add	r1, sp, #68	; 0x44
 80064c0:	4620      	mov	r0, r4
 80064c2:	f001 f9b3 	bl	800782c <__d2b>
 80064c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80064ca:	ee08 0a10 	vmov	s16, r0
 80064ce:	2d00      	cmp	r5, #0
 80064d0:	f000 8084 	beq.w	80065dc <_dtoa_r+0x204>
 80064d4:	ee19 3a90 	vmov	r3, s19
 80064d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80064e0:	4656      	mov	r6, sl
 80064e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80064e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80064ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80064ee:	4b74      	ldr	r3, [pc, #464]	; (80066c0 <_dtoa_r+0x2e8>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	4630      	mov	r0, r6
 80064f4:	4639      	mov	r1, r7
 80064f6:	f7f9 fedf 	bl	80002b8 <__aeabi_dsub>
 80064fa:	a365      	add	r3, pc, #404	; (adr r3, 8006690 <_dtoa_r+0x2b8>)
 80064fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006500:	f7fa f892 	bl	8000628 <__aeabi_dmul>
 8006504:	a364      	add	r3, pc, #400	; (adr r3, 8006698 <_dtoa_r+0x2c0>)
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	f7f9 fed7 	bl	80002bc <__adddf3>
 800650e:	4606      	mov	r6, r0
 8006510:	4628      	mov	r0, r5
 8006512:	460f      	mov	r7, r1
 8006514:	f7fa f81e 	bl	8000554 <__aeabi_i2d>
 8006518:	a361      	add	r3, pc, #388	; (adr r3, 80066a0 <_dtoa_r+0x2c8>)
 800651a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651e:	f7fa f883 	bl	8000628 <__aeabi_dmul>
 8006522:	4602      	mov	r2, r0
 8006524:	460b      	mov	r3, r1
 8006526:	4630      	mov	r0, r6
 8006528:	4639      	mov	r1, r7
 800652a:	f7f9 fec7 	bl	80002bc <__adddf3>
 800652e:	4606      	mov	r6, r0
 8006530:	460f      	mov	r7, r1
 8006532:	f7fa fb29 	bl	8000b88 <__aeabi_d2iz>
 8006536:	2200      	movs	r2, #0
 8006538:	9000      	str	r0, [sp, #0]
 800653a:	2300      	movs	r3, #0
 800653c:	4630      	mov	r0, r6
 800653e:	4639      	mov	r1, r7
 8006540:	f7fa fae4 	bl	8000b0c <__aeabi_dcmplt>
 8006544:	b150      	cbz	r0, 800655c <_dtoa_r+0x184>
 8006546:	9800      	ldr	r0, [sp, #0]
 8006548:	f7fa f804 	bl	8000554 <__aeabi_i2d>
 800654c:	4632      	mov	r2, r6
 800654e:	463b      	mov	r3, r7
 8006550:	f7fa fad2 	bl	8000af8 <__aeabi_dcmpeq>
 8006554:	b910      	cbnz	r0, 800655c <_dtoa_r+0x184>
 8006556:	9b00      	ldr	r3, [sp, #0]
 8006558:	3b01      	subs	r3, #1
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	9b00      	ldr	r3, [sp, #0]
 800655e:	2b16      	cmp	r3, #22
 8006560:	d85a      	bhi.n	8006618 <_dtoa_r+0x240>
 8006562:	9a00      	ldr	r2, [sp, #0]
 8006564:	4b57      	ldr	r3, [pc, #348]	; (80066c4 <_dtoa_r+0x2ec>)
 8006566:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	ec51 0b19 	vmov	r0, r1, d9
 8006572:	f7fa facb 	bl	8000b0c <__aeabi_dcmplt>
 8006576:	2800      	cmp	r0, #0
 8006578:	d050      	beq.n	800661c <_dtoa_r+0x244>
 800657a:	9b00      	ldr	r3, [sp, #0]
 800657c:	3b01      	subs	r3, #1
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	2300      	movs	r3, #0
 8006582:	930b      	str	r3, [sp, #44]	; 0x2c
 8006584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006586:	1b5d      	subs	r5, r3, r5
 8006588:	1e6b      	subs	r3, r5, #1
 800658a:	9305      	str	r3, [sp, #20]
 800658c:	bf45      	ittet	mi
 800658e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006592:	9304      	strmi	r3, [sp, #16]
 8006594:	2300      	movpl	r3, #0
 8006596:	2300      	movmi	r3, #0
 8006598:	bf4c      	ite	mi
 800659a:	9305      	strmi	r3, [sp, #20]
 800659c:	9304      	strpl	r3, [sp, #16]
 800659e:	9b00      	ldr	r3, [sp, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	db3d      	blt.n	8006620 <_dtoa_r+0x248>
 80065a4:	9b05      	ldr	r3, [sp, #20]
 80065a6:	9a00      	ldr	r2, [sp, #0]
 80065a8:	920a      	str	r2, [sp, #40]	; 0x28
 80065aa:	4413      	add	r3, r2
 80065ac:	9305      	str	r3, [sp, #20]
 80065ae:	2300      	movs	r3, #0
 80065b0:	9307      	str	r3, [sp, #28]
 80065b2:	9b06      	ldr	r3, [sp, #24]
 80065b4:	2b09      	cmp	r3, #9
 80065b6:	f200 8089 	bhi.w	80066cc <_dtoa_r+0x2f4>
 80065ba:	2b05      	cmp	r3, #5
 80065bc:	bfc4      	itt	gt
 80065be:	3b04      	subgt	r3, #4
 80065c0:	9306      	strgt	r3, [sp, #24]
 80065c2:	9b06      	ldr	r3, [sp, #24]
 80065c4:	f1a3 0302 	sub.w	r3, r3, #2
 80065c8:	bfcc      	ite	gt
 80065ca:	2500      	movgt	r5, #0
 80065cc:	2501      	movle	r5, #1
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	f200 8087 	bhi.w	80066e2 <_dtoa_r+0x30a>
 80065d4:	e8df f003 	tbb	[pc, r3]
 80065d8:	59383a2d 	.word	0x59383a2d
 80065dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80065e0:	441d      	add	r5, r3
 80065e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	bfc1      	itttt	gt
 80065ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80065ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80065f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80065f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80065fa:	bfda      	itte	le
 80065fc:	f1c3 0320 	rsble	r3, r3, #32
 8006600:	fa06 f003 	lslle.w	r0, r6, r3
 8006604:	4318      	orrgt	r0, r3
 8006606:	f7f9 ff95 	bl	8000534 <__aeabi_ui2d>
 800660a:	2301      	movs	r3, #1
 800660c:	4606      	mov	r6, r0
 800660e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006612:	3d01      	subs	r5, #1
 8006614:	930e      	str	r3, [sp, #56]	; 0x38
 8006616:	e76a      	b.n	80064ee <_dtoa_r+0x116>
 8006618:	2301      	movs	r3, #1
 800661a:	e7b2      	b.n	8006582 <_dtoa_r+0x1aa>
 800661c:	900b      	str	r0, [sp, #44]	; 0x2c
 800661e:	e7b1      	b.n	8006584 <_dtoa_r+0x1ac>
 8006620:	9b04      	ldr	r3, [sp, #16]
 8006622:	9a00      	ldr	r2, [sp, #0]
 8006624:	1a9b      	subs	r3, r3, r2
 8006626:	9304      	str	r3, [sp, #16]
 8006628:	4253      	negs	r3, r2
 800662a:	9307      	str	r3, [sp, #28]
 800662c:	2300      	movs	r3, #0
 800662e:	930a      	str	r3, [sp, #40]	; 0x28
 8006630:	e7bf      	b.n	80065b2 <_dtoa_r+0x1da>
 8006632:	2300      	movs	r3, #0
 8006634:	9308      	str	r3, [sp, #32]
 8006636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006638:	2b00      	cmp	r3, #0
 800663a:	dc55      	bgt.n	80066e8 <_dtoa_r+0x310>
 800663c:	2301      	movs	r3, #1
 800663e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006642:	461a      	mov	r2, r3
 8006644:	9209      	str	r2, [sp, #36]	; 0x24
 8006646:	e00c      	b.n	8006662 <_dtoa_r+0x28a>
 8006648:	2301      	movs	r3, #1
 800664a:	e7f3      	b.n	8006634 <_dtoa_r+0x25c>
 800664c:	2300      	movs	r3, #0
 800664e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006650:	9308      	str	r3, [sp, #32]
 8006652:	9b00      	ldr	r3, [sp, #0]
 8006654:	4413      	add	r3, r2
 8006656:	9302      	str	r3, [sp, #8]
 8006658:	3301      	adds	r3, #1
 800665a:	2b01      	cmp	r3, #1
 800665c:	9303      	str	r3, [sp, #12]
 800665e:	bfb8      	it	lt
 8006660:	2301      	movlt	r3, #1
 8006662:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006664:	2200      	movs	r2, #0
 8006666:	6042      	str	r2, [r0, #4]
 8006668:	2204      	movs	r2, #4
 800666a:	f102 0614 	add.w	r6, r2, #20
 800666e:	429e      	cmp	r6, r3
 8006670:	6841      	ldr	r1, [r0, #4]
 8006672:	d93d      	bls.n	80066f0 <_dtoa_r+0x318>
 8006674:	4620      	mov	r0, r4
 8006676:	f000 fdb1 	bl	80071dc <_Balloc>
 800667a:	9001      	str	r0, [sp, #4]
 800667c:	2800      	cmp	r0, #0
 800667e:	d13b      	bne.n	80066f8 <_dtoa_r+0x320>
 8006680:	4b11      	ldr	r3, [pc, #68]	; (80066c8 <_dtoa_r+0x2f0>)
 8006682:	4602      	mov	r2, r0
 8006684:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006688:	e6c0      	b.n	800640c <_dtoa_r+0x34>
 800668a:	2301      	movs	r3, #1
 800668c:	e7df      	b.n	800664e <_dtoa_r+0x276>
 800668e:	bf00      	nop
 8006690:	636f4361 	.word	0x636f4361
 8006694:	3fd287a7 	.word	0x3fd287a7
 8006698:	8b60c8b3 	.word	0x8b60c8b3
 800669c:	3fc68a28 	.word	0x3fc68a28
 80066a0:	509f79fb 	.word	0x509f79fb
 80066a4:	3fd34413 	.word	0x3fd34413
 80066a8:	080084f9 	.word	0x080084f9
 80066ac:	08008510 	.word	0x08008510
 80066b0:	7ff00000 	.word	0x7ff00000
 80066b4:	080084f5 	.word	0x080084f5
 80066b8:	080084ec 	.word	0x080084ec
 80066bc:	080084c9 	.word	0x080084c9
 80066c0:	3ff80000 	.word	0x3ff80000
 80066c4:	08008660 	.word	0x08008660
 80066c8:	0800856b 	.word	0x0800856b
 80066cc:	2501      	movs	r5, #1
 80066ce:	2300      	movs	r3, #0
 80066d0:	9306      	str	r3, [sp, #24]
 80066d2:	9508      	str	r5, [sp, #32]
 80066d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80066dc:	2200      	movs	r2, #0
 80066de:	2312      	movs	r3, #18
 80066e0:	e7b0      	b.n	8006644 <_dtoa_r+0x26c>
 80066e2:	2301      	movs	r3, #1
 80066e4:	9308      	str	r3, [sp, #32]
 80066e6:	e7f5      	b.n	80066d4 <_dtoa_r+0x2fc>
 80066e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80066ee:	e7b8      	b.n	8006662 <_dtoa_r+0x28a>
 80066f0:	3101      	adds	r1, #1
 80066f2:	6041      	str	r1, [r0, #4]
 80066f4:	0052      	lsls	r2, r2, #1
 80066f6:	e7b8      	b.n	800666a <_dtoa_r+0x292>
 80066f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066fa:	9a01      	ldr	r2, [sp, #4]
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	9b03      	ldr	r3, [sp, #12]
 8006700:	2b0e      	cmp	r3, #14
 8006702:	f200 809d 	bhi.w	8006840 <_dtoa_r+0x468>
 8006706:	2d00      	cmp	r5, #0
 8006708:	f000 809a 	beq.w	8006840 <_dtoa_r+0x468>
 800670c:	9b00      	ldr	r3, [sp, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	dd32      	ble.n	8006778 <_dtoa_r+0x3a0>
 8006712:	4ab7      	ldr	r2, [pc, #732]	; (80069f0 <_dtoa_r+0x618>)
 8006714:	f003 030f 	and.w	r3, r3, #15
 8006718:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800671c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006720:	9b00      	ldr	r3, [sp, #0]
 8006722:	05d8      	lsls	r0, r3, #23
 8006724:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006728:	d516      	bpl.n	8006758 <_dtoa_r+0x380>
 800672a:	4bb2      	ldr	r3, [pc, #712]	; (80069f4 <_dtoa_r+0x61c>)
 800672c:	ec51 0b19 	vmov	r0, r1, d9
 8006730:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006734:	f7fa f8a2 	bl	800087c <__aeabi_ddiv>
 8006738:	f007 070f 	and.w	r7, r7, #15
 800673c:	4682      	mov	sl, r0
 800673e:	468b      	mov	fp, r1
 8006740:	2503      	movs	r5, #3
 8006742:	4eac      	ldr	r6, [pc, #688]	; (80069f4 <_dtoa_r+0x61c>)
 8006744:	b957      	cbnz	r7, 800675c <_dtoa_r+0x384>
 8006746:	4642      	mov	r2, r8
 8006748:	464b      	mov	r3, r9
 800674a:	4650      	mov	r0, sl
 800674c:	4659      	mov	r1, fp
 800674e:	f7fa f895 	bl	800087c <__aeabi_ddiv>
 8006752:	4682      	mov	sl, r0
 8006754:	468b      	mov	fp, r1
 8006756:	e028      	b.n	80067aa <_dtoa_r+0x3d2>
 8006758:	2502      	movs	r5, #2
 800675a:	e7f2      	b.n	8006742 <_dtoa_r+0x36a>
 800675c:	07f9      	lsls	r1, r7, #31
 800675e:	d508      	bpl.n	8006772 <_dtoa_r+0x39a>
 8006760:	4640      	mov	r0, r8
 8006762:	4649      	mov	r1, r9
 8006764:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006768:	f7f9 ff5e 	bl	8000628 <__aeabi_dmul>
 800676c:	3501      	adds	r5, #1
 800676e:	4680      	mov	r8, r0
 8006770:	4689      	mov	r9, r1
 8006772:	107f      	asrs	r7, r7, #1
 8006774:	3608      	adds	r6, #8
 8006776:	e7e5      	b.n	8006744 <_dtoa_r+0x36c>
 8006778:	f000 809b 	beq.w	80068b2 <_dtoa_r+0x4da>
 800677c:	9b00      	ldr	r3, [sp, #0]
 800677e:	4f9d      	ldr	r7, [pc, #628]	; (80069f4 <_dtoa_r+0x61c>)
 8006780:	425e      	negs	r6, r3
 8006782:	4b9b      	ldr	r3, [pc, #620]	; (80069f0 <_dtoa_r+0x618>)
 8006784:	f006 020f 	and.w	r2, r6, #15
 8006788:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800678c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006790:	ec51 0b19 	vmov	r0, r1, d9
 8006794:	f7f9 ff48 	bl	8000628 <__aeabi_dmul>
 8006798:	1136      	asrs	r6, r6, #4
 800679a:	4682      	mov	sl, r0
 800679c:	468b      	mov	fp, r1
 800679e:	2300      	movs	r3, #0
 80067a0:	2502      	movs	r5, #2
 80067a2:	2e00      	cmp	r6, #0
 80067a4:	d17a      	bne.n	800689c <_dtoa_r+0x4c4>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1d3      	bne.n	8006752 <_dtoa_r+0x37a>
 80067aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f000 8082 	beq.w	80068b6 <_dtoa_r+0x4de>
 80067b2:	4b91      	ldr	r3, [pc, #580]	; (80069f8 <_dtoa_r+0x620>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	4650      	mov	r0, sl
 80067b8:	4659      	mov	r1, fp
 80067ba:	f7fa f9a7 	bl	8000b0c <__aeabi_dcmplt>
 80067be:	2800      	cmp	r0, #0
 80067c0:	d079      	beq.n	80068b6 <_dtoa_r+0x4de>
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d076      	beq.n	80068b6 <_dtoa_r+0x4de>
 80067c8:	9b02      	ldr	r3, [sp, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	dd36      	ble.n	800683c <_dtoa_r+0x464>
 80067ce:	9b00      	ldr	r3, [sp, #0]
 80067d0:	4650      	mov	r0, sl
 80067d2:	4659      	mov	r1, fp
 80067d4:	1e5f      	subs	r7, r3, #1
 80067d6:	2200      	movs	r2, #0
 80067d8:	4b88      	ldr	r3, [pc, #544]	; (80069fc <_dtoa_r+0x624>)
 80067da:	f7f9 ff25 	bl	8000628 <__aeabi_dmul>
 80067de:	9e02      	ldr	r6, [sp, #8]
 80067e0:	4682      	mov	sl, r0
 80067e2:	468b      	mov	fp, r1
 80067e4:	3501      	adds	r5, #1
 80067e6:	4628      	mov	r0, r5
 80067e8:	f7f9 feb4 	bl	8000554 <__aeabi_i2d>
 80067ec:	4652      	mov	r2, sl
 80067ee:	465b      	mov	r3, fp
 80067f0:	f7f9 ff1a 	bl	8000628 <__aeabi_dmul>
 80067f4:	4b82      	ldr	r3, [pc, #520]	; (8006a00 <_dtoa_r+0x628>)
 80067f6:	2200      	movs	r2, #0
 80067f8:	f7f9 fd60 	bl	80002bc <__adddf3>
 80067fc:	46d0      	mov	r8, sl
 80067fe:	46d9      	mov	r9, fp
 8006800:	4682      	mov	sl, r0
 8006802:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006806:	2e00      	cmp	r6, #0
 8006808:	d158      	bne.n	80068bc <_dtoa_r+0x4e4>
 800680a:	4b7e      	ldr	r3, [pc, #504]	; (8006a04 <_dtoa_r+0x62c>)
 800680c:	2200      	movs	r2, #0
 800680e:	4640      	mov	r0, r8
 8006810:	4649      	mov	r1, r9
 8006812:	f7f9 fd51 	bl	80002b8 <__aeabi_dsub>
 8006816:	4652      	mov	r2, sl
 8006818:	465b      	mov	r3, fp
 800681a:	4680      	mov	r8, r0
 800681c:	4689      	mov	r9, r1
 800681e:	f7fa f993 	bl	8000b48 <__aeabi_dcmpgt>
 8006822:	2800      	cmp	r0, #0
 8006824:	f040 8295 	bne.w	8006d52 <_dtoa_r+0x97a>
 8006828:	4652      	mov	r2, sl
 800682a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800682e:	4640      	mov	r0, r8
 8006830:	4649      	mov	r1, r9
 8006832:	f7fa f96b 	bl	8000b0c <__aeabi_dcmplt>
 8006836:	2800      	cmp	r0, #0
 8006838:	f040 8289 	bne.w	8006d4e <_dtoa_r+0x976>
 800683c:	ec5b ab19 	vmov	sl, fp, d9
 8006840:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006842:	2b00      	cmp	r3, #0
 8006844:	f2c0 8148 	blt.w	8006ad8 <_dtoa_r+0x700>
 8006848:	9a00      	ldr	r2, [sp, #0]
 800684a:	2a0e      	cmp	r2, #14
 800684c:	f300 8144 	bgt.w	8006ad8 <_dtoa_r+0x700>
 8006850:	4b67      	ldr	r3, [pc, #412]	; (80069f0 <_dtoa_r+0x618>)
 8006852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006856:	e9d3 8900 	ldrd	r8, r9, [r3]
 800685a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685c:	2b00      	cmp	r3, #0
 800685e:	f280 80d5 	bge.w	8006a0c <_dtoa_r+0x634>
 8006862:	9b03      	ldr	r3, [sp, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	f300 80d1 	bgt.w	8006a0c <_dtoa_r+0x634>
 800686a:	f040 826f 	bne.w	8006d4c <_dtoa_r+0x974>
 800686e:	4b65      	ldr	r3, [pc, #404]	; (8006a04 <_dtoa_r+0x62c>)
 8006870:	2200      	movs	r2, #0
 8006872:	4640      	mov	r0, r8
 8006874:	4649      	mov	r1, r9
 8006876:	f7f9 fed7 	bl	8000628 <__aeabi_dmul>
 800687a:	4652      	mov	r2, sl
 800687c:	465b      	mov	r3, fp
 800687e:	f7fa f959 	bl	8000b34 <__aeabi_dcmpge>
 8006882:	9e03      	ldr	r6, [sp, #12]
 8006884:	4637      	mov	r7, r6
 8006886:	2800      	cmp	r0, #0
 8006888:	f040 8245 	bne.w	8006d16 <_dtoa_r+0x93e>
 800688c:	9d01      	ldr	r5, [sp, #4]
 800688e:	2331      	movs	r3, #49	; 0x31
 8006890:	f805 3b01 	strb.w	r3, [r5], #1
 8006894:	9b00      	ldr	r3, [sp, #0]
 8006896:	3301      	adds	r3, #1
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	e240      	b.n	8006d1e <_dtoa_r+0x946>
 800689c:	07f2      	lsls	r2, r6, #31
 800689e:	d505      	bpl.n	80068ac <_dtoa_r+0x4d4>
 80068a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068a4:	f7f9 fec0 	bl	8000628 <__aeabi_dmul>
 80068a8:	3501      	adds	r5, #1
 80068aa:	2301      	movs	r3, #1
 80068ac:	1076      	asrs	r6, r6, #1
 80068ae:	3708      	adds	r7, #8
 80068b0:	e777      	b.n	80067a2 <_dtoa_r+0x3ca>
 80068b2:	2502      	movs	r5, #2
 80068b4:	e779      	b.n	80067aa <_dtoa_r+0x3d2>
 80068b6:	9f00      	ldr	r7, [sp, #0]
 80068b8:	9e03      	ldr	r6, [sp, #12]
 80068ba:	e794      	b.n	80067e6 <_dtoa_r+0x40e>
 80068bc:	9901      	ldr	r1, [sp, #4]
 80068be:	4b4c      	ldr	r3, [pc, #304]	; (80069f0 <_dtoa_r+0x618>)
 80068c0:	4431      	add	r1, r6
 80068c2:	910d      	str	r1, [sp, #52]	; 0x34
 80068c4:	9908      	ldr	r1, [sp, #32]
 80068c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80068ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068ce:	2900      	cmp	r1, #0
 80068d0:	d043      	beq.n	800695a <_dtoa_r+0x582>
 80068d2:	494d      	ldr	r1, [pc, #308]	; (8006a08 <_dtoa_r+0x630>)
 80068d4:	2000      	movs	r0, #0
 80068d6:	f7f9 ffd1 	bl	800087c <__aeabi_ddiv>
 80068da:	4652      	mov	r2, sl
 80068dc:	465b      	mov	r3, fp
 80068de:	f7f9 fceb 	bl	80002b8 <__aeabi_dsub>
 80068e2:	9d01      	ldr	r5, [sp, #4]
 80068e4:	4682      	mov	sl, r0
 80068e6:	468b      	mov	fp, r1
 80068e8:	4649      	mov	r1, r9
 80068ea:	4640      	mov	r0, r8
 80068ec:	f7fa f94c 	bl	8000b88 <__aeabi_d2iz>
 80068f0:	4606      	mov	r6, r0
 80068f2:	f7f9 fe2f 	bl	8000554 <__aeabi_i2d>
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4640      	mov	r0, r8
 80068fc:	4649      	mov	r1, r9
 80068fe:	f7f9 fcdb 	bl	80002b8 <__aeabi_dsub>
 8006902:	3630      	adds	r6, #48	; 0x30
 8006904:	f805 6b01 	strb.w	r6, [r5], #1
 8006908:	4652      	mov	r2, sl
 800690a:	465b      	mov	r3, fp
 800690c:	4680      	mov	r8, r0
 800690e:	4689      	mov	r9, r1
 8006910:	f7fa f8fc 	bl	8000b0c <__aeabi_dcmplt>
 8006914:	2800      	cmp	r0, #0
 8006916:	d163      	bne.n	80069e0 <_dtoa_r+0x608>
 8006918:	4642      	mov	r2, r8
 800691a:	464b      	mov	r3, r9
 800691c:	4936      	ldr	r1, [pc, #216]	; (80069f8 <_dtoa_r+0x620>)
 800691e:	2000      	movs	r0, #0
 8006920:	f7f9 fcca 	bl	80002b8 <__aeabi_dsub>
 8006924:	4652      	mov	r2, sl
 8006926:	465b      	mov	r3, fp
 8006928:	f7fa f8f0 	bl	8000b0c <__aeabi_dcmplt>
 800692c:	2800      	cmp	r0, #0
 800692e:	f040 80b5 	bne.w	8006a9c <_dtoa_r+0x6c4>
 8006932:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006934:	429d      	cmp	r5, r3
 8006936:	d081      	beq.n	800683c <_dtoa_r+0x464>
 8006938:	4b30      	ldr	r3, [pc, #192]	; (80069fc <_dtoa_r+0x624>)
 800693a:	2200      	movs	r2, #0
 800693c:	4650      	mov	r0, sl
 800693e:	4659      	mov	r1, fp
 8006940:	f7f9 fe72 	bl	8000628 <__aeabi_dmul>
 8006944:	4b2d      	ldr	r3, [pc, #180]	; (80069fc <_dtoa_r+0x624>)
 8006946:	4682      	mov	sl, r0
 8006948:	468b      	mov	fp, r1
 800694a:	4640      	mov	r0, r8
 800694c:	4649      	mov	r1, r9
 800694e:	2200      	movs	r2, #0
 8006950:	f7f9 fe6a 	bl	8000628 <__aeabi_dmul>
 8006954:	4680      	mov	r8, r0
 8006956:	4689      	mov	r9, r1
 8006958:	e7c6      	b.n	80068e8 <_dtoa_r+0x510>
 800695a:	4650      	mov	r0, sl
 800695c:	4659      	mov	r1, fp
 800695e:	f7f9 fe63 	bl	8000628 <__aeabi_dmul>
 8006962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006964:	9d01      	ldr	r5, [sp, #4]
 8006966:	930f      	str	r3, [sp, #60]	; 0x3c
 8006968:	4682      	mov	sl, r0
 800696a:	468b      	mov	fp, r1
 800696c:	4649      	mov	r1, r9
 800696e:	4640      	mov	r0, r8
 8006970:	f7fa f90a 	bl	8000b88 <__aeabi_d2iz>
 8006974:	4606      	mov	r6, r0
 8006976:	f7f9 fded 	bl	8000554 <__aeabi_i2d>
 800697a:	3630      	adds	r6, #48	; 0x30
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4640      	mov	r0, r8
 8006982:	4649      	mov	r1, r9
 8006984:	f7f9 fc98 	bl	80002b8 <__aeabi_dsub>
 8006988:	f805 6b01 	strb.w	r6, [r5], #1
 800698c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800698e:	429d      	cmp	r5, r3
 8006990:	4680      	mov	r8, r0
 8006992:	4689      	mov	r9, r1
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	d124      	bne.n	80069e4 <_dtoa_r+0x60c>
 800699a:	4b1b      	ldr	r3, [pc, #108]	; (8006a08 <_dtoa_r+0x630>)
 800699c:	4650      	mov	r0, sl
 800699e:	4659      	mov	r1, fp
 80069a0:	f7f9 fc8c 	bl	80002bc <__adddf3>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	4640      	mov	r0, r8
 80069aa:	4649      	mov	r1, r9
 80069ac:	f7fa f8cc 	bl	8000b48 <__aeabi_dcmpgt>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	d173      	bne.n	8006a9c <_dtoa_r+0x6c4>
 80069b4:	4652      	mov	r2, sl
 80069b6:	465b      	mov	r3, fp
 80069b8:	4913      	ldr	r1, [pc, #76]	; (8006a08 <_dtoa_r+0x630>)
 80069ba:	2000      	movs	r0, #0
 80069bc:	f7f9 fc7c 	bl	80002b8 <__aeabi_dsub>
 80069c0:	4602      	mov	r2, r0
 80069c2:	460b      	mov	r3, r1
 80069c4:	4640      	mov	r0, r8
 80069c6:	4649      	mov	r1, r9
 80069c8:	f7fa f8a0 	bl	8000b0c <__aeabi_dcmplt>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	f43f af35 	beq.w	800683c <_dtoa_r+0x464>
 80069d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80069d4:	1e6b      	subs	r3, r5, #1
 80069d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80069d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069dc:	2b30      	cmp	r3, #48	; 0x30
 80069de:	d0f8      	beq.n	80069d2 <_dtoa_r+0x5fa>
 80069e0:	9700      	str	r7, [sp, #0]
 80069e2:	e049      	b.n	8006a78 <_dtoa_r+0x6a0>
 80069e4:	4b05      	ldr	r3, [pc, #20]	; (80069fc <_dtoa_r+0x624>)
 80069e6:	f7f9 fe1f 	bl	8000628 <__aeabi_dmul>
 80069ea:	4680      	mov	r8, r0
 80069ec:	4689      	mov	r9, r1
 80069ee:	e7bd      	b.n	800696c <_dtoa_r+0x594>
 80069f0:	08008660 	.word	0x08008660
 80069f4:	08008638 	.word	0x08008638
 80069f8:	3ff00000 	.word	0x3ff00000
 80069fc:	40240000 	.word	0x40240000
 8006a00:	401c0000 	.word	0x401c0000
 8006a04:	40140000 	.word	0x40140000
 8006a08:	3fe00000 	.word	0x3fe00000
 8006a0c:	9d01      	ldr	r5, [sp, #4]
 8006a0e:	4656      	mov	r6, sl
 8006a10:	465f      	mov	r7, fp
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	4630      	mov	r0, r6
 8006a18:	4639      	mov	r1, r7
 8006a1a:	f7f9 ff2f 	bl	800087c <__aeabi_ddiv>
 8006a1e:	f7fa f8b3 	bl	8000b88 <__aeabi_d2iz>
 8006a22:	4682      	mov	sl, r0
 8006a24:	f7f9 fd96 	bl	8000554 <__aeabi_i2d>
 8006a28:	4642      	mov	r2, r8
 8006a2a:	464b      	mov	r3, r9
 8006a2c:	f7f9 fdfc 	bl	8000628 <__aeabi_dmul>
 8006a30:	4602      	mov	r2, r0
 8006a32:	460b      	mov	r3, r1
 8006a34:	4630      	mov	r0, r6
 8006a36:	4639      	mov	r1, r7
 8006a38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006a3c:	f7f9 fc3c 	bl	80002b8 <__aeabi_dsub>
 8006a40:	f805 6b01 	strb.w	r6, [r5], #1
 8006a44:	9e01      	ldr	r6, [sp, #4]
 8006a46:	9f03      	ldr	r7, [sp, #12]
 8006a48:	1bae      	subs	r6, r5, r6
 8006a4a:	42b7      	cmp	r7, r6
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	d135      	bne.n	8006abe <_dtoa_r+0x6e6>
 8006a52:	f7f9 fc33 	bl	80002bc <__adddf3>
 8006a56:	4642      	mov	r2, r8
 8006a58:	464b      	mov	r3, r9
 8006a5a:	4606      	mov	r6, r0
 8006a5c:	460f      	mov	r7, r1
 8006a5e:	f7fa f873 	bl	8000b48 <__aeabi_dcmpgt>
 8006a62:	b9d0      	cbnz	r0, 8006a9a <_dtoa_r+0x6c2>
 8006a64:	4642      	mov	r2, r8
 8006a66:	464b      	mov	r3, r9
 8006a68:	4630      	mov	r0, r6
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	f7fa f844 	bl	8000af8 <__aeabi_dcmpeq>
 8006a70:	b110      	cbz	r0, 8006a78 <_dtoa_r+0x6a0>
 8006a72:	f01a 0f01 	tst.w	sl, #1
 8006a76:	d110      	bne.n	8006a9a <_dtoa_r+0x6c2>
 8006a78:	4620      	mov	r0, r4
 8006a7a:	ee18 1a10 	vmov	r1, s16
 8006a7e:	f000 fbed 	bl	800725c <_Bfree>
 8006a82:	2300      	movs	r3, #0
 8006a84:	9800      	ldr	r0, [sp, #0]
 8006a86:	702b      	strb	r3, [r5, #0]
 8006a88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	6018      	str	r0, [r3, #0]
 8006a8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f43f acf1 	beq.w	8006478 <_dtoa_r+0xa0>
 8006a96:	601d      	str	r5, [r3, #0]
 8006a98:	e4ee      	b.n	8006478 <_dtoa_r+0xa0>
 8006a9a:	9f00      	ldr	r7, [sp, #0]
 8006a9c:	462b      	mov	r3, r5
 8006a9e:	461d      	mov	r5, r3
 8006aa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006aa4:	2a39      	cmp	r2, #57	; 0x39
 8006aa6:	d106      	bne.n	8006ab6 <_dtoa_r+0x6de>
 8006aa8:	9a01      	ldr	r2, [sp, #4]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d1f7      	bne.n	8006a9e <_dtoa_r+0x6c6>
 8006aae:	9901      	ldr	r1, [sp, #4]
 8006ab0:	2230      	movs	r2, #48	; 0x30
 8006ab2:	3701      	adds	r7, #1
 8006ab4:	700a      	strb	r2, [r1, #0]
 8006ab6:	781a      	ldrb	r2, [r3, #0]
 8006ab8:	3201      	adds	r2, #1
 8006aba:	701a      	strb	r2, [r3, #0]
 8006abc:	e790      	b.n	80069e0 <_dtoa_r+0x608>
 8006abe:	4ba6      	ldr	r3, [pc, #664]	; (8006d58 <_dtoa_r+0x980>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f7f9 fdb1 	bl	8000628 <__aeabi_dmul>
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2300      	movs	r3, #0
 8006aca:	4606      	mov	r6, r0
 8006acc:	460f      	mov	r7, r1
 8006ace:	f7fa f813 	bl	8000af8 <__aeabi_dcmpeq>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d09d      	beq.n	8006a12 <_dtoa_r+0x63a>
 8006ad6:	e7cf      	b.n	8006a78 <_dtoa_r+0x6a0>
 8006ad8:	9a08      	ldr	r2, [sp, #32]
 8006ada:	2a00      	cmp	r2, #0
 8006adc:	f000 80d7 	beq.w	8006c8e <_dtoa_r+0x8b6>
 8006ae0:	9a06      	ldr	r2, [sp, #24]
 8006ae2:	2a01      	cmp	r2, #1
 8006ae4:	f300 80ba 	bgt.w	8006c5c <_dtoa_r+0x884>
 8006ae8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006aea:	2a00      	cmp	r2, #0
 8006aec:	f000 80b2 	beq.w	8006c54 <_dtoa_r+0x87c>
 8006af0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006af4:	9e07      	ldr	r6, [sp, #28]
 8006af6:	9d04      	ldr	r5, [sp, #16]
 8006af8:	9a04      	ldr	r2, [sp, #16]
 8006afa:	441a      	add	r2, r3
 8006afc:	9204      	str	r2, [sp, #16]
 8006afe:	9a05      	ldr	r2, [sp, #20]
 8006b00:	2101      	movs	r1, #1
 8006b02:	441a      	add	r2, r3
 8006b04:	4620      	mov	r0, r4
 8006b06:	9205      	str	r2, [sp, #20]
 8006b08:	f000 fc60 	bl	80073cc <__i2b>
 8006b0c:	4607      	mov	r7, r0
 8006b0e:	2d00      	cmp	r5, #0
 8006b10:	dd0c      	ble.n	8006b2c <_dtoa_r+0x754>
 8006b12:	9b05      	ldr	r3, [sp, #20]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	dd09      	ble.n	8006b2c <_dtoa_r+0x754>
 8006b18:	42ab      	cmp	r3, r5
 8006b1a:	9a04      	ldr	r2, [sp, #16]
 8006b1c:	bfa8      	it	ge
 8006b1e:	462b      	movge	r3, r5
 8006b20:	1ad2      	subs	r2, r2, r3
 8006b22:	9204      	str	r2, [sp, #16]
 8006b24:	9a05      	ldr	r2, [sp, #20]
 8006b26:	1aed      	subs	r5, r5, r3
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	9305      	str	r3, [sp, #20]
 8006b2c:	9b07      	ldr	r3, [sp, #28]
 8006b2e:	b31b      	cbz	r3, 8006b78 <_dtoa_r+0x7a0>
 8006b30:	9b08      	ldr	r3, [sp, #32]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 80af 	beq.w	8006c96 <_dtoa_r+0x8be>
 8006b38:	2e00      	cmp	r6, #0
 8006b3a:	dd13      	ble.n	8006b64 <_dtoa_r+0x78c>
 8006b3c:	4639      	mov	r1, r7
 8006b3e:	4632      	mov	r2, r6
 8006b40:	4620      	mov	r0, r4
 8006b42:	f000 fd03 	bl	800754c <__pow5mult>
 8006b46:	ee18 2a10 	vmov	r2, s16
 8006b4a:	4601      	mov	r1, r0
 8006b4c:	4607      	mov	r7, r0
 8006b4e:	4620      	mov	r0, r4
 8006b50:	f000 fc52 	bl	80073f8 <__multiply>
 8006b54:	ee18 1a10 	vmov	r1, s16
 8006b58:	4680      	mov	r8, r0
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	f000 fb7e 	bl	800725c <_Bfree>
 8006b60:	ee08 8a10 	vmov	s16, r8
 8006b64:	9b07      	ldr	r3, [sp, #28]
 8006b66:	1b9a      	subs	r2, r3, r6
 8006b68:	d006      	beq.n	8006b78 <_dtoa_r+0x7a0>
 8006b6a:	ee18 1a10 	vmov	r1, s16
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fcec 	bl	800754c <__pow5mult>
 8006b74:	ee08 0a10 	vmov	s16, r0
 8006b78:	2101      	movs	r1, #1
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	f000 fc26 	bl	80073cc <__i2b>
 8006b80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	4606      	mov	r6, r0
 8006b86:	f340 8088 	ble.w	8006c9a <_dtoa_r+0x8c2>
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	4601      	mov	r1, r0
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f000 fcdc 	bl	800754c <__pow5mult>
 8006b94:	9b06      	ldr	r3, [sp, #24]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	4606      	mov	r6, r0
 8006b9a:	f340 8081 	ble.w	8006ca0 <_dtoa_r+0x8c8>
 8006b9e:	f04f 0800 	mov.w	r8, #0
 8006ba2:	6933      	ldr	r3, [r6, #16]
 8006ba4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ba8:	6918      	ldr	r0, [r3, #16]
 8006baa:	f000 fbbf 	bl	800732c <__hi0bits>
 8006bae:	f1c0 0020 	rsb	r0, r0, #32
 8006bb2:	9b05      	ldr	r3, [sp, #20]
 8006bb4:	4418      	add	r0, r3
 8006bb6:	f010 001f 	ands.w	r0, r0, #31
 8006bba:	f000 8092 	beq.w	8006ce2 <_dtoa_r+0x90a>
 8006bbe:	f1c0 0320 	rsb	r3, r0, #32
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	f340 808a 	ble.w	8006cdc <_dtoa_r+0x904>
 8006bc8:	f1c0 001c 	rsb	r0, r0, #28
 8006bcc:	9b04      	ldr	r3, [sp, #16]
 8006bce:	4403      	add	r3, r0
 8006bd0:	9304      	str	r3, [sp, #16]
 8006bd2:	9b05      	ldr	r3, [sp, #20]
 8006bd4:	4403      	add	r3, r0
 8006bd6:	4405      	add	r5, r0
 8006bd8:	9305      	str	r3, [sp, #20]
 8006bda:	9b04      	ldr	r3, [sp, #16]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dd07      	ble.n	8006bf0 <_dtoa_r+0x818>
 8006be0:	ee18 1a10 	vmov	r1, s16
 8006be4:	461a      	mov	r2, r3
 8006be6:	4620      	mov	r0, r4
 8006be8:	f000 fd0a 	bl	8007600 <__lshift>
 8006bec:	ee08 0a10 	vmov	s16, r0
 8006bf0:	9b05      	ldr	r3, [sp, #20]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	dd05      	ble.n	8006c02 <_dtoa_r+0x82a>
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	f000 fd00 	bl	8007600 <__lshift>
 8006c00:	4606      	mov	r6, r0
 8006c02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d06e      	beq.n	8006ce6 <_dtoa_r+0x90e>
 8006c08:	ee18 0a10 	vmov	r0, s16
 8006c0c:	4631      	mov	r1, r6
 8006c0e:	f000 fd67 	bl	80076e0 <__mcmp>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	da67      	bge.n	8006ce6 <_dtoa_r+0x90e>
 8006c16:	9b00      	ldr	r3, [sp, #0]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	ee18 1a10 	vmov	r1, s16
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	220a      	movs	r2, #10
 8006c22:	2300      	movs	r3, #0
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 fb3b 	bl	80072a0 <__multadd>
 8006c2a:	9b08      	ldr	r3, [sp, #32]
 8006c2c:	ee08 0a10 	vmov	s16, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 81b1 	beq.w	8006f98 <_dtoa_r+0xbc0>
 8006c36:	2300      	movs	r3, #0
 8006c38:	4639      	mov	r1, r7
 8006c3a:	220a      	movs	r2, #10
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 fb2f 	bl	80072a0 <__multadd>
 8006c42:	9b02      	ldr	r3, [sp, #8]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	4607      	mov	r7, r0
 8006c48:	f300 808e 	bgt.w	8006d68 <_dtoa_r+0x990>
 8006c4c:	9b06      	ldr	r3, [sp, #24]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	dc51      	bgt.n	8006cf6 <_dtoa_r+0x91e>
 8006c52:	e089      	b.n	8006d68 <_dtoa_r+0x990>
 8006c54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c5a:	e74b      	b.n	8006af4 <_dtoa_r+0x71c>
 8006c5c:	9b03      	ldr	r3, [sp, #12]
 8006c5e:	1e5e      	subs	r6, r3, #1
 8006c60:	9b07      	ldr	r3, [sp, #28]
 8006c62:	42b3      	cmp	r3, r6
 8006c64:	bfbf      	itttt	lt
 8006c66:	9b07      	ldrlt	r3, [sp, #28]
 8006c68:	9607      	strlt	r6, [sp, #28]
 8006c6a:	1af2      	sublt	r2, r6, r3
 8006c6c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c6e:	bfb6      	itet	lt
 8006c70:	189b      	addlt	r3, r3, r2
 8006c72:	1b9e      	subge	r6, r3, r6
 8006c74:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	bfb8      	it	lt
 8006c7a:	2600      	movlt	r6, #0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	bfb7      	itett	lt
 8006c80:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006c84:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006c88:	1a9d      	sublt	r5, r3, r2
 8006c8a:	2300      	movlt	r3, #0
 8006c8c:	e734      	b.n	8006af8 <_dtoa_r+0x720>
 8006c8e:	9e07      	ldr	r6, [sp, #28]
 8006c90:	9d04      	ldr	r5, [sp, #16]
 8006c92:	9f08      	ldr	r7, [sp, #32]
 8006c94:	e73b      	b.n	8006b0e <_dtoa_r+0x736>
 8006c96:	9a07      	ldr	r2, [sp, #28]
 8006c98:	e767      	b.n	8006b6a <_dtoa_r+0x792>
 8006c9a:	9b06      	ldr	r3, [sp, #24]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	dc18      	bgt.n	8006cd2 <_dtoa_r+0x8fa>
 8006ca0:	f1ba 0f00 	cmp.w	sl, #0
 8006ca4:	d115      	bne.n	8006cd2 <_dtoa_r+0x8fa>
 8006ca6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006caa:	b993      	cbnz	r3, 8006cd2 <_dtoa_r+0x8fa>
 8006cac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006cb0:	0d1b      	lsrs	r3, r3, #20
 8006cb2:	051b      	lsls	r3, r3, #20
 8006cb4:	b183      	cbz	r3, 8006cd8 <_dtoa_r+0x900>
 8006cb6:	9b04      	ldr	r3, [sp, #16]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	9304      	str	r3, [sp, #16]
 8006cbc:	9b05      	ldr	r3, [sp, #20]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	9305      	str	r3, [sp, #20]
 8006cc2:	f04f 0801 	mov.w	r8, #1
 8006cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f47f af6a 	bne.w	8006ba2 <_dtoa_r+0x7ca>
 8006cce:	2001      	movs	r0, #1
 8006cd0:	e76f      	b.n	8006bb2 <_dtoa_r+0x7da>
 8006cd2:	f04f 0800 	mov.w	r8, #0
 8006cd6:	e7f6      	b.n	8006cc6 <_dtoa_r+0x8ee>
 8006cd8:	4698      	mov	r8, r3
 8006cda:	e7f4      	b.n	8006cc6 <_dtoa_r+0x8ee>
 8006cdc:	f43f af7d 	beq.w	8006bda <_dtoa_r+0x802>
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	301c      	adds	r0, #28
 8006ce4:	e772      	b.n	8006bcc <_dtoa_r+0x7f4>
 8006ce6:	9b03      	ldr	r3, [sp, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	dc37      	bgt.n	8006d5c <_dtoa_r+0x984>
 8006cec:	9b06      	ldr	r3, [sp, #24]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	dd34      	ble.n	8006d5c <_dtoa_r+0x984>
 8006cf2:	9b03      	ldr	r3, [sp, #12]
 8006cf4:	9302      	str	r3, [sp, #8]
 8006cf6:	9b02      	ldr	r3, [sp, #8]
 8006cf8:	b96b      	cbnz	r3, 8006d16 <_dtoa_r+0x93e>
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	2205      	movs	r2, #5
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f000 face 	bl	80072a0 <__multadd>
 8006d04:	4601      	mov	r1, r0
 8006d06:	4606      	mov	r6, r0
 8006d08:	ee18 0a10 	vmov	r0, s16
 8006d0c:	f000 fce8 	bl	80076e0 <__mcmp>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	f73f adbb 	bgt.w	800688c <_dtoa_r+0x4b4>
 8006d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d18:	9d01      	ldr	r5, [sp, #4]
 8006d1a:	43db      	mvns	r3, r3
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	f04f 0800 	mov.w	r8, #0
 8006d22:	4631      	mov	r1, r6
 8006d24:	4620      	mov	r0, r4
 8006d26:	f000 fa99 	bl	800725c <_Bfree>
 8006d2a:	2f00      	cmp	r7, #0
 8006d2c:	f43f aea4 	beq.w	8006a78 <_dtoa_r+0x6a0>
 8006d30:	f1b8 0f00 	cmp.w	r8, #0
 8006d34:	d005      	beq.n	8006d42 <_dtoa_r+0x96a>
 8006d36:	45b8      	cmp	r8, r7
 8006d38:	d003      	beq.n	8006d42 <_dtoa_r+0x96a>
 8006d3a:	4641      	mov	r1, r8
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f000 fa8d 	bl	800725c <_Bfree>
 8006d42:	4639      	mov	r1, r7
 8006d44:	4620      	mov	r0, r4
 8006d46:	f000 fa89 	bl	800725c <_Bfree>
 8006d4a:	e695      	b.n	8006a78 <_dtoa_r+0x6a0>
 8006d4c:	2600      	movs	r6, #0
 8006d4e:	4637      	mov	r7, r6
 8006d50:	e7e1      	b.n	8006d16 <_dtoa_r+0x93e>
 8006d52:	9700      	str	r7, [sp, #0]
 8006d54:	4637      	mov	r7, r6
 8006d56:	e599      	b.n	800688c <_dtoa_r+0x4b4>
 8006d58:	40240000 	.word	0x40240000
 8006d5c:	9b08      	ldr	r3, [sp, #32]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	f000 80ca 	beq.w	8006ef8 <_dtoa_r+0xb20>
 8006d64:	9b03      	ldr	r3, [sp, #12]
 8006d66:	9302      	str	r3, [sp, #8]
 8006d68:	2d00      	cmp	r5, #0
 8006d6a:	dd05      	ble.n	8006d78 <_dtoa_r+0x9a0>
 8006d6c:	4639      	mov	r1, r7
 8006d6e:	462a      	mov	r2, r5
 8006d70:	4620      	mov	r0, r4
 8006d72:	f000 fc45 	bl	8007600 <__lshift>
 8006d76:	4607      	mov	r7, r0
 8006d78:	f1b8 0f00 	cmp.w	r8, #0
 8006d7c:	d05b      	beq.n	8006e36 <_dtoa_r+0xa5e>
 8006d7e:	6879      	ldr	r1, [r7, #4]
 8006d80:	4620      	mov	r0, r4
 8006d82:	f000 fa2b 	bl	80071dc <_Balloc>
 8006d86:	4605      	mov	r5, r0
 8006d88:	b928      	cbnz	r0, 8006d96 <_dtoa_r+0x9be>
 8006d8a:	4b87      	ldr	r3, [pc, #540]	; (8006fa8 <_dtoa_r+0xbd0>)
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006d92:	f7ff bb3b 	b.w	800640c <_dtoa_r+0x34>
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	3202      	adds	r2, #2
 8006d9a:	0092      	lsls	r2, r2, #2
 8006d9c:	f107 010c 	add.w	r1, r7, #12
 8006da0:	300c      	adds	r0, #12
 8006da2:	f000 fa0d 	bl	80071c0 <memcpy>
 8006da6:	2201      	movs	r2, #1
 8006da8:	4629      	mov	r1, r5
 8006daa:	4620      	mov	r0, r4
 8006dac:	f000 fc28 	bl	8007600 <__lshift>
 8006db0:	9b01      	ldr	r3, [sp, #4]
 8006db2:	f103 0901 	add.w	r9, r3, #1
 8006db6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006dba:	4413      	add	r3, r2
 8006dbc:	9305      	str	r3, [sp, #20]
 8006dbe:	f00a 0301 	and.w	r3, sl, #1
 8006dc2:	46b8      	mov	r8, r7
 8006dc4:	9304      	str	r3, [sp, #16]
 8006dc6:	4607      	mov	r7, r0
 8006dc8:	4631      	mov	r1, r6
 8006dca:	ee18 0a10 	vmov	r0, s16
 8006dce:	f7ff fa75 	bl	80062bc <quorem>
 8006dd2:	4641      	mov	r1, r8
 8006dd4:	9002      	str	r0, [sp, #8]
 8006dd6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006dda:	ee18 0a10 	vmov	r0, s16
 8006dde:	f000 fc7f 	bl	80076e0 <__mcmp>
 8006de2:	463a      	mov	r2, r7
 8006de4:	9003      	str	r0, [sp, #12]
 8006de6:	4631      	mov	r1, r6
 8006de8:	4620      	mov	r0, r4
 8006dea:	f000 fc95 	bl	8007718 <__mdiff>
 8006dee:	68c2      	ldr	r2, [r0, #12]
 8006df0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8006df4:	4605      	mov	r5, r0
 8006df6:	bb02      	cbnz	r2, 8006e3a <_dtoa_r+0xa62>
 8006df8:	4601      	mov	r1, r0
 8006dfa:	ee18 0a10 	vmov	r0, s16
 8006dfe:	f000 fc6f 	bl	80076e0 <__mcmp>
 8006e02:	4602      	mov	r2, r0
 8006e04:	4629      	mov	r1, r5
 8006e06:	4620      	mov	r0, r4
 8006e08:	9207      	str	r2, [sp, #28]
 8006e0a:	f000 fa27 	bl	800725c <_Bfree>
 8006e0e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006e12:	ea43 0102 	orr.w	r1, r3, r2
 8006e16:	9b04      	ldr	r3, [sp, #16]
 8006e18:	430b      	orrs	r3, r1
 8006e1a:	464d      	mov	r5, r9
 8006e1c:	d10f      	bne.n	8006e3e <_dtoa_r+0xa66>
 8006e1e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e22:	d02a      	beq.n	8006e7a <_dtoa_r+0xaa2>
 8006e24:	9b03      	ldr	r3, [sp, #12]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	dd02      	ble.n	8006e30 <_dtoa_r+0xa58>
 8006e2a:	9b02      	ldr	r3, [sp, #8]
 8006e2c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006e30:	f88b a000 	strb.w	sl, [fp]
 8006e34:	e775      	b.n	8006d22 <_dtoa_r+0x94a>
 8006e36:	4638      	mov	r0, r7
 8006e38:	e7ba      	b.n	8006db0 <_dtoa_r+0x9d8>
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	e7e2      	b.n	8006e04 <_dtoa_r+0xa2c>
 8006e3e:	9b03      	ldr	r3, [sp, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	db04      	blt.n	8006e4e <_dtoa_r+0xa76>
 8006e44:	9906      	ldr	r1, [sp, #24]
 8006e46:	430b      	orrs	r3, r1
 8006e48:	9904      	ldr	r1, [sp, #16]
 8006e4a:	430b      	orrs	r3, r1
 8006e4c:	d122      	bne.n	8006e94 <_dtoa_r+0xabc>
 8006e4e:	2a00      	cmp	r2, #0
 8006e50:	ddee      	ble.n	8006e30 <_dtoa_r+0xa58>
 8006e52:	ee18 1a10 	vmov	r1, s16
 8006e56:	2201      	movs	r2, #1
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f000 fbd1 	bl	8007600 <__lshift>
 8006e5e:	4631      	mov	r1, r6
 8006e60:	ee08 0a10 	vmov	s16, r0
 8006e64:	f000 fc3c 	bl	80076e0 <__mcmp>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	dc03      	bgt.n	8006e74 <_dtoa_r+0xa9c>
 8006e6c:	d1e0      	bne.n	8006e30 <_dtoa_r+0xa58>
 8006e6e:	f01a 0f01 	tst.w	sl, #1
 8006e72:	d0dd      	beq.n	8006e30 <_dtoa_r+0xa58>
 8006e74:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e78:	d1d7      	bne.n	8006e2a <_dtoa_r+0xa52>
 8006e7a:	2339      	movs	r3, #57	; 0x39
 8006e7c:	f88b 3000 	strb.w	r3, [fp]
 8006e80:	462b      	mov	r3, r5
 8006e82:	461d      	mov	r5, r3
 8006e84:	3b01      	subs	r3, #1
 8006e86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e8a:	2a39      	cmp	r2, #57	; 0x39
 8006e8c:	d071      	beq.n	8006f72 <_dtoa_r+0xb9a>
 8006e8e:	3201      	adds	r2, #1
 8006e90:	701a      	strb	r2, [r3, #0]
 8006e92:	e746      	b.n	8006d22 <_dtoa_r+0x94a>
 8006e94:	2a00      	cmp	r2, #0
 8006e96:	dd07      	ble.n	8006ea8 <_dtoa_r+0xad0>
 8006e98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e9c:	d0ed      	beq.n	8006e7a <_dtoa_r+0xaa2>
 8006e9e:	f10a 0301 	add.w	r3, sl, #1
 8006ea2:	f88b 3000 	strb.w	r3, [fp]
 8006ea6:	e73c      	b.n	8006d22 <_dtoa_r+0x94a>
 8006ea8:	9b05      	ldr	r3, [sp, #20]
 8006eaa:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006eae:	4599      	cmp	r9, r3
 8006eb0:	d047      	beq.n	8006f42 <_dtoa_r+0xb6a>
 8006eb2:	ee18 1a10 	vmov	r1, s16
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	220a      	movs	r2, #10
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f000 f9f0 	bl	80072a0 <__multadd>
 8006ec0:	45b8      	cmp	r8, r7
 8006ec2:	ee08 0a10 	vmov	s16, r0
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	f04f 020a 	mov.w	r2, #10
 8006ece:	4641      	mov	r1, r8
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	d106      	bne.n	8006ee2 <_dtoa_r+0xb0a>
 8006ed4:	f000 f9e4 	bl	80072a0 <__multadd>
 8006ed8:	4680      	mov	r8, r0
 8006eda:	4607      	mov	r7, r0
 8006edc:	f109 0901 	add.w	r9, r9, #1
 8006ee0:	e772      	b.n	8006dc8 <_dtoa_r+0x9f0>
 8006ee2:	f000 f9dd 	bl	80072a0 <__multadd>
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	4680      	mov	r8, r0
 8006eea:	2300      	movs	r3, #0
 8006eec:	220a      	movs	r2, #10
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f000 f9d6 	bl	80072a0 <__multadd>
 8006ef4:	4607      	mov	r7, r0
 8006ef6:	e7f1      	b.n	8006edc <_dtoa_r+0xb04>
 8006ef8:	9b03      	ldr	r3, [sp, #12]
 8006efa:	9302      	str	r3, [sp, #8]
 8006efc:	9d01      	ldr	r5, [sp, #4]
 8006efe:	ee18 0a10 	vmov	r0, s16
 8006f02:	4631      	mov	r1, r6
 8006f04:	f7ff f9da 	bl	80062bc <quorem>
 8006f08:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006f0c:	9b01      	ldr	r3, [sp, #4]
 8006f0e:	f805 ab01 	strb.w	sl, [r5], #1
 8006f12:	1aea      	subs	r2, r5, r3
 8006f14:	9b02      	ldr	r3, [sp, #8]
 8006f16:	4293      	cmp	r3, r2
 8006f18:	dd09      	ble.n	8006f2e <_dtoa_r+0xb56>
 8006f1a:	ee18 1a10 	vmov	r1, s16
 8006f1e:	2300      	movs	r3, #0
 8006f20:	220a      	movs	r2, #10
 8006f22:	4620      	mov	r0, r4
 8006f24:	f000 f9bc 	bl	80072a0 <__multadd>
 8006f28:	ee08 0a10 	vmov	s16, r0
 8006f2c:	e7e7      	b.n	8006efe <_dtoa_r+0xb26>
 8006f2e:	9b02      	ldr	r3, [sp, #8]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	bfc8      	it	gt
 8006f34:	461d      	movgt	r5, r3
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	bfd8      	it	le
 8006f3a:	2501      	movle	r5, #1
 8006f3c:	441d      	add	r5, r3
 8006f3e:	f04f 0800 	mov.w	r8, #0
 8006f42:	ee18 1a10 	vmov	r1, s16
 8006f46:	2201      	movs	r2, #1
 8006f48:	4620      	mov	r0, r4
 8006f4a:	f000 fb59 	bl	8007600 <__lshift>
 8006f4e:	4631      	mov	r1, r6
 8006f50:	ee08 0a10 	vmov	s16, r0
 8006f54:	f000 fbc4 	bl	80076e0 <__mcmp>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	dc91      	bgt.n	8006e80 <_dtoa_r+0xaa8>
 8006f5c:	d102      	bne.n	8006f64 <_dtoa_r+0xb8c>
 8006f5e:	f01a 0f01 	tst.w	sl, #1
 8006f62:	d18d      	bne.n	8006e80 <_dtoa_r+0xaa8>
 8006f64:	462b      	mov	r3, r5
 8006f66:	461d      	mov	r5, r3
 8006f68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f6c:	2a30      	cmp	r2, #48	; 0x30
 8006f6e:	d0fa      	beq.n	8006f66 <_dtoa_r+0xb8e>
 8006f70:	e6d7      	b.n	8006d22 <_dtoa_r+0x94a>
 8006f72:	9a01      	ldr	r2, [sp, #4]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d184      	bne.n	8006e82 <_dtoa_r+0xaaa>
 8006f78:	9b00      	ldr	r3, [sp, #0]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	2331      	movs	r3, #49	; 0x31
 8006f80:	7013      	strb	r3, [r2, #0]
 8006f82:	e6ce      	b.n	8006d22 <_dtoa_r+0x94a>
 8006f84:	4b09      	ldr	r3, [pc, #36]	; (8006fac <_dtoa_r+0xbd4>)
 8006f86:	f7ff ba95 	b.w	80064b4 <_dtoa_r+0xdc>
 8006f8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f47f aa6e 	bne.w	800646e <_dtoa_r+0x96>
 8006f92:	4b07      	ldr	r3, [pc, #28]	; (8006fb0 <_dtoa_r+0xbd8>)
 8006f94:	f7ff ba8e 	b.w	80064b4 <_dtoa_r+0xdc>
 8006f98:	9b02      	ldr	r3, [sp, #8]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	dcae      	bgt.n	8006efc <_dtoa_r+0xb24>
 8006f9e:	9b06      	ldr	r3, [sp, #24]
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	f73f aea8 	bgt.w	8006cf6 <_dtoa_r+0x91e>
 8006fa6:	e7a9      	b.n	8006efc <_dtoa_r+0xb24>
 8006fa8:	0800856b 	.word	0x0800856b
 8006fac:	080084c8 	.word	0x080084c8
 8006fb0:	080084ec 	.word	0x080084ec

08006fb4 <std>:
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	b510      	push	{r4, lr}
 8006fb8:	4604      	mov	r4, r0
 8006fba:	e9c0 3300 	strd	r3, r3, [r0]
 8006fbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fc2:	6083      	str	r3, [r0, #8]
 8006fc4:	8181      	strh	r1, [r0, #12]
 8006fc6:	6643      	str	r3, [r0, #100]	; 0x64
 8006fc8:	81c2      	strh	r2, [r0, #14]
 8006fca:	6183      	str	r3, [r0, #24]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	2208      	movs	r2, #8
 8006fd0:	305c      	adds	r0, #92	; 0x5c
 8006fd2:	f7fe fce9 	bl	80059a8 <memset>
 8006fd6:	4b05      	ldr	r3, [pc, #20]	; (8006fec <std+0x38>)
 8006fd8:	6263      	str	r3, [r4, #36]	; 0x24
 8006fda:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <std+0x3c>)
 8006fdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fde:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <std+0x40>)
 8006fe0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fe2:	4b05      	ldr	r3, [pc, #20]	; (8006ff8 <std+0x44>)
 8006fe4:	6224      	str	r4, [r4, #32]
 8006fe6:	6323      	str	r3, [r4, #48]	; 0x30
 8006fe8:	bd10      	pop	{r4, pc}
 8006fea:	bf00      	nop
 8006fec:	08007da5 	.word	0x08007da5
 8006ff0:	08007dc7 	.word	0x08007dc7
 8006ff4:	08007dff 	.word	0x08007dff
 8006ff8:	08007e23 	.word	0x08007e23

08006ffc <_cleanup_r>:
 8006ffc:	4901      	ldr	r1, [pc, #4]	; (8007004 <_cleanup_r+0x8>)
 8006ffe:	f000 b8af 	b.w	8007160 <_fwalk_reent>
 8007002:	bf00      	nop
 8007004:	08008139 	.word	0x08008139

08007008 <__sfmoreglue>:
 8007008:	b570      	push	{r4, r5, r6, lr}
 800700a:	2268      	movs	r2, #104	; 0x68
 800700c:	1e4d      	subs	r5, r1, #1
 800700e:	4355      	muls	r5, r2
 8007010:	460e      	mov	r6, r1
 8007012:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007016:	f000 fce7 	bl	80079e8 <_malloc_r>
 800701a:	4604      	mov	r4, r0
 800701c:	b140      	cbz	r0, 8007030 <__sfmoreglue+0x28>
 800701e:	2100      	movs	r1, #0
 8007020:	e9c0 1600 	strd	r1, r6, [r0]
 8007024:	300c      	adds	r0, #12
 8007026:	60a0      	str	r0, [r4, #8]
 8007028:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800702c:	f7fe fcbc 	bl	80059a8 <memset>
 8007030:	4620      	mov	r0, r4
 8007032:	bd70      	pop	{r4, r5, r6, pc}

08007034 <__sfp_lock_acquire>:
 8007034:	4801      	ldr	r0, [pc, #4]	; (800703c <__sfp_lock_acquire+0x8>)
 8007036:	f000 b8b8 	b.w	80071aa <__retarget_lock_acquire_recursive>
 800703a:	bf00      	nop
 800703c:	200002ed 	.word	0x200002ed

08007040 <__sfp_lock_release>:
 8007040:	4801      	ldr	r0, [pc, #4]	; (8007048 <__sfp_lock_release+0x8>)
 8007042:	f000 b8b3 	b.w	80071ac <__retarget_lock_release_recursive>
 8007046:	bf00      	nop
 8007048:	200002ed 	.word	0x200002ed

0800704c <__sinit_lock_acquire>:
 800704c:	4801      	ldr	r0, [pc, #4]	; (8007054 <__sinit_lock_acquire+0x8>)
 800704e:	f000 b8ac 	b.w	80071aa <__retarget_lock_acquire_recursive>
 8007052:	bf00      	nop
 8007054:	200002ee 	.word	0x200002ee

08007058 <__sinit_lock_release>:
 8007058:	4801      	ldr	r0, [pc, #4]	; (8007060 <__sinit_lock_release+0x8>)
 800705a:	f000 b8a7 	b.w	80071ac <__retarget_lock_release_recursive>
 800705e:	bf00      	nop
 8007060:	200002ee 	.word	0x200002ee

08007064 <__sinit>:
 8007064:	b510      	push	{r4, lr}
 8007066:	4604      	mov	r4, r0
 8007068:	f7ff fff0 	bl	800704c <__sinit_lock_acquire>
 800706c:	69a3      	ldr	r3, [r4, #24]
 800706e:	b11b      	cbz	r3, 8007078 <__sinit+0x14>
 8007070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007074:	f7ff bff0 	b.w	8007058 <__sinit_lock_release>
 8007078:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800707c:	6523      	str	r3, [r4, #80]	; 0x50
 800707e:	4b13      	ldr	r3, [pc, #76]	; (80070cc <__sinit+0x68>)
 8007080:	4a13      	ldr	r2, [pc, #76]	; (80070d0 <__sinit+0x6c>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	62a2      	str	r2, [r4, #40]	; 0x28
 8007086:	42a3      	cmp	r3, r4
 8007088:	bf04      	itt	eq
 800708a:	2301      	moveq	r3, #1
 800708c:	61a3      	streq	r3, [r4, #24]
 800708e:	4620      	mov	r0, r4
 8007090:	f000 f820 	bl	80070d4 <__sfp>
 8007094:	6060      	str	r0, [r4, #4]
 8007096:	4620      	mov	r0, r4
 8007098:	f000 f81c 	bl	80070d4 <__sfp>
 800709c:	60a0      	str	r0, [r4, #8]
 800709e:	4620      	mov	r0, r4
 80070a0:	f000 f818 	bl	80070d4 <__sfp>
 80070a4:	2200      	movs	r2, #0
 80070a6:	60e0      	str	r0, [r4, #12]
 80070a8:	2104      	movs	r1, #4
 80070aa:	6860      	ldr	r0, [r4, #4]
 80070ac:	f7ff ff82 	bl	8006fb4 <std>
 80070b0:	68a0      	ldr	r0, [r4, #8]
 80070b2:	2201      	movs	r2, #1
 80070b4:	2109      	movs	r1, #9
 80070b6:	f7ff ff7d 	bl	8006fb4 <std>
 80070ba:	68e0      	ldr	r0, [r4, #12]
 80070bc:	2202      	movs	r2, #2
 80070be:	2112      	movs	r1, #18
 80070c0:	f7ff ff78 	bl	8006fb4 <std>
 80070c4:	2301      	movs	r3, #1
 80070c6:	61a3      	str	r3, [r4, #24]
 80070c8:	e7d2      	b.n	8007070 <__sinit+0xc>
 80070ca:	bf00      	nop
 80070cc:	080084b4 	.word	0x080084b4
 80070d0:	08006ffd 	.word	0x08006ffd

080070d4 <__sfp>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	4607      	mov	r7, r0
 80070d8:	f7ff ffac 	bl	8007034 <__sfp_lock_acquire>
 80070dc:	4b1e      	ldr	r3, [pc, #120]	; (8007158 <__sfp+0x84>)
 80070de:	681e      	ldr	r6, [r3, #0]
 80070e0:	69b3      	ldr	r3, [r6, #24]
 80070e2:	b913      	cbnz	r3, 80070ea <__sfp+0x16>
 80070e4:	4630      	mov	r0, r6
 80070e6:	f7ff ffbd 	bl	8007064 <__sinit>
 80070ea:	3648      	adds	r6, #72	; 0x48
 80070ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070f0:	3b01      	subs	r3, #1
 80070f2:	d503      	bpl.n	80070fc <__sfp+0x28>
 80070f4:	6833      	ldr	r3, [r6, #0]
 80070f6:	b30b      	cbz	r3, 800713c <__sfp+0x68>
 80070f8:	6836      	ldr	r6, [r6, #0]
 80070fa:	e7f7      	b.n	80070ec <__sfp+0x18>
 80070fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007100:	b9d5      	cbnz	r5, 8007138 <__sfp+0x64>
 8007102:	4b16      	ldr	r3, [pc, #88]	; (800715c <__sfp+0x88>)
 8007104:	60e3      	str	r3, [r4, #12]
 8007106:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800710a:	6665      	str	r5, [r4, #100]	; 0x64
 800710c:	f000 f84c 	bl	80071a8 <__retarget_lock_init_recursive>
 8007110:	f7ff ff96 	bl	8007040 <__sfp_lock_release>
 8007114:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007118:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800711c:	6025      	str	r5, [r4, #0]
 800711e:	61a5      	str	r5, [r4, #24]
 8007120:	2208      	movs	r2, #8
 8007122:	4629      	mov	r1, r5
 8007124:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007128:	f7fe fc3e 	bl	80059a8 <memset>
 800712c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007130:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007134:	4620      	mov	r0, r4
 8007136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007138:	3468      	adds	r4, #104	; 0x68
 800713a:	e7d9      	b.n	80070f0 <__sfp+0x1c>
 800713c:	2104      	movs	r1, #4
 800713e:	4638      	mov	r0, r7
 8007140:	f7ff ff62 	bl	8007008 <__sfmoreglue>
 8007144:	4604      	mov	r4, r0
 8007146:	6030      	str	r0, [r6, #0]
 8007148:	2800      	cmp	r0, #0
 800714a:	d1d5      	bne.n	80070f8 <__sfp+0x24>
 800714c:	f7ff ff78 	bl	8007040 <__sfp_lock_release>
 8007150:	230c      	movs	r3, #12
 8007152:	603b      	str	r3, [r7, #0]
 8007154:	e7ee      	b.n	8007134 <__sfp+0x60>
 8007156:	bf00      	nop
 8007158:	080084b4 	.word	0x080084b4
 800715c:	ffff0001 	.word	0xffff0001

08007160 <_fwalk_reent>:
 8007160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007164:	4606      	mov	r6, r0
 8007166:	4688      	mov	r8, r1
 8007168:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800716c:	2700      	movs	r7, #0
 800716e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007172:	f1b9 0901 	subs.w	r9, r9, #1
 8007176:	d505      	bpl.n	8007184 <_fwalk_reent+0x24>
 8007178:	6824      	ldr	r4, [r4, #0]
 800717a:	2c00      	cmp	r4, #0
 800717c:	d1f7      	bne.n	800716e <_fwalk_reent+0xe>
 800717e:	4638      	mov	r0, r7
 8007180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007184:	89ab      	ldrh	r3, [r5, #12]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d907      	bls.n	800719a <_fwalk_reent+0x3a>
 800718a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800718e:	3301      	adds	r3, #1
 8007190:	d003      	beq.n	800719a <_fwalk_reent+0x3a>
 8007192:	4629      	mov	r1, r5
 8007194:	4630      	mov	r0, r6
 8007196:	47c0      	blx	r8
 8007198:	4307      	orrs	r7, r0
 800719a:	3568      	adds	r5, #104	; 0x68
 800719c:	e7e9      	b.n	8007172 <_fwalk_reent+0x12>
	...

080071a0 <_localeconv_r>:
 80071a0:	4800      	ldr	r0, [pc, #0]	; (80071a4 <_localeconv_r+0x4>)
 80071a2:	4770      	bx	lr
 80071a4:	20000160 	.word	0x20000160

080071a8 <__retarget_lock_init_recursive>:
 80071a8:	4770      	bx	lr

080071aa <__retarget_lock_acquire_recursive>:
 80071aa:	4770      	bx	lr

080071ac <__retarget_lock_release_recursive>:
 80071ac:	4770      	bx	lr
	...

080071b0 <malloc>:
 80071b0:	4b02      	ldr	r3, [pc, #8]	; (80071bc <malloc+0xc>)
 80071b2:	4601      	mov	r1, r0
 80071b4:	6818      	ldr	r0, [r3, #0]
 80071b6:	f000 bc17 	b.w	80079e8 <_malloc_r>
 80071ba:	bf00      	nop
 80071bc:	2000000c 	.word	0x2000000c

080071c0 <memcpy>:
 80071c0:	440a      	add	r2, r1
 80071c2:	4291      	cmp	r1, r2
 80071c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80071c8:	d100      	bne.n	80071cc <memcpy+0xc>
 80071ca:	4770      	bx	lr
 80071cc:	b510      	push	{r4, lr}
 80071ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071d6:	4291      	cmp	r1, r2
 80071d8:	d1f9      	bne.n	80071ce <memcpy+0xe>
 80071da:	bd10      	pop	{r4, pc}

080071dc <_Balloc>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071e0:	4604      	mov	r4, r0
 80071e2:	460d      	mov	r5, r1
 80071e4:	b976      	cbnz	r6, 8007204 <_Balloc+0x28>
 80071e6:	2010      	movs	r0, #16
 80071e8:	f7ff ffe2 	bl	80071b0 <malloc>
 80071ec:	4602      	mov	r2, r0
 80071ee:	6260      	str	r0, [r4, #36]	; 0x24
 80071f0:	b920      	cbnz	r0, 80071fc <_Balloc+0x20>
 80071f2:	4b18      	ldr	r3, [pc, #96]	; (8007254 <_Balloc+0x78>)
 80071f4:	4818      	ldr	r0, [pc, #96]	; (8007258 <_Balloc+0x7c>)
 80071f6:	2166      	movs	r1, #102	; 0x66
 80071f8:	f000 feea 	bl	8007fd0 <__assert_func>
 80071fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007200:	6006      	str	r6, [r0, #0]
 8007202:	60c6      	str	r6, [r0, #12]
 8007204:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007206:	68f3      	ldr	r3, [r6, #12]
 8007208:	b183      	cbz	r3, 800722c <_Balloc+0x50>
 800720a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007212:	b9b8      	cbnz	r0, 8007244 <_Balloc+0x68>
 8007214:	2101      	movs	r1, #1
 8007216:	fa01 f605 	lsl.w	r6, r1, r5
 800721a:	1d72      	adds	r2, r6, #5
 800721c:	0092      	lsls	r2, r2, #2
 800721e:	4620      	mov	r0, r4
 8007220:	f000 fb60 	bl	80078e4 <_calloc_r>
 8007224:	b160      	cbz	r0, 8007240 <_Balloc+0x64>
 8007226:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800722a:	e00e      	b.n	800724a <_Balloc+0x6e>
 800722c:	2221      	movs	r2, #33	; 0x21
 800722e:	2104      	movs	r1, #4
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fb57 	bl	80078e4 <_calloc_r>
 8007236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007238:	60f0      	str	r0, [r6, #12]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d1e4      	bne.n	800720a <_Balloc+0x2e>
 8007240:	2000      	movs	r0, #0
 8007242:	bd70      	pop	{r4, r5, r6, pc}
 8007244:	6802      	ldr	r2, [r0, #0]
 8007246:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800724a:	2300      	movs	r3, #0
 800724c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007250:	e7f7      	b.n	8007242 <_Balloc+0x66>
 8007252:	bf00      	nop
 8007254:	080084f9 	.word	0x080084f9
 8007258:	080085dc 	.word	0x080085dc

0800725c <_Bfree>:
 800725c:	b570      	push	{r4, r5, r6, lr}
 800725e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007260:	4605      	mov	r5, r0
 8007262:	460c      	mov	r4, r1
 8007264:	b976      	cbnz	r6, 8007284 <_Bfree+0x28>
 8007266:	2010      	movs	r0, #16
 8007268:	f7ff ffa2 	bl	80071b0 <malloc>
 800726c:	4602      	mov	r2, r0
 800726e:	6268      	str	r0, [r5, #36]	; 0x24
 8007270:	b920      	cbnz	r0, 800727c <_Bfree+0x20>
 8007272:	4b09      	ldr	r3, [pc, #36]	; (8007298 <_Bfree+0x3c>)
 8007274:	4809      	ldr	r0, [pc, #36]	; (800729c <_Bfree+0x40>)
 8007276:	218a      	movs	r1, #138	; 0x8a
 8007278:	f000 feaa 	bl	8007fd0 <__assert_func>
 800727c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007280:	6006      	str	r6, [r0, #0]
 8007282:	60c6      	str	r6, [r0, #12]
 8007284:	b13c      	cbz	r4, 8007296 <_Bfree+0x3a>
 8007286:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007288:	6862      	ldr	r2, [r4, #4]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007290:	6021      	str	r1, [r4, #0]
 8007292:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007296:	bd70      	pop	{r4, r5, r6, pc}
 8007298:	080084f9 	.word	0x080084f9
 800729c:	080085dc 	.word	0x080085dc

080072a0 <__multadd>:
 80072a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a4:	690d      	ldr	r5, [r1, #16]
 80072a6:	4607      	mov	r7, r0
 80072a8:	460c      	mov	r4, r1
 80072aa:	461e      	mov	r6, r3
 80072ac:	f101 0c14 	add.w	ip, r1, #20
 80072b0:	2000      	movs	r0, #0
 80072b2:	f8dc 3000 	ldr.w	r3, [ip]
 80072b6:	b299      	uxth	r1, r3
 80072b8:	fb02 6101 	mla	r1, r2, r1, r6
 80072bc:	0c1e      	lsrs	r6, r3, #16
 80072be:	0c0b      	lsrs	r3, r1, #16
 80072c0:	fb02 3306 	mla	r3, r2, r6, r3
 80072c4:	b289      	uxth	r1, r1
 80072c6:	3001      	adds	r0, #1
 80072c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072cc:	4285      	cmp	r5, r0
 80072ce:	f84c 1b04 	str.w	r1, [ip], #4
 80072d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072d6:	dcec      	bgt.n	80072b2 <__multadd+0x12>
 80072d8:	b30e      	cbz	r6, 800731e <__multadd+0x7e>
 80072da:	68a3      	ldr	r3, [r4, #8]
 80072dc:	42ab      	cmp	r3, r5
 80072de:	dc19      	bgt.n	8007314 <__multadd+0x74>
 80072e0:	6861      	ldr	r1, [r4, #4]
 80072e2:	4638      	mov	r0, r7
 80072e4:	3101      	adds	r1, #1
 80072e6:	f7ff ff79 	bl	80071dc <_Balloc>
 80072ea:	4680      	mov	r8, r0
 80072ec:	b928      	cbnz	r0, 80072fa <__multadd+0x5a>
 80072ee:	4602      	mov	r2, r0
 80072f0:	4b0c      	ldr	r3, [pc, #48]	; (8007324 <__multadd+0x84>)
 80072f2:	480d      	ldr	r0, [pc, #52]	; (8007328 <__multadd+0x88>)
 80072f4:	21b5      	movs	r1, #181	; 0xb5
 80072f6:	f000 fe6b 	bl	8007fd0 <__assert_func>
 80072fa:	6922      	ldr	r2, [r4, #16]
 80072fc:	3202      	adds	r2, #2
 80072fe:	f104 010c 	add.w	r1, r4, #12
 8007302:	0092      	lsls	r2, r2, #2
 8007304:	300c      	adds	r0, #12
 8007306:	f7ff ff5b 	bl	80071c0 <memcpy>
 800730a:	4621      	mov	r1, r4
 800730c:	4638      	mov	r0, r7
 800730e:	f7ff ffa5 	bl	800725c <_Bfree>
 8007312:	4644      	mov	r4, r8
 8007314:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007318:	3501      	adds	r5, #1
 800731a:	615e      	str	r6, [r3, #20]
 800731c:	6125      	str	r5, [r4, #16]
 800731e:	4620      	mov	r0, r4
 8007320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007324:	0800856b 	.word	0x0800856b
 8007328:	080085dc 	.word	0x080085dc

0800732c <__hi0bits>:
 800732c:	0c03      	lsrs	r3, r0, #16
 800732e:	041b      	lsls	r3, r3, #16
 8007330:	b9d3      	cbnz	r3, 8007368 <__hi0bits+0x3c>
 8007332:	0400      	lsls	r0, r0, #16
 8007334:	2310      	movs	r3, #16
 8007336:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800733a:	bf04      	itt	eq
 800733c:	0200      	lsleq	r0, r0, #8
 800733e:	3308      	addeq	r3, #8
 8007340:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007344:	bf04      	itt	eq
 8007346:	0100      	lsleq	r0, r0, #4
 8007348:	3304      	addeq	r3, #4
 800734a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800734e:	bf04      	itt	eq
 8007350:	0080      	lsleq	r0, r0, #2
 8007352:	3302      	addeq	r3, #2
 8007354:	2800      	cmp	r0, #0
 8007356:	db05      	blt.n	8007364 <__hi0bits+0x38>
 8007358:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800735c:	f103 0301 	add.w	r3, r3, #1
 8007360:	bf08      	it	eq
 8007362:	2320      	moveq	r3, #32
 8007364:	4618      	mov	r0, r3
 8007366:	4770      	bx	lr
 8007368:	2300      	movs	r3, #0
 800736a:	e7e4      	b.n	8007336 <__hi0bits+0xa>

0800736c <__lo0bits>:
 800736c:	6803      	ldr	r3, [r0, #0]
 800736e:	f013 0207 	ands.w	r2, r3, #7
 8007372:	4601      	mov	r1, r0
 8007374:	d00b      	beq.n	800738e <__lo0bits+0x22>
 8007376:	07da      	lsls	r2, r3, #31
 8007378:	d423      	bmi.n	80073c2 <__lo0bits+0x56>
 800737a:	0798      	lsls	r0, r3, #30
 800737c:	bf49      	itett	mi
 800737e:	085b      	lsrmi	r3, r3, #1
 8007380:	089b      	lsrpl	r3, r3, #2
 8007382:	2001      	movmi	r0, #1
 8007384:	600b      	strmi	r3, [r1, #0]
 8007386:	bf5c      	itt	pl
 8007388:	600b      	strpl	r3, [r1, #0]
 800738a:	2002      	movpl	r0, #2
 800738c:	4770      	bx	lr
 800738e:	b298      	uxth	r0, r3
 8007390:	b9a8      	cbnz	r0, 80073be <__lo0bits+0x52>
 8007392:	0c1b      	lsrs	r3, r3, #16
 8007394:	2010      	movs	r0, #16
 8007396:	b2da      	uxtb	r2, r3
 8007398:	b90a      	cbnz	r2, 800739e <__lo0bits+0x32>
 800739a:	3008      	adds	r0, #8
 800739c:	0a1b      	lsrs	r3, r3, #8
 800739e:	071a      	lsls	r2, r3, #28
 80073a0:	bf04      	itt	eq
 80073a2:	091b      	lsreq	r3, r3, #4
 80073a4:	3004      	addeq	r0, #4
 80073a6:	079a      	lsls	r2, r3, #30
 80073a8:	bf04      	itt	eq
 80073aa:	089b      	lsreq	r3, r3, #2
 80073ac:	3002      	addeq	r0, #2
 80073ae:	07da      	lsls	r2, r3, #31
 80073b0:	d403      	bmi.n	80073ba <__lo0bits+0x4e>
 80073b2:	085b      	lsrs	r3, r3, #1
 80073b4:	f100 0001 	add.w	r0, r0, #1
 80073b8:	d005      	beq.n	80073c6 <__lo0bits+0x5a>
 80073ba:	600b      	str	r3, [r1, #0]
 80073bc:	4770      	bx	lr
 80073be:	4610      	mov	r0, r2
 80073c0:	e7e9      	b.n	8007396 <__lo0bits+0x2a>
 80073c2:	2000      	movs	r0, #0
 80073c4:	4770      	bx	lr
 80073c6:	2020      	movs	r0, #32
 80073c8:	4770      	bx	lr
	...

080073cc <__i2b>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	460c      	mov	r4, r1
 80073d0:	2101      	movs	r1, #1
 80073d2:	f7ff ff03 	bl	80071dc <_Balloc>
 80073d6:	4602      	mov	r2, r0
 80073d8:	b928      	cbnz	r0, 80073e6 <__i2b+0x1a>
 80073da:	4b05      	ldr	r3, [pc, #20]	; (80073f0 <__i2b+0x24>)
 80073dc:	4805      	ldr	r0, [pc, #20]	; (80073f4 <__i2b+0x28>)
 80073de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80073e2:	f000 fdf5 	bl	8007fd0 <__assert_func>
 80073e6:	2301      	movs	r3, #1
 80073e8:	6144      	str	r4, [r0, #20]
 80073ea:	6103      	str	r3, [r0, #16]
 80073ec:	bd10      	pop	{r4, pc}
 80073ee:	bf00      	nop
 80073f0:	0800856b 	.word	0x0800856b
 80073f4:	080085dc 	.word	0x080085dc

080073f8 <__multiply>:
 80073f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073fc:	4691      	mov	r9, r2
 80073fe:	690a      	ldr	r2, [r1, #16]
 8007400:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007404:	429a      	cmp	r2, r3
 8007406:	bfb8      	it	lt
 8007408:	460b      	movlt	r3, r1
 800740a:	460c      	mov	r4, r1
 800740c:	bfbc      	itt	lt
 800740e:	464c      	movlt	r4, r9
 8007410:	4699      	movlt	r9, r3
 8007412:	6927      	ldr	r7, [r4, #16]
 8007414:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007418:	68a3      	ldr	r3, [r4, #8]
 800741a:	6861      	ldr	r1, [r4, #4]
 800741c:	eb07 060a 	add.w	r6, r7, sl
 8007420:	42b3      	cmp	r3, r6
 8007422:	b085      	sub	sp, #20
 8007424:	bfb8      	it	lt
 8007426:	3101      	addlt	r1, #1
 8007428:	f7ff fed8 	bl	80071dc <_Balloc>
 800742c:	b930      	cbnz	r0, 800743c <__multiply+0x44>
 800742e:	4602      	mov	r2, r0
 8007430:	4b44      	ldr	r3, [pc, #272]	; (8007544 <__multiply+0x14c>)
 8007432:	4845      	ldr	r0, [pc, #276]	; (8007548 <__multiply+0x150>)
 8007434:	f240 115d 	movw	r1, #349	; 0x15d
 8007438:	f000 fdca 	bl	8007fd0 <__assert_func>
 800743c:	f100 0514 	add.w	r5, r0, #20
 8007440:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007444:	462b      	mov	r3, r5
 8007446:	2200      	movs	r2, #0
 8007448:	4543      	cmp	r3, r8
 800744a:	d321      	bcc.n	8007490 <__multiply+0x98>
 800744c:	f104 0314 	add.w	r3, r4, #20
 8007450:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007454:	f109 0314 	add.w	r3, r9, #20
 8007458:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800745c:	9202      	str	r2, [sp, #8]
 800745e:	1b3a      	subs	r2, r7, r4
 8007460:	3a15      	subs	r2, #21
 8007462:	f022 0203 	bic.w	r2, r2, #3
 8007466:	3204      	adds	r2, #4
 8007468:	f104 0115 	add.w	r1, r4, #21
 800746c:	428f      	cmp	r7, r1
 800746e:	bf38      	it	cc
 8007470:	2204      	movcc	r2, #4
 8007472:	9201      	str	r2, [sp, #4]
 8007474:	9a02      	ldr	r2, [sp, #8]
 8007476:	9303      	str	r3, [sp, #12]
 8007478:	429a      	cmp	r2, r3
 800747a:	d80c      	bhi.n	8007496 <__multiply+0x9e>
 800747c:	2e00      	cmp	r6, #0
 800747e:	dd03      	ble.n	8007488 <__multiply+0x90>
 8007480:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007484:	2b00      	cmp	r3, #0
 8007486:	d05a      	beq.n	800753e <__multiply+0x146>
 8007488:	6106      	str	r6, [r0, #16]
 800748a:	b005      	add	sp, #20
 800748c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007490:	f843 2b04 	str.w	r2, [r3], #4
 8007494:	e7d8      	b.n	8007448 <__multiply+0x50>
 8007496:	f8b3 a000 	ldrh.w	sl, [r3]
 800749a:	f1ba 0f00 	cmp.w	sl, #0
 800749e:	d024      	beq.n	80074ea <__multiply+0xf2>
 80074a0:	f104 0e14 	add.w	lr, r4, #20
 80074a4:	46a9      	mov	r9, r5
 80074a6:	f04f 0c00 	mov.w	ip, #0
 80074aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074ae:	f8d9 1000 	ldr.w	r1, [r9]
 80074b2:	fa1f fb82 	uxth.w	fp, r2
 80074b6:	b289      	uxth	r1, r1
 80074b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80074bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80074c0:	f8d9 2000 	ldr.w	r2, [r9]
 80074c4:	4461      	add	r1, ip
 80074c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80074ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074d2:	b289      	uxth	r1, r1
 80074d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074d8:	4577      	cmp	r7, lr
 80074da:	f849 1b04 	str.w	r1, [r9], #4
 80074de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074e2:	d8e2      	bhi.n	80074aa <__multiply+0xb2>
 80074e4:	9a01      	ldr	r2, [sp, #4]
 80074e6:	f845 c002 	str.w	ip, [r5, r2]
 80074ea:	9a03      	ldr	r2, [sp, #12]
 80074ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80074f0:	3304      	adds	r3, #4
 80074f2:	f1b9 0f00 	cmp.w	r9, #0
 80074f6:	d020      	beq.n	800753a <__multiply+0x142>
 80074f8:	6829      	ldr	r1, [r5, #0]
 80074fa:	f104 0c14 	add.w	ip, r4, #20
 80074fe:	46ae      	mov	lr, r5
 8007500:	f04f 0a00 	mov.w	sl, #0
 8007504:	f8bc b000 	ldrh.w	fp, [ip]
 8007508:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800750c:	fb09 220b 	mla	r2, r9, fp, r2
 8007510:	4492      	add	sl, r2
 8007512:	b289      	uxth	r1, r1
 8007514:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007518:	f84e 1b04 	str.w	r1, [lr], #4
 800751c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007520:	f8be 1000 	ldrh.w	r1, [lr]
 8007524:	0c12      	lsrs	r2, r2, #16
 8007526:	fb09 1102 	mla	r1, r9, r2, r1
 800752a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800752e:	4567      	cmp	r7, ip
 8007530:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007534:	d8e6      	bhi.n	8007504 <__multiply+0x10c>
 8007536:	9a01      	ldr	r2, [sp, #4]
 8007538:	50a9      	str	r1, [r5, r2]
 800753a:	3504      	adds	r5, #4
 800753c:	e79a      	b.n	8007474 <__multiply+0x7c>
 800753e:	3e01      	subs	r6, #1
 8007540:	e79c      	b.n	800747c <__multiply+0x84>
 8007542:	bf00      	nop
 8007544:	0800856b 	.word	0x0800856b
 8007548:	080085dc 	.word	0x080085dc

0800754c <__pow5mult>:
 800754c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007550:	4615      	mov	r5, r2
 8007552:	f012 0203 	ands.w	r2, r2, #3
 8007556:	4606      	mov	r6, r0
 8007558:	460f      	mov	r7, r1
 800755a:	d007      	beq.n	800756c <__pow5mult+0x20>
 800755c:	4c25      	ldr	r4, [pc, #148]	; (80075f4 <__pow5mult+0xa8>)
 800755e:	3a01      	subs	r2, #1
 8007560:	2300      	movs	r3, #0
 8007562:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007566:	f7ff fe9b 	bl	80072a0 <__multadd>
 800756a:	4607      	mov	r7, r0
 800756c:	10ad      	asrs	r5, r5, #2
 800756e:	d03d      	beq.n	80075ec <__pow5mult+0xa0>
 8007570:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007572:	b97c      	cbnz	r4, 8007594 <__pow5mult+0x48>
 8007574:	2010      	movs	r0, #16
 8007576:	f7ff fe1b 	bl	80071b0 <malloc>
 800757a:	4602      	mov	r2, r0
 800757c:	6270      	str	r0, [r6, #36]	; 0x24
 800757e:	b928      	cbnz	r0, 800758c <__pow5mult+0x40>
 8007580:	4b1d      	ldr	r3, [pc, #116]	; (80075f8 <__pow5mult+0xac>)
 8007582:	481e      	ldr	r0, [pc, #120]	; (80075fc <__pow5mult+0xb0>)
 8007584:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007588:	f000 fd22 	bl	8007fd0 <__assert_func>
 800758c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007590:	6004      	str	r4, [r0, #0]
 8007592:	60c4      	str	r4, [r0, #12]
 8007594:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800759c:	b94c      	cbnz	r4, 80075b2 <__pow5mult+0x66>
 800759e:	f240 2171 	movw	r1, #625	; 0x271
 80075a2:	4630      	mov	r0, r6
 80075a4:	f7ff ff12 	bl	80073cc <__i2b>
 80075a8:	2300      	movs	r3, #0
 80075aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80075ae:	4604      	mov	r4, r0
 80075b0:	6003      	str	r3, [r0, #0]
 80075b2:	f04f 0900 	mov.w	r9, #0
 80075b6:	07eb      	lsls	r3, r5, #31
 80075b8:	d50a      	bpl.n	80075d0 <__pow5mult+0x84>
 80075ba:	4639      	mov	r1, r7
 80075bc:	4622      	mov	r2, r4
 80075be:	4630      	mov	r0, r6
 80075c0:	f7ff ff1a 	bl	80073f8 <__multiply>
 80075c4:	4639      	mov	r1, r7
 80075c6:	4680      	mov	r8, r0
 80075c8:	4630      	mov	r0, r6
 80075ca:	f7ff fe47 	bl	800725c <_Bfree>
 80075ce:	4647      	mov	r7, r8
 80075d0:	106d      	asrs	r5, r5, #1
 80075d2:	d00b      	beq.n	80075ec <__pow5mult+0xa0>
 80075d4:	6820      	ldr	r0, [r4, #0]
 80075d6:	b938      	cbnz	r0, 80075e8 <__pow5mult+0x9c>
 80075d8:	4622      	mov	r2, r4
 80075da:	4621      	mov	r1, r4
 80075dc:	4630      	mov	r0, r6
 80075de:	f7ff ff0b 	bl	80073f8 <__multiply>
 80075e2:	6020      	str	r0, [r4, #0]
 80075e4:	f8c0 9000 	str.w	r9, [r0]
 80075e8:	4604      	mov	r4, r0
 80075ea:	e7e4      	b.n	80075b6 <__pow5mult+0x6a>
 80075ec:	4638      	mov	r0, r7
 80075ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075f2:	bf00      	nop
 80075f4:	08008728 	.word	0x08008728
 80075f8:	080084f9 	.word	0x080084f9
 80075fc:	080085dc 	.word	0x080085dc

08007600 <__lshift>:
 8007600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007604:	460c      	mov	r4, r1
 8007606:	6849      	ldr	r1, [r1, #4]
 8007608:	6923      	ldr	r3, [r4, #16]
 800760a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800760e:	68a3      	ldr	r3, [r4, #8]
 8007610:	4607      	mov	r7, r0
 8007612:	4691      	mov	r9, r2
 8007614:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007618:	f108 0601 	add.w	r6, r8, #1
 800761c:	42b3      	cmp	r3, r6
 800761e:	db0b      	blt.n	8007638 <__lshift+0x38>
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff fddb 	bl	80071dc <_Balloc>
 8007626:	4605      	mov	r5, r0
 8007628:	b948      	cbnz	r0, 800763e <__lshift+0x3e>
 800762a:	4602      	mov	r2, r0
 800762c:	4b2a      	ldr	r3, [pc, #168]	; (80076d8 <__lshift+0xd8>)
 800762e:	482b      	ldr	r0, [pc, #172]	; (80076dc <__lshift+0xdc>)
 8007630:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007634:	f000 fccc 	bl	8007fd0 <__assert_func>
 8007638:	3101      	adds	r1, #1
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	e7ee      	b.n	800761c <__lshift+0x1c>
 800763e:	2300      	movs	r3, #0
 8007640:	f100 0114 	add.w	r1, r0, #20
 8007644:	f100 0210 	add.w	r2, r0, #16
 8007648:	4618      	mov	r0, r3
 800764a:	4553      	cmp	r3, sl
 800764c:	db37      	blt.n	80076be <__lshift+0xbe>
 800764e:	6920      	ldr	r0, [r4, #16]
 8007650:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007654:	f104 0314 	add.w	r3, r4, #20
 8007658:	f019 091f 	ands.w	r9, r9, #31
 800765c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007660:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007664:	d02f      	beq.n	80076c6 <__lshift+0xc6>
 8007666:	f1c9 0e20 	rsb	lr, r9, #32
 800766a:	468a      	mov	sl, r1
 800766c:	f04f 0c00 	mov.w	ip, #0
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	fa02 f209 	lsl.w	r2, r2, r9
 8007676:	ea42 020c 	orr.w	r2, r2, ip
 800767a:	f84a 2b04 	str.w	r2, [sl], #4
 800767e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007682:	4298      	cmp	r0, r3
 8007684:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007688:	d8f2      	bhi.n	8007670 <__lshift+0x70>
 800768a:	1b03      	subs	r3, r0, r4
 800768c:	3b15      	subs	r3, #21
 800768e:	f023 0303 	bic.w	r3, r3, #3
 8007692:	3304      	adds	r3, #4
 8007694:	f104 0215 	add.w	r2, r4, #21
 8007698:	4290      	cmp	r0, r2
 800769a:	bf38      	it	cc
 800769c:	2304      	movcc	r3, #4
 800769e:	f841 c003 	str.w	ip, [r1, r3]
 80076a2:	f1bc 0f00 	cmp.w	ip, #0
 80076a6:	d001      	beq.n	80076ac <__lshift+0xac>
 80076a8:	f108 0602 	add.w	r6, r8, #2
 80076ac:	3e01      	subs	r6, #1
 80076ae:	4638      	mov	r0, r7
 80076b0:	612e      	str	r6, [r5, #16]
 80076b2:	4621      	mov	r1, r4
 80076b4:	f7ff fdd2 	bl	800725c <_Bfree>
 80076b8:	4628      	mov	r0, r5
 80076ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076be:	f842 0f04 	str.w	r0, [r2, #4]!
 80076c2:	3301      	adds	r3, #1
 80076c4:	e7c1      	b.n	800764a <__lshift+0x4a>
 80076c6:	3904      	subs	r1, #4
 80076c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80076cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80076d0:	4298      	cmp	r0, r3
 80076d2:	d8f9      	bhi.n	80076c8 <__lshift+0xc8>
 80076d4:	e7ea      	b.n	80076ac <__lshift+0xac>
 80076d6:	bf00      	nop
 80076d8:	0800856b 	.word	0x0800856b
 80076dc:	080085dc 	.word	0x080085dc

080076e0 <__mcmp>:
 80076e0:	b530      	push	{r4, r5, lr}
 80076e2:	6902      	ldr	r2, [r0, #16]
 80076e4:	690c      	ldr	r4, [r1, #16]
 80076e6:	1b12      	subs	r2, r2, r4
 80076e8:	d10e      	bne.n	8007708 <__mcmp+0x28>
 80076ea:	f100 0314 	add.w	r3, r0, #20
 80076ee:	3114      	adds	r1, #20
 80076f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80076f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80076f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80076fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007700:	42a5      	cmp	r5, r4
 8007702:	d003      	beq.n	800770c <__mcmp+0x2c>
 8007704:	d305      	bcc.n	8007712 <__mcmp+0x32>
 8007706:	2201      	movs	r2, #1
 8007708:	4610      	mov	r0, r2
 800770a:	bd30      	pop	{r4, r5, pc}
 800770c:	4283      	cmp	r3, r0
 800770e:	d3f3      	bcc.n	80076f8 <__mcmp+0x18>
 8007710:	e7fa      	b.n	8007708 <__mcmp+0x28>
 8007712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007716:	e7f7      	b.n	8007708 <__mcmp+0x28>

08007718 <__mdiff>:
 8007718:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	460c      	mov	r4, r1
 800771e:	4606      	mov	r6, r0
 8007720:	4611      	mov	r1, r2
 8007722:	4620      	mov	r0, r4
 8007724:	4690      	mov	r8, r2
 8007726:	f7ff ffdb 	bl	80076e0 <__mcmp>
 800772a:	1e05      	subs	r5, r0, #0
 800772c:	d110      	bne.n	8007750 <__mdiff+0x38>
 800772e:	4629      	mov	r1, r5
 8007730:	4630      	mov	r0, r6
 8007732:	f7ff fd53 	bl	80071dc <_Balloc>
 8007736:	b930      	cbnz	r0, 8007746 <__mdiff+0x2e>
 8007738:	4b3a      	ldr	r3, [pc, #232]	; (8007824 <__mdiff+0x10c>)
 800773a:	4602      	mov	r2, r0
 800773c:	f240 2132 	movw	r1, #562	; 0x232
 8007740:	4839      	ldr	r0, [pc, #228]	; (8007828 <__mdiff+0x110>)
 8007742:	f000 fc45 	bl	8007fd0 <__assert_func>
 8007746:	2301      	movs	r3, #1
 8007748:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800774c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007750:	bfa4      	itt	ge
 8007752:	4643      	movge	r3, r8
 8007754:	46a0      	movge	r8, r4
 8007756:	4630      	mov	r0, r6
 8007758:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800775c:	bfa6      	itte	ge
 800775e:	461c      	movge	r4, r3
 8007760:	2500      	movge	r5, #0
 8007762:	2501      	movlt	r5, #1
 8007764:	f7ff fd3a 	bl	80071dc <_Balloc>
 8007768:	b920      	cbnz	r0, 8007774 <__mdiff+0x5c>
 800776a:	4b2e      	ldr	r3, [pc, #184]	; (8007824 <__mdiff+0x10c>)
 800776c:	4602      	mov	r2, r0
 800776e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007772:	e7e5      	b.n	8007740 <__mdiff+0x28>
 8007774:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007778:	6926      	ldr	r6, [r4, #16]
 800777a:	60c5      	str	r5, [r0, #12]
 800777c:	f104 0914 	add.w	r9, r4, #20
 8007780:	f108 0514 	add.w	r5, r8, #20
 8007784:	f100 0e14 	add.w	lr, r0, #20
 8007788:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800778c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007790:	f108 0210 	add.w	r2, r8, #16
 8007794:	46f2      	mov	sl, lr
 8007796:	2100      	movs	r1, #0
 8007798:	f859 3b04 	ldr.w	r3, [r9], #4
 800779c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80077a0:	fa1f f883 	uxth.w	r8, r3
 80077a4:	fa11 f18b 	uxtah	r1, r1, fp
 80077a8:	0c1b      	lsrs	r3, r3, #16
 80077aa:	eba1 0808 	sub.w	r8, r1, r8
 80077ae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077b2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80077b6:	fa1f f888 	uxth.w	r8, r8
 80077ba:	1419      	asrs	r1, r3, #16
 80077bc:	454e      	cmp	r6, r9
 80077be:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80077c2:	f84a 3b04 	str.w	r3, [sl], #4
 80077c6:	d8e7      	bhi.n	8007798 <__mdiff+0x80>
 80077c8:	1b33      	subs	r3, r6, r4
 80077ca:	3b15      	subs	r3, #21
 80077cc:	f023 0303 	bic.w	r3, r3, #3
 80077d0:	3304      	adds	r3, #4
 80077d2:	3415      	adds	r4, #21
 80077d4:	42a6      	cmp	r6, r4
 80077d6:	bf38      	it	cc
 80077d8:	2304      	movcc	r3, #4
 80077da:	441d      	add	r5, r3
 80077dc:	4473      	add	r3, lr
 80077de:	469e      	mov	lr, r3
 80077e0:	462e      	mov	r6, r5
 80077e2:	4566      	cmp	r6, ip
 80077e4:	d30e      	bcc.n	8007804 <__mdiff+0xec>
 80077e6:	f10c 0203 	add.w	r2, ip, #3
 80077ea:	1b52      	subs	r2, r2, r5
 80077ec:	f022 0203 	bic.w	r2, r2, #3
 80077f0:	3d03      	subs	r5, #3
 80077f2:	45ac      	cmp	ip, r5
 80077f4:	bf38      	it	cc
 80077f6:	2200      	movcc	r2, #0
 80077f8:	441a      	add	r2, r3
 80077fa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80077fe:	b17b      	cbz	r3, 8007820 <__mdiff+0x108>
 8007800:	6107      	str	r7, [r0, #16]
 8007802:	e7a3      	b.n	800774c <__mdiff+0x34>
 8007804:	f856 8b04 	ldr.w	r8, [r6], #4
 8007808:	fa11 f288 	uxtah	r2, r1, r8
 800780c:	1414      	asrs	r4, r2, #16
 800780e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007812:	b292      	uxth	r2, r2
 8007814:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007818:	f84e 2b04 	str.w	r2, [lr], #4
 800781c:	1421      	asrs	r1, r4, #16
 800781e:	e7e0      	b.n	80077e2 <__mdiff+0xca>
 8007820:	3f01      	subs	r7, #1
 8007822:	e7ea      	b.n	80077fa <__mdiff+0xe2>
 8007824:	0800856b 	.word	0x0800856b
 8007828:	080085dc 	.word	0x080085dc

0800782c <__d2b>:
 800782c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007830:	4689      	mov	r9, r1
 8007832:	2101      	movs	r1, #1
 8007834:	ec57 6b10 	vmov	r6, r7, d0
 8007838:	4690      	mov	r8, r2
 800783a:	f7ff fccf 	bl	80071dc <_Balloc>
 800783e:	4604      	mov	r4, r0
 8007840:	b930      	cbnz	r0, 8007850 <__d2b+0x24>
 8007842:	4602      	mov	r2, r0
 8007844:	4b25      	ldr	r3, [pc, #148]	; (80078dc <__d2b+0xb0>)
 8007846:	4826      	ldr	r0, [pc, #152]	; (80078e0 <__d2b+0xb4>)
 8007848:	f240 310a 	movw	r1, #778	; 0x30a
 800784c:	f000 fbc0 	bl	8007fd0 <__assert_func>
 8007850:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007854:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007858:	bb35      	cbnz	r5, 80078a8 <__d2b+0x7c>
 800785a:	2e00      	cmp	r6, #0
 800785c:	9301      	str	r3, [sp, #4]
 800785e:	d028      	beq.n	80078b2 <__d2b+0x86>
 8007860:	4668      	mov	r0, sp
 8007862:	9600      	str	r6, [sp, #0]
 8007864:	f7ff fd82 	bl	800736c <__lo0bits>
 8007868:	9900      	ldr	r1, [sp, #0]
 800786a:	b300      	cbz	r0, 80078ae <__d2b+0x82>
 800786c:	9a01      	ldr	r2, [sp, #4]
 800786e:	f1c0 0320 	rsb	r3, r0, #32
 8007872:	fa02 f303 	lsl.w	r3, r2, r3
 8007876:	430b      	orrs	r3, r1
 8007878:	40c2      	lsrs	r2, r0
 800787a:	6163      	str	r3, [r4, #20]
 800787c:	9201      	str	r2, [sp, #4]
 800787e:	9b01      	ldr	r3, [sp, #4]
 8007880:	61a3      	str	r3, [r4, #24]
 8007882:	2b00      	cmp	r3, #0
 8007884:	bf14      	ite	ne
 8007886:	2202      	movne	r2, #2
 8007888:	2201      	moveq	r2, #1
 800788a:	6122      	str	r2, [r4, #16]
 800788c:	b1d5      	cbz	r5, 80078c4 <__d2b+0x98>
 800788e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007892:	4405      	add	r5, r0
 8007894:	f8c9 5000 	str.w	r5, [r9]
 8007898:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800789c:	f8c8 0000 	str.w	r0, [r8]
 80078a0:	4620      	mov	r0, r4
 80078a2:	b003      	add	sp, #12
 80078a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078ac:	e7d5      	b.n	800785a <__d2b+0x2e>
 80078ae:	6161      	str	r1, [r4, #20]
 80078b0:	e7e5      	b.n	800787e <__d2b+0x52>
 80078b2:	a801      	add	r0, sp, #4
 80078b4:	f7ff fd5a 	bl	800736c <__lo0bits>
 80078b8:	9b01      	ldr	r3, [sp, #4]
 80078ba:	6163      	str	r3, [r4, #20]
 80078bc:	2201      	movs	r2, #1
 80078be:	6122      	str	r2, [r4, #16]
 80078c0:	3020      	adds	r0, #32
 80078c2:	e7e3      	b.n	800788c <__d2b+0x60>
 80078c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078cc:	f8c9 0000 	str.w	r0, [r9]
 80078d0:	6918      	ldr	r0, [r3, #16]
 80078d2:	f7ff fd2b 	bl	800732c <__hi0bits>
 80078d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078da:	e7df      	b.n	800789c <__d2b+0x70>
 80078dc:	0800856b 	.word	0x0800856b
 80078e0:	080085dc 	.word	0x080085dc

080078e4 <_calloc_r>:
 80078e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078e6:	fba1 2402 	umull	r2, r4, r1, r2
 80078ea:	b94c      	cbnz	r4, 8007900 <_calloc_r+0x1c>
 80078ec:	4611      	mov	r1, r2
 80078ee:	9201      	str	r2, [sp, #4]
 80078f0:	f000 f87a 	bl	80079e8 <_malloc_r>
 80078f4:	9a01      	ldr	r2, [sp, #4]
 80078f6:	4605      	mov	r5, r0
 80078f8:	b930      	cbnz	r0, 8007908 <_calloc_r+0x24>
 80078fa:	4628      	mov	r0, r5
 80078fc:	b003      	add	sp, #12
 80078fe:	bd30      	pop	{r4, r5, pc}
 8007900:	220c      	movs	r2, #12
 8007902:	6002      	str	r2, [r0, #0]
 8007904:	2500      	movs	r5, #0
 8007906:	e7f8      	b.n	80078fa <_calloc_r+0x16>
 8007908:	4621      	mov	r1, r4
 800790a:	f7fe f84d 	bl	80059a8 <memset>
 800790e:	e7f4      	b.n	80078fa <_calloc_r+0x16>

08007910 <_free_r>:
 8007910:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007912:	2900      	cmp	r1, #0
 8007914:	d044      	beq.n	80079a0 <_free_r+0x90>
 8007916:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800791a:	9001      	str	r0, [sp, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f1a1 0404 	sub.w	r4, r1, #4
 8007922:	bfb8      	it	lt
 8007924:	18e4      	addlt	r4, r4, r3
 8007926:	f000 fcdf 	bl	80082e8 <__malloc_lock>
 800792a:	4a1e      	ldr	r2, [pc, #120]	; (80079a4 <_free_r+0x94>)
 800792c:	9801      	ldr	r0, [sp, #4]
 800792e:	6813      	ldr	r3, [r2, #0]
 8007930:	b933      	cbnz	r3, 8007940 <_free_r+0x30>
 8007932:	6063      	str	r3, [r4, #4]
 8007934:	6014      	str	r4, [r2, #0]
 8007936:	b003      	add	sp, #12
 8007938:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800793c:	f000 bcda 	b.w	80082f4 <__malloc_unlock>
 8007940:	42a3      	cmp	r3, r4
 8007942:	d908      	bls.n	8007956 <_free_r+0x46>
 8007944:	6825      	ldr	r5, [r4, #0]
 8007946:	1961      	adds	r1, r4, r5
 8007948:	428b      	cmp	r3, r1
 800794a:	bf01      	itttt	eq
 800794c:	6819      	ldreq	r1, [r3, #0]
 800794e:	685b      	ldreq	r3, [r3, #4]
 8007950:	1949      	addeq	r1, r1, r5
 8007952:	6021      	streq	r1, [r4, #0]
 8007954:	e7ed      	b.n	8007932 <_free_r+0x22>
 8007956:	461a      	mov	r2, r3
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	b10b      	cbz	r3, 8007960 <_free_r+0x50>
 800795c:	42a3      	cmp	r3, r4
 800795e:	d9fa      	bls.n	8007956 <_free_r+0x46>
 8007960:	6811      	ldr	r1, [r2, #0]
 8007962:	1855      	adds	r5, r2, r1
 8007964:	42a5      	cmp	r5, r4
 8007966:	d10b      	bne.n	8007980 <_free_r+0x70>
 8007968:	6824      	ldr	r4, [r4, #0]
 800796a:	4421      	add	r1, r4
 800796c:	1854      	adds	r4, r2, r1
 800796e:	42a3      	cmp	r3, r4
 8007970:	6011      	str	r1, [r2, #0]
 8007972:	d1e0      	bne.n	8007936 <_free_r+0x26>
 8007974:	681c      	ldr	r4, [r3, #0]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	6053      	str	r3, [r2, #4]
 800797a:	4421      	add	r1, r4
 800797c:	6011      	str	r1, [r2, #0]
 800797e:	e7da      	b.n	8007936 <_free_r+0x26>
 8007980:	d902      	bls.n	8007988 <_free_r+0x78>
 8007982:	230c      	movs	r3, #12
 8007984:	6003      	str	r3, [r0, #0]
 8007986:	e7d6      	b.n	8007936 <_free_r+0x26>
 8007988:	6825      	ldr	r5, [r4, #0]
 800798a:	1961      	adds	r1, r4, r5
 800798c:	428b      	cmp	r3, r1
 800798e:	bf04      	itt	eq
 8007990:	6819      	ldreq	r1, [r3, #0]
 8007992:	685b      	ldreq	r3, [r3, #4]
 8007994:	6063      	str	r3, [r4, #4]
 8007996:	bf04      	itt	eq
 8007998:	1949      	addeq	r1, r1, r5
 800799a:	6021      	streq	r1, [r4, #0]
 800799c:	6054      	str	r4, [r2, #4]
 800799e:	e7ca      	b.n	8007936 <_free_r+0x26>
 80079a0:	b003      	add	sp, #12
 80079a2:	bd30      	pop	{r4, r5, pc}
 80079a4:	200002f0 	.word	0x200002f0

080079a8 <sbrk_aligned>:
 80079a8:	b570      	push	{r4, r5, r6, lr}
 80079aa:	4e0e      	ldr	r6, [pc, #56]	; (80079e4 <sbrk_aligned+0x3c>)
 80079ac:	460c      	mov	r4, r1
 80079ae:	6831      	ldr	r1, [r6, #0]
 80079b0:	4605      	mov	r5, r0
 80079b2:	b911      	cbnz	r1, 80079ba <sbrk_aligned+0x12>
 80079b4:	f000 f9e6 	bl	8007d84 <_sbrk_r>
 80079b8:	6030      	str	r0, [r6, #0]
 80079ba:	4621      	mov	r1, r4
 80079bc:	4628      	mov	r0, r5
 80079be:	f000 f9e1 	bl	8007d84 <_sbrk_r>
 80079c2:	1c43      	adds	r3, r0, #1
 80079c4:	d00a      	beq.n	80079dc <sbrk_aligned+0x34>
 80079c6:	1cc4      	adds	r4, r0, #3
 80079c8:	f024 0403 	bic.w	r4, r4, #3
 80079cc:	42a0      	cmp	r0, r4
 80079ce:	d007      	beq.n	80079e0 <sbrk_aligned+0x38>
 80079d0:	1a21      	subs	r1, r4, r0
 80079d2:	4628      	mov	r0, r5
 80079d4:	f000 f9d6 	bl	8007d84 <_sbrk_r>
 80079d8:	3001      	adds	r0, #1
 80079da:	d101      	bne.n	80079e0 <sbrk_aligned+0x38>
 80079dc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80079e0:	4620      	mov	r0, r4
 80079e2:	bd70      	pop	{r4, r5, r6, pc}
 80079e4:	200002f4 	.word	0x200002f4

080079e8 <_malloc_r>:
 80079e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ec:	1ccd      	adds	r5, r1, #3
 80079ee:	f025 0503 	bic.w	r5, r5, #3
 80079f2:	3508      	adds	r5, #8
 80079f4:	2d0c      	cmp	r5, #12
 80079f6:	bf38      	it	cc
 80079f8:	250c      	movcc	r5, #12
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	4607      	mov	r7, r0
 80079fe:	db01      	blt.n	8007a04 <_malloc_r+0x1c>
 8007a00:	42a9      	cmp	r1, r5
 8007a02:	d905      	bls.n	8007a10 <_malloc_r+0x28>
 8007a04:	230c      	movs	r3, #12
 8007a06:	603b      	str	r3, [r7, #0]
 8007a08:	2600      	movs	r6, #0
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a10:	4e2e      	ldr	r6, [pc, #184]	; (8007acc <_malloc_r+0xe4>)
 8007a12:	f000 fc69 	bl	80082e8 <__malloc_lock>
 8007a16:	6833      	ldr	r3, [r6, #0]
 8007a18:	461c      	mov	r4, r3
 8007a1a:	bb34      	cbnz	r4, 8007a6a <_malloc_r+0x82>
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	4638      	mov	r0, r7
 8007a20:	f7ff ffc2 	bl	80079a8 <sbrk_aligned>
 8007a24:	1c43      	adds	r3, r0, #1
 8007a26:	4604      	mov	r4, r0
 8007a28:	d14d      	bne.n	8007ac6 <_malloc_r+0xde>
 8007a2a:	6834      	ldr	r4, [r6, #0]
 8007a2c:	4626      	mov	r6, r4
 8007a2e:	2e00      	cmp	r6, #0
 8007a30:	d140      	bne.n	8007ab4 <_malloc_r+0xcc>
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	4631      	mov	r1, r6
 8007a36:	4638      	mov	r0, r7
 8007a38:	eb04 0803 	add.w	r8, r4, r3
 8007a3c:	f000 f9a2 	bl	8007d84 <_sbrk_r>
 8007a40:	4580      	cmp	r8, r0
 8007a42:	d13a      	bne.n	8007aba <_malloc_r+0xd2>
 8007a44:	6821      	ldr	r1, [r4, #0]
 8007a46:	3503      	adds	r5, #3
 8007a48:	1a6d      	subs	r5, r5, r1
 8007a4a:	f025 0503 	bic.w	r5, r5, #3
 8007a4e:	3508      	adds	r5, #8
 8007a50:	2d0c      	cmp	r5, #12
 8007a52:	bf38      	it	cc
 8007a54:	250c      	movcc	r5, #12
 8007a56:	4629      	mov	r1, r5
 8007a58:	4638      	mov	r0, r7
 8007a5a:	f7ff ffa5 	bl	80079a8 <sbrk_aligned>
 8007a5e:	3001      	adds	r0, #1
 8007a60:	d02b      	beq.n	8007aba <_malloc_r+0xd2>
 8007a62:	6823      	ldr	r3, [r4, #0]
 8007a64:	442b      	add	r3, r5
 8007a66:	6023      	str	r3, [r4, #0]
 8007a68:	e00e      	b.n	8007a88 <_malloc_r+0xa0>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	1b52      	subs	r2, r2, r5
 8007a6e:	d41e      	bmi.n	8007aae <_malloc_r+0xc6>
 8007a70:	2a0b      	cmp	r2, #11
 8007a72:	d916      	bls.n	8007aa2 <_malloc_r+0xba>
 8007a74:	1961      	adds	r1, r4, r5
 8007a76:	42a3      	cmp	r3, r4
 8007a78:	6025      	str	r5, [r4, #0]
 8007a7a:	bf18      	it	ne
 8007a7c:	6059      	strne	r1, [r3, #4]
 8007a7e:	6863      	ldr	r3, [r4, #4]
 8007a80:	bf08      	it	eq
 8007a82:	6031      	streq	r1, [r6, #0]
 8007a84:	5162      	str	r2, [r4, r5]
 8007a86:	604b      	str	r3, [r1, #4]
 8007a88:	4638      	mov	r0, r7
 8007a8a:	f104 060b 	add.w	r6, r4, #11
 8007a8e:	f000 fc31 	bl	80082f4 <__malloc_unlock>
 8007a92:	f026 0607 	bic.w	r6, r6, #7
 8007a96:	1d23      	adds	r3, r4, #4
 8007a98:	1af2      	subs	r2, r6, r3
 8007a9a:	d0b6      	beq.n	8007a0a <_malloc_r+0x22>
 8007a9c:	1b9b      	subs	r3, r3, r6
 8007a9e:	50a3      	str	r3, [r4, r2]
 8007aa0:	e7b3      	b.n	8007a0a <_malloc_r+0x22>
 8007aa2:	6862      	ldr	r2, [r4, #4]
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	bf0c      	ite	eq
 8007aa8:	6032      	streq	r2, [r6, #0]
 8007aaa:	605a      	strne	r2, [r3, #4]
 8007aac:	e7ec      	b.n	8007a88 <_malloc_r+0xa0>
 8007aae:	4623      	mov	r3, r4
 8007ab0:	6864      	ldr	r4, [r4, #4]
 8007ab2:	e7b2      	b.n	8007a1a <_malloc_r+0x32>
 8007ab4:	4634      	mov	r4, r6
 8007ab6:	6876      	ldr	r6, [r6, #4]
 8007ab8:	e7b9      	b.n	8007a2e <_malloc_r+0x46>
 8007aba:	230c      	movs	r3, #12
 8007abc:	603b      	str	r3, [r7, #0]
 8007abe:	4638      	mov	r0, r7
 8007ac0:	f000 fc18 	bl	80082f4 <__malloc_unlock>
 8007ac4:	e7a1      	b.n	8007a0a <_malloc_r+0x22>
 8007ac6:	6025      	str	r5, [r4, #0]
 8007ac8:	e7de      	b.n	8007a88 <_malloc_r+0xa0>
 8007aca:	bf00      	nop
 8007acc:	200002f0 	.word	0x200002f0

08007ad0 <__sfputc_r>:
 8007ad0:	6893      	ldr	r3, [r2, #8]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	b410      	push	{r4}
 8007ad8:	6093      	str	r3, [r2, #8]
 8007ada:	da08      	bge.n	8007aee <__sfputc_r+0x1e>
 8007adc:	6994      	ldr	r4, [r2, #24]
 8007ade:	42a3      	cmp	r3, r4
 8007ae0:	db01      	blt.n	8007ae6 <__sfputc_r+0x16>
 8007ae2:	290a      	cmp	r1, #10
 8007ae4:	d103      	bne.n	8007aee <__sfputc_r+0x1e>
 8007ae6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aea:	f000 b99f 	b.w	8007e2c <__swbuf_r>
 8007aee:	6813      	ldr	r3, [r2, #0]
 8007af0:	1c58      	adds	r0, r3, #1
 8007af2:	6010      	str	r0, [r2, #0]
 8007af4:	7019      	strb	r1, [r3, #0]
 8007af6:	4608      	mov	r0, r1
 8007af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <__sfputs_r>:
 8007afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b00:	4606      	mov	r6, r0
 8007b02:	460f      	mov	r7, r1
 8007b04:	4614      	mov	r4, r2
 8007b06:	18d5      	adds	r5, r2, r3
 8007b08:	42ac      	cmp	r4, r5
 8007b0a:	d101      	bne.n	8007b10 <__sfputs_r+0x12>
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e007      	b.n	8007b20 <__sfputs_r+0x22>
 8007b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b14:	463a      	mov	r2, r7
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ffda 	bl	8007ad0 <__sfputc_r>
 8007b1c:	1c43      	adds	r3, r0, #1
 8007b1e:	d1f3      	bne.n	8007b08 <__sfputs_r+0xa>
 8007b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b24 <_vfiprintf_r>:
 8007b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b28:	460d      	mov	r5, r1
 8007b2a:	b09d      	sub	sp, #116	; 0x74
 8007b2c:	4614      	mov	r4, r2
 8007b2e:	4698      	mov	r8, r3
 8007b30:	4606      	mov	r6, r0
 8007b32:	b118      	cbz	r0, 8007b3c <_vfiprintf_r+0x18>
 8007b34:	6983      	ldr	r3, [r0, #24]
 8007b36:	b90b      	cbnz	r3, 8007b3c <_vfiprintf_r+0x18>
 8007b38:	f7ff fa94 	bl	8007064 <__sinit>
 8007b3c:	4b89      	ldr	r3, [pc, #548]	; (8007d64 <_vfiprintf_r+0x240>)
 8007b3e:	429d      	cmp	r5, r3
 8007b40:	d11b      	bne.n	8007b7a <_vfiprintf_r+0x56>
 8007b42:	6875      	ldr	r5, [r6, #4]
 8007b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b46:	07d9      	lsls	r1, r3, #31
 8007b48:	d405      	bmi.n	8007b56 <_vfiprintf_r+0x32>
 8007b4a:	89ab      	ldrh	r3, [r5, #12]
 8007b4c:	059a      	lsls	r2, r3, #22
 8007b4e:	d402      	bmi.n	8007b56 <_vfiprintf_r+0x32>
 8007b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b52:	f7ff fb2a 	bl	80071aa <__retarget_lock_acquire_recursive>
 8007b56:	89ab      	ldrh	r3, [r5, #12]
 8007b58:	071b      	lsls	r3, r3, #28
 8007b5a:	d501      	bpl.n	8007b60 <_vfiprintf_r+0x3c>
 8007b5c:	692b      	ldr	r3, [r5, #16]
 8007b5e:	b9eb      	cbnz	r3, 8007b9c <_vfiprintf_r+0x78>
 8007b60:	4629      	mov	r1, r5
 8007b62:	4630      	mov	r0, r6
 8007b64:	f000 f9c6 	bl	8007ef4 <__swsetup_r>
 8007b68:	b1c0      	cbz	r0, 8007b9c <_vfiprintf_r+0x78>
 8007b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b6c:	07dc      	lsls	r4, r3, #31
 8007b6e:	d50e      	bpl.n	8007b8e <_vfiprintf_r+0x6a>
 8007b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b74:	b01d      	add	sp, #116	; 0x74
 8007b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7a:	4b7b      	ldr	r3, [pc, #492]	; (8007d68 <_vfiprintf_r+0x244>)
 8007b7c:	429d      	cmp	r5, r3
 8007b7e:	d101      	bne.n	8007b84 <_vfiprintf_r+0x60>
 8007b80:	68b5      	ldr	r5, [r6, #8]
 8007b82:	e7df      	b.n	8007b44 <_vfiprintf_r+0x20>
 8007b84:	4b79      	ldr	r3, [pc, #484]	; (8007d6c <_vfiprintf_r+0x248>)
 8007b86:	429d      	cmp	r5, r3
 8007b88:	bf08      	it	eq
 8007b8a:	68f5      	ldreq	r5, [r6, #12]
 8007b8c:	e7da      	b.n	8007b44 <_vfiprintf_r+0x20>
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	0598      	lsls	r0, r3, #22
 8007b92:	d4ed      	bmi.n	8007b70 <_vfiprintf_r+0x4c>
 8007b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b96:	f7ff fb09 	bl	80071ac <__retarget_lock_release_recursive>
 8007b9a:	e7e9      	b.n	8007b70 <_vfiprintf_r+0x4c>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ba0:	2320      	movs	r3, #32
 8007ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007baa:	2330      	movs	r3, #48	; 0x30
 8007bac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d70 <_vfiprintf_r+0x24c>
 8007bb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bb4:	f04f 0901 	mov.w	r9, #1
 8007bb8:	4623      	mov	r3, r4
 8007bba:	469a      	mov	sl, r3
 8007bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bc0:	b10a      	cbz	r2, 8007bc6 <_vfiprintf_r+0xa2>
 8007bc2:	2a25      	cmp	r2, #37	; 0x25
 8007bc4:	d1f9      	bne.n	8007bba <_vfiprintf_r+0x96>
 8007bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8007bca:	d00b      	beq.n	8007be4 <_vfiprintf_r+0xc0>
 8007bcc:	465b      	mov	r3, fp
 8007bce:	4622      	mov	r2, r4
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f7ff ff93 	bl	8007afe <__sfputs_r>
 8007bd8:	3001      	adds	r0, #1
 8007bda:	f000 80aa 	beq.w	8007d32 <_vfiprintf_r+0x20e>
 8007bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007be0:	445a      	add	r2, fp
 8007be2:	9209      	str	r2, [sp, #36]	; 0x24
 8007be4:	f89a 3000 	ldrb.w	r3, [sl]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 80a2 	beq.w	8007d32 <_vfiprintf_r+0x20e>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bf8:	f10a 0a01 	add.w	sl, sl, #1
 8007bfc:	9304      	str	r3, [sp, #16]
 8007bfe:	9307      	str	r3, [sp, #28]
 8007c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c04:	931a      	str	r3, [sp, #104]	; 0x68
 8007c06:	4654      	mov	r4, sl
 8007c08:	2205      	movs	r2, #5
 8007c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c0e:	4858      	ldr	r0, [pc, #352]	; (8007d70 <_vfiprintf_r+0x24c>)
 8007c10:	f7f8 fafe 	bl	8000210 <memchr>
 8007c14:	9a04      	ldr	r2, [sp, #16]
 8007c16:	b9d8      	cbnz	r0, 8007c50 <_vfiprintf_r+0x12c>
 8007c18:	06d1      	lsls	r1, r2, #27
 8007c1a:	bf44      	itt	mi
 8007c1c:	2320      	movmi	r3, #32
 8007c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c22:	0713      	lsls	r3, r2, #28
 8007c24:	bf44      	itt	mi
 8007c26:	232b      	movmi	r3, #43	; 0x2b
 8007c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c30:	2b2a      	cmp	r3, #42	; 0x2a
 8007c32:	d015      	beq.n	8007c60 <_vfiprintf_r+0x13c>
 8007c34:	9a07      	ldr	r2, [sp, #28]
 8007c36:	4654      	mov	r4, sl
 8007c38:	2000      	movs	r0, #0
 8007c3a:	f04f 0c0a 	mov.w	ip, #10
 8007c3e:	4621      	mov	r1, r4
 8007c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c44:	3b30      	subs	r3, #48	; 0x30
 8007c46:	2b09      	cmp	r3, #9
 8007c48:	d94e      	bls.n	8007ce8 <_vfiprintf_r+0x1c4>
 8007c4a:	b1b0      	cbz	r0, 8007c7a <_vfiprintf_r+0x156>
 8007c4c:	9207      	str	r2, [sp, #28]
 8007c4e:	e014      	b.n	8007c7a <_vfiprintf_r+0x156>
 8007c50:	eba0 0308 	sub.w	r3, r0, r8
 8007c54:	fa09 f303 	lsl.w	r3, r9, r3
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	9304      	str	r3, [sp, #16]
 8007c5c:	46a2      	mov	sl, r4
 8007c5e:	e7d2      	b.n	8007c06 <_vfiprintf_r+0xe2>
 8007c60:	9b03      	ldr	r3, [sp, #12]
 8007c62:	1d19      	adds	r1, r3, #4
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	9103      	str	r1, [sp, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	bfbb      	ittet	lt
 8007c6c:	425b      	neglt	r3, r3
 8007c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c72:	9307      	strge	r3, [sp, #28]
 8007c74:	9307      	strlt	r3, [sp, #28]
 8007c76:	bfb8      	it	lt
 8007c78:	9204      	strlt	r2, [sp, #16]
 8007c7a:	7823      	ldrb	r3, [r4, #0]
 8007c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8007c7e:	d10c      	bne.n	8007c9a <_vfiprintf_r+0x176>
 8007c80:	7863      	ldrb	r3, [r4, #1]
 8007c82:	2b2a      	cmp	r3, #42	; 0x2a
 8007c84:	d135      	bne.n	8007cf2 <_vfiprintf_r+0x1ce>
 8007c86:	9b03      	ldr	r3, [sp, #12]
 8007c88:	1d1a      	adds	r2, r3, #4
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	9203      	str	r2, [sp, #12]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	bfb8      	it	lt
 8007c92:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007c96:	3402      	adds	r4, #2
 8007c98:	9305      	str	r3, [sp, #20]
 8007c9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d80 <_vfiprintf_r+0x25c>
 8007c9e:	7821      	ldrb	r1, [r4, #0]
 8007ca0:	2203      	movs	r2, #3
 8007ca2:	4650      	mov	r0, sl
 8007ca4:	f7f8 fab4 	bl	8000210 <memchr>
 8007ca8:	b140      	cbz	r0, 8007cbc <_vfiprintf_r+0x198>
 8007caa:	2340      	movs	r3, #64	; 0x40
 8007cac:	eba0 000a 	sub.w	r0, r0, sl
 8007cb0:	fa03 f000 	lsl.w	r0, r3, r0
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	4303      	orrs	r3, r0
 8007cb8:	3401      	adds	r4, #1
 8007cba:	9304      	str	r3, [sp, #16]
 8007cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc0:	482c      	ldr	r0, [pc, #176]	; (8007d74 <_vfiprintf_r+0x250>)
 8007cc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cc6:	2206      	movs	r2, #6
 8007cc8:	f7f8 faa2 	bl	8000210 <memchr>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d03f      	beq.n	8007d50 <_vfiprintf_r+0x22c>
 8007cd0:	4b29      	ldr	r3, [pc, #164]	; (8007d78 <_vfiprintf_r+0x254>)
 8007cd2:	bb1b      	cbnz	r3, 8007d1c <_vfiprintf_r+0x1f8>
 8007cd4:	9b03      	ldr	r3, [sp, #12]
 8007cd6:	3307      	adds	r3, #7
 8007cd8:	f023 0307 	bic.w	r3, r3, #7
 8007cdc:	3308      	adds	r3, #8
 8007cde:	9303      	str	r3, [sp, #12]
 8007ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce2:	443b      	add	r3, r7
 8007ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ce6:	e767      	b.n	8007bb8 <_vfiprintf_r+0x94>
 8007ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cec:	460c      	mov	r4, r1
 8007cee:	2001      	movs	r0, #1
 8007cf0:	e7a5      	b.n	8007c3e <_vfiprintf_r+0x11a>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	3401      	adds	r4, #1
 8007cf6:	9305      	str	r3, [sp, #20]
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	f04f 0c0a 	mov.w	ip, #10
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d04:	3a30      	subs	r2, #48	; 0x30
 8007d06:	2a09      	cmp	r2, #9
 8007d08:	d903      	bls.n	8007d12 <_vfiprintf_r+0x1ee>
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d0c5      	beq.n	8007c9a <_vfiprintf_r+0x176>
 8007d0e:	9105      	str	r1, [sp, #20]
 8007d10:	e7c3      	b.n	8007c9a <_vfiprintf_r+0x176>
 8007d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d16:	4604      	mov	r4, r0
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e7f0      	b.n	8007cfe <_vfiprintf_r+0x1da>
 8007d1c:	ab03      	add	r3, sp, #12
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	462a      	mov	r2, r5
 8007d22:	4b16      	ldr	r3, [pc, #88]	; (8007d7c <_vfiprintf_r+0x258>)
 8007d24:	a904      	add	r1, sp, #16
 8007d26:	4630      	mov	r0, r6
 8007d28:	f7fd fee6 	bl	8005af8 <_printf_float>
 8007d2c:	4607      	mov	r7, r0
 8007d2e:	1c78      	adds	r0, r7, #1
 8007d30:	d1d6      	bne.n	8007ce0 <_vfiprintf_r+0x1bc>
 8007d32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d34:	07d9      	lsls	r1, r3, #31
 8007d36:	d405      	bmi.n	8007d44 <_vfiprintf_r+0x220>
 8007d38:	89ab      	ldrh	r3, [r5, #12]
 8007d3a:	059a      	lsls	r2, r3, #22
 8007d3c:	d402      	bmi.n	8007d44 <_vfiprintf_r+0x220>
 8007d3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d40:	f7ff fa34 	bl	80071ac <__retarget_lock_release_recursive>
 8007d44:	89ab      	ldrh	r3, [r5, #12]
 8007d46:	065b      	lsls	r3, r3, #25
 8007d48:	f53f af12 	bmi.w	8007b70 <_vfiprintf_r+0x4c>
 8007d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d4e:	e711      	b.n	8007b74 <_vfiprintf_r+0x50>
 8007d50:	ab03      	add	r3, sp, #12
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	462a      	mov	r2, r5
 8007d56:	4b09      	ldr	r3, [pc, #36]	; (8007d7c <_vfiprintf_r+0x258>)
 8007d58:	a904      	add	r1, sp, #16
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	f7fe f970 	bl	8006040 <_printf_i>
 8007d60:	e7e4      	b.n	8007d2c <_vfiprintf_r+0x208>
 8007d62:	bf00      	nop
 8007d64:	0800859c 	.word	0x0800859c
 8007d68:	080085bc 	.word	0x080085bc
 8007d6c:	0800857c 	.word	0x0800857c
 8007d70:	08008734 	.word	0x08008734
 8007d74:	0800873e 	.word	0x0800873e
 8007d78:	08005af9 	.word	0x08005af9
 8007d7c:	08007aff 	.word	0x08007aff
 8007d80:	0800873a 	.word	0x0800873a

08007d84 <_sbrk_r>:
 8007d84:	b538      	push	{r3, r4, r5, lr}
 8007d86:	4d06      	ldr	r5, [pc, #24]	; (8007da0 <_sbrk_r+0x1c>)
 8007d88:	2300      	movs	r3, #0
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	4608      	mov	r0, r1
 8007d8e:	602b      	str	r3, [r5, #0]
 8007d90:	f7f9 fe24 	bl	80019dc <_sbrk>
 8007d94:	1c43      	adds	r3, r0, #1
 8007d96:	d102      	bne.n	8007d9e <_sbrk_r+0x1a>
 8007d98:	682b      	ldr	r3, [r5, #0]
 8007d9a:	b103      	cbz	r3, 8007d9e <_sbrk_r+0x1a>
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	bd38      	pop	{r3, r4, r5, pc}
 8007da0:	200002f8 	.word	0x200002f8

08007da4 <__sread>:
 8007da4:	b510      	push	{r4, lr}
 8007da6:	460c      	mov	r4, r1
 8007da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dac:	f000 faa8 	bl	8008300 <_read_r>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	bfab      	itete	ge
 8007db4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007db6:	89a3      	ldrhlt	r3, [r4, #12]
 8007db8:	181b      	addge	r3, r3, r0
 8007dba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007dbe:	bfac      	ite	ge
 8007dc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007dc2:	81a3      	strhlt	r3, [r4, #12]
 8007dc4:	bd10      	pop	{r4, pc}

08007dc6 <__swrite>:
 8007dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dca:	461f      	mov	r7, r3
 8007dcc:	898b      	ldrh	r3, [r1, #12]
 8007dce:	05db      	lsls	r3, r3, #23
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	460c      	mov	r4, r1
 8007dd4:	4616      	mov	r6, r2
 8007dd6:	d505      	bpl.n	8007de4 <__swrite+0x1e>
 8007dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ddc:	2302      	movs	r3, #2
 8007dde:	2200      	movs	r2, #0
 8007de0:	f000 f9f8 	bl	80081d4 <_lseek_r>
 8007de4:	89a3      	ldrh	r3, [r4, #12]
 8007de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007dee:	81a3      	strh	r3, [r4, #12]
 8007df0:	4632      	mov	r2, r6
 8007df2:	463b      	mov	r3, r7
 8007df4:	4628      	mov	r0, r5
 8007df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dfa:	f000 b869 	b.w	8007ed0 <_write_r>

08007dfe <__sseek>:
 8007dfe:	b510      	push	{r4, lr}
 8007e00:	460c      	mov	r4, r1
 8007e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e06:	f000 f9e5 	bl	80081d4 <_lseek_r>
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	bf15      	itete	ne
 8007e10:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e1a:	81a3      	strheq	r3, [r4, #12]
 8007e1c:	bf18      	it	ne
 8007e1e:	81a3      	strhne	r3, [r4, #12]
 8007e20:	bd10      	pop	{r4, pc}

08007e22 <__sclose>:
 8007e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e26:	f000 b8f1 	b.w	800800c <_close_r>
	...

08007e2c <__swbuf_r>:
 8007e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2e:	460e      	mov	r6, r1
 8007e30:	4614      	mov	r4, r2
 8007e32:	4605      	mov	r5, r0
 8007e34:	b118      	cbz	r0, 8007e3e <__swbuf_r+0x12>
 8007e36:	6983      	ldr	r3, [r0, #24]
 8007e38:	b90b      	cbnz	r3, 8007e3e <__swbuf_r+0x12>
 8007e3a:	f7ff f913 	bl	8007064 <__sinit>
 8007e3e:	4b21      	ldr	r3, [pc, #132]	; (8007ec4 <__swbuf_r+0x98>)
 8007e40:	429c      	cmp	r4, r3
 8007e42:	d12b      	bne.n	8007e9c <__swbuf_r+0x70>
 8007e44:	686c      	ldr	r4, [r5, #4]
 8007e46:	69a3      	ldr	r3, [r4, #24]
 8007e48:	60a3      	str	r3, [r4, #8]
 8007e4a:	89a3      	ldrh	r3, [r4, #12]
 8007e4c:	071a      	lsls	r2, r3, #28
 8007e4e:	d52f      	bpl.n	8007eb0 <__swbuf_r+0x84>
 8007e50:	6923      	ldr	r3, [r4, #16]
 8007e52:	b36b      	cbz	r3, 8007eb0 <__swbuf_r+0x84>
 8007e54:	6923      	ldr	r3, [r4, #16]
 8007e56:	6820      	ldr	r0, [r4, #0]
 8007e58:	1ac0      	subs	r0, r0, r3
 8007e5a:	6963      	ldr	r3, [r4, #20]
 8007e5c:	b2f6      	uxtb	r6, r6
 8007e5e:	4283      	cmp	r3, r0
 8007e60:	4637      	mov	r7, r6
 8007e62:	dc04      	bgt.n	8007e6e <__swbuf_r+0x42>
 8007e64:	4621      	mov	r1, r4
 8007e66:	4628      	mov	r0, r5
 8007e68:	f000 f966 	bl	8008138 <_fflush_r>
 8007e6c:	bb30      	cbnz	r0, 8007ebc <__swbuf_r+0x90>
 8007e6e:	68a3      	ldr	r3, [r4, #8]
 8007e70:	3b01      	subs	r3, #1
 8007e72:	60a3      	str	r3, [r4, #8]
 8007e74:	6823      	ldr	r3, [r4, #0]
 8007e76:	1c5a      	adds	r2, r3, #1
 8007e78:	6022      	str	r2, [r4, #0]
 8007e7a:	701e      	strb	r6, [r3, #0]
 8007e7c:	6963      	ldr	r3, [r4, #20]
 8007e7e:	3001      	adds	r0, #1
 8007e80:	4283      	cmp	r3, r0
 8007e82:	d004      	beq.n	8007e8e <__swbuf_r+0x62>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	07db      	lsls	r3, r3, #31
 8007e88:	d506      	bpl.n	8007e98 <__swbuf_r+0x6c>
 8007e8a:	2e0a      	cmp	r6, #10
 8007e8c:	d104      	bne.n	8007e98 <__swbuf_r+0x6c>
 8007e8e:	4621      	mov	r1, r4
 8007e90:	4628      	mov	r0, r5
 8007e92:	f000 f951 	bl	8008138 <_fflush_r>
 8007e96:	b988      	cbnz	r0, 8007ebc <__swbuf_r+0x90>
 8007e98:	4638      	mov	r0, r7
 8007e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e9c:	4b0a      	ldr	r3, [pc, #40]	; (8007ec8 <__swbuf_r+0x9c>)
 8007e9e:	429c      	cmp	r4, r3
 8007ea0:	d101      	bne.n	8007ea6 <__swbuf_r+0x7a>
 8007ea2:	68ac      	ldr	r4, [r5, #8]
 8007ea4:	e7cf      	b.n	8007e46 <__swbuf_r+0x1a>
 8007ea6:	4b09      	ldr	r3, [pc, #36]	; (8007ecc <__swbuf_r+0xa0>)
 8007ea8:	429c      	cmp	r4, r3
 8007eaa:	bf08      	it	eq
 8007eac:	68ec      	ldreq	r4, [r5, #12]
 8007eae:	e7ca      	b.n	8007e46 <__swbuf_r+0x1a>
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f81e 	bl	8007ef4 <__swsetup_r>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d0cb      	beq.n	8007e54 <__swbuf_r+0x28>
 8007ebc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007ec0:	e7ea      	b.n	8007e98 <__swbuf_r+0x6c>
 8007ec2:	bf00      	nop
 8007ec4:	0800859c 	.word	0x0800859c
 8007ec8:	080085bc 	.word	0x080085bc
 8007ecc:	0800857c 	.word	0x0800857c

08007ed0 <_write_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4d07      	ldr	r5, [pc, #28]	; (8007ef0 <_write_r+0x20>)
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	4608      	mov	r0, r1
 8007ed8:	4611      	mov	r1, r2
 8007eda:	2200      	movs	r2, #0
 8007edc:	602a      	str	r2, [r5, #0]
 8007ede:	461a      	mov	r2, r3
 8007ee0:	f7f9 fd2b 	bl	800193a <_write>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d102      	bne.n	8007eee <_write_r+0x1e>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	b103      	cbz	r3, 8007eee <_write_r+0x1e>
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	200002f8 	.word	0x200002f8

08007ef4 <__swsetup_r>:
 8007ef4:	4b32      	ldr	r3, [pc, #200]	; (8007fc0 <__swsetup_r+0xcc>)
 8007ef6:	b570      	push	{r4, r5, r6, lr}
 8007ef8:	681d      	ldr	r5, [r3, #0]
 8007efa:	4606      	mov	r6, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	b125      	cbz	r5, 8007f0a <__swsetup_r+0x16>
 8007f00:	69ab      	ldr	r3, [r5, #24]
 8007f02:	b913      	cbnz	r3, 8007f0a <__swsetup_r+0x16>
 8007f04:	4628      	mov	r0, r5
 8007f06:	f7ff f8ad 	bl	8007064 <__sinit>
 8007f0a:	4b2e      	ldr	r3, [pc, #184]	; (8007fc4 <__swsetup_r+0xd0>)
 8007f0c:	429c      	cmp	r4, r3
 8007f0e:	d10f      	bne.n	8007f30 <__swsetup_r+0x3c>
 8007f10:	686c      	ldr	r4, [r5, #4]
 8007f12:	89a3      	ldrh	r3, [r4, #12]
 8007f14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f18:	0719      	lsls	r1, r3, #28
 8007f1a:	d42c      	bmi.n	8007f76 <__swsetup_r+0x82>
 8007f1c:	06dd      	lsls	r5, r3, #27
 8007f1e:	d411      	bmi.n	8007f44 <__swsetup_r+0x50>
 8007f20:	2309      	movs	r3, #9
 8007f22:	6033      	str	r3, [r6, #0]
 8007f24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f28:	81a3      	strh	r3, [r4, #12]
 8007f2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f2e:	e03e      	b.n	8007fae <__swsetup_r+0xba>
 8007f30:	4b25      	ldr	r3, [pc, #148]	; (8007fc8 <__swsetup_r+0xd4>)
 8007f32:	429c      	cmp	r4, r3
 8007f34:	d101      	bne.n	8007f3a <__swsetup_r+0x46>
 8007f36:	68ac      	ldr	r4, [r5, #8]
 8007f38:	e7eb      	b.n	8007f12 <__swsetup_r+0x1e>
 8007f3a:	4b24      	ldr	r3, [pc, #144]	; (8007fcc <__swsetup_r+0xd8>)
 8007f3c:	429c      	cmp	r4, r3
 8007f3e:	bf08      	it	eq
 8007f40:	68ec      	ldreq	r4, [r5, #12]
 8007f42:	e7e6      	b.n	8007f12 <__swsetup_r+0x1e>
 8007f44:	0758      	lsls	r0, r3, #29
 8007f46:	d512      	bpl.n	8007f6e <__swsetup_r+0x7a>
 8007f48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f4a:	b141      	cbz	r1, 8007f5e <__swsetup_r+0x6a>
 8007f4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f50:	4299      	cmp	r1, r3
 8007f52:	d002      	beq.n	8007f5a <__swsetup_r+0x66>
 8007f54:	4630      	mov	r0, r6
 8007f56:	f7ff fcdb 	bl	8007910 <_free_r>
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6363      	str	r3, [r4, #52]	; 0x34
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	2300      	movs	r3, #0
 8007f68:	6063      	str	r3, [r4, #4]
 8007f6a:	6923      	ldr	r3, [r4, #16]
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	f043 0308 	orr.w	r3, r3, #8
 8007f74:	81a3      	strh	r3, [r4, #12]
 8007f76:	6923      	ldr	r3, [r4, #16]
 8007f78:	b94b      	cbnz	r3, 8007f8e <__swsetup_r+0x9a>
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f84:	d003      	beq.n	8007f8e <__swsetup_r+0x9a>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f000 f95b 	bl	8008244 <__smakebuf_r>
 8007f8e:	89a0      	ldrh	r0, [r4, #12]
 8007f90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f94:	f010 0301 	ands.w	r3, r0, #1
 8007f98:	d00a      	beq.n	8007fb0 <__swsetup_r+0xbc>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	60a3      	str	r3, [r4, #8]
 8007f9e:	6963      	ldr	r3, [r4, #20]
 8007fa0:	425b      	negs	r3, r3
 8007fa2:	61a3      	str	r3, [r4, #24]
 8007fa4:	6923      	ldr	r3, [r4, #16]
 8007fa6:	b943      	cbnz	r3, 8007fba <__swsetup_r+0xc6>
 8007fa8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fac:	d1ba      	bne.n	8007f24 <__swsetup_r+0x30>
 8007fae:	bd70      	pop	{r4, r5, r6, pc}
 8007fb0:	0781      	lsls	r1, r0, #30
 8007fb2:	bf58      	it	pl
 8007fb4:	6963      	ldrpl	r3, [r4, #20]
 8007fb6:	60a3      	str	r3, [r4, #8]
 8007fb8:	e7f4      	b.n	8007fa4 <__swsetup_r+0xb0>
 8007fba:	2000      	movs	r0, #0
 8007fbc:	e7f7      	b.n	8007fae <__swsetup_r+0xba>
 8007fbe:	bf00      	nop
 8007fc0:	2000000c 	.word	0x2000000c
 8007fc4:	0800859c 	.word	0x0800859c
 8007fc8:	080085bc 	.word	0x080085bc
 8007fcc:	0800857c 	.word	0x0800857c

08007fd0 <__assert_func>:
 8007fd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fd2:	4614      	mov	r4, r2
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4b09      	ldr	r3, [pc, #36]	; (8007ffc <__assert_func+0x2c>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4605      	mov	r5, r0
 8007fdc:	68d8      	ldr	r0, [r3, #12]
 8007fde:	b14c      	cbz	r4, 8007ff4 <__assert_func+0x24>
 8007fe0:	4b07      	ldr	r3, [pc, #28]	; (8008000 <__assert_func+0x30>)
 8007fe2:	9100      	str	r1, [sp, #0]
 8007fe4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fe8:	4906      	ldr	r1, [pc, #24]	; (8008004 <__assert_func+0x34>)
 8007fea:	462b      	mov	r3, r5
 8007fec:	f000 f8e0 	bl	80081b0 <fiprintf>
 8007ff0:	f000 f9a5 	bl	800833e <abort>
 8007ff4:	4b04      	ldr	r3, [pc, #16]	; (8008008 <__assert_func+0x38>)
 8007ff6:	461c      	mov	r4, r3
 8007ff8:	e7f3      	b.n	8007fe2 <__assert_func+0x12>
 8007ffa:	bf00      	nop
 8007ffc:	2000000c 	.word	0x2000000c
 8008000:	08008745 	.word	0x08008745
 8008004:	08008752 	.word	0x08008752
 8008008:	08008780 	.word	0x08008780

0800800c <_close_r>:
 800800c:	b538      	push	{r3, r4, r5, lr}
 800800e:	4d06      	ldr	r5, [pc, #24]	; (8008028 <_close_r+0x1c>)
 8008010:	2300      	movs	r3, #0
 8008012:	4604      	mov	r4, r0
 8008014:	4608      	mov	r0, r1
 8008016:	602b      	str	r3, [r5, #0]
 8008018:	f7f9 fcab 	bl	8001972 <_close>
 800801c:	1c43      	adds	r3, r0, #1
 800801e:	d102      	bne.n	8008026 <_close_r+0x1a>
 8008020:	682b      	ldr	r3, [r5, #0]
 8008022:	b103      	cbz	r3, 8008026 <_close_r+0x1a>
 8008024:	6023      	str	r3, [r4, #0]
 8008026:	bd38      	pop	{r3, r4, r5, pc}
 8008028:	200002f8 	.word	0x200002f8

0800802c <__sflush_r>:
 800802c:	898a      	ldrh	r2, [r1, #12]
 800802e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008032:	4605      	mov	r5, r0
 8008034:	0710      	lsls	r0, r2, #28
 8008036:	460c      	mov	r4, r1
 8008038:	d458      	bmi.n	80080ec <__sflush_r+0xc0>
 800803a:	684b      	ldr	r3, [r1, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	dc05      	bgt.n	800804c <__sflush_r+0x20>
 8008040:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008042:	2b00      	cmp	r3, #0
 8008044:	dc02      	bgt.n	800804c <__sflush_r+0x20>
 8008046:	2000      	movs	r0, #0
 8008048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800804e:	2e00      	cmp	r6, #0
 8008050:	d0f9      	beq.n	8008046 <__sflush_r+0x1a>
 8008052:	2300      	movs	r3, #0
 8008054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008058:	682f      	ldr	r7, [r5, #0]
 800805a:	602b      	str	r3, [r5, #0]
 800805c:	d032      	beq.n	80080c4 <__sflush_r+0x98>
 800805e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	075a      	lsls	r2, r3, #29
 8008064:	d505      	bpl.n	8008072 <__sflush_r+0x46>
 8008066:	6863      	ldr	r3, [r4, #4]
 8008068:	1ac0      	subs	r0, r0, r3
 800806a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800806c:	b10b      	cbz	r3, 8008072 <__sflush_r+0x46>
 800806e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	2300      	movs	r3, #0
 8008074:	4602      	mov	r2, r0
 8008076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008078:	6a21      	ldr	r1, [r4, #32]
 800807a:	4628      	mov	r0, r5
 800807c:	47b0      	blx	r6
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	d106      	bne.n	8008092 <__sflush_r+0x66>
 8008084:	6829      	ldr	r1, [r5, #0]
 8008086:	291d      	cmp	r1, #29
 8008088:	d82c      	bhi.n	80080e4 <__sflush_r+0xb8>
 800808a:	4a2a      	ldr	r2, [pc, #168]	; (8008134 <__sflush_r+0x108>)
 800808c:	40ca      	lsrs	r2, r1
 800808e:	07d6      	lsls	r6, r2, #31
 8008090:	d528      	bpl.n	80080e4 <__sflush_r+0xb8>
 8008092:	2200      	movs	r2, #0
 8008094:	6062      	str	r2, [r4, #4]
 8008096:	04d9      	lsls	r1, r3, #19
 8008098:	6922      	ldr	r2, [r4, #16]
 800809a:	6022      	str	r2, [r4, #0]
 800809c:	d504      	bpl.n	80080a8 <__sflush_r+0x7c>
 800809e:	1c42      	adds	r2, r0, #1
 80080a0:	d101      	bne.n	80080a6 <__sflush_r+0x7a>
 80080a2:	682b      	ldr	r3, [r5, #0]
 80080a4:	b903      	cbnz	r3, 80080a8 <__sflush_r+0x7c>
 80080a6:	6560      	str	r0, [r4, #84]	; 0x54
 80080a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080aa:	602f      	str	r7, [r5, #0]
 80080ac:	2900      	cmp	r1, #0
 80080ae:	d0ca      	beq.n	8008046 <__sflush_r+0x1a>
 80080b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d002      	beq.n	80080be <__sflush_r+0x92>
 80080b8:	4628      	mov	r0, r5
 80080ba:	f7ff fc29 	bl	8007910 <_free_r>
 80080be:	2000      	movs	r0, #0
 80080c0:	6360      	str	r0, [r4, #52]	; 0x34
 80080c2:	e7c1      	b.n	8008048 <__sflush_r+0x1c>
 80080c4:	6a21      	ldr	r1, [r4, #32]
 80080c6:	2301      	movs	r3, #1
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	1c41      	adds	r1, r0, #1
 80080ce:	d1c7      	bne.n	8008060 <__sflush_r+0x34>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0c4      	beq.n	8008060 <__sflush_r+0x34>
 80080d6:	2b1d      	cmp	r3, #29
 80080d8:	d001      	beq.n	80080de <__sflush_r+0xb2>
 80080da:	2b16      	cmp	r3, #22
 80080dc:	d101      	bne.n	80080e2 <__sflush_r+0xb6>
 80080de:	602f      	str	r7, [r5, #0]
 80080e0:	e7b1      	b.n	8008046 <__sflush_r+0x1a>
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e8:	81a3      	strh	r3, [r4, #12]
 80080ea:	e7ad      	b.n	8008048 <__sflush_r+0x1c>
 80080ec:	690f      	ldr	r7, [r1, #16]
 80080ee:	2f00      	cmp	r7, #0
 80080f0:	d0a9      	beq.n	8008046 <__sflush_r+0x1a>
 80080f2:	0793      	lsls	r3, r2, #30
 80080f4:	680e      	ldr	r6, [r1, #0]
 80080f6:	bf08      	it	eq
 80080f8:	694b      	ldreq	r3, [r1, #20]
 80080fa:	600f      	str	r7, [r1, #0]
 80080fc:	bf18      	it	ne
 80080fe:	2300      	movne	r3, #0
 8008100:	eba6 0807 	sub.w	r8, r6, r7
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	f1b8 0f00 	cmp.w	r8, #0
 800810a:	dd9c      	ble.n	8008046 <__sflush_r+0x1a>
 800810c:	6a21      	ldr	r1, [r4, #32]
 800810e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008110:	4643      	mov	r3, r8
 8008112:	463a      	mov	r2, r7
 8008114:	4628      	mov	r0, r5
 8008116:	47b0      	blx	r6
 8008118:	2800      	cmp	r0, #0
 800811a:	dc06      	bgt.n	800812a <__sflush_r+0xfe>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008122:	81a3      	strh	r3, [r4, #12]
 8008124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008128:	e78e      	b.n	8008048 <__sflush_r+0x1c>
 800812a:	4407      	add	r7, r0
 800812c:	eba8 0800 	sub.w	r8, r8, r0
 8008130:	e7e9      	b.n	8008106 <__sflush_r+0xda>
 8008132:	bf00      	nop
 8008134:	20400001 	.word	0x20400001

08008138 <_fflush_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	690b      	ldr	r3, [r1, #16]
 800813c:	4605      	mov	r5, r0
 800813e:	460c      	mov	r4, r1
 8008140:	b913      	cbnz	r3, 8008148 <_fflush_r+0x10>
 8008142:	2500      	movs	r5, #0
 8008144:	4628      	mov	r0, r5
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	b118      	cbz	r0, 8008152 <_fflush_r+0x1a>
 800814a:	6983      	ldr	r3, [r0, #24]
 800814c:	b90b      	cbnz	r3, 8008152 <_fflush_r+0x1a>
 800814e:	f7fe ff89 	bl	8007064 <__sinit>
 8008152:	4b14      	ldr	r3, [pc, #80]	; (80081a4 <_fflush_r+0x6c>)
 8008154:	429c      	cmp	r4, r3
 8008156:	d11b      	bne.n	8008190 <_fflush_r+0x58>
 8008158:	686c      	ldr	r4, [r5, #4]
 800815a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0ef      	beq.n	8008142 <_fflush_r+0xa>
 8008162:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008164:	07d0      	lsls	r0, r2, #31
 8008166:	d404      	bmi.n	8008172 <_fflush_r+0x3a>
 8008168:	0599      	lsls	r1, r3, #22
 800816a:	d402      	bmi.n	8008172 <_fflush_r+0x3a>
 800816c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816e:	f7ff f81c 	bl	80071aa <__retarget_lock_acquire_recursive>
 8008172:	4628      	mov	r0, r5
 8008174:	4621      	mov	r1, r4
 8008176:	f7ff ff59 	bl	800802c <__sflush_r>
 800817a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800817c:	07da      	lsls	r2, r3, #31
 800817e:	4605      	mov	r5, r0
 8008180:	d4e0      	bmi.n	8008144 <_fflush_r+0xc>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	059b      	lsls	r3, r3, #22
 8008186:	d4dd      	bmi.n	8008144 <_fflush_r+0xc>
 8008188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800818a:	f7ff f80f 	bl	80071ac <__retarget_lock_release_recursive>
 800818e:	e7d9      	b.n	8008144 <_fflush_r+0xc>
 8008190:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <_fflush_r+0x70>)
 8008192:	429c      	cmp	r4, r3
 8008194:	d101      	bne.n	800819a <_fflush_r+0x62>
 8008196:	68ac      	ldr	r4, [r5, #8]
 8008198:	e7df      	b.n	800815a <_fflush_r+0x22>
 800819a:	4b04      	ldr	r3, [pc, #16]	; (80081ac <_fflush_r+0x74>)
 800819c:	429c      	cmp	r4, r3
 800819e:	bf08      	it	eq
 80081a0:	68ec      	ldreq	r4, [r5, #12]
 80081a2:	e7da      	b.n	800815a <_fflush_r+0x22>
 80081a4:	0800859c 	.word	0x0800859c
 80081a8:	080085bc 	.word	0x080085bc
 80081ac:	0800857c 	.word	0x0800857c

080081b0 <fiprintf>:
 80081b0:	b40e      	push	{r1, r2, r3}
 80081b2:	b503      	push	{r0, r1, lr}
 80081b4:	4601      	mov	r1, r0
 80081b6:	ab03      	add	r3, sp, #12
 80081b8:	4805      	ldr	r0, [pc, #20]	; (80081d0 <fiprintf+0x20>)
 80081ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80081be:	6800      	ldr	r0, [r0, #0]
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	f7ff fcaf 	bl	8007b24 <_vfiprintf_r>
 80081c6:	b002      	add	sp, #8
 80081c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081cc:	b003      	add	sp, #12
 80081ce:	4770      	bx	lr
 80081d0:	2000000c 	.word	0x2000000c

080081d4 <_lseek_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4d07      	ldr	r5, [pc, #28]	; (80081f4 <_lseek_r+0x20>)
 80081d8:	4604      	mov	r4, r0
 80081da:	4608      	mov	r0, r1
 80081dc:	4611      	mov	r1, r2
 80081de:	2200      	movs	r2, #0
 80081e0:	602a      	str	r2, [r5, #0]
 80081e2:	461a      	mov	r2, r3
 80081e4:	f7f9 fbec 	bl	80019c0 <_lseek>
 80081e8:	1c43      	adds	r3, r0, #1
 80081ea:	d102      	bne.n	80081f2 <_lseek_r+0x1e>
 80081ec:	682b      	ldr	r3, [r5, #0]
 80081ee:	b103      	cbz	r3, 80081f2 <_lseek_r+0x1e>
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	bd38      	pop	{r3, r4, r5, pc}
 80081f4:	200002f8 	.word	0x200002f8

080081f8 <__swhatbuf_r>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	460e      	mov	r6, r1
 80081fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008200:	2900      	cmp	r1, #0
 8008202:	b096      	sub	sp, #88	; 0x58
 8008204:	4614      	mov	r4, r2
 8008206:	461d      	mov	r5, r3
 8008208:	da08      	bge.n	800821c <__swhatbuf_r+0x24>
 800820a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	602a      	str	r2, [r5, #0]
 8008212:	061a      	lsls	r2, r3, #24
 8008214:	d410      	bmi.n	8008238 <__swhatbuf_r+0x40>
 8008216:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800821a:	e00e      	b.n	800823a <__swhatbuf_r+0x42>
 800821c:	466a      	mov	r2, sp
 800821e:	f000 f895 	bl	800834c <_fstat_r>
 8008222:	2800      	cmp	r0, #0
 8008224:	dbf1      	blt.n	800820a <__swhatbuf_r+0x12>
 8008226:	9a01      	ldr	r2, [sp, #4]
 8008228:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800822c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008230:	425a      	negs	r2, r3
 8008232:	415a      	adcs	r2, r3
 8008234:	602a      	str	r2, [r5, #0]
 8008236:	e7ee      	b.n	8008216 <__swhatbuf_r+0x1e>
 8008238:	2340      	movs	r3, #64	; 0x40
 800823a:	2000      	movs	r0, #0
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	b016      	add	sp, #88	; 0x58
 8008240:	bd70      	pop	{r4, r5, r6, pc}
	...

08008244 <__smakebuf_r>:
 8008244:	898b      	ldrh	r3, [r1, #12]
 8008246:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008248:	079d      	lsls	r5, r3, #30
 800824a:	4606      	mov	r6, r0
 800824c:	460c      	mov	r4, r1
 800824e:	d507      	bpl.n	8008260 <__smakebuf_r+0x1c>
 8008250:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	6123      	str	r3, [r4, #16]
 8008258:	2301      	movs	r3, #1
 800825a:	6163      	str	r3, [r4, #20]
 800825c:	b002      	add	sp, #8
 800825e:	bd70      	pop	{r4, r5, r6, pc}
 8008260:	ab01      	add	r3, sp, #4
 8008262:	466a      	mov	r2, sp
 8008264:	f7ff ffc8 	bl	80081f8 <__swhatbuf_r>
 8008268:	9900      	ldr	r1, [sp, #0]
 800826a:	4605      	mov	r5, r0
 800826c:	4630      	mov	r0, r6
 800826e:	f7ff fbbb 	bl	80079e8 <_malloc_r>
 8008272:	b948      	cbnz	r0, 8008288 <__smakebuf_r+0x44>
 8008274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008278:	059a      	lsls	r2, r3, #22
 800827a:	d4ef      	bmi.n	800825c <__smakebuf_r+0x18>
 800827c:	f023 0303 	bic.w	r3, r3, #3
 8008280:	f043 0302 	orr.w	r3, r3, #2
 8008284:	81a3      	strh	r3, [r4, #12]
 8008286:	e7e3      	b.n	8008250 <__smakebuf_r+0xc>
 8008288:	4b0d      	ldr	r3, [pc, #52]	; (80082c0 <__smakebuf_r+0x7c>)
 800828a:	62b3      	str	r3, [r6, #40]	; 0x28
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	6020      	str	r0, [r4, #0]
 8008290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008294:	81a3      	strh	r3, [r4, #12]
 8008296:	9b00      	ldr	r3, [sp, #0]
 8008298:	6163      	str	r3, [r4, #20]
 800829a:	9b01      	ldr	r3, [sp, #4]
 800829c:	6120      	str	r0, [r4, #16]
 800829e:	b15b      	cbz	r3, 80082b8 <__smakebuf_r+0x74>
 80082a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082a4:	4630      	mov	r0, r6
 80082a6:	f000 f863 	bl	8008370 <_isatty_r>
 80082aa:	b128      	cbz	r0, 80082b8 <__smakebuf_r+0x74>
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f023 0303 	bic.w	r3, r3, #3
 80082b2:	f043 0301 	orr.w	r3, r3, #1
 80082b6:	81a3      	strh	r3, [r4, #12]
 80082b8:	89a0      	ldrh	r0, [r4, #12]
 80082ba:	4305      	orrs	r5, r0
 80082bc:	81a5      	strh	r5, [r4, #12]
 80082be:	e7cd      	b.n	800825c <__smakebuf_r+0x18>
 80082c0:	08006ffd 	.word	0x08006ffd

080082c4 <__ascii_mbtowc>:
 80082c4:	b082      	sub	sp, #8
 80082c6:	b901      	cbnz	r1, 80082ca <__ascii_mbtowc+0x6>
 80082c8:	a901      	add	r1, sp, #4
 80082ca:	b142      	cbz	r2, 80082de <__ascii_mbtowc+0x1a>
 80082cc:	b14b      	cbz	r3, 80082e2 <__ascii_mbtowc+0x1e>
 80082ce:	7813      	ldrb	r3, [r2, #0]
 80082d0:	600b      	str	r3, [r1, #0]
 80082d2:	7812      	ldrb	r2, [r2, #0]
 80082d4:	1e10      	subs	r0, r2, #0
 80082d6:	bf18      	it	ne
 80082d8:	2001      	movne	r0, #1
 80082da:	b002      	add	sp, #8
 80082dc:	4770      	bx	lr
 80082de:	4610      	mov	r0, r2
 80082e0:	e7fb      	b.n	80082da <__ascii_mbtowc+0x16>
 80082e2:	f06f 0001 	mvn.w	r0, #1
 80082e6:	e7f8      	b.n	80082da <__ascii_mbtowc+0x16>

080082e8 <__malloc_lock>:
 80082e8:	4801      	ldr	r0, [pc, #4]	; (80082f0 <__malloc_lock+0x8>)
 80082ea:	f7fe bf5e 	b.w	80071aa <__retarget_lock_acquire_recursive>
 80082ee:	bf00      	nop
 80082f0:	200002ec 	.word	0x200002ec

080082f4 <__malloc_unlock>:
 80082f4:	4801      	ldr	r0, [pc, #4]	; (80082fc <__malloc_unlock+0x8>)
 80082f6:	f7fe bf59 	b.w	80071ac <__retarget_lock_release_recursive>
 80082fa:	bf00      	nop
 80082fc:	200002ec 	.word	0x200002ec

08008300 <_read_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4d07      	ldr	r5, [pc, #28]	; (8008320 <_read_r+0x20>)
 8008304:	4604      	mov	r4, r0
 8008306:	4608      	mov	r0, r1
 8008308:	4611      	mov	r1, r2
 800830a:	2200      	movs	r2, #0
 800830c:	602a      	str	r2, [r5, #0]
 800830e:	461a      	mov	r2, r3
 8008310:	f7f9 faf6 	bl	8001900 <_read>
 8008314:	1c43      	adds	r3, r0, #1
 8008316:	d102      	bne.n	800831e <_read_r+0x1e>
 8008318:	682b      	ldr	r3, [r5, #0]
 800831a:	b103      	cbz	r3, 800831e <_read_r+0x1e>
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	bd38      	pop	{r3, r4, r5, pc}
 8008320:	200002f8 	.word	0x200002f8

08008324 <__ascii_wctomb>:
 8008324:	b149      	cbz	r1, 800833a <__ascii_wctomb+0x16>
 8008326:	2aff      	cmp	r2, #255	; 0xff
 8008328:	bf85      	ittet	hi
 800832a:	238a      	movhi	r3, #138	; 0x8a
 800832c:	6003      	strhi	r3, [r0, #0]
 800832e:	700a      	strbls	r2, [r1, #0]
 8008330:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008334:	bf98      	it	ls
 8008336:	2001      	movls	r0, #1
 8008338:	4770      	bx	lr
 800833a:	4608      	mov	r0, r1
 800833c:	4770      	bx	lr

0800833e <abort>:
 800833e:	b508      	push	{r3, lr}
 8008340:	2006      	movs	r0, #6
 8008342:	f000 f84d 	bl	80083e0 <raise>
 8008346:	2001      	movs	r0, #1
 8008348:	f7f9 fad0 	bl	80018ec <_exit>

0800834c <_fstat_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d07      	ldr	r5, [pc, #28]	; (800836c <_fstat_r+0x20>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	4611      	mov	r1, r2
 8008358:	602b      	str	r3, [r5, #0]
 800835a:	f7f9 fb16 	bl	800198a <_fstat>
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	d102      	bne.n	8008368 <_fstat_r+0x1c>
 8008362:	682b      	ldr	r3, [r5, #0]
 8008364:	b103      	cbz	r3, 8008368 <_fstat_r+0x1c>
 8008366:	6023      	str	r3, [r4, #0]
 8008368:	bd38      	pop	{r3, r4, r5, pc}
 800836a:	bf00      	nop
 800836c:	200002f8 	.word	0x200002f8

08008370 <_isatty_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4d06      	ldr	r5, [pc, #24]	; (800838c <_isatty_r+0x1c>)
 8008374:	2300      	movs	r3, #0
 8008376:	4604      	mov	r4, r0
 8008378:	4608      	mov	r0, r1
 800837a:	602b      	str	r3, [r5, #0]
 800837c:	f7f9 fb15 	bl	80019aa <_isatty>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_isatty_r+0x1a>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_isatty_r+0x1a>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	200002f8 	.word	0x200002f8

08008390 <_raise_r>:
 8008390:	291f      	cmp	r1, #31
 8008392:	b538      	push	{r3, r4, r5, lr}
 8008394:	4604      	mov	r4, r0
 8008396:	460d      	mov	r5, r1
 8008398:	d904      	bls.n	80083a4 <_raise_r+0x14>
 800839a:	2316      	movs	r3, #22
 800839c:	6003      	str	r3, [r0, #0]
 800839e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80083a6:	b112      	cbz	r2, 80083ae <_raise_r+0x1e>
 80083a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083ac:	b94b      	cbnz	r3, 80083c2 <_raise_r+0x32>
 80083ae:	4620      	mov	r0, r4
 80083b0:	f000 f830 	bl	8008414 <_getpid_r>
 80083b4:	462a      	mov	r2, r5
 80083b6:	4601      	mov	r1, r0
 80083b8:	4620      	mov	r0, r4
 80083ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083be:	f000 b817 	b.w	80083f0 <_kill_r>
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d00a      	beq.n	80083dc <_raise_r+0x4c>
 80083c6:	1c59      	adds	r1, r3, #1
 80083c8:	d103      	bne.n	80083d2 <_raise_r+0x42>
 80083ca:	2316      	movs	r3, #22
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	2001      	movs	r0, #1
 80083d0:	e7e7      	b.n	80083a2 <_raise_r+0x12>
 80083d2:	2400      	movs	r4, #0
 80083d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80083d8:	4628      	mov	r0, r5
 80083da:	4798      	blx	r3
 80083dc:	2000      	movs	r0, #0
 80083de:	e7e0      	b.n	80083a2 <_raise_r+0x12>

080083e0 <raise>:
 80083e0:	4b02      	ldr	r3, [pc, #8]	; (80083ec <raise+0xc>)
 80083e2:	4601      	mov	r1, r0
 80083e4:	6818      	ldr	r0, [r3, #0]
 80083e6:	f7ff bfd3 	b.w	8008390 <_raise_r>
 80083ea:	bf00      	nop
 80083ec:	2000000c 	.word	0x2000000c

080083f0 <_kill_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	; (8008410 <_kill_r+0x20>)
 80083f4:	2300      	movs	r3, #0
 80083f6:	4604      	mov	r4, r0
 80083f8:	4608      	mov	r0, r1
 80083fa:	4611      	mov	r1, r2
 80083fc:	602b      	str	r3, [r5, #0]
 80083fe:	f7f9 fa65 	bl	80018cc <_kill>
 8008402:	1c43      	adds	r3, r0, #1
 8008404:	d102      	bne.n	800840c <_kill_r+0x1c>
 8008406:	682b      	ldr	r3, [r5, #0]
 8008408:	b103      	cbz	r3, 800840c <_kill_r+0x1c>
 800840a:	6023      	str	r3, [r4, #0]
 800840c:	bd38      	pop	{r3, r4, r5, pc}
 800840e:	bf00      	nop
 8008410:	200002f8 	.word	0x200002f8

08008414 <_getpid_r>:
 8008414:	f7f9 ba52 	b.w	80018bc <_getpid>

08008418 <_init>:
 8008418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841a:	bf00      	nop
 800841c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841e:	bc08      	pop	{r3}
 8008420:	469e      	mov	lr, r3
 8008422:	4770      	bx	lr

08008424 <_fini>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	bf00      	nop
 8008428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800842a:	bc08      	pop	{r3}
 800842c:	469e      	mov	lr, r3
 800842e:	4770      	bx	lr
