/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_rx_ctrl_v1_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap mipi_csi2_rx_ctrl_v1_0_8 /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_rx_ctrl_v1_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work mipi_csi2_rx_ctrl_v1_0_8 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf
