ARM GAS  /tmp/ccJbcLYy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2s.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_I2S3_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_I2S3_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_I2S3_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/i2s.c"
   1:Core/Src/i2s.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2s.c **** /**
   3:Core/Src/i2s.c ****   ******************************************************************************
   4:Core/Src/i2s.c ****   * @file    i2s.c
   5:Core/Src/i2s.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2s.c ****   *          of the I2S instances.
   7:Core/Src/i2s.c ****   ******************************************************************************
   8:Core/Src/i2s.c ****   * @attention
   9:Core/Src/i2s.c ****   *
  10:Core/Src/i2s.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/i2s.c ****   * All rights reserved.
  12:Core/Src/i2s.c ****   *
  13:Core/Src/i2s.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2s.c ****   * in the root directory of this software component.
  15:Core/Src/i2s.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2s.c ****   *
  17:Core/Src/i2s.c ****   ******************************************************************************
  18:Core/Src/i2s.c ****   */
  19:Core/Src/i2s.c **** /* USER CODE END Header */
  20:Core/Src/i2s.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2s.c **** #include "i2s.h"
  22:Core/Src/i2s.c **** 
  23:Core/Src/i2s.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2s.c **** 
  25:Core/Src/i2s.c **** /* USER CODE END 0 */
  26:Core/Src/i2s.c **** 
  27:Core/Src/i2s.c **** I2S_HandleTypeDef hi2s3;
  28:Core/Src/i2s.c **** 
  29:Core/Src/i2s.c **** /* I2S3 init function */
  30:Core/Src/i2s.c **** void MX_I2S3_Init(void)
ARM GAS  /tmp/ccJbcLYy.s 			page 2


  31:Core/Src/i2s.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/i2s.c **** 
  33:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 0 */
  34:Core/Src/i2s.c **** 
  35:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 0 */
  36:Core/Src/i2s.c **** 
  37:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 1 */
  38:Core/Src/i2s.c **** 
  39:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 1 */
  40:Core/Src/i2s.c ****   hi2s3.Instance = SPI3;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/i2s.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF40072 		mov	r2, #512
  46 000c 4260     		str	r2, [r0, #4]
  42:Core/Src/i2s.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 23 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/i2s.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 25 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/i2s.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 25 is_stmt 0 view .LVU10
  56 0014 0261     		str	r2, [r0, #16]
  45:Core/Src/i2s.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 24 is_stmt 0 view .LVU12
  59 0016 4BF68032 		movw	r2, #48000
  60 001a 4261     		str	r2, [r0, #20]
  46:Core/Src/i2s.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
  61              		.loc 1 46 3 is_stmt 1 view .LVU13
  62              		.loc 1 46 19 is_stmt 0 view .LVU14
  63 001c 8361     		str	r3, [r0, #24]
  47:Core/Src/i2s.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 26 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
  48:Core/Src/i2s.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccJbcLYy.s 			page 3


  68              		.loc 1 48 29 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/i2s.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 7 is_stmt 0 view .LVU20
  72 0022 FFF7FEFF 		bl	HAL_I2S_Init
  73              	.LVL0:
  74              		.loc 1 49 6 view .LVU21
  75 0026 00B9     		cbnz	r0, .L4
  76              	.L1:
  50:Core/Src/i2s.c ****   {
  51:Core/Src/i2s.c ****     Error_Handler();
  52:Core/Src/i2s.c ****   }
  53:Core/Src/i2s.c ****   /* USER CODE BEGIN I2S3_Init 2 */
  54:Core/Src/i2s.c **** 
  55:Core/Src/i2s.c ****   /* USER CODE END I2S3_Init 2 */
  56:Core/Src/i2s.c **** 
  57:Core/Src/i2s.c **** }
  77              		.loc 1 57 1 view .LVU22
  78 0028 08BD     		pop	{r3, pc}
  79              	.L4:
  51:Core/Src/i2s.c ****   }
  80              		.loc 1 51 5 is_stmt 1 view .LVU23
  81 002a FFF7FEFF 		bl	Error_Handler
  82              	.LVL1:
  83              		.loc 1 57 1 is_stmt 0 view .LVU24
  84 002e FBE7     		b	.L1
  85              	.L6:
  86              		.align	2
  87              	.L5:
  88 0030 00000000 		.word	hi2s3
  89 0034 003C0040 		.word	1073757184
  90              		.cfi_endproc
  91              	.LFE130:
  93              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_I2S_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	HAL_I2S_MspInit:
 102              	.LVL2:
 103              	.LFB131:
  58:Core/Src/i2s.c **** 
  59:Core/Src/i2s.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
  60:Core/Src/i2s.c **** {
 104              		.loc 1 60 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 48
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 60 1 is_stmt 0 view .LVU26
 109 0000 70B5     		push	{r4, r5, r6, lr}
 110              	.LCFI1:
 111              		.cfi_def_cfa_offset 16
 112              		.cfi_offset 4, -16
 113              		.cfi_offset 5, -12
ARM GAS  /tmp/ccJbcLYy.s 			page 4


 114              		.cfi_offset 6, -8
 115              		.cfi_offset 14, -4
 116 0002 8CB0     		sub	sp, sp, #48
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 64
  61:Core/Src/i2s.c **** 
  62:Core/Src/i2s.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 62 3 is_stmt 1 view .LVU27
 120              		.loc 1 62 20 is_stmt 0 view .LVU28
 121 0004 0023     		movs	r3, #0
 122 0006 0793     		str	r3, [sp, #28]
 123 0008 0893     		str	r3, [sp, #32]
 124 000a 0993     		str	r3, [sp, #36]
 125 000c 0A93     		str	r3, [sp, #40]
 126 000e 0B93     		str	r3, [sp, #44]
  63:Core/Src/i2s.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 127              		.loc 1 63 3 is_stmt 1 view .LVU29
 128              		.loc 1 63 28 is_stmt 0 view .LVU30
 129 0010 0693     		str	r3, [sp, #24]
  64:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 130              		.loc 1 64 3 is_stmt 1 view .LVU31
 131              		.loc 1 64 15 is_stmt 0 view .LVU32
 132 0012 0268     		ldr	r2, [r0]
 133              		.loc 1 64 5 view .LVU33
 134 0014 254B     		ldr	r3, .L13
 135 0016 9A42     		cmp	r2, r3
 136 0018 01D0     		beq	.L11
 137              	.LVL3:
 138              	.L7:
  65:Core/Src/i2s.c ****   {
  66:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
  67:Core/Src/i2s.c **** 
  68:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 0 */
  69:Core/Src/i2s.c ****   /** Initializes the peripherals clock
  70:Core/Src/i2s.c ****   */
  71:Core/Src/i2s.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
  73:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  74:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  75:Core/Src/i2s.c ****     {
  76:Core/Src/i2s.c ****       Error_Handler();
  77:Core/Src/i2s.c ****     }
  78:Core/Src/i2s.c **** 
  79:Core/Src/i2s.c ****     /* I2S3 clock enable */
  80:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
  81:Core/Src/i2s.c **** 
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  83:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  84:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
  85:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
  86:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
  87:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
  88:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
  89:Core/Src/i2s.c ****     */
  90:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccJbcLYy.s 			page 5


  93:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  94:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
  95:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  96:Core/Src/i2s.c **** 
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 101:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 102:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 103:Core/Src/i2s.c **** 
 104:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 105:Core/Src/i2s.c **** 
 106:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspInit 1 */
 107:Core/Src/i2s.c ****   }
 108:Core/Src/i2s.c **** }
 139              		.loc 1 108 1 view .LVU34
 140 001a 0CB0     		add	sp, sp, #48
 141              	.LCFI3:
 142              		.cfi_remember_state
 143              		.cfi_def_cfa_offset 16
 144              		@ sp needed
 145 001c 70BD     		pop	{r4, r5, r6, pc}
 146              	.LVL4:
 147              	.L11:
 148              	.LCFI4:
 149              		.cfi_restore_state
  71:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 150              		.loc 1 71 5 is_stmt 1 view .LVU35
  71:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 151              		.loc 1 71 46 is_stmt 0 view .LVU36
 152 001e 0123     		movs	r3, #1
 153 0020 0393     		str	r3, [sp, #12]
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 154              		.loc 1 72 5 is_stmt 1 view .LVU37
  72:Core/Src/i2s.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 155              		.loc 1 72 40 is_stmt 0 view .LVU38
 156 0022 C023     		movs	r3, #192
 157 0024 0493     		str	r3, [sp, #16]
  73:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 158              		.loc 1 73 5 is_stmt 1 view .LVU39
  73:Core/Src/i2s.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 159              		.loc 1 73 40 is_stmt 0 view .LVU40
 160 0026 0223     		movs	r3, #2
 161 0028 0593     		str	r3, [sp, #20]
  74:Core/Src/i2s.c ****     {
 162              		.loc 1 74 5 is_stmt 1 view .LVU41
  74:Core/Src/i2s.c ****     {
 163              		.loc 1 74 9 is_stmt 0 view .LVU42
 164 002a 03A8     		add	r0, sp, #12
 165              	.LVL5:
  74:Core/Src/i2s.c ****     {
 166              		.loc 1 74 9 view .LVU43
 167 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 168              	.LVL6:
  74:Core/Src/i2s.c ****     {
 169              		.loc 1 74 8 view .LVU44
ARM GAS  /tmp/ccJbcLYy.s 			page 6


 170 0030 0028     		cmp	r0, #0
 171 0032 37D1     		bne	.L12
 172              	.L9:
  80:Core/Src/i2s.c **** 
 173              		.loc 1 80 5 is_stmt 1 view .LVU45
 174              	.LBB2:
  80:Core/Src/i2s.c **** 
 175              		.loc 1 80 5 view .LVU46
 176 0034 0024     		movs	r4, #0
 177 0036 0094     		str	r4, [sp]
  80:Core/Src/i2s.c **** 
 178              		.loc 1 80 5 view .LVU47
 179 0038 1D4B     		ldr	r3, .L13+4
 180 003a 1A6C     		ldr	r2, [r3, #64]
 181 003c 42F40042 		orr	r2, r2, #32768
 182 0040 1A64     		str	r2, [r3, #64]
  80:Core/Src/i2s.c **** 
 183              		.loc 1 80 5 view .LVU48
 184 0042 1A6C     		ldr	r2, [r3, #64]
 185 0044 02F40042 		and	r2, r2, #32768
 186 0048 0092     		str	r2, [sp]
  80:Core/Src/i2s.c **** 
 187              		.loc 1 80 5 view .LVU49
 188 004a 009A     		ldr	r2, [sp]
 189              	.LBE2:
  80:Core/Src/i2s.c **** 
 190              		.loc 1 80 5 view .LVU50
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 191              		.loc 1 82 5 view .LVU51
 192              	.LBB3:
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 193              		.loc 1 82 5 view .LVU52
 194 004c 0194     		str	r4, [sp, #4]
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 195              		.loc 1 82 5 view .LVU53
 196 004e 1A6B     		ldr	r2, [r3, #48]
 197 0050 42F00102 		orr	r2, r2, #1
 198 0054 1A63     		str	r2, [r3, #48]
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 199              		.loc 1 82 5 view .LVU54
 200 0056 1A6B     		ldr	r2, [r3, #48]
 201 0058 02F00102 		and	r2, r2, #1
 202 005c 0192     		str	r2, [sp, #4]
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 203              		.loc 1 82 5 view .LVU55
 204 005e 019A     		ldr	r2, [sp, #4]
 205              	.LBE3:
  82:Core/Src/i2s.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 206              		.loc 1 82 5 view .LVU56
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 207              		.loc 1 83 5 view .LVU57
 208              	.LBB4:
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 209              		.loc 1 83 5 view .LVU58
 210 0060 0294     		str	r4, [sp, #8]
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 211              		.loc 1 83 5 view .LVU59
ARM GAS  /tmp/ccJbcLYy.s 			page 7


 212 0062 1A6B     		ldr	r2, [r3, #48]
 213 0064 42F00402 		orr	r2, r2, #4
 214 0068 1A63     		str	r2, [r3, #48]
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 215              		.loc 1 83 5 view .LVU60
 216 006a 1B6B     		ldr	r3, [r3, #48]
 217 006c 03F00403 		and	r3, r3, #4
 218 0070 0293     		str	r3, [sp, #8]
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 219              		.loc 1 83 5 view .LVU61
 220 0072 029B     		ldr	r3, [sp, #8]
 221              	.LBE4:
  83:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 222              		.loc 1 83 5 view .LVU62
  90:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 90 5 view .LVU63
  90:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 90 25 is_stmt 0 view .LVU64
 225 0074 1023     		movs	r3, #16
 226 0076 0793     		str	r3, [sp, #28]
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 91 5 is_stmt 1 view .LVU65
  91:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 91 26 is_stmt 0 view .LVU66
 229 0078 0226     		movs	r6, #2
 230 007a 0896     		str	r6, [sp, #32]
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231              		.loc 1 92 5 is_stmt 1 view .LVU67
  92:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 92 26 is_stmt 0 view .LVU68
 233 007c 0994     		str	r4, [sp, #36]
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 234              		.loc 1 93 5 is_stmt 1 view .LVU69
  93:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 235              		.loc 1 93 27 is_stmt 0 view .LVU70
 236 007e 0A94     		str	r4, [sp, #40]
  94:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 94 5 is_stmt 1 view .LVU71
  94:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238              		.loc 1 94 31 is_stmt 0 view .LVU72
 239 0080 0625     		movs	r5, #6
 240 0082 0B95     		str	r5, [sp, #44]
  95:Core/Src/i2s.c **** 
 241              		.loc 1 95 5 is_stmt 1 view .LVU73
 242 0084 07A9     		add	r1, sp, #28
 243 0086 0B48     		ldr	r0, .L13+8
 244 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL7:
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 97 5 view .LVU74
  97:Core/Src/i2s.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 97 25 is_stmt 0 view .LVU75
 248 008c 4FF4A453 		mov	r3, #5248
 249 0090 0793     		str	r3, [sp, #28]
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 98 5 is_stmt 1 view .LVU76
  98:Core/Src/i2s.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccJbcLYy.s 			page 8


 251              		.loc 1 98 26 is_stmt 0 view .LVU77
 252 0092 0896     		str	r6, [sp, #32]
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 99 5 is_stmt 1 view .LVU78
  99:Core/Src/i2s.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 99 26 is_stmt 0 view .LVU79
 255 0094 0994     		str	r4, [sp, #36]
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 256              		.loc 1 100 5 is_stmt 1 view .LVU80
 100:Core/Src/i2s.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 257              		.loc 1 100 27 is_stmt 0 view .LVU81
 258 0096 0A94     		str	r4, [sp, #40]
 101:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 259              		.loc 1 101 5 is_stmt 1 view .LVU82
 101:Core/Src/i2s.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 260              		.loc 1 101 31 is_stmt 0 view .LVU83
 261 0098 0B95     		str	r5, [sp, #44]
 102:Core/Src/i2s.c **** 
 262              		.loc 1 102 5 is_stmt 1 view .LVU84
 263 009a 07A9     		add	r1, sp, #28
 264 009c 0648     		ldr	r0, .L13+12
 265 009e FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL8:
 267              		.loc 1 108 1 is_stmt 0 view .LVU85
 268 00a2 BAE7     		b	.L7
 269              	.L12:
  76:Core/Src/i2s.c ****     }
 270              		.loc 1 76 7 is_stmt 1 view .LVU86
 271 00a4 FFF7FEFF 		bl	Error_Handler
 272              	.LVL9:
 273 00a8 C4E7     		b	.L9
 274              	.L14:
 275 00aa 00BF     		.align	2
 276              	.L13:
 277 00ac 003C0040 		.word	1073757184
 278 00b0 00380240 		.word	1073887232
 279 00b4 00000240 		.word	1073872896
 280 00b8 00080240 		.word	1073874944
 281              		.cfi_endproc
 282              	.LFE131:
 284              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 285              		.align	1
 286              		.global	HAL_I2S_MspDeInit
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu fpv4-sp-d16
 292              	HAL_I2S_MspDeInit:
 293              	.LVL10:
 294              	.LFB132:
 109:Core/Src/i2s.c **** 
 110:Core/Src/i2s.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* i2sHandle)
 111:Core/Src/i2s.c **** {
 295              		.loc 1 111 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccJbcLYy.s 			page 9


 299              		.loc 1 111 1 is_stmt 0 view .LVU88
 300 0000 08B5     		push	{r3, lr}
 301              	.LCFI5:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 3, -8
 304              		.cfi_offset 14, -4
 112:Core/Src/i2s.c **** 
 113:Core/Src/i2s.c ****   if(i2sHandle->Instance==SPI3)
 305              		.loc 1 113 3 is_stmt 1 view .LVU89
 306              		.loc 1 113 15 is_stmt 0 view .LVU90
 307 0002 0268     		ldr	r2, [r0]
 308              		.loc 1 113 5 view .LVU91
 309 0004 094B     		ldr	r3, .L19
 310 0006 9A42     		cmp	r2, r3
 311 0008 00D0     		beq	.L18
 312              	.LVL11:
 313              	.L15:
 114:Core/Src/i2s.c ****   {
 115:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 116:Core/Src/i2s.c **** 
 117:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 118:Core/Src/i2s.c ****     /* Peripheral clock disable */
 119:Core/Src/i2s.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 120:Core/Src/i2s.c **** 
 121:Core/Src/i2s.c ****     /**I2S3 GPIO Configuration
 122:Core/Src/i2s.c ****     PA4     ------> I2S3_WS
 123:Core/Src/i2s.c ****     PC7     ------> I2S3_MCK
 124:Core/Src/i2s.c ****     PC10     ------> I2S3_CK
 125:Core/Src/i2s.c ****     PC12     ------> I2S3_SD
 126:Core/Src/i2s.c ****     */
 127:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 128:Core/Src/i2s.c **** 
 129:Core/Src/i2s.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12);
 130:Core/Src/i2s.c **** 
 131:Core/Src/i2s.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 132:Core/Src/i2s.c **** 
 133:Core/Src/i2s.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 134:Core/Src/i2s.c ****   }
 135:Core/Src/i2s.c **** }
 314              		.loc 1 135 1 view .LVU92
 315 000a 08BD     		pop	{r3, pc}
 316              	.LVL12:
 317              	.L18:
 119:Core/Src/i2s.c **** 
 318              		.loc 1 119 5 is_stmt 1 view .LVU93
 319 000c 084A     		ldr	r2, .L19+4
 320 000e 136C     		ldr	r3, [r2, #64]
 321 0010 23F40043 		bic	r3, r3, #32768
 322 0014 1364     		str	r3, [r2, #64]
 127:Core/Src/i2s.c **** 
 323              		.loc 1 127 5 view .LVU94
 324 0016 1021     		movs	r1, #16
 325 0018 0648     		ldr	r0, .L19+8
 326              	.LVL13:
 127:Core/Src/i2s.c **** 
 327              		.loc 1 127 5 is_stmt 0 view .LVU95
 328 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccJbcLYy.s 			page 10


 329              	.LVL14:
 129:Core/Src/i2s.c **** 
 330              		.loc 1 129 5 is_stmt 1 view .LVU96
 331 001e 4FF4A451 		mov	r1, #5248
 332 0022 0548     		ldr	r0, .L19+12
 333 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 334              	.LVL15:
 335              		.loc 1 135 1 is_stmt 0 view .LVU97
 336 0028 EFE7     		b	.L15
 337              	.L20:
 338 002a 00BF     		.align	2
 339              	.L19:
 340 002c 003C0040 		.word	1073757184
 341 0030 00380240 		.word	1073887232
 342 0034 00000240 		.word	1073872896
 343 0038 00080240 		.word	1073874944
 344              		.cfi_endproc
 345              	.LFE132:
 347              		.comm	hi2s3,72,4
 348              		.text
 349              	.Letext0:
 350              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 351              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 352              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 353              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 354              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 355              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 356              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 357              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 358              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 359              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 360              		.file 12 "Core/Inc/i2s.h"
 361              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccJbcLYy.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2s.c
     /tmp/ccJbcLYy.s:18     .text.MX_I2S3_Init:0000000000000000 $t
     /tmp/ccJbcLYy.s:26     .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
     /tmp/ccJbcLYy.s:88     .text.MX_I2S3_Init:0000000000000030 $d
                            *COM*:0000000000000048 hi2s3
     /tmp/ccJbcLYy.s:94     .text.HAL_I2S_MspInit:0000000000000000 $t
     /tmp/ccJbcLYy.s:101    .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
     /tmp/ccJbcLYy.s:277    .text.HAL_I2S_MspInit:00000000000000ac $d
     /tmp/ccJbcLYy.s:285    .text.HAL_I2S_MspDeInit:0000000000000000 $t
     /tmp/ccJbcLYy.s:292    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
     /tmp/ccJbcLYy.s:340    .text.HAL_I2S_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_I2S_Init
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
