
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,code,12}                            Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>CP0.EPCIn                                       Premise(F3)
	S6= CP0.EPCIn=addr                                          Path(S4,S5)
	S7= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F4)
	S8= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                     Premise(F5)
	S9= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                 Premise(F6)
	S10= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F7)
	S11= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F8)
	S12= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F9)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S15= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S16= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S17= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S18= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S19= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S21= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S27= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F24)
	S28= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F25)
	S29= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S31= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S32= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S33= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S35= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S36= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S37= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F34)
	S38= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S39= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S40= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S41= IR_EX.Out=>FU.IR_EX                                    Premise(F38)
	S42= IR_ID.Out=>FU.IR_ID                                    Premise(F39)
	S43= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F40)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F41)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F42)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F43)
	S47= PC.Out=>ICache.IEA                                     Premise(F44)
	S48= ICache.IEA=addr                                        Path(S4,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S25)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S38)
	S52= PC.Out=>ICache.IEA                                     Premise(F45)
	S53= IMem.MEM8WordOut=>ICache.WData                         Premise(F46)
	S54= ICache.Out=>ICacheReg.In                               Premise(F47)
	S55= PC.Out=>IMMU.IEA                                       Premise(F48)
	S56= IMMU.IEA=addr                                          Path(S4,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F49)
	S58= IMMU.PID=pid                                           Path(S3,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S26)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F50)
	S64= ICacheReg.Out=>IRMux.CacheData                         Premise(F51)
	S65= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F52)
	S66= IMem.Out=>IRMux.MemData                                Premise(F53)
	S67= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F54)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F55)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F56)
	S70= IR_ID.Out=>IR_EX.In                                    Premise(F57)
	S71= ICache.Out=>IR_ID.In                                   Premise(F58)
	S72= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S74= IR_EX.Out=>IR_MEM.In                                   Premise(F61)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F62)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F63)
	S77= CU_ID.TrapAddr=>PC.In                                  Premise(F64)
	S78= CP0.ASID=>PIDReg.In                                    Premise(F65)
	S79= PIDReg.In=pid                                          Path(S3,S78)
	S80= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F66)
	S81= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F67)
	S82= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F68)
	S83= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F69)
	S84= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F70)
	S85= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F71)
	S86= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F72)
	S87= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F73)
	S88= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F74)
	S89= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F75)
	S90= IR_EX.Out31_26=>CU_EX.Op                               Premise(F76)
	S91= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F77)
	S92= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F78)
	S93= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F79)
	S94= IR_ID.Out31_26=>CU_ID.Op                               Premise(F80)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F81)
	S96= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F82)
	S97= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F83)
	S98= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F84)
	S99= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F85)
	S100= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F86)
	S101= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F87)
	S102= IR_WB.Out31_26=>CU_WB.Op                              Premise(F88)
	S103= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F89)
	S104= CtrlPC=0                                              Premise(F90)
	S105= CtrlPCInc=0                                           Premise(F91)
	S106= PC[Out]=addr                                          PC-Hold(S1,S104,S105)
	S107= CtrlASIDIn=0                                          Premise(F92)
	S108= CtrlCP0=0                                             Premise(F93)
	S109= CP0[ASID]=pid                                         CP0-Hold(S0,S108)
	S110= CtrlEPCIn=0                                           Premise(F94)
	S111= CtrlExCodeIn=0                                        Premise(F95)
	S112= CtrlICache=0                                          Premise(F96)
	S113= CtrlIMMU=0                                            Premise(F97)
	S114= CtrlIR_DMMU1=0                                        Premise(F98)
	S115= CtrlIR_DMMU2=0                                        Premise(F99)
	S116= CtrlIR_EX=0                                           Premise(F100)
	S117= CtrlIR_ID=0                                           Premise(F101)
	S118= CtrlIR_IMMU=1                                         Premise(F102)
	S119= CtrlIR_MEM=0                                          Premise(F103)
	S120= CtrlIR_WB=0                                           Premise(F104)
	S121= CtrlIAddrReg=1                                        Premise(F105)
	S122= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S60,S121)
	S123= CtrlIMem=0                                            Premise(F106)
	S124= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S2,S123)
	S125= CtrlICacheReg=1                                       Premise(F107)
	S126= CtrlIRMux=0                                           Premise(F108)
	S127= CtrlPIDReg=0                                          Premise(F109)

IMMU	S128= PC.Out=addr                                           PC-Out(S106)
	S129= CP0.ASID=pid                                          CP0-Read-ASID(S109)
	S130= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S122)
	S131= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S122)
	S132= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S122)
	S133= PC.Out=>CP0.EPCIn                                     Premise(F110)
	S134= CP0.EPCIn=addr                                        Path(S128,S133)
	S135= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F111)
	S136= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F112)
	S137= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F113)
	S138= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F114)
	S139= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F115)
	S140= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F116)
	S141= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F117)
	S142= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F118)
	S143= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F119)
	S144= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F120)
	S145= FU.Bub_ID=>CU_ID.Bub                                  Premise(F121)
	S146= FU.Halt_ID=>CU_ID.Halt                                Premise(F122)
	S147= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F123)
	S148= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F124)
	S149= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F125)
	S150= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F126)
	S151= FU.Bub_IF=>CU_IF.Bub                                  Premise(F127)
	S152= FU.Halt_IF=>CU_IF.Halt                                Premise(F128)
	S153= ICache.Hit=>CU_IF.ICacheHit                           Premise(F129)
	S154= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F130)
	S155= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F131)
	S156= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F132)
	S157= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F133)
	S158= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F134)
	S159= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F135)
	S160= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F136)
	S161= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F137)
	S162= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F138)
	S163= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F139)
	S164= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F140)
	S165= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F141)
	S166= ICache.Hit=>FU.ICacheHit                              Premise(F142)
	S167= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F143)
	S168= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F144)
	S169= IR_EX.Out=>FU.IR_EX                                   Premise(F145)
	S170= IR_ID.Out=>FU.IR_ID                                   Premise(F146)
	S171= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F147)
	S172= IR_MEM.Out=>FU.IR_MEM                                 Premise(F148)
	S173= IR_WB.Out=>FU.IR_WB                                   Premise(F149)
	S174= IMMU.Addr=>IAddrReg.In                                Premise(F150)
	S175= PC.Out=>ICache.IEA                                    Premise(F151)
	S176= ICache.IEA=addr                                       Path(S128,S175)
	S177= ICache.Hit=ICacheHit(addr)                            ICache-Search(S176)
	S178= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S177,S153)
	S179= FU.ICacheHit=ICacheHit(addr)                          Path(S177,S166)
	S180= PC.Out=>ICache.IEA                                    Premise(F152)
	S181= IMem.MEM8WordOut=>ICache.WData                        Premise(F153)
	S182= ICache.Out=>ICacheReg.In                              Premise(F154)
	S183= PC.Out=>IMMU.IEA                                      Premise(F155)
	S184= IMMU.IEA=addr                                         Path(S128,S183)
	S185= CP0.ASID=>IMMU.PID                                    Premise(F156)
	S186= IMMU.PID=pid                                          Path(S129,S185)
	S187= IMMU.Addr={pid,addr}                                  IMMU-Search(S186,S184)
	S188= IAddrReg.In={pid,addr}                                Path(S187,S174)
	S189= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S186,S184)
	S190= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S189,S154)
	S191= IAddrReg.Out=>IMem.RAddr                              Premise(F157)
	S192= IMem.RAddr={pid,addr}                                 Path(S130,S191)
	S193= IMem.Out={0,code,12}                                  IMem-Read(S192,S124)
	S194= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S192,S124)
	S195= ICache.WData=IMemGet8Word({pid,addr})                 Path(S194,S181)
	S196= ICacheReg.Out=>IRMux.CacheData                        Premise(F158)
	S197= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F159)
	S198= IMem.Out=>IRMux.MemData                               Premise(F160)
	S199= IRMux.MemData={0,code,12}                             Path(S193,S198)
	S200= IRMux.Out={0,code,12}                                 IRMux-Select2(S199)
	S201= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F161)
	S202= IR_MEM.Out=>IR_DMMU1.In                               Premise(F162)
	S203= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F163)
	S204= IR_ID.Out=>IR_EX.In                                   Premise(F164)
	S205= ICache.Out=>IR_ID.In                                  Premise(F165)
	S206= IRMux.Out=>IR_ID.In                                   Premise(F166)
	S207= IR_ID.In={0,code,12}                                  Path(S200,S206)
	S208= ICache.Out=>IR_IMMU.In                                Premise(F167)
	S209= IR_EX.Out=>IR_MEM.In                                  Premise(F168)
	S210= IR_DMMU2.Out=>IR_WB.In                                Premise(F169)
	S211= IR_MEM.Out=>IR_WB.In                                  Premise(F170)
	S212= CU_ID.TrapAddr=>PC.In                                 Premise(F171)
	S213= CP0.ASID=>PIDReg.In                                   Premise(F172)
	S214= PIDReg.In=pid                                         Path(S129,S213)
	S215= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F173)
	S216= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F174)
	S217= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F175)
	S218= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F176)
	S219= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F177)
	S220= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F178)
	S221= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F179)
	S222= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F180)
	S223= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F181)
	S224= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F182)
	S225= IR_EX.Out31_26=>CU_EX.Op                              Premise(F183)
	S226= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F184)
	S227= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F185)
	S228= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F186)
	S229= IR_ID.Out31_26=>CU_ID.Op                              Premise(F187)
	S230= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F188)
	S231= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F189)
	S232= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F190)
	S233= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F191)
	S234= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F192)
	S235= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F193)
	S236= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F194)
	S237= IR_WB.Out31_26=>CU_WB.Op                              Premise(F195)
	S238= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F196)
	S239= CtrlPC=0                                              Premise(F197)
	S240= CtrlPCInc=1                                           Premise(F198)
	S241= PC[Out]=addr+4                                        PC-Inc(S106,S239,S240)
	S242= PC[CIA]=addr                                          PC-Inc(S106,S239,S240)
	S243= CtrlASIDIn=0                                          Premise(F199)
	S244= CtrlCP0=0                                             Premise(F200)
	S245= CP0[ASID]=pid                                         CP0-Hold(S109,S244)
	S246= CtrlEPCIn=0                                           Premise(F201)
	S247= CtrlExCodeIn=0                                        Premise(F202)
	S248= CtrlICache=1                                          Premise(F203)
	S249= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S176,S195,S248)
	S250= CtrlIMMU=0                                            Premise(F204)
	S251= CtrlIR_DMMU1=0                                        Premise(F205)
	S252= CtrlIR_DMMU2=0                                        Premise(F206)
	S253= CtrlIR_EX=0                                           Premise(F207)
	S254= CtrlIR_ID=1                                           Premise(F208)
	S255= [IR_ID]={0,code,12}                                   IR_ID-Write(S207,S254)
	S256= CtrlIR_IMMU=0                                         Premise(F209)
	S257= CtrlIR_MEM=0                                          Premise(F210)
	S258= CtrlIR_WB=0                                           Premise(F211)
	S259= CtrlIAddrReg=0                                        Premise(F212)
	S260= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S122,S259)
	S261= CtrlIMem=0                                            Premise(F213)
	S262= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S124,S261)
	S263= CtrlICacheReg=0                                       Premise(F214)
	S264= CtrlIRMux=0                                           Premise(F215)
	S265= CtrlPIDReg=0                                          Premise(F216)

ID	S266= PC.Out=addr+4                                         PC-Out(S241)
	S267= PC.CIA=addr                                           PC-Out(S242)
	S268= PC.CIA31_28=addr[31:28]                               PC-Out(S242)
	S269= CP0.ASID=pid                                          CP0-Read-ASID(S245)
	S270= IR_ID.Out={0,code,12}                                 IR-Out(S255)
	S271= IR_ID.Out31_26=0                                      IR-Out(S255)
	S272= IR_ID.Out25_6=code                                    IR-Out(S255)
	S273= IR_ID.Out5_0=12                                       IR-Out(S255)
	S274= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S260)
	S275= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S260)
	S276= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S260)
	S277= PC.Out=>CP0.EPCIn                                     Premise(F217)
	S278= CP0.EPCIn=addr+4                                      Path(S266,S277)
	S279= CP0.ExCodeIn=5'h08                                    Premise(F218)
	S280= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F219)
	S281= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F220)
	S282= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F221)
	S283= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F222)
	S284= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F223)
	S285= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F224)
	S286= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F225)
	S287= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F226)
	S288= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F227)
	S289= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F228)
	S290= FU.Bub_ID=>CU_ID.Bub                                  Premise(F229)
	S291= FU.Halt_ID=>CU_ID.Halt                                Premise(F230)
	S292= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F231)
	S293= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F232)
	S294= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F233)
	S295= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F234)
	S296= FU.Bub_IF=>CU_IF.Bub                                  Premise(F235)
	S297= FU.Halt_IF=>CU_IF.Halt                                Premise(F236)
	S298= ICache.Hit=>CU_IF.ICacheHit                           Premise(F237)
	S299= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F238)
	S300= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F239)
	S301= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F240)
	S302= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F241)
	S303= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F242)
	S304= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F243)
	S305= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F244)
	S306= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F245)
	S307= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F246)
	S308= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F247)
	S309= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F248)
	S310= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F249)
	S311= ICache.Hit=>FU.ICacheHit                              Premise(F250)
	S312= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F251)
	S313= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F252)
	S314= IR_EX.Out=>FU.IR_EX                                   Premise(F253)
	S315= IR_ID.Out=>FU.IR_ID                                   Premise(F254)
	S316= FU.IR_ID={0,code,12}                                  Path(S270,S315)
	S317= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F255)
	S318= IR_MEM.Out=>FU.IR_MEM                                 Premise(F256)
	S319= IR_WB.Out=>FU.IR_WB                                   Premise(F257)
	S320= FU.InID1_RReg=5'b00000                                Premise(F258)
	S321= FU.InID2_RReg=5'b00000                                Premise(F259)
	S322= IMMU.Addr=>IAddrReg.In                                Premise(F260)
	S323= PC.Out=>ICache.IEA                                    Premise(F261)
	S324= ICache.IEA=addr+4                                     Path(S266,S323)
	S325= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S324)
	S326= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S325,S298)
	S327= FU.ICacheHit=ICacheHit(addr+4)                        Path(S325,S311)
	S328= PC.Out=>ICache.IEA                                    Premise(F262)
	S329= IMem.MEM8WordOut=>ICache.WData                        Premise(F263)
	S330= ICache.Out=>ICacheReg.In                              Premise(F264)
	S331= PC.Out=>IMMU.IEA                                      Premise(F265)
	S332= IMMU.IEA=addr+4                                       Path(S266,S331)
	S333= CP0.ASID=>IMMU.PID                                    Premise(F266)
	S334= IMMU.PID=pid                                          Path(S269,S333)
	S335= IMMU.Addr={pid,addr+4}                                IMMU-Search(S334,S332)
	S336= IAddrReg.In={pid,addr+4}                              Path(S335,S322)
	S337= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S334,S332)
	S338= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S337,S299)
	S339= IAddrReg.Out=>IMem.RAddr                              Premise(F267)
	S340= IMem.RAddr={pid,addr}                                 Path(S274,S339)
	S341= IMem.Out={0,code,12}                                  IMem-Read(S340,S262)
	S342= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S340,S262)
	S343= ICache.WData=IMemGet8Word({pid,addr})                 Path(S342,S329)
	S344= ICacheReg.Out=>IRMux.CacheData                        Premise(F268)
	S345= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F269)
	S346= IMem.Out=>IRMux.MemData                               Premise(F270)
	S347= IRMux.MemData={0,code,12}                             Path(S341,S346)
	S348= IRMux.Out={0,code,12}                                 IRMux-Select2(S347)
	S349= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F271)
	S350= IR_MEM.Out=>IR_DMMU1.In                               Premise(F272)
	S351= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F273)
	S352= IR_ID.Out=>IR_EX.In                                   Premise(F274)
	S353= IR_EX.In={0,code,12}                                  Path(S270,S352)
	S354= ICache.Out=>IR_ID.In                                  Premise(F275)
	S355= IRMux.Out=>IR_ID.In                                   Premise(F276)
	S356= IR_ID.In={0,code,12}                                  Path(S348,S355)
	S357= ICache.Out=>IR_IMMU.In                                Premise(F277)
	S358= IR_EX.Out=>IR_MEM.In                                  Premise(F278)
	S359= IR_DMMU2.Out=>IR_WB.In                                Premise(F279)
	S360= IR_MEM.Out=>IR_WB.In                                  Premise(F280)
	S361= CU_ID.TrapAddr=>PC.In                                 Premise(F281)
	S362= CP0.ASID=>PIDReg.In                                   Premise(F282)
	S363= PIDReg.In=pid                                         Path(S269,S362)
	S364= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F283)
	S365= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F284)
	S366= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F285)
	S367= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F286)
	S368= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F287)
	S369= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F288)
	S370= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F289)
	S371= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F290)
	S372= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F291)
	S373= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F292)
	S374= IR_EX.Out31_26=>CU_EX.Op                              Premise(F293)
	S375= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F294)
	S376= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F295)
	S377= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F296)
	S378= IR_ID.Out31_26=>CU_ID.Op                              Premise(F297)
	S379= CU_ID.Op=0                                            Path(S271,S378)
	S380= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F298)
	S381= CU_ID.IRFunc=12                                       Path(S273,S380)
	S382= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F299)
	S383= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F300)
	S384= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F301)
	S385= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F302)
	S386= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F303)
	S387= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F304)
	S388= IR_WB.Out31_26=>CU_WB.Op                              Premise(F305)
	S389= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F306)
	S390= CtrlPC=1                                              Premise(F307)
	S391= CtrlPCInc=0                                           Premise(F308)
	S392= PC[CIA]=addr                                          PC-Hold(S242,S391)
	S393= CtrlASIDIn=0                                          Premise(F309)
	S394= CtrlCP0=0                                             Premise(F310)
	S395= CP0[ASID]=pid                                         CP0-Hold(S245,S394)
	S396= CtrlEPCIn=1                                           Premise(F311)
	S397= CP0[EPC]=addr+4                                       CP0-Write-EPC(S278,S396)
	S398= CtrlExCodeIn=1                                        Premise(F312)
	S399= CP0[ExCode]=5'h08                                     CP0-Write-ExCode(S279,S398)
	S400= CtrlICache=0                                          Premise(F313)
	S401= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S249,S400)
	S402= CtrlIMMU=0                                            Premise(F314)
	S403= CtrlIR_DMMU1=0                                        Premise(F315)
	S404= CtrlIR_DMMU2=0                                        Premise(F316)
	S405= CtrlIR_EX=1                                           Premise(F317)
	S406= [IR_EX]={0,code,12}                                   IR_EX-Write(S353,S405)
	S407= CtrlIR_ID=0                                           Premise(F318)
	S408= [IR_ID]={0,code,12}                                   IR_ID-Hold(S255,S407)
	S409= CtrlIR_IMMU=0                                         Premise(F319)
	S410= CtrlIR_MEM=0                                          Premise(F320)
	S411= CtrlIR_WB=0                                           Premise(F321)
	S412= CtrlIAddrReg=0                                        Premise(F322)
	S413= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S260,S412)
	S414= CtrlIMem=0                                            Premise(F323)
	S415= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S262,S414)
	S416= CtrlICacheReg=0                                       Premise(F324)
	S417= CtrlIRMux=0                                           Premise(F325)
	S418= CtrlPIDReg=1                                          Premise(F326)
	S419= [PIDReg]=pid                                          PIDReg-Write(S363,S418)

EX	S420= PC.CIA=addr                                           PC-Out(S392)
	S421= PC.CIA31_28=addr[31:28]                               PC-Out(S392)
	S422= CP0.ASID=pid                                          CP0-Read-ASID(S395)
	S423= CP0.EPC=addr+4                                        CP0-Read-EPC(S397)
	S424= IR_EX.Out={0,code,12}                                 IR_EX-Out(S406)
	S425= IR_EX.Out31_26=0                                      IR_EX-Out(S406)
	S426= IR_EX.Out25_6=code                                    IR_EX-Out(S406)
	S427= IR_EX.Out5_0=12                                       IR_EX-Out(S406)
	S428= IR_ID.Out={0,code,12}                                 IR-Out(S408)
	S429= IR_ID.Out31_26=0                                      IR-Out(S408)
	S430= IR_ID.Out25_6=code                                    IR-Out(S408)
	S431= IR_ID.Out5_0=12                                       IR-Out(S408)
	S432= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S413)
	S433= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S413)
	S434= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S413)
	S435= PIDReg.Out=pid                                        PIDReg-Out(S419)
	S436= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S419)
	S437= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S419)
	S438= PC.Out=>CP0.EPCIn                                     Premise(F327)
	S439= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F328)
	S440= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F329)
	S441= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F330)
	S442= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F331)
	S443= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F332)
	S444= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F333)
	S445= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F334)
	S446= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F335)
	S447= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F336)
	S448= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F337)
	S449= FU.Bub_ID=>CU_ID.Bub                                  Premise(F338)
	S450= FU.Halt_ID=>CU_ID.Halt                                Premise(F339)
	S451= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F340)
	S452= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F341)
	S453= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F342)
	S454= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F343)
	S455= FU.Bub_IF=>CU_IF.Bub                                  Premise(F344)
	S456= FU.Halt_IF=>CU_IF.Halt                                Premise(F345)
	S457= ICache.Hit=>CU_IF.ICacheHit                           Premise(F346)
	S458= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F347)
	S459= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F348)
	S460= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F349)
	S461= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F350)
	S462= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F351)
	S463= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F352)
	S464= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F353)
	S465= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F354)
	S466= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F355)
	S467= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F356)
	S468= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F357)
	S469= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F358)
	S470= ICache.Hit=>FU.ICacheHit                              Premise(F359)
	S471= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F360)
	S472= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F361)
	S473= IR_EX.Out=>FU.IR_EX                                   Premise(F362)
	S474= FU.IR_EX={0,code,12}                                  Path(S424,S473)
	S475= IR_ID.Out=>FU.IR_ID                                   Premise(F363)
	S476= FU.IR_ID={0,code,12}                                  Path(S428,S475)
	S477= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F364)
	S478= IR_MEM.Out=>FU.IR_MEM                                 Premise(F365)
	S479= IR_WB.Out=>FU.IR_WB                                   Premise(F366)
	S480= FU.InEX_WReg=5'b00000                                 Premise(F367)
	S481= IMMU.Addr=>IAddrReg.In                                Premise(F368)
	S482= PC.Out=>ICache.IEA                                    Premise(F369)
	S483= PC.Out=>ICache.IEA                                    Premise(F370)
	S484= IMem.MEM8WordOut=>ICache.WData                        Premise(F371)
	S485= ICache.Out=>ICacheReg.In                              Premise(F372)
	S486= PC.Out=>IMMU.IEA                                      Premise(F373)
	S487= CP0.ASID=>IMMU.PID                                    Premise(F374)
	S488= IMMU.PID=pid                                          Path(S422,S487)
	S489= IAddrReg.Out=>IMem.RAddr                              Premise(F375)
	S490= IMem.RAddr={pid,addr}                                 Path(S432,S489)
	S491= IMem.Out={0,code,12}                                  IMem-Read(S490,S415)
	S492= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S490,S415)
	S493= ICache.WData=IMemGet8Word({pid,addr})                 Path(S492,S484)
	S494= ICacheReg.Out=>IRMux.CacheData                        Premise(F376)
	S495= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F377)
	S496= IMem.Out=>IRMux.MemData                               Premise(F378)
	S497= IRMux.MemData={0,code,12}                             Path(S491,S496)
	S498= IRMux.Out={0,code,12}                                 IRMux-Select2(S497)
	S499= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F379)
	S500= IR_MEM.Out=>IR_DMMU1.In                               Premise(F380)
	S501= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F381)
	S502= IR_ID.Out=>IR_EX.In                                   Premise(F382)
	S503= IR_EX.In={0,code,12}                                  Path(S428,S502)
	S504= ICache.Out=>IR_ID.In                                  Premise(F383)
	S505= IRMux.Out=>IR_ID.In                                   Premise(F384)
	S506= IR_ID.In={0,code,12}                                  Path(S498,S505)
	S507= ICache.Out=>IR_IMMU.In                                Premise(F385)
	S508= IR_EX.Out=>IR_MEM.In                                  Premise(F386)
	S509= IR_MEM.In={0,code,12}                                 Path(S424,S508)
	S510= IR_DMMU2.Out=>IR_WB.In                                Premise(F387)
	S511= IR_MEM.Out=>IR_WB.In                                  Premise(F388)
	S512= CU_ID.TrapAddr=>PC.In                                 Premise(F389)
	S513= CP0.ASID=>PIDReg.In                                   Premise(F390)
	S514= PIDReg.In=pid                                         Path(S422,S513)
	S515= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F391)
	S516= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F392)
	S517= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F393)
	S518= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F394)
	S519= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F395)
	S520= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F396)
	S521= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F397)
	S522= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F398)
	S523= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F399)
	S524= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F400)
	S525= IR_EX.Out31_26=>CU_EX.Op                              Premise(F401)
	S526= CU_EX.Op=0                                            Path(S425,S525)
	S527= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F402)
	S528= CU_EX.IRFunc=12                                       Path(S427,S527)
	S529= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F403)
	S530= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F404)
	S531= IR_ID.Out31_26=>CU_ID.Op                              Premise(F405)
	S532= CU_ID.Op=0                                            Path(S429,S531)
	S533= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F406)
	S534= CU_ID.IRFunc=12                                       Path(S431,S533)
	S535= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F407)
	S536= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F408)
	S537= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F409)
	S538= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F410)
	S539= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F411)
	S540= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F412)
	S541= IR_WB.Out31_26=>CU_WB.Op                              Premise(F413)
	S542= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F414)
	S543= CtrlPC=0                                              Premise(F415)
	S544= CtrlPCInc=0                                           Premise(F416)
	S545= PC[CIA]=addr                                          PC-Hold(S392,S544)
	S546= CtrlASIDIn=0                                          Premise(F417)
	S547= CtrlCP0=0                                             Premise(F418)
	S548= CP0[ASID]=pid                                         CP0-Hold(S395,S547)
	S549= CP0[EPC]=addr+4                                       CP0-Hold(S397,S547)
	S550= CP0[ExCode]=5'h08                                     CP0-Hold(S399,S547)
	S551= CtrlEPCIn=0                                           Premise(F419)
	S552= CtrlExCodeIn=0                                        Premise(F420)
	S553= CtrlICache=0                                          Premise(F421)
	S554= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S401,S553)
	S555= CtrlIMMU=0                                            Premise(F422)
	S556= CtrlIR_DMMU1=0                                        Premise(F423)
	S557= CtrlIR_DMMU2=0                                        Premise(F424)
	S558= CtrlIR_EX=0                                           Premise(F425)
	S559= [IR_EX]={0,code,12}                                   IR_EX-Hold(S406,S558)
	S560= CtrlIR_ID=0                                           Premise(F426)
	S561= [IR_ID]={0,code,12}                                   IR_ID-Hold(S408,S560)
	S562= CtrlIR_IMMU=0                                         Premise(F427)
	S563= CtrlIR_MEM=1                                          Premise(F428)
	S564= [IR_MEM]={0,code,12}                                  IR_MEM-Write(S509,S563)
	S565= CtrlIR_WB=0                                           Premise(F429)
	S566= CtrlIAddrReg=0                                        Premise(F430)
	S567= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S413,S566)
	S568= CtrlIMem=0                                            Premise(F431)
	S569= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S415,S568)
	S570= CtrlICacheReg=0                                       Premise(F432)
	S571= CtrlIRMux=0                                           Premise(F433)
	S572= CtrlPIDReg=0                                          Premise(F434)
	S573= [PIDReg]=pid                                          PIDReg-Hold(S419,S572)

MEM	S574= PC.CIA=addr                                           PC-Out(S545)
	S575= PC.CIA31_28=addr[31:28]                               PC-Out(S545)
	S576= CP0.ASID=pid                                          CP0-Read-ASID(S548)
	S577= CP0.EPC=addr+4                                        CP0-Read-EPC(S549)
	S578= IR_EX.Out={0,code,12}                                 IR_EX-Out(S559)
	S579= IR_EX.Out31_26=0                                      IR_EX-Out(S559)
	S580= IR_EX.Out25_6=code                                    IR_EX-Out(S559)
	S581= IR_EX.Out5_0=12                                       IR_EX-Out(S559)
	S582= IR_ID.Out={0,code,12}                                 IR-Out(S561)
	S583= IR_ID.Out31_26=0                                      IR-Out(S561)
	S584= IR_ID.Out25_6=code                                    IR-Out(S561)
	S585= IR_ID.Out5_0=12                                       IR-Out(S561)
	S586= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S564)
	S587= IR_MEM.Out31_26=0                                     IR_MEM-Out(S564)
	S588= IR_MEM.Out25_6=code                                   IR_MEM-Out(S564)
	S589= IR_MEM.Out5_0=12                                      IR_MEM-Out(S564)
	S590= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S567)
	S591= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S567)
	S592= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S567)
	S593= PIDReg.Out=pid                                        PIDReg-Out(S573)
	S594= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S573)
	S595= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S573)
	S596= PC.Out=>CP0.EPCIn                                     Premise(F435)
	S597= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F436)
	S598= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F437)
	S599= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F438)
	S600= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F439)
	S601= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F440)
	S602= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F441)
	S603= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F442)
	S604= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F443)
	S605= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F444)
	S606= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F445)
	S607= FU.Bub_ID=>CU_ID.Bub                                  Premise(F446)
	S608= FU.Halt_ID=>CU_ID.Halt                                Premise(F447)
	S609= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F448)
	S610= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F449)
	S611= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F450)
	S612= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F451)
	S613= FU.Bub_IF=>CU_IF.Bub                                  Premise(F452)
	S614= FU.Halt_IF=>CU_IF.Halt                                Premise(F453)
	S615= ICache.Hit=>CU_IF.ICacheHit                           Premise(F454)
	S616= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F455)
	S617= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F456)
	S618= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F457)
	S619= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F458)
	S620= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F459)
	S621= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F460)
	S622= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F461)
	S623= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F462)
	S624= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F463)
	S625= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F464)
	S626= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F465)
	S627= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F466)
	S628= ICache.Hit=>FU.ICacheHit                              Premise(F467)
	S629= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F468)
	S630= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F469)
	S631= IR_EX.Out=>FU.IR_EX                                   Premise(F470)
	S632= FU.IR_EX={0,code,12}                                  Path(S578,S631)
	S633= IR_ID.Out=>FU.IR_ID                                   Premise(F471)
	S634= FU.IR_ID={0,code,12}                                  Path(S582,S633)
	S635= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F472)
	S636= IR_MEM.Out=>FU.IR_MEM                                 Premise(F473)
	S637= FU.IR_MEM={0,code,12}                                 Path(S586,S636)
	S638= IR_WB.Out=>FU.IR_WB                                   Premise(F474)
	S639= FU.InMEM_WReg=5'b00000                                Premise(F475)
	S640= IMMU.Addr=>IAddrReg.In                                Premise(F476)
	S641= PC.Out=>ICache.IEA                                    Premise(F477)
	S642= PC.Out=>ICache.IEA                                    Premise(F478)
	S643= IMem.MEM8WordOut=>ICache.WData                        Premise(F479)
	S644= ICache.Out=>ICacheReg.In                              Premise(F480)
	S645= PC.Out=>IMMU.IEA                                      Premise(F481)
	S646= CP0.ASID=>IMMU.PID                                    Premise(F482)
	S647= IMMU.PID=pid                                          Path(S576,S646)
	S648= IAddrReg.Out=>IMem.RAddr                              Premise(F483)
	S649= IMem.RAddr={pid,addr}                                 Path(S590,S648)
	S650= IMem.Out={0,code,12}                                  IMem-Read(S649,S569)
	S651= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S649,S569)
	S652= ICache.WData=IMemGet8Word({pid,addr})                 Path(S651,S643)
	S653= ICacheReg.Out=>IRMux.CacheData                        Premise(F484)
	S654= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F485)
	S655= IMem.Out=>IRMux.MemData                               Premise(F486)
	S656= IRMux.MemData={0,code,12}                             Path(S650,S655)
	S657= IRMux.Out={0,code,12}                                 IRMux-Select2(S656)
	S658= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F487)
	S659= IR_MEM.Out=>IR_DMMU1.In                               Premise(F488)
	S660= IR_DMMU1.In={0,code,12}                               Path(S586,S659)
	S661= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F489)
	S662= IR_ID.Out=>IR_EX.In                                   Premise(F490)
	S663= IR_EX.In={0,code,12}                                  Path(S582,S662)
	S664= ICache.Out=>IR_ID.In                                  Premise(F491)
	S665= IRMux.Out=>IR_ID.In                                   Premise(F492)
	S666= IR_ID.In={0,code,12}                                  Path(S657,S665)
	S667= ICache.Out=>IR_IMMU.In                                Premise(F493)
	S668= IR_EX.Out=>IR_MEM.In                                  Premise(F494)
	S669= IR_MEM.In={0,code,12}                                 Path(S578,S668)
	S670= IR_DMMU2.Out=>IR_WB.In                                Premise(F495)
	S671= IR_MEM.Out=>IR_WB.In                                  Premise(F496)
	S672= IR_WB.In={0,code,12}                                  Path(S586,S671)
	S673= CU_ID.TrapAddr=>PC.In                                 Premise(F497)
	S674= CP0.ASID=>PIDReg.In                                   Premise(F498)
	S675= PIDReg.In=pid                                         Path(S576,S674)
	S676= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F499)
	S677= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F500)
	S678= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F501)
	S679= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F502)
	S680= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F503)
	S681= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F504)
	S682= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F505)
	S683= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F506)
	S684= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F507)
	S685= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F508)
	S686= IR_EX.Out31_26=>CU_EX.Op                              Premise(F509)
	S687= CU_EX.Op=0                                            Path(S579,S686)
	S688= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F510)
	S689= CU_EX.IRFunc=12                                       Path(S581,S688)
	S690= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F511)
	S691= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F512)
	S692= IR_ID.Out31_26=>CU_ID.Op                              Premise(F513)
	S693= CU_ID.Op=0                                            Path(S583,S692)
	S694= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F514)
	S695= CU_ID.IRFunc=12                                       Path(S585,S694)
	S696= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F515)
	S697= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F516)
	S698= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F517)
	S699= CU_MEM.Op=0                                           Path(S587,S698)
	S700= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F518)
	S701= CU_MEM.IRFunc=12                                      Path(S589,S700)
	S702= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F519)
	S703= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F520)
	S704= IR_WB.Out31_26=>CU_WB.Op                              Premise(F521)
	S705= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F522)
	S706= CtrlPC=0                                              Premise(F523)
	S707= CtrlPCInc=0                                           Premise(F524)
	S708= PC[CIA]=addr                                          PC-Hold(S545,S707)
	S709= CtrlASIDIn=0                                          Premise(F525)
	S710= CtrlCP0=0                                             Premise(F526)
	S711= CP0[ASID]=pid                                         CP0-Hold(S548,S710)
	S712= CP0[EPC]=addr+4                                       CP0-Hold(S549,S710)
	S713= CP0[ExCode]=5'h08                                     CP0-Hold(S550,S710)
	S714= CtrlEPCIn=0                                           Premise(F527)
	S715= CtrlExCodeIn=0                                        Premise(F528)
	S716= CtrlICache=0                                          Premise(F529)
	S717= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S554,S716)
	S718= CtrlIMMU=0                                            Premise(F530)
	S719= CtrlIR_DMMU1=1                                        Premise(F531)
	S720= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Write(S660,S719)
	S721= CtrlIR_DMMU2=0                                        Premise(F532)
	S722= CtrlIR_EX=0                                           Premise(F533)
	S723= [IR_EX]={0,code,12}                                   IR_EX-Hold(S559,S722)
	S724= CtrlIR_ID=0                                           Premise(F534)
	S725= [IR_ID]={0,code,12}                                   IR_ID-Hold(S561,S724)
	S726= CtrlIR_IMMU=0                                         Premise(F535)
	S727= CtrlIR_MEM=0                                          Premise(F536)
	S728= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S564,S727)
	S729= CtrlIR_WB=1                                           Premise(F537)
	S730= [IR_WB]={0,code,12}                                   IR_WB-Write(S672,S729)
	S731= CtrlIAddrReg=0                                        Premise(F538)
	S732= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S567,S731)
	S733= CtrlIMem=0                                            Premise(F539)
	S734= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S569,S733)
	S735= CtrlICacheReg=0                                       Premise(F540)
	S736= CtrlIRMux=0                                           Premise(F541)
	S737= CtrlPIDReg=0                                          Premise(F542)
	S738= [PIDReg]=pid                                          PIDReg-Hold(S573,S737)

DMMU1	S739= PC.CIA=addr                                           PC-Out(S708)
	S740= PC.CIA31_28=addr[31:28]                               PC-Out(S708)
	S741= CP0.ASID=pid                                          CP0-Read-ASID(S711)
	S742= CP0.EPC=addr+4                                        CP0-Read-EPC(S712)
	S743= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S720)
	S744= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S720)
	S745= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S720)
	S746= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S720)
	S747= IR_EX.Out={0,code,12}                                 IR_EX-Out(S723)
	S748= IR_EX.Out31_26=0                                      IR_EX-Out(S723)
	S749= IR_EX.Out25_6=code                                    IR_EX-Out(S723)
	S750= IR_EX.Out5_0=12                                       IR_EX-Out(S723)
	S751= IR_ID.Out={0,code,12}                                 IR-Out(S725)
	S752= IR_ID.Out31_26=0                                      IR-Out(S725)
	S753= IR_ID.Out25_6=code                                    IR-Out(S725)
	S754= IR_ID.Out5_0=12                                       IR-Out(S725)
	S755= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S728)
	S756= IR_MEM.Out31_26=0                                     IR_MEM-Out(S728)
	S757= IR_MEM.Out25_6=code                                   IR_MEM-Out(S728)
	S758= IR_MEM.Out5_0=12                                      IR_MEM-Out(S728)
	S759= IR_WB.Out={0,code,12}                                 IR-Out(S730)
	S760= IR_WB.Out31_26=0                                      IR-Out(S730)
	S761= IR_WB.Out25_6=code                                    IR-Out(S730)
	S762= IR_WB.Out5_0=12                                       IR-Out(S730)
	S763= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S732)
	S764= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S732)
	S765= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S732)
	S766= PIDReg.Out=pid                                        PIDReg-Out(S738)
	S767= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S738)
	S768= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S738)
	S769= PC.Out=>CP0.EPCIn                                     Premise(F543)
	S770= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F544)
	S771= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F545)
	S772= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F546)
	S773= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F547)
	S774= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F548)
	S775= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F549)
	S776= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F550)
	S777= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F551)
	S778= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F552)
	S779= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F553)
	S780= FU.Bub_ID=>CU_ID.Bub                                  Premise(F554)
	S781= FU.Halt_ID=>CU_ID.Halt                                Premise(F555)
	S782= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F556)
	S783= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F557)
	S784= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F558)
	S785= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F559)
	S786= FU.Bub_IF=>CU_IF.Bub                                  Premise(F560)
	S787= FU.Halt_IF=>CU_IF.Halt                                Premise(F561)
	S788= ICache.Hit=>CU_IF.ICacheHit                           Premise(F562)
	S789= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F563)
	S790= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F564)
	S791= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F565)
	S792= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F566)
	S793= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F567)
	S794= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F568)
	S795= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F569)
	S796= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F570)
	S797= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F571)
	S798= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F572)
	S799= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F573)
	S800= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F574)
	S801= ICache.Hit=>FU.ICacheHit                              Premise(F575)
	S802= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F576)
	S803= FU.IR_DMMU1={0,code,12}                               Path(S743,S802)
	S804= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F577)
	S805= IR_EX.Out=>FU.IR_EX                                   Premise(F578)
	S806= FU.IR_EX={0,code,12}                                  Path(S747,S805)
	S807= IR_ID.Out=>FU.IR_ID                                   Premise(F579)
	S808= FU.IR_ID={0,code,12}                                  Path(S751,S807)
	S809= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F580)
	S810= IR_MEM.Out=>FU.IR_MEM                                 Premise(F581)
	S811= FU.IR_MEM={0,code,12}                                 Path(S755,S810)
	S812= IR_WB.Out=>FU.IR_WB                                   Premise(F582)
	S813= FU.IR_WB={0,code,12}                                  Path(S759,S812)
	S814= FU.InDMMU1_WReg=5'b00000                              Premise(F583)
	S815= IMMU.Addr=>IAddrReg.In                                Premise(F584)
	S816= PC.Out=>ICache.IEA                                    Premise(F585)
	S817= PC.Out=>ICache.IEA                                    Premise(F586)
	S818= IMem.MEM8WordOut=>ICache.WData                        Premise(F587)
	S819= ICache.Out=>ICacheReg.In                              Premise(F588)
	S820= PC.Out=>IMMU.IEA                                      Premise(F589)
	S821= CP0.ASID=>IMMU.PID                                    Premise(F590)
	S822= IMMU.PID=pid                                          Path(S741,S821)
	S823= IAddrReg.Out=>IMem.RAddr                              Premise(F591)
	S824= IMem.RAddr={pid,addr}                                 Path(S763,S823)
	S825= IMem.Out={0,code,12}                                  IMem-Read(S824,S734)
	S826= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S824,S734)
	S827= ICache.WData=IMemGet8Word({pid,addr})                 Path(S826,S818)
	S828= ICacheReg.Out=>IRMux.CacheData                        Premise(F592)
	S829= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F593)
	S830= IMem.Out=>IRMux.MemData                               Premise(F594)
	S831= IRMux.MemData={0,code,12}                             Path(S825,S830)
	S832= IRMux.Out={0,code,12}                                 IRMux-Select2(S831)
	S833= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F595)
	S834= IR_MEM.Out=>IR_DMMU1.In                               Premise(F596)
	S835= IR_DMMU1.In={0,code,12}                               Path(S755,S834)
	S836= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F597)
	S837= IR_DMMU2.In={0,code,12}                               Path(S743,S836)
	S838= IR_ID.Out=>IR_EX.In                                   Premise(F598)
	S839= IR_EX.In={0,code,12}                                  Path(S751,S838)
	S840= ICache.Out=>IR_ID.In                                  Premise(F599)
	S841= IRMux.Out=>IR_ID.In                                   Premise(F600)
	S842= IR_ID.In={0,code,12}                                  Path(S832,S841)
	S843= ICache.Out=>IR_IMMU.In                                Premise(F601)
	S844= IR_EX.Out=>IR_MEM.In                                  Premise(F602)
	S845= IR_MEM.In={0,code,12}                                 Path(S747,S844)
	S846= IR_DMMU2.Out=>IR_WB.In                                Premise(F603)
	S847= IR_MEM.Out=>IR_WB.In                                  Premise(F604)
	S848= IR_WB.In={0,code,12}                                  Path(S755,S847)
	S849= CU_ID.TrapAddr=>PC.In                                 Premise(F605)
	S850= CP0.ASID=>PIDReg.In                                   Premise(F606)
	S851= PIDReg.In=pid                                         Path(S741,S850)
	S852= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F607)
	S853= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F608)
	S854= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F609)
	S855= CU_DMMU1.Op=0                                         Path(S744,S854)
	S856= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F610)
	S857= CU_DMMU1.IRFunc=12                                    Path(S746,S856)
	S858= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F611)
	S859= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F612)
	S860= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F613)
	S861= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F614)
	S862= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F615)
	S863= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F616)
	S864= IR_EX.Out31_26=>CU_EX.Op                              Premise(F617)
	S865= CU_EX.Op=0                                            Path(S748,S864)
	S866= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F618)
	S867= CU_EX.IRFunc=12                                       Path(S750,S866)
	S868= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F619)
	S869= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F620)
	S870= IR_ID.Out31_26=>CU_ID.Op                              Premise(F621)
	S871= CU_ID.Op=0                                            Path(S752,S870)
	S872= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F622)
	S873= CU_ID.IRFunc=12                                       Path(S754,S872)
	S874= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F623)
	S875= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F624)
	S876= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F625)
	S877= CU_MEM.Op=0                                           Path(S756,S876)
	S878= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F626)
	S879= CU_MEM.IRFunc=12                                      Path(S758,S878)
	S880= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F627)
	S881= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F628)
	S882= IR_WB.Out31_26=>CU_WB.Op                              Premise(F629)
	S883= CU_WB.Op=0                                            Path(S760,S882)
	S884= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F630)
	S885= CU_WB.IRFunc=12                                       Path(S762,S884)
	S886= CtrlPC=0                                              Premise(F631)
	S887= CtrlPCInc=0                                           Premise(F632)
	S888= PC[CIA]=addr                                          PC-Hold(S708,S887)
	S889= CtrlASIDIn=0                                          Premise(F633)
	S890= CtrlCP0=0                                             Premise(F634)
	S891= CP0[ASID]=pid                                         CP0-Hold(S711,S890)
	S892= CP0[EPC]=addr+4                                       CP0-Hold(S712,S890)
	S893= CP0[ExCode]=5'h08                                     CP0-Hold(S713,S890)
	S894= CtrlEPCIn=0                                           Premise(F635)
	S895= CtrlExCodeIn=0                                        Premise(F636)
	S896= CtrlICache=0                                          Premise(F637)
	S897= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S717,S896)
	S898= CtrlIMMU=0                                            Premise(F638)
	S899= CtrlIR_DMMU1=0                                        Premise(F639)
	S900= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S720,S899)
	S901= CtrlIR_DMMU2=1                                        Premise(F640)
	S902= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Write(S837,S901)
	S903= CtrlIR_EX=0                                           Premise(F641)
	S904= [IR_EX]={0,code,12}                                   IR_EX-Hold(S723,S903)
	S905= CtrlIR_ID=0                                           Premise(F642)
	S906= [IR_ID]={0,code,12}                                   IR_ID-Hold(S725,S905)
	S907= CtrlIR_IMMU=0                                         Premise(F643)
	S908= CtrlIR_MEM=0                                          Premise(F644)
	S909= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S728,S908)
	S910= CtrlIR_WB=0                                           Premise(F645)
	S911= [IR_WB]={0,code,12}                                   IR_WB-Hold(S730,S910)
	S912= CtrlIAddrReg=0                                        Premise(F646)
	S913= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S732,S912)
	S914= CtrlIMem=0                                            Premise(F647)
	S915= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S734,S914)
	S916= CtrlICacheReg=0                                       Premise(F648)
	S917= CtrlIRMux=0                                           Premise(F649)
	S918= CtrlPIDReg=0                                          Premise(F650)
	S919= [PIDReg]=pid                                          PIDReg-Hold(S738,S918)

DMMU2	S920= PC.CIA=addr                                           PC-Out(S888)
	S921= PC.CIA31_28=addr[31:28]                               PC-Out(S888)
	S922= CP0.ASID=pid                                          CP0-Read-ASID(S891)
	S923= CP0.EPC=addr+4                                        CP0-Read-EPC(S892)
	S924= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S900)
	S925= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S900)
	S926= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S900)
	S927= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S900)
	S928= IR_DMMU2.Out={0,code,12}                              IR_DMMU2-Out(S902)
	S929= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S902)
	S930= IR_DMMU2.Out25_6=code                                 IR_DMMU2-Out(S902)
	S931= IR_DMMU2.Out5_0=12                                    IR_DMMU2-Out(S902)
	S932= IR_EX.Out={0,code,12}                                 IR_EX-Out(S904)
	S933= IR_EX.Out31_26=0                                      IR_EX-Out(S904)
	S934= IR_EX.Out25_6=code                                    IR_EX-Out(S904)
	S935= IR_EX.Out5_0=12                                       IR_EX-Out(S904)
	S936= IR_ID.Out={0,code,12}                                 IR-Out(S906)
	S937= IR_ID.Out31_26=0                                      IR-Out(S906)
	S938= IR_ID.Out25_6=code                                    IR-Out(S906)
	S939= IR_ID.Out5_0=12                                       IR-Out(S906)
	S940= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S909)
	S941= IR_MEM.Out31_26=0                                     IR_MEM-Out(S909)
	S942= IR_MEM.Out25_6=code                                   IR_MEM-Out(S909)
	S943= IR_MEM.Out5_0=12                                      IR_MEM-Out(S909)
	S944= IR_WB.Out={0,code,12}                                 IR-Out(S911)
	S945= IR_WB.Out31_26=0                                      IR-Out(S911)
	S946= IR_WB.Out25_6=code                                    IR-Out(S911)
	S947= IR_WB.Out5_0=12                                       IR-Out(S911)
	S948= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S913)
	S949= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S913)
	S950= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S913)
	S951= PIDReg.Out=pid                                        PIDReg-Out(S919)
	S952= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S919)
	S953= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S919)
	S954= PC.Out=>CP0.EPCIn                                     Premise(F651)
	S955= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F652)
	S956= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F653)
	S957= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F654)
	S958= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F655)
	S959= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F656)
	S960= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F657)
	S961= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F658)
	S962= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F659)
	S963= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F660)
	S964= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F661)
	S965= FU.Bub_ID=>CU_ID.Bub                                  Premise(F662)
	S966= FU.Halt_ID=>CU_ID.Halt                                Premise(F663)
	S967= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F664)
	S968= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F665)
	S969= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F666)
	S970= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F667)
	S971= FU.Bub_IF=>CU_IF.Bub                                  Premise(F668)
	S972= FU.Halt_IF=>CU_IF.Halt                                Premise(F669)
	S973= ICache.Hit=>CU_IF.ICacheHit                           Premise(F670)
	S974= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F671)
	S975= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F672)
	S976= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F673)
	S977= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F674)
	S978= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F675)
	S979= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F676)
	S980= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F677)
	S981= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F678)
	S982= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F679)
	S983= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F680)
	S984= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F681)
	S985= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F682)
	S986= ICache.Hit=>FU.ICacheHit                              Premise(F683)
	S987= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F684)
	S988= FU.IR_DMMU1={0,code,12}                               Path(S924,S987)
	S989= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F685)
	S990= FU.IR_DMMU2={0,code,12}                               Path(S928,S989)
	S991= IR_EX.Out=>FU.IR_EX                                   Premise(F686)
	S992= FU.IR_EX={0,code,12}                                  Path(S932,S991)
	S993= IR_ID.Out=>FU.IR_ID                                   Premise(F687)
	S994= FU.IR_ID={0,code,12}                                  Path(S936,S993)
	S995= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F688)
	S996= IR_MEM.Out=>FU.IR_MEM                                 Premise(F689)
	S997= FU.IR_MEM={0,code,12}                                 Path(S940,S996)
	S998= IR_WB.Out=>FU.IR_WB                                   Premise(F690)
	S999= FU.IR_WB={0,code,12}                                  Path(S944,S998)
	S1000= FU.InDMMU2_WReg=5'b00000                             Premise(F691)
	S1001= IMMU.Addr=>IAddrReg.In                               Premise(F692)
	S1002= PC.Out=>ICache.IEA                                   Premise(F693)
	S1003= PC.Out=>ICache.IEA                                   Premise(F694)
	S1004= IMem.MEM8WordOut=>ICache.WData                       Premise(F695)
	S1005= ICache.Out=>ICacheReg.In                             Premise(F696)
	S1006= PC.Out=>IMMU.IEA                                     Premise(F697)
	S1007= CP0.ASID=>IMMU.PID                                   Premise(F698)
	S1008= IMMU.PID=pid                                         Path(S922,S1007)
	S1009= IAddrReg.Out=>IMem.RAddr                             Premise(F699)
	S1010= IMem.RAddr={pid,addr}                                Path(S948,S1009)
	S1011= IMem.Out={0,code,12}                                 IMem-Read(S1010,S915)
	S1012= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1010,S915)
	S1013= ICache.WData=IMemGet8Word({pid,addr})                Path(S1012,S1004)
	S1014= ICacheReg.Out=>IRMux.CacheData                       Premise(F700)
	S1015= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F701)
	S1016= IMem.Out=>IRMux.MemData                              Premise(F702)
	S1017= IRMux.MemData={0,code,12}                            Path(S1011,S1016)
	S1018= IRMux.Out={0,code,12}                                IRMux-Select2(S1017)
	S1019= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F703)
	S1020= IR_MEM.Out=>IR_DMMU1.In                              Premise(F704)
	S1021= IR_DMMU1.In={0,code,12}                              Path(S940,S1020)
	S1022= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F705)
	S1023= IR_DMMU2.In={0,code,12}                              Path(S924,S1022)
	S1024= IR_ID.Out=>IR_EX.In                                  Premise(F706)
	S1025= IR_EX.In={0,code,12}                                 Path(S936,S1024)
	S1026= ICache.Out=>IR_ID.In                                 Premise(F707)
	S1027= IRMux.Out=>IR_ID.In                                  Premise(F708)
	S1028= IR_ID.In={0,code,12}                                 Path(S1018,S1027)
	S1029= ICache.Out=>IR_IMMU.In                               Premise(F709)
	S1030= IR_EX.Out=>IR_MEM.In                                 Premise(F710)
	S1031= IR_MEM.In={0,code,12}                                Path(S932,S1030)
	S1032= IR_DMMU2.Out=>IR_WB.In                               Premise(F711)
	S1033= IR_WB.In={0,code,12}                                 Path(S928,S1032)
	S1034= IR_MEM.Out=>IR_WB.In                                 Premise(F712)
	S1035= CU_ID.TrapAddr=>PC.In                                Premise(F713)
	S1036= CP0.ASID=>PIDReg.In                                  Premise(F714)
	S1037= PIDReg.In=pid                                        Path(S922,S1036)
	S1038= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F715)
	S1039= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F716)
	S1040= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F717)
	S1041= CU_DMMU1.Op=0                                        Path(S925,S1040)
	S1042= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F718)
	S1043= CU_DMMU1.IRFunc=12                                   Path(S927,S1042)
	S1044= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F719)
	S1045= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F720)
	S1046= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F721)
	S1047= CU_DMMU2.Op=0                                        Path(S929,S1046)
	S1048= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F722)
	S1049= CU_DMMU2.IRFunc=12                                   Path(S931,S1048)
	S1050= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F723)
	S1051= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F724)
	S1052= IR_EX.Out31_26=>CU_EX.Op                             Premise(F725)
	S1053= CU_EX.Op=0                                           Path(S933,S1052)
	S1054= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F726)
	S1055= CU_EX.IRFunc=12                                      Path(S935,S1054)
	S1056= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F727)
	S1057= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F728)
	S1058= IR_ID.Out31_26=>CU_ID.Op                             Premise(F729)
	S1059= CU_ID.Op=0                                           Path(S937,S1058)
	S1060= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F730)
	S1061= CU_ID.IRFunc=12                                      Path(S939,S1060)
	S1062= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F731)
	S1063= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F732)
	S1064= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F733)
	S1065= CU_MEM.Op=0                                          Path(S941,S1064)
	S1066= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F734)
	S1067= CU_MEM.IRFunc=12                                     Path(S943,S1066)
	S1068= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F735)
	S1069= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F736)
	S1070= IR_WB.Out31_26=>CU_WB.Op                             Premise(F737)
	S1071= CU_WB.Op=0                                           Path(S945,S1070)
	S1072= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F738)
	S1073= CU_WB.IRFunc=12                                      Path(S947,S1072)
	S1074= CtrlPC=0                                             Premise(F739)
	S1075= CtrlPCInc=0                                          Premise(F740)
	S1076= PC[CIA]=addr                                         PC-Hold(S888,S1075)
	S1077= CtrlASIDIn=0                                         Premise(F741)
	S1078= CtrlCP0=0                                            Premise(F742)
	S1079= CP0[ASID]=pid                                        CP0-Hold(S891,S1078)
	S1080= CP0[EPC]=addr+4                                      CP0-Hold(S892,S1078)
	S1081= CP0[ExCode]=5'h08                                    CP0-Hold(S893,S1078)
	S1082= CtrlEPCIn=0                                          Premise(F743)
	S1083= CtrlExCodeIn=0                                       Premise(F744)
	S1084= CtrlICache=0                                         Premise(F745)
	S1085= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S897,S1084)
	S1086= CtrlIMMU=0                                           Premise(F746)
	S1087= CtrlIR_DMMU1=0                                       Premise(F747)
	S1088= [IR_DMMU1]={0,code,12}                               IR_DMMU1-Hold(S900,S1087)
	S1089= CtrlIR_DMMU2=0                                       Premise(F748)
	S1090= [IR_DMMU2]={0,code,12}                               IR_DMMU2-Hold(S902,S1089)
	S1091= CtrlIR_EX=0                                          Premise(F749)
	S1092= [IR_EX]={0,code,12}                                  IR_EX-Hold(S904,S1091)
	S1093= CtrlIR_ID=0                                          Premise(F750)
	S1094= [IR_ID]={0,code,12}                                  IR_ID-Hold(S906,S1093)
	S1095= CtrlIR_IMMU=0                                        Premise(F751)
	S1096= CtrlIR_MEM=0                                         Premise(F752)
	S1097= [IR_MEM]={0,code,12}                                 IR_MEM-Hold(S909,S1096)
	S1098= CtrlIR_WB=1                                          Premise(F753)
	S1099= [IR_WB]={0,code,12}                                  IR_WB-Write(S1033,S1098)
	S1100= CtrlIAddrReg=0                                       Premise(F754)
	S1101= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S913,S1100)
	S1102= CtrlIMem=0                                           Premise(F755)
	S1103= IMem[{pid,addr}]={0,code,12}                         IMem-Hold(S915,S1102)
	S1104= CtrlICacheReg=0                                      Premise(F756)
	S1105= CtrlIRMux=0                                          Premise(F757)
	S1106= CtrlPIDReg=0                                         Premise(F758)
	S1107= [PIDReg]=pid                                         PIDReg-Hold(S919,S1106)

WB	S1108= PC.CIA=addr                                          PC-Out(S1076)
	S1109= PC.CIA31_28=addr[31:28]                              PC-Out(S1076)
	S1110= CP0.ASID=pid                                         CP0-Read-ASID(S1079)
	S1111= CP0.EPC=addr+4                                       CP0-Read-EPC(S1080)
	S1112= IR_DMMU1.Out={0,code,12}                             IR_DMMU1-Out(S1088)
	S1113= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1088)
	S1114= IR_DMMU1.Out25_6=code                                IR_DMMU1-Out(S1088)
	S1115= IR_DMMU1.Out5_0=12                                   IR_DMMU1-Out(S1088)
	S1116= IR_DMMU2.Out={0,code,12}                             IR_DMMU2-Out(S1090)
	S1117= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1090)
	S1118= IR_DMMU2.Out25_6=code                                IR_DMMU2-Out(S1090)
	S1119= IR_DMMU2.Out5_0=12                                   IR_DMMU2-Out(S1090)
	S1120= IR_EX.Out={0,code,12}                                IR_EX-Out(S1092)
	S1121= IR_EX.Out31_26=0                                     IR_EX-Out(S1092)
	S1122= IR_EX.Out25_6=code                                   IR_EX-Out(S1092)
	S1123= IR_EX.Out5_0=12                                      IR_EX-Out(S1092)
	S1124= IR_ID.Out={0,code,12}                                IR-Out(S1094)
	S1125= IR_ID.Out31_26=0                                     IR-Out(S1094)
	S1126= IR_ID.Out25_6=code                                   IR-Out(S1094)
	S1127= IR_ID.Out5_0=12                                      IR-Out(S1094)
	S1128= IR_MEM.Out={0,code,12}                               IR_MEM-Out(S1097)
	S1129= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1097)
	S1130= IR_MEM.Out25_6=code                                  IR_MEM-Out(S1097)
	S1131= IR_MEM.Out5_0=12                                     IR_MEM-Out(S1097)
	S1132= IR_WB.Out={0,code,12}                                IR-Out(S1099)
	S1133= IR_WB.Out31_26=0                                     IR-Out(S1099)
	S1134= IR_WB.Out25_6=code                                   IR-Out(S1099)
	S1135= IR_WB.Out5_0=12                                      IR-Out(S1099)
	S1136= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1101)
	S1137= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1101)
	S1138= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1101)
	S1139= PIDReg.Out=pid                                       PIDReg-Out(S1107)
	S1140= PIDReg.Out1_0={pid}[1:0]                             PIDReg-Out(S1107)
	S1141= PIDReg.Out4_0={pid}[4:0]                             PIDReg-Out(S1107)
	S1142= PC.Out=>CP0.EPCIn                                    Premise(F759)
	S1143= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F760)
	S1144= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F761)
	S1145= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F762)
	S1146= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F763)
	S1147= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F764)
	S1148= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F765)
	S1149= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F766)
	S1150= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F767)
	S1151= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F768)
	S1152= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F769)
	S1153= FU.Bub_ID=>CU_ID.Bub                                 Premise(F770)
	S1154= FU.Halt_ID=>CU_ID.Halt                               Premise(F771)
	S1155= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F772)
	S1156= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F773)
	S1157= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F774)
	S1158= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F775)
	S1159= FU.Bub_IF=>CU_IF.Bub                                 Premise(F776)
	S1160= FU.Halt_IF=>CU_IF.Halt                               Premise(F777)
	S1161= ICache.Hit=>CU_IF.ICacheHit                          Premise(F778)
	S1162= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F779)
	S1163= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F780)
	S1164= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F781)
	S1165= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F782)
	S1166= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F783)
	S1167= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F784)
	S1168= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F785)
	S1169= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F786)
	S1170= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F787)
	S1171= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F788)
	S1172= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F789)
	S1173= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F790)
	S1174= ICache.Hit=>FU.ICacheHit                             Premise(F791)
	S1175= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F792)
	S1176= FU.IR_DMMU1={0,code,12}                              Path(S1112,S1175)
	S1177= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F793)
	S1178= FU.IR_DMMU2={0,code,12}                              Path(S1116,S1177)
	S1179= IR_EX.Out=>FU.IR_EX                                  Premise(F794)
	S1180= FU.IR_EX={0,code,12}                                 Path(S1120,S1179)
	S1181= IR_ID.Out=>FU.IR_ID                                  Premise(F795)
	S1182= FU.IR_ID={0,code,12}                                 Path(S1124,S1181)
	S1183= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F796)
	S1184= IR_MEM.Out=>FU.IR_MEM                                Premise(F797)
	S1185= FU.IR_MEM={0,code,12}                                Path(S1128,S1184)
	S1186= IR_WB.Out=>FU.IR_WB                                  Premise(F798)
	S1187= FU.IR_WB={0,code,12}                                 Path(S1132,S1186)
	S1188= FU.InWB_WReg=5'b00000                                Premise(F799)
	S1189= IMMU.Addr=>IAddrReg.In                               Premise(F800)
	S1190= PC.Out=>ICache.IEA                                   Premise(F801)
	S1191= PC.Out=>ICache.IEA                                   Premise(F802)
	S1192= IMem.MEM8WordOut=>ICache.WData                       Premise(F803)
	S1193= ICache.Out=>ICacheReg.In                             Premise(F804)
	S1194= PC.Out=>IMMU.IEA                                     Premise(F805)
	S1195= CP0.ASID=>IMMU.PID                                   Premise(F806)
	S1196= IMMU.PID=pid                                         Path(S1110,S1195)
	S1197= IAddrReg.Out=>IMem.RAddr                             Premise(F807)
	S1198= IMem.RAddr={pid,addr}                                Path(S1136,S1197)
	S1199= IMem.Out={0,code,12}                                 IMem-Read(S1198,S1103)
	S1200= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1198,S1103)
	S1201= ICache.WData=IMemGet8Word({pid,addr})                Path(S1200,S1192)
	S1202= ICacheReg.Out=>IRMux.CacheData                       Premise(F808)
	S1203= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F809)
	S1204= IMem.Out=>IRMux.MemData                              Premise(F810)
	S1205= IRMux.MemData={0,code,12}                            Path(S1199,S1204)
	S1206= IRMux.Out={0,code,12}                                IRMux-Select2(S1205)
	S1207= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F811)
	S1208= IR_MEM.Out=>IR_DMMU1.In                              Premise(F812)
	S1209= IR_DMMU1.In={0,code,12}                              Path(S1128,S1208)
	S1210= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F813)
	S1211= IR_DMMU2.In={0,code,12}                              Path(S1112,S1210)
	S1212= IR_ID.Out=>IR_EX.In                                  Premise(F814)
	S1213= IR_EX.In={0,code,12}                                 Path(S1124,S1212)
	S1214= ICache.Out=>IR_ID.In                                 Premise(F815)
	S1215= IRMux.Out=>IR_ID.In                                  Premise(F816)
	S1216= IR_ID.In={0,code,12}                                 Path(S1206,S1215)
	S1217= ICache.Out=>IR_IMMU.In                               Premise(F817)
	S1218= IR_EX.Out=>IR_MEM.In                                 Premise(F818)
	S1219= IR_MEM.In={0,code,12}                                Path(S1120,S1218)
	S1220= IR_DMMU2.Out=>IR_WB.In                               Premise(F819)
	S1221= IR_WB.In={0,code,12}                                 Path(S1116,S1220)
	S1222= IR_MEM.Out=>IR_WB.In                                 Premise(F820)
	S1223= CU_ID.TrapAddr=>PC.In                                Premise(F821)
	S1224= CP0.ASID=>PIDReg.In                                  Premise(F822)
	S1225= PIDReg.In=pid                                        Path(S1110,S1224)
	S1226= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F823)
	S1227= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F824)
	S1228= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F825)
	S1229= CU_DMMU1.Op=0                                        Path(S1113,S1228)
	S1230= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F826)
	S1231= CU_DMMU1.IRFunc=12                                   Path(S1115,S1230)
	S1232= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F827)
	S1233= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F828)
	S1234= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F829)
	S1235= CU_DMMU2.Op=0                                        Path(S1117,S1234)
	S1236= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F830)
	S1237= CU_DMMU2.IRFunc=12                                   Path(S1119,S1236)
	S1238= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F831)
	S1239= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F832)
	S1240= IR_EX.Out31_26=>CU_EX.Op                             Premise(F833)
	S1241= CU_EX.Op=0                                           Path(S1121,S1240)
	S1242= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F834)
	S1243= CU_EX.IRFunc=12                                      Path(S1123,S1242)
	S1244= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F835)
	S1245= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F836)
	S1246= IR_ID.Out31_26=>CU_ID.Op                             Premise(F837)
	S1247= CU_ID.Op=0                                           Path(S1125,S1246)
	S1248= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F838)
	S1249= CU_ID.IRFunc=12                                      Path(S1127,S1248)
	S1250= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F839)
	S1251= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F840)
	S1252= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F841)
	S1253= CU_MEM.Op=0                                          Path(S1129,S1252)
	S1254= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F842)
	S1255= CU_MEM.IRFunc=12                                     Path(S1131,S1254)
	S1256= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F843)
	S1257= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F844)
	S1258= IR_WB.Out31_26=>CU_WB.Op                             Premise(F845)
	S1259= CU_WB.Op=0                                           Path(S1133,S1258)
	S1260= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F846)
	S1261= CU_WB.IRFunc=12                                      Path(S1135,S1260)
	S1262= CtrlPC=0                                             Premise(F847)
	S1263= CtrlPCInc=0                                          Premise(F848)
	S1264= PC[CIA]=addr                                         PC-Hold(S1076,S1263)
	S1265= CtrlASIDIn=0                                         Premise(F849)
	S1266= CtrlCP0=0                                            Premise(F850)
	S1267= CP0[ASID]=pid                                        CP0-Hold(S1079,S1266)
	S1268= CP0[EPC]=addr+4                                      CP0-Hold(S1080,S1266)
	S1269= CP0[ExCode]=5'h08                                    CP0-Hold(S1081,S1266)
	S1270= CtrlEPCIn=0                                          Premise(F851)
	S1271= CtrlExCodeIn=0                                       Premise(F852)
	S1272= CtrlICache=0                                         Premise(F853)
	S1273= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1085,S1272)
	S1274= CtrlIMMU=0                                           Premise(F854)
	S1275= CtrlIR_DMMU1=0                                       Premise(F855)
	S1276= [IR_DMMU1]={0,code,12}                               IR_DMMU1-Hold(S1088,S1275)
	S1277= CtrlIR_DMMU2=0                                       Premise(F856)
	S1278= [IR_DMMU2]={0,code,12}                               IR_DMMU2-Hold(S1090,S1277)
	S1279= CtrlIR_EX=0                                          Premise(F857)
	S1280= [IR_EX]={0,code,12}                                  IR_EX-Hold(S1092,S1279)
	S1281= CtrlIR_ID=0                                          Premise(F858)
	S1282= [IR_ID]={0,code,12}                                  IR_ID-Hold(S1094,S1281)
	S1283= CtrlIR_IMMU=0                                        Premise(F859)
	S1284= CtrlIR_MEM=0                                         Premise(F860)
	S1285= [IR_MEM]={0,code,12}                                 IR_MEM-Hold(S1097,S1284)
	S1286= CtrlIR_WB=0                                          Premise(F861)
	S1287= [IR_WB]={0,code,12}                                  IR_WB-Hold(S1099,S1286)
	S1288= CtrlIAddrReg=0                                       Premise(F862)
	S1289= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1101,S1288)
	S1290= CtrlIMem=0                                           Premise(F863)
	S1291= IMem[{pid,addr}]={0,code,12}                         IMem-Hold(S1103,S1290)
	S1292= CtrlICacheReg=0                                      Premise(F864)
	S1293= CtrlIRMux=0                                          Premise(F865)
	S1294= CtrlPIDReg=0                                         Premise(F866)
	S1295= [PIDReg]=pid                                         PIDReg-Hold(S1107,S1294)

POST	S1264= PC[CIA]=addr                                         PC-Hold(S1076,S1263)
	S1267= CP0[ASID]=pid                                        CP0-Hold(S1079,S1266)
	S1268= CP0[EPC]=addr+4                                      CP0-Hold(S1080,S1266)
	S1269= CP0[ExCode]=5'h08                                    CP0-Hold(S1081,S1266)
	S1273= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1085,S1272)
	S1276= [IR_DMMU1]={0,code,12}                               IR_DMMU1-Hold(S1088,S1275)
	S1278= [IR_DMMU2]={0,code,12}                               IR_DMMU2-Hold(S1090,S1277)
	S1280= [IR_EX]={0,code,12}                                  IR_EX-Hold(S1092,S1279)
	S1282= [IR_ID]={0,code,12}                                  IR_ID-Hold(S1094,S1281)
	S1285= [IR_MEM]={0,code,12}                                 IR_MEM-Hold(S1097,S1284)
	S1287= [IR_WB]={0,code,12}                                  IR_WB-Hold(S1099,S1286)
	S1289= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1101,S1288)
	S1291= IMem[{pid,addr}]={0,code,12}                         IMem-Hold(S1103,S1290)
	S1295= [PIDReg]=pid                                         PIDReg-Hold(S1107,S1294)

