
---------- Begin Simulation Statistics ----------
final_tick                               493390785500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213765                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   214476                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2869.67                       # Real time elapsed on the host
host_tick_rate                              171933063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613435291                       # Number of instructions simulated
sim_ops                                     615474066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493391                       # Number of seconds simulated
sim_ticks                                493390785500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.633266                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77543656                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89507945                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8556749                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119926351                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11692138                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11823207                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          131069                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155718905                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052827                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509387                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5625329                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138982085                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17623466                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55920429                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561824830                       # Number of instructions committed
system.cpu0.commit.committedOps             562335488                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    896058603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627566                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.428791                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    633301451     70.68%     70.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155566994     17.36%     88.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35529023      3.97%     92.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34649825      3.87%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11683265      1.30%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4430328      0.49%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1031212      0.12%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2243039      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17623466      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    896058603                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671981                       # Number of function calls committed.
system.cpu0.commit.int_insts                543463954                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763628                       # Number of loads committed
system.cpu0.commit.membars                    1019939                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019945      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311073230     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273007     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814327     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562335488                       # Class of committed instruction
system.cpu0.commit.refs                     245087362                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561824830                       # Number of Instructions Simulated
system.cpu0.committedOps                    562335488                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.733973                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.733973                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114939406                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2936016                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75862804                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630852526                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               347735669                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435905823                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5630427                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9599460                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2673285                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155718905                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102456122                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558760757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2919618                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650508925                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17123724                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159845                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339561750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89235794                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.667744                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         906884610                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.717864                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451162450     49.75%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               337245587     37.19%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61299446      6.76%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43662335      4.81%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10593987      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1753987      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145707      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020644      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           906884610                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67304631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5738787                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146601380                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.629451                       # Inst execution rate
system.cpu0.iew.exec_refs                   276292275                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77752310                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89816726                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197840273                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512613                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2842075                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78826615                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618239899                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198539965                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3918586                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            613204264                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                537456                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2272814                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5630427                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3402039                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9679477                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31912                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5619                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3538278                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23076645                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8502881                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5619                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       830941                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4907846                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272898603                       # num instructions consuming a value
system.cpu0.iew.wb_count                    606173524                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836137                       # average fanout of values written-back
system.cpu0.iew.wb_producers                228180697                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.622234                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     606278339                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746068792                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387589957                       # number of integer regfile writes
system.cpu0.ipc                              0.576710                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.576710                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020960      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332914271     53.95%     54.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213148      0.68%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018064      0.16%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           200319315     32.46%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77637041     12.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617122850                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     875946                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001419                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168894     19.28%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                606976     69.29%     88.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               100059     11.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616977781                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2142082815                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    606173473                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        674149093                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616707182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617122850                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532717                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55904408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76665                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12456736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    906884610                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.680487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871609                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          478315928     52.74%     52.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286426598     31.58%     84.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104055815     11.47%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31337783      3.46%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5885503      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             381918      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             322026      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84797      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74242      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      906884610                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.633473                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7495253                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1405335                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197840273                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78826615                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1027                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       974189241                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12592353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97027925                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357838205                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4067730                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               353807795                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4745718                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9192                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764564750                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627095047                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402451448                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432144088                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9710131                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5630427                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18173538                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44613239                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764564706                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100837                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3115                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8239934                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3104                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1496678236                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247346256                       # The number of ROB writes
system.cpu0.timesIdled                       11179382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  994                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.707627                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3162139                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4290111                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           560733                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5622704                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138055                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         182493                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44438                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6294524                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8776                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509173                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           372792                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419613                       # Number of branches committed
system.cpu1.commit.bw_lim_events               509500                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4362518                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244788                       # Number of instructions committed
system.cpu1.commit.committedOps              19754167                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115272250                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171370                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106990942     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4151619      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1419581      1.23%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1275346      1.11%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323892      0.28%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114792      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       414226      0.36%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72352      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       509500      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115272250                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227481                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553652                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320360                       # Number of loads committed
system.cpu1.commit.membars                    1018428                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018428      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646343     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829533     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259725      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19754167                       # Class of committed instruction
system.cpu1.commit.refs                       7089270                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244788                       # Number of Instructions Simulated
system.cpu1.committedOps                     19754167                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.069543                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.069543                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99685388                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               192849                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2930011                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25678836                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4447935                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10509484                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                373230                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               334430                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1045681                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6294524                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4105986                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110815255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                80618                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27856367                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1122342                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053888                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4685281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3300194                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238482                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116061718                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.246364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.705098                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98615140     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10619747      9.15%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4097333      3.53%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1854778      1.60%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461586      0.40%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  110842      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302109      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     173      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116061718                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         745350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              392554                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4987961                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187201                       # Inst execution rate
system.cpu1.iew.exec_refs                     7767364                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1854178                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85932378                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6574839                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            598006                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           458017                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2109518                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24111115                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5913186                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           289981                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21866356                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                349096                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               876486                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                373230                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1808471                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20386                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146286                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6710                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1275                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1254479                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       340608                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           474                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       140968                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        251586                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12382707                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21581570                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842577                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10433378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184763                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21590366                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27359537                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14366655                       # number of integer regfile writes
system.cpu1.ipc                              0.164757                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164757                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018629      4.60%      4.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13284218     59.96%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6492262     29.30%     93.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1361083      6.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22156337                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602147                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027177                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122020     20.26%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424874     70.56%     90.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                55249      9.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21739839                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161011752                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21581558                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28468322                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22299642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22156337                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1811473                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4356947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35241                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        283260                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2621115                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116061718                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190901                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641712                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102353081     88.19%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8982290      7.74%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2726407      2.35%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             916998      0.79%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             739584      0.64%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             131139      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             155846      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              29852      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26521      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116061718                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189683                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3928728                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          485984                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6574839                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2109518                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       116807068                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   869956943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90650665                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166070                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2784870                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5080858                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                697134                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6401                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31385944                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              25113205                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16765242                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10515017                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5644450                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                373230                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9417520                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3599172                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31385932                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24428                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               848                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6289226                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           847                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   138878447                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49023878                       # The number of ROB writes
system.cpu1.timesIdled                          13356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.854088                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2270976                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2843907                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254976                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4012806                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99039                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102020                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2981                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4417762                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2619                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509196                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170268                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647256                       # Number of branches committed
system.cpu2.commit.bw_lim_events               420265                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528283                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1781050                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505197                       # Number of instructions committed
system.cpu2.commit.committedOps              17014606                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112578718                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151135                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777528                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105595114     93.80%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3478109      3.09%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1153861      1.02%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1077766      0.96%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229796      0.20%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89732      0.08%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473012      0.42%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        61063      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       420265      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112578718                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174066                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892958                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697182                       # Number of loads committed
system.cpu2.commit.membars                    1018460                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018460      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796646     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206378     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992984      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014606                       # Class of committed instruction
system.cpu2.commit.refs                       6199374                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505197                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014606                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.856297                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.856297                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102504810                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87357                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2162546                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19450680                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2874769                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6196588                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170592                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224633                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1173113                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4417762                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3106868                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109360614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                47052                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19798342                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510600                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039038                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3303957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2370015                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.174952                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112919872                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.179852                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.597920                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100322111     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7721526      6.84%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2930605      2.60%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1365360      1.21%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  383341      0.34%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85235      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  111512      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112919872                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         244665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185462                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3928532                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161717                       # Inst execution rate
system.cpu2.iew.exec_refs                     6657743                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526996                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88082532                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5127179                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510058                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178767                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1558446                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18791758                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5130747                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151858                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18300601                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                423314                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               873711                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170592                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1916460                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          104293                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4215                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          520                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       429997                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        56254                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48778                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136684                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10794859                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18118631                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.846826                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9141367                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160109                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18123846                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22582517                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12260325                       # number of integer regfile writes
system.cpu2.ipc                              0.145851                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145851                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018673      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10733740     58.17%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5676358     30.76%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023546      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18452459                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     583564                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031625                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117383     20.11%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                412677     70.72%     90.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                53500      9.17%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18017334                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150449873                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18118619                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20569019                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17263114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18452459                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528644                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1777151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41547                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       754171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112919872                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163412                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.603220                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101565727     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7534547      6.67%     96.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2091269      1.85%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             735708      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             690014      0.61%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             112879      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144282      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25461      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19985      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112919872                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163059                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3195438                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          358330                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5127179                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1558446                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       113164537                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   873599706                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93323915                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441969                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3361391                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3313488                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                755802                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2262                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23794407                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19218012                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13018442                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6584879                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5212945                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170592                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9498896                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1576473                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23794395                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28102                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               826                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7070101                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           825                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130953108                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37932741                       # The number of ROB writes
system.cpu2.timesIdled                           4749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.901418                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3475272                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3999097                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           888735                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5717000                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116448                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204593                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88145                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6550186                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1272                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           472863                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470602                       # Number of branches committed
system.cpu3.commit.bw_lim_events               369556                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10032940                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860476                       # Number of instructions committed
system.cpu3.commit.committedOps              16369805                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106278215                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154028                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99451867     93.58%     93.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3402109      3.20%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1186819      1.12%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1041340      0.98%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215705      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74835      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       475293      0.45%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60691      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       369556      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106278215                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151197                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254688                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568704                       # Number of loads committed
system.cpu3.commit.membars                    1018367                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018367      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353687     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077854     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919759      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369805                       # Class of committed instruction
system.cpu3.commit.refs                       5997625                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860476                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369805                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.811164                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.811164                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90076716                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               416762                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2981703                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              28778160                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5110618                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11045118                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                473163                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               487047                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186035                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6550186                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5176324                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    101369949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                84801                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      32415276                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1778070                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.060634                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5632652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3591720                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.300063                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107891650                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.312668                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.818787                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                88240047     81.79%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11667966     10.81%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4599328      4.26%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1930698      1.79%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  606943      0.56%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  432630      0.40%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  413830      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     197      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107891650                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         136650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              485874                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4494550                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.176385                       # Inst execution rate
system.cpu3.iew.exec_refs                     6414318                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442324                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76085617                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7329026                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            987769                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           395524                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2416782                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26398976                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4971994                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           303953                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19054588                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                497752                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               972478                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                473163                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2074029                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15710                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           95003                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2173                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          140                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2760322                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       987861                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           112                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43741                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        442133                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11295693                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18901068                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817242                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9231319                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.174964                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18905934                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                23655587                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12553406                       # number of integer regfile writes
system.cpu3.ipc                              0.146818                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146818                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018585      5.26%      5.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11889554     61.42%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5513452     28.48%     95.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936810      4.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19358541                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     577759                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029845                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122548     21.21%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406250     70.31%     91.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48957      8.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18917699                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147251114                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18901056                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         36428226                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23437322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19358541                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2961654                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10029170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64651                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1433508                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7523092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107891650                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179426                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.620004                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95584328     88.59%     88.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8577381      7.95%     96.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1936533      1.79%     98.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             818757      0.76%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             674307      0.62%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             114184      0.11%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140732      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24141      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21287      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107891650                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179199                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5537379                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          843850                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7329026                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2416782                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       108028300                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   878735338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               80756412                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036704                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2854157                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5964889                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                798735                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1562                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             34092747                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              28031961                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18985060                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10973035                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5781098                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                473163                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9690833                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7948356                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        34092735                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33318                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               931                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6142516                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           930                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   132310065                       # The number of ROB reads
system.cpu3.rob.rob_writes                   54419761                       # The number of ROB writes
system.cpu3.timesIdled                           2374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2359383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4671813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54278                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26040144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2039597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52204856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2093875                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             848903                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1578764                       # Transaction distribution
system.membus.trans_dist::CleanEvict           733550                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            565                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1509024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1508989                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        848903                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7029703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7029703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251945984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251945984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1384                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2359497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2359497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2359497                       # Request fanout histogram
system.membus.respLayer1.occupancy        12657562500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11657057252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3209260830.882353                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19765672015.922821                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.79%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199433072000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56931312500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 436459473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3100851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3100851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3100851                       # number of overall hits
system.cpu2.icache.overall_hits::total        3100851                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6017                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6017                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6017                       # number of overall misses
system.cpu2.icache.overall_misses::total         6017                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    242435000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    242435000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    242435000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    242435000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3106868                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3106868                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3106868                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3106868                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40291.673591                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40291.673591                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40291.673591                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40291.673591                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          599                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    99.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5343                       # number of writebacks
system.cpu2.icache.writebacks::total             5343                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          642                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          642                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          642                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          642                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5375                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5375                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5375                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5375                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    216100000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    216100000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    216100000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    216100000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001730                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001730                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40204.651163                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40204.651163                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40204.651163                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40204.651163                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5343                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3100851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3100851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6017                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6017                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    242435000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    242435000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3106868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3106868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40291.673591                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40291.673591                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          642                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          642                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5375                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5375                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    216100000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    216100000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001730                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40204.651163                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40204.651163                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977200                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3019437                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5343                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           565.120157                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349126000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977200                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6219111                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6219111                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4599523                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4599523                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4599523                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4599523                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1335880                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1335880                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1335880                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1335880                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170076283663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170076283663                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170076283663                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170076283663                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5935403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5935403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5935403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5935403                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225070                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225070                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225070                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225070                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127314.042925                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127314.042925                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127314.042925                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127314.042925                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1424983                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77318                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17902                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1152                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.599095                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.116319                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531989                       # number of writebacks
system.cpu2.dcache.writebacks::total           531989                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1009694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1009694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1009694                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1009694                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326186                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326186                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326186                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326186                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37961566300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37961566300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37961566300                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37961566300                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054956                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054956                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054956                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054956                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116380.121464                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116380.121464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116380.121464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116380.121464                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531989                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4145473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4145473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       797348                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       797348                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  80997550000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  80997550000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4942821                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4942821                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101583.687424                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101583.687424                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       641847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       641847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155501                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155501                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16881597500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16881597500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108562.629822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108562.629822                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       538532                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       538532                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  89078733663                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  89078733663                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.542557                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.542557                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165410.288828                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165410.288828                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367847                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367847                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170685                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170685                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21079968800                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21079968800                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123502.175352                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123502.175352                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          272                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          272                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5599000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5599000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.481416                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.481416                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20584.558824                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20584.558824                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          180                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           92                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       626500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       626500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.162832                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.162832                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6809.782609                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6809.782609                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       761500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       761500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.419075                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.419075                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5251.724138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5251.724138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          139                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       638500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       638500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.401734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.401734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4593.525180                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4593.525180                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       264500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       264500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       248500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       248500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284963                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284963                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224233                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224233                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20892802500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20892802500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509196                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509196                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440367                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440367                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93174.521591                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93174.521591                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224233                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224233                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20668569500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20668569500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440367                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440367                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92174.521591                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92174.521591                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.531409                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5433399                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550248                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.874455                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349137500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.531409                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.891607                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891607                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13441297                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13441297                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3817573660.869565                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21455702954.832508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     97.39%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199432968000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54369814500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 439020971000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5173176                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5173176                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5173176                       # number of overall hits
system.cpu3.icache.overall_hits::total        5173176                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3148                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3148                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3148                       # number of overall misses
system.cpu3.icache.overall_misses::total         3148                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    148716000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    148716000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    148716000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    148716000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5176324                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5176324                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5176324                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5176324                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000608                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000608                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000608                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000608                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47241.423126                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47241.423126                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47241.423126                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47241.423126                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2875                       # number of writebacks
system.cpu3.icache.writebacks::total             2875                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          241                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          241                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2907                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2907                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    134664000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134664000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    134664000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134664000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000562                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000562                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000562                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000562                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46324.045408                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46324.045408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46324.045408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46324.045408                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2875                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5173176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5173176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3148                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3148                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    148716000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    148716000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5176324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5176324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000608                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000608                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47241.423126                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47241.423126                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          241                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    134664000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134664000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46324.045408                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46324.045408                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976846                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5117745                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2875                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1780.085217                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355736000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976846                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10355555                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10355555                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4441513                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4441513                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4441513                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4441513                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1283800                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1283800                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1283800                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1283800                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 175574298634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 175574298634                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 175574298634                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 175574298634                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5725313                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5725313                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5725313                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5725313                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224232                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224232                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224232                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136761.410371                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136761.410371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136761.410371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136761.410371                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1399346                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        82394                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16047                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1045                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.202966                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.845933                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496173                       # number of writebacks
system.cpu3.dcache.writebacks::total           496173                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       978014                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       978014                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       978014                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       978014                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305786                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305786                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305786                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305786                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36631247892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36631247892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36631247892                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36631247892                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053409                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053409                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053409                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053409                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119793.737751                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119793.737751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119793.737751                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119793.737751                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496173                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4029652                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4029652                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       776301                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       776301                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81640633500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81640633500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4805953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4805953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161529                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161529                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105166.209370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105166.209370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       626180                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       626180                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150121                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150121                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16969980500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16969980500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113042.016107                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113042.016107                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       411861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        411861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       507499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       507499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93933665134                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93933665134                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919360                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919360                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.552013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 185091.330493                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 185091.330493                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       351834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       351834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155665                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155665                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19661267392                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19661267392                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169319                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169319                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126304.997218                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126304.997218                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4627500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4627500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.397770                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.397770                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21623.831776                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21623.831776                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.122677                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122677                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6280.303030                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6280.303030                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1132000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1132000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.463807                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.463807                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6543.352601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6543.352601                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       983000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       983000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450402                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450402                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5851.190476                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5851.190476                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       304000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       304000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       285000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       285000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305682                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305682                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203468                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203468                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19118289000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19118289000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399623                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399623                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93962.141467                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93962.141467                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203468                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203468                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18914821000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18914821000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399623                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399623                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92962.141467                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92962.141467                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.209587                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5255442                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509054                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.323938                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355747500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.209587                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.881550                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881550                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12979827                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12979827                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       629618150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   886128642.616737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       157500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2669604500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   487094604000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6296181500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88099124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88099124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88099124                       # number of overall hits
system.cpu0.icache.overall_hits::total       88099124                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14356998                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14356998                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14356998                       # number of overall misses
system.cpu0.icache.overall_misses::total     14356998                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183289221994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183289221994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183289221994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183289221994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102456122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102456122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102456122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102456122                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140128                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12766.542281                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12766.542281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12766.542281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12766.542281                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2610                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.625000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12837360                       # number of writebacks
system.cpu0.icache.writebacks::total         12837360                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1519605                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1519605                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1519605                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1519605                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12837393                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12837393                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12837393                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12837393                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157705451995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157705451995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157705451995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157705451995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125296                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125296                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125296                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125296                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12284.850358                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12284.850358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12284.850358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12284.850358                       # average overall mshr miss latency
system.cpu0.icache.replacements              12837360                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88099124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88099124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14356998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14356998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183289221994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183289221994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102456122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102456122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12766.542281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12766.542281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1519605                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1519605                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12837393                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12837393                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157705451995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157705451995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12284.850358                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12284.850358                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100935097                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12837360                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.862605                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217749636                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217749636                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238003687                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238003687                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238003687                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238003687                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16363767                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16363767                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16363767                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16363767                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 532110563394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 532110563394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 532110563394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 532110563394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254367454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254367454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254367454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254367454                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064331                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32517.608164                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32517.608164                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32517.608164                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32517.608164                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7330929                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250011                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141444                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2935                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.829197                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.182624                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11632763                       # number of writebacks
system.cpu0.dcache.writebacks::total         11632763                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4901193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4901193                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4901193                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4901193                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11462574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11462574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11462574                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11462574                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227407949399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227407949399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227407949399                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227407949399                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045063                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045063                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045063                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045063                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19839.169579                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19839.169579                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19839.169579                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19839.169579                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11632763                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172076788                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172076788                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12478315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12478315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338611632000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338611632000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184555103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184555103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27136.006103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27136.006103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2941803                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2941803                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9536512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9536512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170969181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170969181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17927.852552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17927.852552                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65926899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65926899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3885452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3885452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 193498931394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 193498931394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812351                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812351                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49800.880668                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49800.880668                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1959390                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1959390                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1926062                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1926062                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56438768399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56438768399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29302.674784                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29302.674784                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9418000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9418000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412835                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412835                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10925.754060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10925.754060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          831                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          831                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1159500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1159500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014847                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014847                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37403.225806                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37403.225806                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2235500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2235500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139418                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139418                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8041.366906                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8041.366906                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1963500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1963500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.136409                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.136409                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7218.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7218.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191134                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191134                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17323300500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17323300500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375224                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375224                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90634.321994                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90634.321994                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191134                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191134                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17132166500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17132166500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375224                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375224                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89634.321994                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89634.321994                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.874626                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249978997                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11653426                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.451116                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.874626                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521415304                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521415304                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12799479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10755411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               49686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               42886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42115                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23704857                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12799479                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10755411                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9990                       # number of overall hits
system.l2.overall_hits::.cpu1.data              49686                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3600                       # number of overall hits
system.l2.overall_hits::.cpu2.data              42886                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1690                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42115                       # number of overall hits
system.l2.overall_hits::total                23704857                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37911                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            876531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454482                       # number of demand (read+write) misses
system.l2.demand_misses::total                2360328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37911                       # number of overall misses
system.l2.overall_misses::.cpu0.data           876531                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5081                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494331                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1775                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489000                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1217                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454482                       # number of overall misses
system.l2.overall_misses::total               2360328                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3314469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91287956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    490316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58130753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    166023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57016488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    110277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54040649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264556932500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3314469500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91287956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    490316000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58130753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    166023000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57016488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    110277500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54040649000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264556932500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12837390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11631942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26065185                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12837390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11631942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26065185                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.337138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.330233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.919370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.418645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.337138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.330233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.919370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.418645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87427.646330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104146.865313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96499.901594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117594.795795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93534.084507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116598.135992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90614.215283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118906.027081                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112084.817237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87427.646330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104146.865313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96499.901594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117594.795795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93534.084507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116598.135992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90614.215283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118906.027081                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112084.817237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1578765                       # number of writebacks
system.l2.writebacks::total                   1578765                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2433                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2433                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       876180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2357895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       876180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2357895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2930743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82501511001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    417259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53160015501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    125327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52105327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     83328001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49482639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 240806150003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2930743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82501511001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    417259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53160015501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    125327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52105327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     83328001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49482639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 240806150003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.312985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.907854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.259721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.918712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.330237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.312985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.907854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.259721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.918712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.330237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090461                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77479.590758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94160.459039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88458.660165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107635.770663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89775.787966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106631.181827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86800.001042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108925.897798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102127.596862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77479.590758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94160.459039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88458.660165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107635.770663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89775.787966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106631.181827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86800.001042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108925.897798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102127.596862                       # average overall mshr miss latency
system.l2.replacements                        4405219                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3390749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3390749                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3390749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3390749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22563331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22563331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22563331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22563331                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  131                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1658000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1687500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.021277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.065217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.407240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20219.512195                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         7375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        18750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1648500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        85000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1813500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.021277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.065217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.407240                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.658537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20150                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            153                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.305556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.280000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.150000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.267974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       442000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       144000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       827500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.305556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.280000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.150000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.267974                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20182.926829                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1624690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1696143                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         482872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1508991                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52717571000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40642234000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40692138500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37566755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171618699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2107562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3205134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.229114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.939742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.926057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.470804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109175.042247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115925.582377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114904.101485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116888.377050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113730.763802                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       482872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1508991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47888860501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37136344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37150738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34352855500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156528798501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.939742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.926057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.470804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99175.061923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105925.582377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104904.101485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106888.377050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103730.770098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12799479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12814759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3314469500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    490316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    166023000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    110277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4081086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12837390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12860743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.337138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.330233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.418645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87427.646330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96499.901594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93534.084507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90614.215283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88750.130480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          379                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1085                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2930743000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    417259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    125327000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     83328001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3556657501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.312985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.259721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.330237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77479.590758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88458.660165                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89775.787966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86800.001042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79214.626183                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9130721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        26603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9193955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       393659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          805353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38570385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17488519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16324350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16473893500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88857147500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9524380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9999308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.869851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.889980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97979.177410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121666.033588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121046.640961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123778.239864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110333.167568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          351                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          443                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          350                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1348                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       393308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       804005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34612650500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16023671501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14954588500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15129783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80720694001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.867594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.888615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88003.932033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111819.841737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111178.265556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113853.647432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100398.248768                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.964286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.967033                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1586000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1719500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19580.246914                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19539.772727                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999811                       # Cycle average of tags in use
system.l2.tags.total_refs                    52017068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4405222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.808047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.103703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.918057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.654689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.092226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.049019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.144884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.385230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420563126                       # Number of tag accesses
system.l2.tags.data_accesses                420563126                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2420800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56075456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        301888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31608832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         89344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31273600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29073792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150905152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2420800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       301888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        89344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2873472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101040896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101040896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         876179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2357893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1578764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1578764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4906456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113653229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           611864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64064496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           181082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63385051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           124526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58926500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305853203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4906456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       611864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       181082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       124526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5823927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204788778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204788778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204788778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4906456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113653229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          611864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64064496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          181082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63385051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          124526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58926500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510641981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    863720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002909634250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5029513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1481314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2357893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1578764                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2357893                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1578764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29980                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5357                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            151011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           141256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98980996000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11639565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142629364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42519.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61269.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1050227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2357893                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1578764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  801996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  637826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1885045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.453275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.202159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.895348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1262352     66.97%     66.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       425497     22.57%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79298      4.21%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32364      1.72%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17468      0.93%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11079      0.59%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7741      0.41%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5770      0.31%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43476      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1885045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.952659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.957175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97183     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88571     91.13%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              927      0.95%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6078      6.25%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1247      1.28%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              291      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               61      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148986432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1918720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100696768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150905152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101040896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       301.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493390682500                       # Total gap between requests
system.mem_ctrls.avgGap                     125332.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2420736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55278080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       301888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31273792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        89344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30877184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        61440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28683968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100696768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4906325.920835422352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112037114.645303815603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 611863.879245470860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63385439.937446907163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 181081.614463997743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62581598.415359951556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 124526.038599883832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58136407.981214724481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204091302.390161901712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       876179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1578764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1364199500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46127722000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    218459750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32538933750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66447250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31711368750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42941500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30559292250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11850323839250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36066.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52646.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46313.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65883.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47598.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64895.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44730.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67270.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7506076.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7230113940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3842877720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8438458980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4365016200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38947278240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106349936520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99904220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       269077902240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.364669                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 258437539000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16475160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218478086500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6229193040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3310868055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8182839840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3848063940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38947278240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178441609350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39195443520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       278155295985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.762649                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99966290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16475160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376949335500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3477162984                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20593648944.811340                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199433022500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58745412500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434645373000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4088887                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4088887                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4088887                       # number of overall hits
system.cpu1.icache.overall_hits::total        4088887                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17099                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17099                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17099                       # number of overall misses
system.cpu1.icache.overall_misses::total        17099                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    703748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    703748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    703748500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    703748500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4105986                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4105986                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4105986                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4105986                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004164                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004164                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004164                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004164                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41157.289900                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41157.289900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41157.289900                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41157.289900                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          562                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15039                       # number of writebacks
system.cpu1.icache.writebacks::total            15039                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2028                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2028                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2028                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2028                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15071                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15071                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15071                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15071                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    626655000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    626655000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    626655000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    626655000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003670                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003670                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003670                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003670                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41580.187114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41580.187114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41580.187114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41580.187114                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15039                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4088887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4088887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    703748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    703748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4105986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4105986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41157.289900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41157.289900                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2028                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2028                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15071                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15071                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    626655000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    626655000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41580.187114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41580.187114                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977507                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4050711                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15039                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           269.347098                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341955000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977507                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8227043                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8227043                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5492765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5492765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5492765                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5492765                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1432122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1432122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1432122                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1432122                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 184467253610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 184467253610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 184467253610                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 184467253610                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6924887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6924887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6924887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6924887                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206808                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206808                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206808                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206808                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128806.940756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128806.940756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128806.940756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128806.940756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1555949                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20739                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1281                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.025266                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.701795                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543400                       # number of writebacks
system.cpu1.dcache.writebacks::total           543400                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1084262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1084262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1084262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1084262                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347860                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347860                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40189070078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40189070078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40189070078                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40189070078                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050233                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050233                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050233                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050233                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115532.312074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115532.312074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115532.312074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115532.312074                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543400                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4810849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4810849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       854712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       854712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88158455000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88158455000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5665561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5665561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103144.047352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103144.047352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       683868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       683868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170844                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170844                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18150429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18150429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106239.780150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106239.780150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       681916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        681916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96308798610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96308798610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259326                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259326                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458507                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458507                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 166794.476386                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 166794.476386                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400394                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400394                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177016                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177016                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22038641078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22038641078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124500.842172                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124500.842172                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5501000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5501000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.425331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.425331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24448.888889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24448.888889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       512000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       512000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.136106                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136106                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7111.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7111.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       927500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       927500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.426136                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.426136                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6183.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6183.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       794500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       794500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5332.214765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5332.214765                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       252000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       252000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292228                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292228                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216945                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216945                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19900157500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19900157500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509173                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509173                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91729.044228                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91729.044228                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216945                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216945                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19683212500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19683212500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90729.044228                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90729.044228                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.673000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6349073                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564633                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.244601                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341966500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.673000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15434545                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15434545                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493390785500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22862406                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4969514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22674159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2826454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1047                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1724                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3275673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3275672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12860746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10001663                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           91                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38512142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34918953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1652523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78270504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643183936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1488940544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1927040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69594048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68087488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       370048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63536768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336325824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4479517                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105709632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30545167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087864                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28165729     92.21%     92.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2227045      7.29%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34365      0.11%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  84067      0.28%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33961      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30545167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52167352966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826064531                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8259516                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764197221                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4497151                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17481962802                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19275963164                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847767258                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22809994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               535979677000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 945180                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   948161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   760.37                       # Real time elapsed on the host
host_tick_rate                               56011050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718682695                       # Number of instructions simulated
sim_ops                                     720949049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042589                       # Number of seconds simulated
sim_ticks                                 42588891500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.624532                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7575209                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7921826                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1331752                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13716332                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34411                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54573                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20162                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14707916                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12036                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4315                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1118354                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5983218                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1432454                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140657                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23619812                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27490879                       # Number of instructions committed
system.cpu0.commit.committedOps              27556211                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67455492                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408510                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386117                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57274352     84.91%     84.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5573656      8.26%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1439725      2.13%     95.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       755084      1.12%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       331435      0.49%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159518      0.24%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169985      0.25%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319283      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1432454      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67455492                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70124                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27116021                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6795328                       # Number of loads committed
system.cpu0.commit.membars                      98354                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99038      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19586653     71.08%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6778      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6799069     24.67%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059529      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27556211                       # Class of committed instruction
system.cpu0.commit.refs                       7859481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27490879                       # Number of Instructions Simulated
system.cpu0.committedOps                     27556211                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.988505                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.988505                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33403910                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               215417                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6570804                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56608988                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7653016                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28243366                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1121180                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               653088                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1036350                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14707916                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3760144                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63245714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82690                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1334                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64474677                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2669156                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179023                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6876070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7609620                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.784778                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71457822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.907401                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.051435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32599255     45.62%     45.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20638088     28.88%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11967110     16.75%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5528734      7.74%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  242015      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292864      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  126019      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16030      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   47707      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71457822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2046                       # number of floating regfile writes
system.cpu0.idleCycles                       10698803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1249362                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9460557                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544346                       # Inst execution rate
system.cpu0.iew.exec_refs                    12930399                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1151041                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11857872                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12661773                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70925                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           574373                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1254036                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51133982                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11779358                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1320020                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44721639                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61298                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3507944                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1121180                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3636922                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       105750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17110                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5866445                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       189883                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       449974                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        799388                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31418882                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42609064                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816356                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25648984                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518632                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42903967                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57335393                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32281540                       # number of integer regfile writes
system.cpu0.ipc                              0.334615                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334615                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101704      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32450481     70.48%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7231      0.02%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1961      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12320223     26.76%     97.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1156728      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            632      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46041659                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3378                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6709                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3274                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3340                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314423                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006829                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180399     57.37%     57.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     57.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.02%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                121806     38.74%     96.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12097      3.85%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46251000                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163922141                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42605790                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74708594                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50925060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46041659                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             208922                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23577773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73287                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68265                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10150037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71457822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644319                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46907083     65.64%     65.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13110548     18.35%     83.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5873936      8.22%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2842024      3.98%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1737163      2.43%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             468516      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298516      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185449      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34587      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71457822                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560413                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           140130                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10520                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12661773                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1254036                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6209                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82156625                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3021169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20270659                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20485683                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                302439                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8999343                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8340943                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               249295                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70399337                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54300836                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40732399                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27642375                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                393369                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1121180                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9381039                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20246720                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2833                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70396504                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4043226                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64739                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2453890                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64731                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117168251                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106361764                       # The number of ROB writes
system.cpu0.timesIdled                         112350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2666                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.147914                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7638967                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7783117                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1321519                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13678524                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12849                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17052                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4203                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14582820                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1946                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4112                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1121135                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5717556                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1307165                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24191969                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26101666                       # Number of instructions committed
system.cpu1.commit.committedOps              26163120                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64050470                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.408477                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.373546                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54150151     84.54%     84.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5533308      8.64%     93.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1391125      2.17%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       711907      1.11%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       321196      0.50%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156592      0.24%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166405      0.26%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312621      0.49%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1307165      2.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64050470                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20514                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25740438                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6532320                       # Number of loads committed
system.cpu1.commit.membars                      92322                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92322      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18779976     71.78%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            193      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6536432     24.98%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        753843      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26163120                       # Class of committed instruction
system.cpu1.commit.refs                       7290275                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26101666                       # Number of Instructions Simulated
system.cpu1.committedOps                     26163120                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.682673                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.682673                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32119442                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               201819                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6615081                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55852760                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5641553                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28206801                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1122807                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               630751                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1021046                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14582820                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3573805                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62205849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58906                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63697755                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2646382                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208260                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4582592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7651816                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.909679                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68111649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.940507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045915                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29554122     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20541154     30.16%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11863666     17.42%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5503331      8.08%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  205420      0.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279024      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  121652      0.18%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11944      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31336      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68111649                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1910592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1257104                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9286695                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.623845                       # Inst execution rate
system.cpu1.iew.exec_refs                    12417243                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    852366                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11820384                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12470885                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60801                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           569939                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1016120                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50316368                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11564877                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1321305                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43683033                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61624                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3116469                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1122807                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3241707                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9423                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5938565                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258165                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       456693                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        800411                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30764006                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41567352                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817794                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25158631                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.593631                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41891954                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55938847                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31717954                       # number of integer regfile writes
system.cpu1.ipc                              0.372763                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.372763                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93935      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31954538     71.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 236      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12097849     26.88%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             857426      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45004338                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     267344                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005940                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 169373     63.35%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97148     36.34%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  823      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45177747                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158464749                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41567352                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74469676                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50131023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45004338                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             185345                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24153248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56189                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10545788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68111649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.660744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.148109                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44035938     64.65%     64.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12744999     18.71%     83.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5910154      8.68%     92.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2831404      4.16%     96.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1699032      2.49%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             425445      0.62%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264482      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166986      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33209      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68111649                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.642715                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135759                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8726                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12470885                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1016120                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1613                       # number of misc regfile reads
system.cpu1.numCycles                        70022241                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15065686                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19845489                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19641785                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                289687                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6983363                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8355868                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               242285                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69484138                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53518668                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40288525                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27594032                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 44468                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1122807                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9033979                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20646740                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69484138                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3531979                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55759                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2331314                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55748                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   113088111                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104778626                       # The number of ROB writes
system.cpu1.timesIdled                          22726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.975299                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7626764                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7864646                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1314306                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13557679                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12371                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16880                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4509                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14461328                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2044                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3912                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1125291                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5682594                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1240368                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24505921                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25908394                       # Number of instructions committed
system.cpu2.commit.committedOps              25962985                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63238898                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.410554                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.361827                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53175266     84.09%     84.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5708537      9.03%     93.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1425414      2.25%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       709034      1.12%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334087      0.53%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167973      0.27%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       170172      0.27%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308047      0.49%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1240368      1.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63238898                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20428                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25552304                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6464037                       # Number of loads committed
system.cpu2.commit.membars                      82104                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82104      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18684008     71.96%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6467949     24.91%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728349      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25962985                       # Class of committed instruction
system.cpu2.commit.refs                       7196298                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25908394                       # Number of Instructions Simulated
system.cpu2.committedOps                     25962985                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.674975                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.674975                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31069936                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               190123                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6645543                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55986564                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5707425                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28415487                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1126844                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               600994                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1018753                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14461328                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3663887                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61351965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57877                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63758950                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2631718                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208664                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4670532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7639135                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.919985                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67338445                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.950771                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037372                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28608972     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20717811     30.77%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11927454     17.71%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5477488      8.13%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206990      0.31%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278308      0.41%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   80641      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11362      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29419      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67338445                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1965864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1264943                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9265718                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.629684                       # Inst execution rate
system.cpu2.iew.exec_refs                    12361915                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    834898                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11607321                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12433286                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51443                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           561921                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033024                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50433289                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11527017                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1339072                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43639781                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 63077                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2849684                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1126844                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2973305                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9511                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5969249                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       300763                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       471865                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        793078                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30503886                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41514862                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817291                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24930561                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.599023                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41859734                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55857684                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31730326                       # number of integer regfile writes
system.cpu2.ipc                              0.373835                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.373835                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83602      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31999043     71.14%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 279      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12060169     26.81%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             835406      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44978853                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     254940                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005668                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163119     63.98%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 91223     35.78%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  598      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45150191                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157630840                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41514862                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74903655                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50274523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44978853                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             158766                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24470304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            79749                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         43489                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10800946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67338445                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.667952                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.146111                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43235650     64.21%     64.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12680400     18.83%     83.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6010413      8.93%     91.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2857581      4.24%     96.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1715968      2.55%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             407779      0.61%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             246095      0.37%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150925      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33634      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67338445                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.649005                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           133230                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10275                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12433286                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033024                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1498                       # number of misc regfile reads
system.cpu2.numCycles                        69304309                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15783047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19422517                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19508918                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                286957                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7039274                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8155223                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               244201                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69695616                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53652688                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40442048                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27811067                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 47281                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1126844                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8833115                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20933130                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69695616                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3105628                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             46760                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2321687                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         46752                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112457140                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105044512                       # The number of ROB writes
system.cpu2.timesIdled                          22708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.552421                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7511061                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7779257                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1308911                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13383782                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12801                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17321                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4520                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14285714                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1891                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3987                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1109312                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5641045                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1254530                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24278503                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25746465                       # Number of instructions committed
system.cpu3.commit.committedOps              25792667                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62079596                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.415477                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.372993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52154022     84.01%     84.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5590964      9.01%     93.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1405590      2.26%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       723286      1.17%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       325935      0.53%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       163887      0.26%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       168424      0.27%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292958      0.47%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1254530      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62079596                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20404                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25394365                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6396427                       # Number of loads committed
system.cpu3.commit.membars                      69533                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69533      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18596003     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            217      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6400414     24.81%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726146      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25792667                       # Class of committed instruction
system.cpu3.commit.refs                       7126560                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25746465                       # Number of Instructions Simulated
system.cpu3.committedOps                     25792667                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.646240                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.646240                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30148578                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               200786                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6562202                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55521274                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5689279                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28190551                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1110900                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               632327                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               999876                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14285714                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3590268                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60225618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57987                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63207765                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2620998                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209679                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4602985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7523862                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.927734                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66139184                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.959276                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.038215                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27820562     42.06%     42.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20447014     30.92%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11778496     17.81%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5488176      8.30%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  215938      0.33%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278544      0.42%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   77035      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8835      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   24584      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66139184                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1992131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1245975                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9179326                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.635400                       # Inst execution rate
system.cpu3.iew.exec_refs                    12196504                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815122                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11678685                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12306062                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46333                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           548011                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001709                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50036306                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11381382                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1327669                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43290656                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63132                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2582260                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1110900                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2705583                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78019                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9618                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5909635                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       271576                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       460017                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        785958                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30314617                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41212991                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816898                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24763960                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.604905                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41547134                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55395694                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31532297                       # number of integer regfile writes
system.cpu3.ipc                              0.377895                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.377895                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71061      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31820409     71.32%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 271      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11912620     26.70%     98.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             813610      1.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44618325                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     256755                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005754                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 166494     64.85%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 89231     34.75%     99.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1030      0.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44804019                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155709378                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41212991                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74280013                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49898741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44618325                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             137565                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24243639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            76789                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         38976                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10674124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66139184                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.674613                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.152195                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42297876     63.95%     63.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12488471     18.88%     82.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5960435      9.01%     91.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2859184      4.32%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1691805      2.56%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             404281      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             250953      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152343      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33836      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66139184                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.654887                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           112704                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9566                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12306062                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001709                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1528                       # number of misc regfile reads
system.cpu3.numCycles                        68131315                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16957304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19201016                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19390702                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                285823                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7001451                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8101114                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               248066                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69099600                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53232138                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40196275                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27588906                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 88348                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1110900                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8802366                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20805573                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69099600                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2434545                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41222                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2218901                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         41209                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110886174                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104208852                       # The number of ROB writes
system.cpu3.timesIdled                          22445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2240852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4219679                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       737489                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       230744                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2535720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1864708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5538246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2095452                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2081277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       375378                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1604658                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20640                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124308                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2081278                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6424710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6424710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165146176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165146176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30565                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2239643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2239643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2239643                       # Request fanout histogram
system.membus.respLayer1.occupancy        11628586000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6195376553                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1430                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          716                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11085327.513966                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14532001.706311                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          716    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    138736500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            716                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34651797000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7937094500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3639026                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3639026                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3639026                       # number of overall hits
system.cpu2.icache.overall_hits::total        3639026                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24861                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24861                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24861                       # number of overall misses
system.cpu2.icache.overall_misses::total        24861                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1598206998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1598206998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1598206998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1598206998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3663887                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3663887                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3663887                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3663887                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006785                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006785                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006785                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64285.708459                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64285.708459                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64285.708459                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64285.708459                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4167                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.142857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23289                       # number of writebacks
system.cpu2.icache.writebacks::total            23289                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1572                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1572                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23289                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23289                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23289                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23289                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1474230499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1474230499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1474230499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1474230499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006356                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006356                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006356                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006356                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63301.580102                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63301.580102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63301.580102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63301.580102                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23289                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3639026                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3639026                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24861                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24861                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1598206998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1598206998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3663887                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3663887                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64285.708459                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64285.708459                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1572                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1572                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23289                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23289                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1474230499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1474230499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63301.580102                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63301.580102                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3749104                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23321                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.760859                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7351063                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7351063                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8623122                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8623122                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8623122                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8623122                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3112429                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3112429                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3112429                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3112429                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233098323034                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233098323034                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233098323034                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233098323034                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11735551                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11735551                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11735551                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11735551                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.265214                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265214                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.265214                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265214                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74892.735877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74892.735877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74892.735877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74892.735877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4557685                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       357140                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86268                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5168                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.831699                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.106037                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618939                       # number of writebacks
system.cpu2.dcache.writebacks::total           618939                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2481068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2481068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2481068                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2481068                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631361                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631361                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631361                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631361                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53761253879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53761253879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53761253879                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53761253879                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053799                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053799                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053799                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053799                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85151.369627                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85151.369627                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85151.369627                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85151.369627                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618937                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8072215                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8072215                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2962750                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2962750                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222348315000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222348315000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11034965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11034965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.268487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.268487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75047.950384                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75047.950384                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2360205                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2360205                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51134940500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51134940500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84864.932080                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84864.932080                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       550907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        550907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       149679                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       149679                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10750008034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10750008034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.213648                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.213648                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71820.415917                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71820.415917                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       120863                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       120863                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28816                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28816                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2626313379                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2626313379                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91140.802991                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91140.802991                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27170                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27170                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1618                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1618                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39291000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39291000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056204                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056204                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24283.683560                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24283.683560                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          473                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          473                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1145                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1145                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.039774                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.039774                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12664.192140                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12664.192140                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21661                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21661                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5804                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5804                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     41952500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41952500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27465                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27465                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.211324                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.211324                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7228.204686                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7228.204686                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5639                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5639                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36459500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36459500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.205316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.205316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6465.596737                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6465.596737                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2040000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2040000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1894000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1894000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2843                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2843                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     57668000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     57668000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3912                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3912                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.726738                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.726738                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20284.206824                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20284.206824                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2843                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2843                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     54825000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     54825000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.726738                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.726738                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19284.206824                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19284.206824                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.867959                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9317793                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632375                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.734601                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.867959                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964624                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964624                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24223778                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24223778                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1522                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11185845.800525                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17779054.565082                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          762    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    224346000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34065277000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8523614500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3565279                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3565279                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3565279                       # number of overall hits
system.cpu3.icache.overall_hits::total        3565279                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24988                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24988                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24988                       # number of overall misses
system.cpu3.icache.overall_misses::total        24988                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1619897999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1619897999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1619897999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1619897999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3590267                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3590267                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3590267                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3590267                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006960                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006960                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006960                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006960                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64827.036938                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64827.036938                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64827.036938                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64827.036938                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4312                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    66.338462                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23344                       # number of writebacks
system.cpu3.icache.writebacks::total            23344                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1644                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1644                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1644                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1644                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23344                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23344                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23344                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23344                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1492815499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1492815499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1492815499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1492815499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006502                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006502                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006502                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006502                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63948.573466                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63948.573466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63948.573466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63948.573466                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23344                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3565279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3565279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24988                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24988                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1619897999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1619897999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3590267                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3590267                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006960                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006960                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64827.036938                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64827.036938                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1644                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1644                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23344                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23344                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1492815499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1492815499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63948.573466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63948.573466                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3646961                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23376                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.013048                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7203878                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7203878                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8520124                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8520124                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8520124                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8520124                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3095702                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3095702                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3095702                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3095702                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 233073056163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233073056163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 233073056163                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233073056163                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11615826                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11615826                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11615826                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11615826                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266507                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266507                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266507                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266507                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75289.241717                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75289.241717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75289.241717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75289.241717                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4185802                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       437333                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79284                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5807                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.795041                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.311348                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605454                       # number of writebacks
system.cpu3.dcache.writebacks::total           605454                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2477219                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2477219                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2477219                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2477219                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       618483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       618483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       618483                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       618483                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52617190891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52617190891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52617190891                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52617190891                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053245                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053245                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053245                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053245                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85074.595245                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85074.595245                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85074.595245                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85074.595245                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605450                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7964376                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7964376                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2948845                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2948845                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222379990000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222379990000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10913221                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10913221                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75412.573397                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75412.573397                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2360402                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2360402                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588443                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588443                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49939267500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49939267500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84866.788287                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84866.788287                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       555748                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        555748                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       146857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       146857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10693066163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10693066163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702605                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702605                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.209018                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.209018                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72812.778165                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72812.778165                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116817                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116817                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30040                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30040                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2677923391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2677923391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042755                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89145.252696                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89145.252696                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1644                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1644                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43740000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43740000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.066753                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066753                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26605.839416                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26605.839416                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          498                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          498                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1146                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1146                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046532                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046532                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13218.150087                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13218.150087                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18063                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18063                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5111                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5111                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     33800000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     33800000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.220549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.220549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6613.187243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6613.187243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         4982                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4982                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28947000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28947000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.214982                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.214982                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5810.317142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5810.317142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1766500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1766500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1637500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1637500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1112                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1112                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2875                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2875                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     62345000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     62345000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3987                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3987                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.721094                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.721094                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21685.217391                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21685.217391                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2874                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2874                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     59470000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     59470000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.720843                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.720843                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20692.414753                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20692.414753                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.642107                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9192990                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           619049                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.850181                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.642107                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.957566                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957566                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23954254                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23954254                       # Number of data accesses
system.cpu0.numPwrStateTransitions                610                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          305                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4953236.065574                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10762121.067203                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          305    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    103355500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            305                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41078154500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1510737000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3643187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3643187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3643187                       # number of overall hits
system.cpu0.icache.overall_hits::total        3643187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116955                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116955                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116955                       # number of overall misses
system.cpu0.icache.overall_misses::total       116955                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8240380476                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8240380476                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8240380476                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8240380476                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3760142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3760142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3760142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3760142                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031104                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031104                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031104                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031104                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70457.701475                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70457.701475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70457.701475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70457.701475                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28434                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              467                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.886510                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109126                       # number of writebacks
system.cpu0.icache.writebacks::total           109126                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7828                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7828                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109127                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109127                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7682979476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7682979476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7682979476                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7682979476                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029022                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70404.019867                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70404.019867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70404.019867                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70404.019867                       # average overall mshr miss latency
system.cpu0.icache.replacements                109126                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3643187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3643187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116955                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116955                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8240380476                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8240380476                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3760142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3760142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70457.701475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70457.701475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7682979476                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7682979476                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70404.019867                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70404.019867                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3753732                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.388061                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7629410                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7629410                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8811040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8811040                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8811040                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8811040                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3425150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3425150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3425150                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3425150                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 253778845388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 253778845388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 253778845388                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 253778845388                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12236190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12236190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12236190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12236190                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279920                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74092.768313                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74092.768313                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74092.768313                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74092.768313                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5699436                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       337779                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111076                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4859                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.311138                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.516156                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       694209                       # number of writebacks
system.cpu0.dcache.writebacks::total           694209                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2718416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2718416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2718416                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2718416                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       706734                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       706734                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       706734                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       706734                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59647256851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59647256851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59647256851                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59647256851                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057758                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057758                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057758                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057758                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84398.453804                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84398.453804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84398.453804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84398.453804                       # average overall mshr miss latency
system.cpu0.dcache.replacements                694205                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8109100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8109100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3101889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3101889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230966382500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230966382500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11210989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11210989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74459.912170                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74459.912170                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2454622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2454622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       647267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       647267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54633972000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54633972000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84407.164277                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84407.164277                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       701940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       323261                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       323261                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22812462888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22812462888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1025201                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1025201                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315315                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315315                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70569.796196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70569.796196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263794                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263794                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59467                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59467                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5013284851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5013284851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84303.644895                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84303.644895                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33010                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33010                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2694                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2694                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     67677000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67677000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075454                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075454                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25121.380846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25121.380846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1991                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1991                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          703                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          703                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9943.812233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9943.812233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6986                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6986                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     56470500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     56470500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.202798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.202798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8083.381048                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8083.381048                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     49685500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     49685500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7274.597365                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7274.597365                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       631500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       631500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       586500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       586500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     51377000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     51377000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4315                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4315                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.521900                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.521900                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22813.943162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22813.943162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     49125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     49125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.521900                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.521900                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21813.943162                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21813.943162                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.748028                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9591384                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           705589                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.593443                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.748028                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25326871                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25326871                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21708                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              116134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              107138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              105954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              104625                       # number of demand (read+write) hits
system.l2.demand_hits::total                   480976                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21708                       # number of overall hits
system.l2.overall_hits::.cpu0.data             116134                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8742                       # number of overall hits
system.l2.overall_hits::.cpu1.data             107138                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8355                       # number of overall hits
system.l2.overall_hits::.cpu2.data             105954                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8320                       # number of overall hits
system.l2.overall_hits::.cpu3.data             104625                       # number of overall hits
system.l2.overall_hits::total                  480976                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87418                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            575849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            521012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            514081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            501808                       # number of demand (read+write) misses
system.l2.demand_misses::total                2244619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87418                       # number of overall misses
system.l2.overall_misses::.cpu0.data           575849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14493                       # number of overall misses
system.l2.overall_misses::.cpu1.data           521012                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14934                       # number of overall misses
system.l2.overall_misses::.cpu2.data           514081                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15024                       # number of overall misses
system.l2.overall_misses::.cpu3.data           501808                       # number of overall misses
system.l2.overall_misses::total               2244619                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7264906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56876046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1292586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52226922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1330953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51262269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1349733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50155203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221758620500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7264906500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56876046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1292586500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52226922500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1330953500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51262269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1349733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50155203500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221758620500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          691983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          628150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2725595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         691983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         628150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2725595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.832172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.623757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.829439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.641247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829116                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.643592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.832172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.623757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.829439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.641247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829116                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.643592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83105.384475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98769.027992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89186.952322                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100241.304423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89122.371769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99716.326805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89838.458466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99948.991447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98795.662204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83105.384475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98769.027992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89186.952322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100241.304423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89122.371769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99716.326805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89838.458466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99948.991447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98795.662204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              375377                       # number of writebacks
system.l2.writebacks::total                    375377                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1024                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5910                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5855                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39494                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1024                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5910                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5855                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39494                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       571213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       515361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       508532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       496517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2205125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       571213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       515361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       508532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       496517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2205125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6326551502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50895144520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    724725504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46706338020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    751365501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45820906522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    790846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44853400513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196869278082                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6326551502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50895144520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    724725504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46706338020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    751365501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45820906522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    790846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44853400513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196869278082                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.791690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.825473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.369400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.389841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.820167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.404644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.818750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.809044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.791690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.825473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.369400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.389841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.820167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.404644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.818750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.809044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73229.061069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89100.115929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84437.318420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90628.390623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82758.618901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90104.273717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83722.845649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90336.082174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89278.058197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73229.061069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89100.115929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84437.318420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90628.390623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82758.618901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90104.273717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83722.845649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90336.082174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89278.058197                       # average overall mshr miss latency
system.l2.replacements                        4067402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447621                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1826989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1826989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1826989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1826989                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             330                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1114                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           700                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           327                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1639                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9966500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       514500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       903000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11897500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          860                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          625                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          651                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.813953                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.465154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.520000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.502304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.595351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14237.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1789.198606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1583.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2761.467890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7258.999390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          700                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          286                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          325                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          326                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14025498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5795999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6549499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6711500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33082496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.813953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.463533                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.520000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500768                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.594624                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.425714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20265.730769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20152.304615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20587.423313                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20209.221747                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           647                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           448                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           350                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1919                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          791                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          562                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          527                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2256                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     13798500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9546500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8645000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37172500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1010                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1001                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          726                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4175                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.550070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.556436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.526474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.517906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.540359                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17444.374210                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16986.654804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16404.174573                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13783.244681                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16477.171986                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          791                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          562                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          527                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          376                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2256                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15862000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11189500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     10514000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7512000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45077500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.550070                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.556436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.526474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.517906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.540359                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20053.097345                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19910.142349                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19950.664137                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19978.723404                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19981.161348                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4513                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13217                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          51029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123849                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4847173000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2607333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2556586500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2607346000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12618439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.918746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.899822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94988.594721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108467.156169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106364.890165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105364.341712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101885.675298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        51029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4336873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2366952502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2316168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2359886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11379879502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.918746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.899822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84988.398754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98467.114652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96366.465571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95364.341712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91885.856065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7264906500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1292586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1330953500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1349733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11238179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.623757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.641247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.643592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83105.384475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89186.952322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89122.371769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89838.458466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85222.300162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1024                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5910                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5855                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5578                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6326551502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    724725504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    751365501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    790846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8593488507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.791690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.369400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.389841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.404644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.634111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73229.061069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84437.318420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82758.618901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83722.845649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75712.220992                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       111621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       103056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       101870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       524820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       496974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       490045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       477062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1988901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52028873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49619589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48705682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47547857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197902002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       636441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       601061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2409535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.824617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.826828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.824038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99136.604931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99843.430441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99390.224367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99668.088215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99503.193975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4636                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5651                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5548                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       520184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       491323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       484497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       471771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1967775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46558271520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44339385518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43504738522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42493514513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176895910073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.817333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.816888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.814899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.816662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89503.467081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90244.880696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89793.617963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90072.332791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89896.410958                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              57                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.689655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.814286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       375000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       194500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       213500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       313000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1096000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.689655                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.814286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19409.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19228.070175                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999979                       # Cycle average of tags in use
system.l2.tags.total_refs                     4965451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4067479                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.220769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.892752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.087977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.160209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.265789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.220191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.282622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.967203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.268977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.854259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.108863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.107098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44125159                       # Number of tag accesses
system.l2.tags.data_accesses                 44125159                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5529216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36551680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        549312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32983104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        581056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32545920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        604544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31777088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141121920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5529216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       549312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       581056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       604544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7264128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24024192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24024192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         571120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         515361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         508530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         496517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2205030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       375378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             375378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        129827657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858244456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12898011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        774453216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13643370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        764188004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14194875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        746135597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3313585187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    129827657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12898011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13643370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14194875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170563913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564095264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564095264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564095264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       129827657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858244456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12898011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       774453216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13643370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       764188004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14194875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       746135597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3877680451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    563519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    511713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    504994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    493103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000296882250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22873                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22873                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3988929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2205031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     375378                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2205031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6769                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           129193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           161887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26435                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64477596000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10934160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105480696000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29484.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48234.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1598586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334669                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2205031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               375378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  339854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  437870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  426376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  345241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  249703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       622185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.861496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.888394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.041076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       265348     42.65%     42.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176627     28.39%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46844      7.53%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24422      3.93%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15431      2.48%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11237      1.81%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8530      1.37%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6875      1.10%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66871     10.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       622185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.605474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.684847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.816804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16833     73.59%     73.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4820     21.07%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          955      4.18%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          132      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           67      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           36      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           14      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22873                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.115420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.559869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21666     94.72%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              323      1.41%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              565      2.47%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      0.86%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.30%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.10%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22873                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139957248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1164736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23590912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141121984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24024192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3286.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3313.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42588948000                       # Total gap between requests
system.mem_ctrls.avgGap                      16504.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5529280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36065216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       549312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32749632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       581056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32319616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       604544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31558592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23590912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 129829159.793933585286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 846822134.358674168587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12898011.210270639509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 768971223.399885773659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13643369.891418751329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 758874318.201026558876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14194875.205897292122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 741005245.464066505432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553921719.235167145729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       571120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       515361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       508530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       496517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2753640250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27243783500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    366454500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25338508250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    372437000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24738164000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    396732750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24270975750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1066182651250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31872.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47702.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42695.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49166.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41021.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48646.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42000.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48882.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2840290.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2717876700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1444585725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9073483440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954028080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3362080800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19220154330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        168741120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36940950195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        867.384637                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    278318750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1422200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40888372750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1724524200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            916606350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6540497040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970105680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3362080800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18697759590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        608652480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32820226140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.628795                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1425348000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1422200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39741343500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1666                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9086555.755396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12245387.691693                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          834    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     63743000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35010704000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7578187500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3548944                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3548944                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3548944                       # number of overall hits
system.cpu1.icache.overall_hits::total        3548944                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24861                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24861                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24861                       # number of overall misses
system.cpu1.icache.overall_misses::total        24861                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1560399999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1560399999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1560399999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1560399999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3573805                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3573805                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3573805                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3573805                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006956                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006956                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006956                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006956                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62764.973211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62764.973211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62764.973211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62764.973211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3106                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.650000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23235                       # number of writebacks
system.cpu1.icache.writebacks::total            23235                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1626                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1626                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1626                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1626                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23235                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23235                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23235                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23235                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1440458000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1440458000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1440458000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1440458000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006501                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006501                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006501                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006501                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61995.179686                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61995.179686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61995.179686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61995.179686                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23235                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3548944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3548944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1560399999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1560399999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3573805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3573805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006956                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006956                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62764.973211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62764.973211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1626                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1626                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23235                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23235                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1440458000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1440458000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61995.179686                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61995.179686                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3625426                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23267                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.818369                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7170845                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7170845                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8607065                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8607065                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8607065                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8607065                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3181528                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3181528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3181528                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3181528                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 239260920994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 239260920994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 239260920994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 239260920994                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11788593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11788593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11788593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11788593                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.269882                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269882                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.269882                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269882                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75203.147982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75203.147982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75203.147982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75203.147982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4700229                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       316112                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4604                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.034426                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.660295                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       627006                       # number of writebacks
system.cpu1.dcache.writebacks::total           627006                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2542024                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2542024                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2542024                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2542024                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639504                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639504                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54752392404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54752392404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54752392404                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54752392404                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054248                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054248                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054248                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054248                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85616.966280                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85616.966280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85616.966280                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85616.966280                       # average overall mshr miss latency
system.cpu1.dcache.replacements                627006                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8050518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8050518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3015341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3015341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226942682500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226942682500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11065859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11065859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.272490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.272490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75262.692511                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75262.692511                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2404787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2404787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52074261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52074261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85290.181540                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85290.181540                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       556547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        556547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       166187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       166187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12318238494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12318238494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       722734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.229942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.229942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74122.756257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74122.756257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28950                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28950                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2678130904                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2678130904                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92508.839516                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92508.839516                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30569                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30569                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1651                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1651                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40157000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40157000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051241                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051241                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24322.834646                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24322.834646                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          474                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1177                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1177                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036530                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036530                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13128.717077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13128.717077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24983                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24983                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5730                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5730                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     42390500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     42390500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30713                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.186566                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.186566                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7397.993019                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7397.993019                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5595                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5595                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36962500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36962500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.182170                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.182170                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6606.344951                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6606.344951                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2247500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2247500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2080500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2080500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1027                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1027                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3085                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3085                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58992500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58992500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4112                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4112                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.750243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.750243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19122.366288                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19122.366288                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3085                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3085                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55907500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55907500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.750243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.750243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18122.366288                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18122.366288                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.982870                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9315886                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640816                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.537537                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.982870                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968215                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968215                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24352062                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24352062                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42588891500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2631243                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2276971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3692025                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22559                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36938                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          487                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2452260                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2105108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1906230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1881673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        70032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1840847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8270840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13968128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88716096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2974080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80329920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2980992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79294336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2988032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77560448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348812032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4148463                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27291392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6881056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.493337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.752448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4239421     61.61%     61.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2169076     31.52%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 246521      3.58%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 171593      2.49%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54444      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6881056                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5494221485                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957393488                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37901130                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937160889                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37848906                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067860353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164284428                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         970071368                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37838567                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
