
TAIKO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016f0c  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00019874  08017100  08017100  00027100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08030974  08030974  00050318  2**0
                  CONTENTS
  4 .ARM          00000000  08030974  08030974  00050318  2**0
                  CONTENTS
  5 .preinit_array 00000000  08030974  08030974  00050318  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08030974  08030974  00040974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08030978  08030978  00040978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000318  20000000  0803097c  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012e4  20000318  08030c94  00050318  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200015fc  08030c94  000515fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00050318  2**0
                  CONTENTS, READONLY
 12 .debug_info   000304ef  00000000  00000000  00050341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006fd2  00000000  00000000  00080830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002928  00000000  00000000  00087808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002648  00000000  00000000  0008a130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000249ea  00000000  00000000  0008c778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035091  00000000  00000000  000b1162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbd36  00000000  00000000  000e61f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a1f29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000be40  00000000  00000000  001a1f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000318 	.word	0x20000318
 800020c:	00000000 	.word	0x00000000
 8000210:	080170e4 	.word	0x080170e4

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000031c 	.word	0x2000031c
 800022c:	080170e4 	.word	0x080170e4

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <AddDrum>:

AudioTrack audio_tracks[MAX_TRACKS];
int num_tracks = 0;
int audio_dma_on = 0;

void AddDrum(DrumSound sound) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
	AddTrack((AudioTrack) {
		.buff = drum_sounds[sound],
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <AddDrum+0x38>)
 8000b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	AddTrack((AudioTrack) {
 8000b7a:	60bb      	str	r3, [r7, #8]
		.length = drum_sound_lengths[sound],
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	4a09      	ldr	r2, [pc, #36]	; (8000ba4 <AddDrum+0x3c>)
 8000b80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
	AddTrack((AudioTrack) {
 8000b84:	81bb      	strh	r3, [r7, #12]
 8000b86:	2300      	movs	r3, #0
 8000b88:	81fb      	strh	r3, [r7, #14]
 8000b8a:	f107 0308 	add.w	r3, r7, #8
 8000b8e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b92:	f000 f809 	bl	8000ba8 <AddTrack>
		.pos = 0
	});
}
 8000b96:	bf00      	nop
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	080172a0 	.word	0x080172a0

08000ba8 <AddTrack>:

void AddTrack(AudioTrack track) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	463b      	mov	r3, r7
 8000bb0:	e883 0003 	stmia.w	r3, {r0, r1}
	if (num_tracks >= MAX_TRACKS) return;
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <AddTrack+0x3c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b09      	cmp	r3, #9
 8000bba:	dc0d      	bgt.n	8000bd8 <AddTrack+0x30>
	audio_tracks[num_tracks++] = track;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <AddTrack+0x3c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	1c5a      	adds	r2, r3, #1
 8000bc2:	4908      	ldr	r1, [pc, #32]	; (8000be4 <AddTrack+0x3c>)
 8000bc4:	600a      	str	r2, [r1, #0]
 8000bc6:	4a08      	ldr	r2, [pc, #32]	; (8000be8 <AddTrack+0x40>)
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	4413      	add	r3, r2
 8000bcc:	463a      	mov	r2, r7
 8000bce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bd2:	e883 0003 	stmia.w	r3, {r0, r1}
 8000bd6:	e000      	b.n	8000bda <AddTrack+0x32>
	if (num_tracks >= MAX_TRACKS) return;
 8000bd8:	bf00      	nop
}
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	2000076c 	.word	0x2000076c
 8000be8:	2000071c 	.word	0x2000071c

08000bec <RemoveTrack>:

void RemoveTrack(uint16_t index) {
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	80fb      	strh	r3, [r7, #6]
	if (num_tracks <= 0) return;
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <RemoveTrack+0x44>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	dd12      	ble.n	8000c24 <RemoveTrack+0x38>
	audio_tracks[index] = audio_tracks[--num_tracks];
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <RemoveTrack+0x44>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	4a0a      	ldr	r2, [pc, #40]	; (8000c30 <RemoveTrack+0x44>)
 8000c06:	6013      	str	r3, [r2, #0]
 8000c08:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <RemoveTrack+0x44>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	4809      	ldr	r0, [pc, #36]	; (8000c34 <RemoveTrack+0x48>)
 8000c10:	4908      	ldr	r1, [pc, #32]	; (8000c34 <RemoveTrack+0x48>)
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	4403      	add	r3, r0
 8000c16:	00d2      	lsls	r2, r2, #3
 8000c18:	440a      	add	r2, r1
 8000c1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c1e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000c22:	e000      	b.n	8000c26 <RemoveTrack+0x3a>
	if (num_tracks <= 0) return;
 8000c24:	bf00      	nop
}
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	2000076c 	.word	0x2000076c
 8000c34:	2000071c 	.word	0x2000071c

08000c38 <PrecomputeMix>:

void PrecomputeMix() {
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b087      	sub	sp, #28
 8000c3c:	af02      	add	r7, sp, #8

	if (num_tracks <= 0) {
 8000c3e:	4b55      	ldr	r3, [pc, #340]	; (8000d94 <PrecomputeMix+0x15c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	dc11      	bgt.n	8000c6a <PrecomputeMix+0x32>
		if (audio_dma_on) {
 8000c46:	4b54      	ldr	r3, [pc, #336]	; (8000d98 <PrecomputeMix+0x160>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d006      	beq.n	8000c5c <PrecomputeMix+0x24>
			HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4852      	ldr	r0, [pc, #328]	; (8000d9c <PrecomputeMix+0x164>)
 8000c52:	f002 ffbb 	bl	8003bcc <HAL_DAC_Stop_DMA>
			audio_dma_on = 0;
 8000c56:	4b50      	ldr	r3, [pc, #320]	; (8000d98 <PrecomputeMix+0x160>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
		}
		memset(audio_buff, 0, AUDIO_BUFF_LENGTH * 2);
 8000c5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c60:	2100      	movs	r1, #0
 8000c62:	484f      	ldr	r0, [pc, #316]	; (8000da0 <PrecomputeMix+0x168>)
 8000c64:	f013 fc56 	bl	8014514 <memset>
			}
		}

	}

}
 8000c68:	e090      	b.n	8000d8c <PrecomputeMix+0x154>
		if (!audio_dma_on) {
 8000c6a:	4b4b      	ldr	r3, [pc, #300]	; (8000d98 <PrecomputeMix+0x160>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d126      	bne.n	8000cc0 <PrecomputeMix+0x88>
			HAL_TIM_Base_Stop(&htim2);
 8000c72:	484c      	ldr	r0, [pc, #304]	; (8000da4 <PrecomputeMix+0x16c>)
 8000c74:	f008 ff0a 	bl	8009a8c <HAL_TIM_Base_Stop>
			HAL_TIM_Base_Stop(&htim4);
 8000c78:	484b      	ldr	r0, [pc, #300]	; (8000da8 <PrecomputeMix+0x170>)
 8000c7a:	f008 ff07 	bl	8009a8c <HAL_TIM_Base_Stop>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)audio_buff, AUDIO_BUFF_LENGTH, DAC_ALIGN_12B_L);
 8000c7e:	2304      	movs	r3, #4
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c86:	4a46      	ldr	r2, [pc, #280]	; (8000da0 <PrecomputeMix+0x168>)
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4844      	ldr	r0, [pc, #272]	; (8000d9c <PrecomputeMix+0x164>)
 8000c8c:	f002 feee 	bl	8003a6c <HAL_DAC_Start_DMA>
			TIM2->CNT = 0;
 8000c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c94:	2200      	movs	r2, #0
 8000c96:	625a      	str	r2, [r3, #36]	; 0x24
			TIM4->CNT = 0;
 8000c98:	4b44      	ldr	r3, [pc, #272]	; (8000dac <PrecomputeMix+0x174>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start_IT(&htim4);
 8000c9e:	4842      	ldr	r0, [pc, #264]	; (8000da8 <PrecomputeMix+0x170>)
 8000ca0:	f008 ff1a 	bl	8009ad8 <HAL_TIM_Base_Start_IT>
			HAL_TIM_Base_Start(&htim2);
 8000ca4:	483f      	ldr	r0, [pc, #252]	; (8000da4 <PrecomputeMix+0x16c>)
 8000ca6:	f008 fe99 	bl	80099dc <HAL_TIM_Base_Start>
			__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8000caa:	4b3e      	ldr	r3, [pc, #248]	; (8000da4 <PrecomputeMix+0x16c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	4b3c      	ldr	r3, [pc, #240]	; (8000da4 <PrecomputeMix+0x16c>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f042 0201 	orr.w	r2, r2, #1
 8000cb8:	60da      	str	r2, [r3, #12]
			audio_dma_on = 1;
 8000cba:	4b37      	ldr	r3, [pc, #220]	; (8000d98 <PrecomputeMix+0x160>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	e05e      	b.n	8000d84 <PrecomputeMix+0x14c>
			int32_t sum = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60bb      	str	r3, [r7, #8]
			int j = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 8000cce:	e033      	b.n	8000d38 <PrecomputeMix+0x100>
				sum += audio_tracks[j].buff[audio_tracks[j].pos++] / 4;
 8000cd0:	4a37      	ldr	r2, [pc, #220]	; (8000db0 <PrecomputeMix+0x178>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8000cd8:	4a35      	ldr	r2, [pc, #212]	; (8000db0 <PrecomputeMix+0x178>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	00db      	lsls	r3, r3, #3
 8000cde:	4413      	add	r3, r2
 8000ce0:	88da      	ldrh	r2, [r3, #6]
 8000ce2:	1c53      	adds	r3, r2, #1
 8000ce4:	b29c      	uxth	r4, r3
 8000ce6:	4832      	ldr	r0, [pc, #200]	; (8000db0 <PrecomputeMix+0x178>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	00db      	lsls	r3, r3, #3
 8000cec:	4403      	add	r3, r0
 8000cee:	4620      	mov	r0, r4
 8000cf0:	80d8      	strh	r0, [r3, #6]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	440b      	add	r3, r1
 8000cf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	da00      	bge.n	8000d02 <PrecomputeMix+0xca>
 8000d00:	3303      	adds	r3, #3
 8000d02:	109b      	asrs	r3, r3, #2
 8000d04:	b21b      	sxth	r3, r3
 8000d06:	461a      	mov	r2, r3
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	60bb      	str	r3, [r7, #8]
				if (audio_tracks[j].pos > audio_tracks[j].length) {
 8000d0e:	4a28      	ldr	r2, [pc, #160]	; (8000db0 <PrecomputeMix+0x178>)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	00db      	lsls	r3, r3, #3
 8000d14:	4413      	add	r3, r2
 8000d16:	88da      	ldrh	r2, [r3, #6]
 8000d18:	4925      	ldr	r1, [pc, #148]	; (8000db0 <PrecomputeMix+0x178>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	440b      	add	r3, r1
 8000d20:	889b      	ldrh	r3, [r3, #4]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d905      	bls.n	8000d32 <PrecomputeMix+0xfa>
					RemoveTrack(j);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff5e 	bl	8000bec <RemoveTrack>
 8000d30:	e002      	b.n	8000d38 <PrecomputeMix+0x100>
					j++;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	3301      	adds	r3, #1
 8000d36:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 8000d38:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <PrecomputeMix+0x15c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	dbc6      	blt.n	8000cd0 <PrecomputeMix+0x98>
			if (sum < -32768) {
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8000d48:	da05      	bge.n	8000d56 <PrecomputeMix+0x11e>
				audio_buff[i] = 0;
 8000d4a:	4a15      	ldr	r2, [pc, #84]	; (8000da0 <PrecomputeMix+0x168>)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d54:	e013      	b.n	8000d7e <PrecomputeMix+0x146>
			} else if (sum > 32767) {
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d5c:	db06      	blt.n	8000d6c <PrecomputeMix+0x134>
				audio_buff[i] = 65535;
 8000d5e:	4a10      	ldr	r2, [pc, #64]	; (8000da0 <PrecomputeMix+0x168>)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d6a:	e008      	b.n	8000d7e <PrecomputeMix+0x146>
				audio_buff[i] = sum + 32768;
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000d74:	b299      	uxth	r1, r3
 8000d76:	4a0a      	ldr	r2, [pc, #40]	; (8000da0 <PrecomputeMix+0x168>)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	3301      	adds	r3, #1
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000d8a:	db9c      	blt.n	8000cc6 <PrecomputeMix+0x8e>
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	2000076c 	.word	0x2000076c
 8000d98:	20000770 	.word	0x20000770
 8000d9c:	20000940 	.word	0x20000940
 8000da0:	20000334 	.word	0x20000334
 8000da4:	20000b64 	.word	0x20000b64
 8000da8:	20000bf4 	.word	0x20000bf4
 8000dac:	40000800 	.word	0x40000800
 8000db0:	2000071c 	.word	0x2000071c

08000db4 <ButtonPadInit>:
#include "button.h"

GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
void ButtonPadInit() {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2110      	movs	r1, #16
 8000dbc:	480a      	ldr	r0, [pc, #40]	; (8000de8 <ButtonPadInit+0x34>)
 8000dbe:	f003 fe6c 	bl	8004a9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	4808      	ldr	r0, [pc, #32]	; (8000de8 <ButtonPadInit+0x34>)
 8000dc8:	f003 fe67 	bl	8004a9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2140      	movs	r1, #64	; 0x40
 8000dd0:	4805      	ldr	r0, [pc, #20]	; (8000de8 <ButtonPadInit+0x34>)
 8000dd2:	f003 fe62 	bl	8004a9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ddc:	4803      	ldr	r0, [pc, #12]	; (8000dec <ButtonPadInit+0x38>)
 8000dde:	f003 fe5c 	bl	8004a9a <HAL_GPIO_WritePin>
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40011800 	.word	0x40011800
 8000dec:	40011000 	.word	0x40011000

08000df0 <ButtonPadCallback>:

uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
uint16_t keyPressed = 0;
int ButtonPadCallback(int GPIO_Pin) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	// See if it's falling or rising edge, may fail at times
	int callback_pin_value = HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, GPIO_Pin);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4807      	ldr	r0, [pc, #28]	; (8000e1c <ButtonPadCallback+0x2c>)
 8000e00:	f003 fe34 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000e04:	4603      	mov	r3, r0
 8000e06:	60fb      	str	r3, [r7, #12]
	if (callback_pin_value == GPIO_PIN_RESET) {
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10a      	bne.n	8000e24 <ButtonPadCallback+0x34>
		previousMillis = HAL_GetTick();
 8000e0e:	f002 f9a3 	bl	8003158 <HAL_GetTick>
 8000e12:	4603      	mov	r3, r0
 8000e14:	4a02      	ldr	r2, [pc, #8]	; (8000e20 <ButtonPadCallback+0x30>)
 8000e16:	6013      	str	r3, [r2, #0]
		return 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	e14c      	b.n	80010b6 <ButtonPadCallback+0x2c6>
 8000e1c:	40011800 	.word	0x40011800
 8000e20:	20000784 	.word	0x20000784
	}

	currentMillis = HAL_GetTick();
 8000e24:	f002 f998 	bl	8003158 <HAL_GetTick>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4aa5      	ldr	r2, [pc, #660]	; (80010c0 <ButtonPadCallback+0x2d0>)
 8000e2c:	6013      	str	r3, [r2, #0]
	keyPressed = 0;
 8000e2e:	4ba5      	ldr	r3, [pc, #660]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	801a      	strh	r2, [r3, #0]
	if (currentMillis - previousMillis > 20) {
 8000e34:	4ba2      	ldr	r3, [pc, #648]	; (80010c0 <ButtonPadCallback+0x2d0>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4ba3      	ldr	r3, [pc, #652]	; (80010c8 <ButtonPadCallback+0x2d8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b14      	cmp	r3, #20
 8000e40:	f240 8133 	bls.w	80010aa <ButtonPadCallback+0x2ba>

		// Change this if the R pins are not the same
		GPIO_InitStructPrivate.Pin = BTN_PAD_R1_PIN|BTN_PAD_R2_PIN|BTN_PAD_R3_PIN|BTN_PAD_R4_PIN;
 8000e44:	4ba1      	ldr	r3, [pc, #644]	; (80010cc <ButtonPadCallback+0x2dc>)
 8000e46:	220f      	movs	r2, #15
 8000e48:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000e4a:	4ba0      	ldr	r3, [pc, #640]	; (80010cc <ButtonPadCallback+0x2dc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000e50:	4b9e      	ldr	r3, [pc, #632]	; (80010cc <ButtonPadCallback+0x2dc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	4b9d      	ldr	r3, [pc, #628]	; (80010cc <ButtonPadCallback+0x2dc>)
 8000e58:	2202      	movs	r2, #2
 8000e5a:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8000e5c:	499b      	ldr	r1, [pc, #620]	; (80010cc <ButtonPadCallback+0x2dc>)
 8000e5e:	489c      	ldr	r0, [pc, #624]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000e60:	f003 fc70 	bl	8004744 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2110      	movs	r1, #16
 8000e68:	4899      	ldr	r0, [pc, #612]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000e6a:	f003 fe16 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2120      	movs	r1, #32
 8000e72:	4897      	ldr	r0, [pc, #604]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000e74:	f003 fe11 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2140      	movs	r1, #64	; 0x40
 8000e7c:	4894      	ldr	r0, [pc, #592]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000e7e:	f003 fe0c 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e88:	4892      	ldr	r0, [pc, #584]	; (80010d4 <ButtonPadCallback+0x2e4>)
 8000e8a:	f003 fe06 	bl	8004a9a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 16;
 8000e8e:	2101      	movs	r1, #1
 8000e90:	488f      	ldr	r0, [pc, #572]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000e92:	f003 fdeb 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d005      	beq.n	8000ea8 <ButtonPadCallback+0xb8>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d102      	bne.n	8000ea8 <ButtonPadCallback+0xb8>
 8000ea2:	4b88      	ldr	r3, [pc, #544]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000ea4:	2210      	movs	r2, #16
 8000ea6:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 15;
 8000ea8:	2102      	movs	r1, #2
 8000eaa:	4889      	ldr	r0, [pc, #548]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000eac:	f003 fdde 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d005      	beq.n	8000ec2 <ButtonPadCallback+0xd2>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d102      	bne.n	8000ec2 <ButtonPadCallback+0xd2>
 8000ebc:	4b81      	ldr	r3, [pc, #516]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000ebe:	220f      	movs	r2, #15
 8000ec0:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 14;
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	4882      	ldr	r0, [pc, #520]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000ec6:	f003 fdd1 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d005      	beq.n	8000edc <ButtonPadCallback+0xec>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b04      	cmp	r3, #4
 8000ed4:	d102      	bne.n	8000edc <ButtonPadCallback+0xec>
 8000ed6:	4b7b      	ldr	r3, [pc, #492]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000ed8:	220e      	movs	r2, #14
 8000eda:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 13;
 8000edc:	2108      	movs	r1, #8
 8000ede:	487c      	ldr	r0, [pc, #496]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000ee0:	f003 fdc4 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d005      	beq.n	8000ef6 <ButtonPadCallback+0x106>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b08      	cmp	r3, #8
 8000eee:	d102      	bne.n	8000ef6 <ButtonPadCallback+0x106>
 8000ef0:	4b74      	ldr	r3, [pc, #464]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000ef2:	220d      	movs	r2, #13
 8000ef4:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2110      	movs	r1, #16
 8000efa:	4875      	ldr	r0, [pc, #468]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000efc:	f003 fdcd 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2120      	movs	r1, #32
 8000f04:	4872      	ldr	r0, [pc, #456]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f06:	f003 fdc8 	bl	8004a9a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 12;
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4870      	ldr	r0, [pc, #448]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f0e:	f003 fdad 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d005      	beq.n	8000f24 <ButtonPadCallback+0x134>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d102      	bne.n	8000f24 <ButtonPadCallback+0x134>
 8000f1e:	4b69      	ldr	r3, [pc, #420]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000f20:	220c      	movs	r2, #12
 8000f22:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 11;
 8000f24:	2102      	movs	r1, #2
 8000f26:	486a      	ldr	r0, [pc, #424]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f28:	f003 fda0 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d005      	beq.n	8000f3e <ButtonPadCallback+0x14e>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d102      	bne.n	8000f3e <ButtonPadCallback+0x14e>
 8000f38:	4b62      	ldr	r3, [pc, #392]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000f3a:	220b      	movs	r2, #11
 8000f3c:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 10;
 8000f3e:	2104      	movs	r1, #4
 8000f40:	4863      	ldr	r0, [pc, #396]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f42:	f003 fd93 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d005      	beq.n	8000f58 <ButtonPadCallback+0x168>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d102      	bne.n	8000f58 <ButtonPadCallback+0x168>
 8000f52:	4b5c      	ldr	r3, [pc, #368]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000f54:	220a      	movs	r2, #10
 8000f56:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 9;
 8000f58:	2108      	movs	r1, #8
 8000f5a:	485d      	ldr	r0, [pc, #372]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f5c:	f003 fd86 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d005      	beq.n	8000f72 <ButtonPadCallback+0x182>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b08      	cmp	r3, #8
 8000f6a:	d102      	bne.n	8000f72 <ButtonPadCallback+0x182>
 8000f6c:	4b55      	ldr	r3, [pc, #340]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000f6e:	2209      	movs	r2, #9
 8000f70:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2120      	movs	r1, #32
 8000f76:	4856      	ldr	r0, [pc, #344]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f78:	f003 fd8f 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2140      	movs	r1, #64	; 0x40
 8000f80:	4853      	ldr	r0, [pc, #332]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f82:	f003 fd8a 	bl	8004a9a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 8;
 8000f86:	2101      	movs	r1, #1
 8000f88:	4851      	ldr	r0, [pc, #324]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000f8a:	f003 fd6f 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <ButtonPadCallback+0x1b0>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d102      	bne.n	8000fa0 <ButtonPadCallback+0x1b0>
 8000f9a:	4b4a      	ldr	r3, [pc, #296]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000f9c:	2208      	movs	r2, #8
 8000f9e:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 7;
 8000fa0:	2102      	movs	r1, #2
 8000fa2:	484b      	ldr	r0, [pc, #300]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000fa4:	f003 fd62 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d005      	beq.n	8000fba <ButtonPadCallback+0x1ca>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d102      	bne.n	8000fba <ButtonPadCallback+0x1ca>
 8000fb4:	4b43      	ldr	r3, [pc, #268]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000fb6:	2207      	movs	r2, #7
 8000fb8:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 6;
 8000fba:	2104      	movs	r1, #4
 8000fbc:	4844      	ldr	r0, [pc, #272]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000fbe:	f003 fd55 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d005      	beq.n	8000fd4 <ButtonPadCallback+0x1e4>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d102      	bne.n	8000fd4 <ButtonPadCallback+0x1e4>
 8000fce:	4b3d      	ldr	r3, [pc, #244]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000fd0:	2206      	movs	r2, #6
 8000fd2:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 5;
 8000fd4:	2108      	movs	r1, #8
 8000fd6:	483e      	ldr	r0, [pc, #248]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000fd8:	f003 fd48 	bl	8004a6c <HAL_GPIO_ReadPin>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d005      	beq.n	8000fee <ButtonPadCallback+0x1fe>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	d102      	bne.n	8000fee <ButtonPadCallback+0x1fe>
 8000fe8:	4b36      	ldr	r3, [pc, #216]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8000fea:	2205      	movs	r2, #5
 8000fec:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2140      	movs	r1, #64	; 0x40
 8000ff2:	4837      	ldr	r0, [pc, #220]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8000ff4:	f003 fd51 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ffe:	4835      	ldr	r0, [pc, #212]	; (80010d4 <ButtonPadCallback+0x2e4>)
 8001000:	f003 fd4b 	bl	8004a9a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 4;
 8001004:	2101      	movs	r1, #1
 8001006:	4832      	ldr	r0, [pc, #200]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8001008:	f003 fd30 	bl	8004a6c <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d005      	beq.n	800101e <ButtonPadCallback+0x22e>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d102      	bne.n	800101e <ButtonPadCallback+0x22e>
 8001018:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <ButtonPadCallback+0x2d4>)
 800101a:	2204      	movs	r2, #4
 800101c:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 3;
 800101e:	2102      	movs	r1, #2
 8001020:	482b      	ldr	r0, [pc, #172]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8001022:	f003 fd23 	bl	8004a6c <HAL_GPIO_ReadPin>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d005      	beq.n	8001038 <ButtonPadCallback+0x248>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d102      	bne.n	8001038 <ButtonPadCallback+0x248>
 8001032:	4b24      	ldr	r3, [pc, #144]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8001034:	2203      	movs	r2, #3
 8001036:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 2;
 8001038:	2104      	movs	r1, #4
 800103a:	4825      	ldr	r0, [pc, #148]	; (80010d0 <ButtonPadCallback+0x2e0>)
 800103c:	f003 fd16 	bl	8004a6c <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <ButtonPadCallback+0x262>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b04      	cmp	r3, #4
 800104a:	d102      	bne.n	8001052 <ButtonPadCallback+0x262>
 800104c:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <ButtonPadCallback+0x2d4>)
 800104e:	2202      	movs	r2, #2
 8001050:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 1;
 8001052:	2108      	movs	r1, #8
 8001054:	481e      	ldr	r0, [pc, #120]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8001056:	f003 fd09 	bl	8004a6c <HAL_GPIO_ReadPin>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d005      	beq.n	800106c <ButtonPadCallback+0x27c>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b08      	cmp	r3, #8
 8001064:	d102      	bne.n	800106c <ButtonPadCallback+0x27c>
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <ButtonPadCallback+0x2d4>)
 8001068:	2201      	movs	r2, #1
 800106a:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 800106c:	2201      	movs	r2, #1
 800106e:	2110      	movs	r1, #16
 8001070:	4817      	ldr	r0, [pc, #92]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8001072:	f003 fd12 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 8001076:	2201      	movs	r2, #1
 8001078:	2120      	movs	r1, #32
 800107a:	4815      	ldr	r0, [pc, #84]	; (80010d0 <ButtonPadCallback+0x2e0>)
 800107c:	f003 fd0d 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001080:	2201      	movs	r2, #1
 8001082:	2140      	movs	r1, #64	; 0x40
 8001084:	4812      	ldr	r0, [pc, #72]	; (80010d0 <ButtonPadCallback+0x2e0>)
 8001086:	f003 fd08 	bl	8004a9a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 800108a:	2201      	movs	r2, #1
 800108c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001090:	4810      	ldr	r0, [pc, #64]	; (80010d4 <ButtonPadCallback+0x2e4>)
 8001092:	f003 fd02 	bl	8004a9a <HAL_GPIO_WritePin>

		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001096:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <ButtonPadCallback+0x2dc>)
 8001098:	4a0f      	ldr	r2, [pc, #60]	; (80010d8 <ButtonPadCallback+0x2e8>)
 800109a:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <ButtonPadCallback+0x2dc>)
 800109e:	2202      	movs	r2, #2
 80010a0:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 80010a2:	490a      	ldr	r1, [pc, #40]	; (80010cc <ButtonPadCallback+0x2dc>)
 80010a4:	480a      	ldr	r0, [pc, #40]	; (80010d0 <ButtonPadCallback+0x2e0>)
 80010a6:	f003 fb4d 	bl	8004744 <HAL_GPIO_Init>
	}

	previousMillis = currentMillis;
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <ButtonPadCallback+0x2d0>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a06      	ldr	r2, [pc, #24]	; (80010c8 <ButtonPadCallback+0x2d8>)
 80010b0:	6013      	str	r3, [r2, #0]
	return keyPressed;
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <ButtonPadCallback+0x2d4>)
 80010b4:	881b      	ldrh	r3, [r3, #0]

}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000788 	.word	0x20000788
 80010c4:	2000078c 	.word	0x2000078c
 80010c8:	20000784 	.word	0x20000784
 80010cc:	20000774 	.word	0x20000774
 80010d0:	40011800 	.word	0x40011800
 80010d4:	40011000 	.word	0x40011000
 80010d8:	10310000 	.word	0x10310000

080010dc <DrumThreshWrite>:
	}
	f_close(&file);

}

void DrumThreshWrite() {
 80010dc:	b580      	push	{r7, lr}
 80010de:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 80010e2:	af00      	add	r7, sp, #0
	FIL file;
	int temp;
	FRESULT fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 80010e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010e8:	2203      	movs	r2, #3
 80010ea:	4952      	ldr	r1, [pc, #328]	; (8001234 <DrumThreshWrite+0x158>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f010 fa97 	bl	8011620 <f_open>
 80010f2:	4603      	mov	r3, r0
 80010f4:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	if (fresult == FR_OK) {
 80010f8:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d13c      	bne.n	800117a <DrumThreshWrite+0x9e>
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001100:	4b4d      	ldr	r3, [pc, #308]	; (8001238 <DrumThreshWrite+0x15c>)
 8001102:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001104:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001108:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <DrumThreshWrite+0x15c>)
 8001110:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001112:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001116:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	4b46      	ldr	r3, [pc, #280]	; (8001238 <DrumThreshWrite+0x15c>)
 800111e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001122:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001126:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	4b42      	ldr	r3, [pc, #264]	; (8001238 <DrumThreshWrite+0x15c>)
 800112e:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001132:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001136:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800113a:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 800113c:	4b3e      	ldr	r3, [pc, #248]	; (8001238 <DrumThreshWrite+0x15c>)
 800113e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001140:	4b3d      	ldr	r3, [pc, #244]	; (8001238 <DrumThreshWrite+0x15c>)
 8001142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001144:	441a      	add	r2, r3
 8001146:	4b3c      	ldr	r3, [pc, #240]	; (8001238 <DrumThreshWrite+0x15c>)
 8001148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800114c:	441a      	add	r2, r3
 800114e:	4b3a      	ldr	r3, [pc, #232]	; (8001238 <DrumThreshWrite+0x15c>)
 8001150:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001154:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001156:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800115a:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800115e:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001160:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001164:	f107 0118 	add.w	r1, r7, #24
 8001168:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800116c:	2214      	movs	r2, #20
 800116e:	f010 fcdc 	bl	8011b2a <f_write>
 8001172:	4603      	mov	r3, r0
 8001174:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8001178:	e051      	b.n	800121e <DrumThreshWrite+0x142>
	} else if (fresult == FR_NO_FILE) {
 800117a:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800117e:	2b04      	cmp	r3, #4
 8001180:	d145      	bne.n	800120e <DrumThreshWrite+0x132>
		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 8001182:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001186:	2206      	movs	r2, #6
 8001188:	492a      	ldr	r1, [pc, #168]	; (8001234 <DrumThreshWrite+0x158>)
 800118a:	4618      	mov	r0, r3
 800118c:	f010 fa48 	bl	8011620 <f_open>
 8001190:	4603      	mov	r3, r0
 8001192:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001196:	4b28      	ldr	r3, [pc, #160]	; (8001238 <DrumThreshWrite+0x15c>)
 8001198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800119a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800119e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <DrumThreshWrite+0x15c>)
 80011a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011a8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80011ac:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	4b21      	ldr	r3, [pc, #132]	; (8001238 <DrumThreshWrite+0x15c>)
 80011b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80011b8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80011bc:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <DrumThreshWrite+0x15c>)
 80011c4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80011c8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80011cc:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80011d0:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <DrumThreshWrite+0x15c>)
 80011d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011d6:	4b18      	ldr	r3, [pc, #96]	; (8001238 <DrumThreshWrite+0x15c>)
 80011d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011da:	441a      	add	r2, r3
 80011dc:	4b16      	ldr	r3, [pc, #88]	; (8001238 <DrumThreshWrite+0x15c>)
 80011de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011e2:	441a      	add	r2, r3
 80011e4:	4b14      	ldr	r3, [pc, #80]	; (8001238 <DrumThreshWrite+0x15c>)
 80011e6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80011ea:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80011ec:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80011f0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80011f4:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 80011f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011fa:	1d39      	adds	r1, r7, #4
 80011fc:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001200:	2214      	movs	r2, #20
 8001202:	f010 fc92 	bl	8011b2a <f_write>
 8001206:	4603      	mov	r3, r0
 8001208:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 800120c:	e007      	b.n	800121e <DrumThreshWrite+0x142>
	} else {
		LCD_Print(0, 19, "Error: f_open (%d)", fresult); while (1);
 800120e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8001212:	4a0a      	ldr	r2, [pc, #40]	; (800123c <DrumThreshWrite+0x160>)
 8001214:	2113      	movs	r1, #19
 8001216:	2000      	movs	r0, #0
 8001218:	f000 fcaa 	bl	8001b70 <LCD_Print>
 800121c:	e7fe      	b.n	800121c <DrumThreshWrite+0x140>
	}
	f_close(&file);
 800121e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001222:	4618      	mov	r0, r3
 8001224:	f010 ff41 	bl	80120aa <f_close>
}
 8001228:	bf00      	nop
 800122a:	f507 7718 	add.w	r7, r7, #608	; 0x260
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	08017100 	.word	0x08017100
 8001238:	200007a0 	.word	0x200007a0
 800123c:	08017154 	.word	0x08017154

08001240 <DrumUpdate>:
	}
	free(values);

}

void DrumUpdate(uint16_t activations) { // actiavtions: bitwise representation
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	80fb      	strh	r3, [r7, #6]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124a:	b672      	cpsid	i
}
 800124c:	bf00      	nop

	__disable_irq();

	int i = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
	DrumStruct* drum = drums;
 8001252:	4b2a      	ldr	r3, [pc, #168]	; (80012fc <DrumUpdate+0xbc>)
 8001254:	60bb      	str	r3, [r7, #8]
	for (; i < 4; i++, drum++) {
 8001256:	e048      	b.n	80012ea <DrumUpdate+0xaa>
		if (*(drum->sensor_value_pt) > drum->sensor_thresh || ((activations >> i) & 1)) {
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	691b      	ldr	r3, [r3, #16]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001262:	429a      	cmp	r2, r3
 8001264:	d807      	bhi.n	8001276 <DrumUpdate+0x36>
 8001266:	88fa      	ldrh	r2, [r7, #6]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	fa42 f303 	asr.w	r3, r2, r3
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d011      	beq.n	800129a <DrumUpdate+0x5a>
			if (drum->state == DRUM_IDLE) {
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	7a1b      	ldrb	r3, [r3, #8]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d104      	bne.n	8001288 <DrumUpdate+0x48>
				AddDrum(drum->sound); // play the sound
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	785b      	ldrb	r3, [r3, #1]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fc70 	bl	8000b68 <AddDrum>
			}
			drum->state = DRUM_HIT;
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2201      	movs	r2, #1
 800128c:	721a      	strb	r2, [r3, #8]
			drum->last_tick = HAL_GetTick();
 800128e:	f001 ff63 	bl	8003158 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	60da      	str	r2, [r3, #12]
 8001298:	e011      	b.n	80012be <DrumUpdate+0x7e>
		} else {
			if (drum->state != DRUM_IDLE) {
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	7a1b      	ldrb	r3, [r3, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00d      	beq.n	80012be <DrumUpdate+0x7e>
				drum->state = DRUM_COOLDOWN;
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	2202      	movs	r2, #2
 80012a6:	721a      	strb	r2, [r3, #8]
				if (/* drum->state == DRUM_COOLDOWN
					&& */HAL_GetTick() - drum->last_tick > DRUM_COOLDOWN_LENGTH) {
 80012a8:	f001 ff56 	bl	8003158 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	1ad3      	subs	r3, r2, r3
				if (/* drum->state == DRUM_COOLDOWN
 80012b4:	2b14      	cmp	r3, #20
 80012b6:	d902      	bls.n	80012be <DrumUpdate+0x7e>
					drum->state = DRUM_IDLE;
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	2200      	movs	r2, #0
 80012bc:	721a      	strb	r2, [r3, #8]
				}
			}
		}

		if (*(drum->sensor_value_pt) > drum_max_val[i]) {
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	490e      	ldr	r1, [pc, #56]	; (8001300 <DrumUpdate+0xc0>)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d906      	bls.n	80012de <DrumUpdate+0x9e>
			drum_max_val[i] = *(drum->sensor_value_pt);
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	490a      	ldr	r1, [pc, #40]	; (8001300 <DrumUpdate+0xc0>)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (; i < 4; i++, drum++) {
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3301      	adds	r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	3330      	adds	r3, #48	; 0x30
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	ddb3      	ble.n	8001258 <DrumUpdate+0x18>
  __ASM volatile ("cpsie i" : : : "memory");
 80012f0:	b662      	cpsie	i
}
 80012f2:	bf00      	nop
		}
	}

	__enable_irq();
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200007a0 	.word	0x200007a0
 8001300:	20000860 	.word	0x20000860

08001304 <ButtonPad_DrumCalibration>:

//	LCD_Print(0, (*r)++, "%3d", drums[0].state);

}

void ButtonPad_DrumCalibration(int keyPressed) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	switch (keyPressed) {
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	2b07      	cmp	r3, #7
 8001312:	d866      	bhi.n	80013e2 <ButtonPad_DrumCalibration+0xde>
 8001314:	a201      	add	r2, pc, #4	; (adr r2, 800131c <ButtonPad_DrumCalibration+0x18>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800133d 	.word	0x0800133d
 8001320:	08001345 	.word	0x08001345
 8001324:	0800134d 	.word	0x0800134d
 8001328:	08001355 	.word	0x08001355
 800132c:	0800135d 	.word	0x0800135d
 8001330:	0800138f 	.word	0x0800138f
 8001334:	080013c1 	.word	0x080013c1
 8001338:	080013dd 	.word	0x080013dd
		case 1: AddDrum(DRUM_DON); break;
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff fc13 	bl	8000b68 <AddDrum>
 8001342:	e04e      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 2: AddDrum(DRUM_KA); break;
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff fc0f 	bl	8000b68 <AddDrum>
 800134a:	e04a      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 3: DrumUpdate(1); break;
 800134c:	2001      	movs	r0, #1
 800134e:	f7ff ff77 	bl	8001240 <DrumUpdate>
 8001352:	e046      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 4: DrumUpdate(2); break;
 8001354:	2002      	movs	r0, #2
 8001356:	f7ff ff73 	bl	8001240 <DrumUpdate>
 800135a:	e042      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 5: drums[drum_calibrate_number].sensor_thresh += 10; break;
 800135c:	4b23      	ldr	r3, [pc, #140]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	4a23      	ldr	r2, [pc, #140]	; (80013f0 <ButtonPad_DrumCalibration+0xec>)
 8001364:	460b      	mov	r3, r1
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	440b      	add	r3, r1
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	4413      	add	r3, r2
 800136e:	3328      	adds	r3, #40	; 0x28
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a1e      	ldr	r2, [pc, #120]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 8001374:	8812      	ldrh	r2, [r2, #0]
 8001376:	4610      	mov	r0, r2
 8001378:	f103 020a 	add.w	r2, r3, #10
 800137c:	491c      	ldr	r1, [pc, #112]	; (80013f0 <ButtonPad_DrumCalibration+0xec>)
 800137e:	4603      	mov	r3, r0
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4403      	add	r3, r0
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	440b      	add	r3, r1
 8001388:	3328      	adds	r3, #40	; 0x28
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	e029      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 6: drums[drum_calibrate_number].sensor_thresh -= 10; break;
 800138e:	4b17      	ldr	r3, [pc, #92]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	4619      	mov	r1, r3
 8001394:	4a16      	ldr	r2, [pc, #88]	; (80013f0 <ButtonPad_DrumCalibration+0xec>)
 8001396:	460b      	mov	r3, r1
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	440b      	add	r3, r1
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	4413      	add	r3, r2
 80013a0:	3328      	adds	r3, #40	; 0x28
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a11      	ldr	r2, [pc, #68]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 80013a6:	8812      	ldrh	r2, [r2, #0]
 80013a8:	4610      	mov	r0, r2
 80013aa:	f1a3 020a 	sub.w	r2, r3, #10
 80013ae:	4910      	ldr	r1, [pc, #64]	; (80013f0 <ButtonPad_DrumCalibration+0xec>)
 80013b0:	4603      	mov	r3, r0
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4403      	add	r3, r0
 80013b6:	011b      	lsls	r3, r3, #4
 80013b8:	440b      	add	r3, r1
 80013ba:	3328      	adds	r3, #40	; 0x28
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	e010      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 7: drum_calibrate_number = (drum_calibrate_number + 1) % NUM_DRUMS; break;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	3301      	adds	r3, #1
 80013c6:	425a      	negs	r2, r3
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	f002 0203 	and.w	r2, r2, #3
 80013d0:	bf58      	it	pl
 80013d2:	4253      	negpl	r3, r2
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	4b05      	ldr	r3, [pc, #20]	; (80013ec <ButtonPad_DrumCalibration+0xe8>)
 80013d8:	801a      	strh	r2, [r3, #0]
 80013da:	e002      	b.n	80013e2 <ButtonPad_DrumCalibration+0xde>
		case 8: DrumThreshWrite(); break;
 80013dc:	f7ff fe7e 	bl	80010dc <DrumThreshWrite>
 80013e0:	bf00      	nop
	}
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000870 	.word	0x20000870
 80013f0:	200007a0 	.word	0x200007a0

080013f4 <ILI9341_Send_Command>:
static void ILI9341_Send_Command(unsigned char command);
static void ILI9341_Send_Burst(unsigned short color, unsigned long len);
static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size);


static inline void ILI9341_Send_Command(unsigned char command) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80013fe:	2200      	movs	r2, #0
 8001400:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001404:	4808      	ldr	r0, [pc, #32]	; (8001428 <ILI9341_Send_Command+0x34>)
 8001406:	f003 fb48 	bl	8004a9a <HAL_GPIO_WritePin>
	DC_COMMAND;
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001410:	4805      	ldr	r0, [pc, #20]	; (8001428 <ILI9341_Send_Command+0x34>)
 8001412:	f003 fb42 	bl	8004a9a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4618      	mov	r0, r3
 800141a:	f000 f95d 	bl	80016d8 <ILI9341_SPI_Send>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40010c00 	.word	0x40010c00

0800142c <ILI9341_Send_Data>:

static inline void ILI9341_Send_Data(unsigned char data) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 8001436:	2200      	movs	r2, #0
 8001438:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800143c:	4808      	ldr	r0, [pc, #32]	; (8001460 <ILI9341_Send_Data+0x34>)
 800143e:	f003 fb2c 	bl	8004a9a <HAL_GPIO_WritePin>
	DC_DATA;
 8001442:	2201      	movs	r2, #1
 8001444:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001448:	4805      	ldr	r0, [pc, #20]	; (8001460 <ILI9341_Send_Data+0x34>)
 800144a:	f003 fb26 	bl	8004a9a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	4618      	mov	r0, r3
 8001452:	f000 f941 	bl	80016d8 <ILI9341_SPI_Send>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40010c00 	.word	0x40010c00

08001464 <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
static SPI_HandleTypeDef lcd_spi;

void ILI9341_Init() {
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	ILI9341_SPI_Init();
 8001468:	f000 f900 	bl	800166c <ILI9341_SPI_Init>

	/* Reset The Screen */
	ILI9341_Reset();
 800146c:	f000 f958 	bl	8001720 <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 8001470:	2001      	movs	r0, #1
 8001472:	f7ff ffbf 	bl	80013f4 <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 8001476:	20cb      	movs	r0, #203	; 0xcb
 8001478:	f7ff ffbc 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 800147c:	2039      	movs	r0, #57	; 0x39
 800147e:	f7ff ffd5 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 8001482:	202c      	movs	r0, #44	; 0x2c
 8001484:	f7ff ffd2 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff ffcf 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 800148e:	2034      	movs	r0, #52	; 0x34
 8001490:	f7ff ffcc 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8001494:	2002      	movs	r0, #2
 8001496:	f7ff ffc9 	bl	800142c <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 800149a:	20cf      	movs	r0, #207	; 0xcf
 800149c:	f7ff ffaa 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff ffc3 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 80014a6:	20c1      	movs	r0, #193	; 0xc1
 80014a8:	f7ff ffc0 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 80014ac:	2030      	movs	r0, #48	; 0x30
 80014ae:	f7ff ffbd 	bl	800142c <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 80014b2:	20e8      	movs	r0, #232	; 0xe8
 80014b4:	f7ff ff9e 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 80014b8:	2085      	movs	r0, #133	; 0x85
 80014ba:	f7ff ffb7 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80014be:	2000      	movs	r0, #0
 80014c0:	f7ff ffb4 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 80014c4:	2078      	movs	r0, #120	; 0x78
 80014c6:	f7ff ffb1 	bl	800142c <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 80014ca:	20ea      	movs	r0, #234	; 0xea
 80014cc:	f7ff ff92 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80014d0:	2000      	movs	r0, #0
 80014d2:	f7ff ffab 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f7ff ffa8 	bl	800142c <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 80014dc:	20ed      	movs	r0, #237	; 0xed
 80014de:	f7ff ff89 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 80014e2:	2064      	movs	r0, #100	; 0x64
 80014e4:	f7ff ffa2 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 80014e8:	2003      	movs	r0, #3
 80014ea:	f7ff ff9f 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 80014ee:	2012      	movs	r0, #18
 80014f0:	f7ff ff9c 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 80014f4:	2081      	movs	r0, #129	; 0x81
 80014f6:	f7ff ff99 	bl	800142c <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 80014fa:	20f7      	movs	r0, #247	; 0xf7
 80014fc:	f7ff ff7a 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 8001500:	2020      	movs	r0, #32
 8001502:	f7ff ff93 	bl	800142c <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 8001506:	20c0      	movs	r0, #192	; 0xc0
 8001508:	f7ff ff74 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 800150c:	2010      	movs	r0, #16
 800150e:	f7ff ff8d 	bl	800142c <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 8001512:	20c1      	movs	r0, #193	; 0xc1
 8001514:	f7ff ff6e 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8001518:	2010      	movs	r0, #16
 800151a:	f7ff ff87 	bl	800142c <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 800151e:	20c5      	movs	r0, #197	; 0xc5
 8001520:	f7ff ff68 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 8001524:	203e      	movs	r0, #62	; 0x3e
 8001526:	f7ff ff81 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 800152a:	2028      	movs	r0, #40	; 0x28
 800152c:	f7ff ff7e 	bl	800142c <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 8001530:	20c7      	movs	r0, #199	; 0xc7
 8001532:	f7ff ff5f 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 8001536:	2086      	movs	r0, #134	; 0x86
 8001538:	f7ff ff78 	bl	800142c <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 800153c:	2036      	movs	r0, #54	; 0x36
 800153e:	f7ff ff59 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 8001542:	2048      	movs	r0, #72	; 0x48
 8001544:	f7ff ff72 	bl	800142c <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 8001548:	203a      	movs	r0, #58	; 0x3a
 800154a:	f7ff ff53 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 800154e:	2055      	movs	r0, #85	; 0x55
 8001550:	f7ff ff6c 	bl	800142c <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 8001554:	20b1      	movs	r0, #177	; 0xb1
 8001556:	f7ff ff4d 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff ff66 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 8001560:	2018      	movs	r0, #24
 8001562:	f7ff ff63 	bl	800142c <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 8001566:	20b6      	movs	r0, #182	; 0xb6
 8001568:	f7ff ff44 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 800156c:	2008      	movs	r0, #8
 800156e:	f7ff ff5d 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 8001572:	2082      	movs	r0, #130	; 0x82
 8001574:	f7ff ff5a 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 8001578:	2027      	movs	r0, #39	; 0x27
 800157a:	f7ff ff57 	bl	800142c <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 800157e:	20f2      	movs	r0, #242	; 0xf2
 8001580:	f7ff ff38 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8001584:	2000      	movs	r0, #0
 8001586:	f7ff ff51 	bl	800142c <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 800158a:	2026      	movs	r0, #38	; 0x26
 800158c:	f7ff ff32 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 8001590:	2001      	movs	r0, #1
 8001592:	f7ff ff4b 	bl	800142c <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 8001596:	20e0      	movs	r0, #224	; 0xe0
 8001598:	f7ff ff2c 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 800159c:	200f      	movs	r0, #15
 800159e:	f7ff ff45 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80015a2:	2031      	movs	r0, #49	; 0x31
 80015a4:	f7ff ff42 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 80015a8:	202b      	movs	r0, #43	; 0x2b
 80015aa:	f7ff ff3f 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 80015ae:	200c      	movs	r0, #12
 80015b0:	f7ff ff3c 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 80015b4:	200e      	movs	r0, #14
 80015b6:	f7ff ff39 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80015ba:	2008      	movs	r0, #8
 80015bc:	f7ff ff36 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 80015c0:	204e      	movs	r0, #78	; 0x4e
 80015c2:	f7ff ff33 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 80015c6:	20f1      	movs	r0, #241	; 0xf1
 80015c8:	f7ff ff30 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 80015cc:	2037      	movs	r0, #55	; 0x37
 80015ce:	f7ff ff2d 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 80015d2:	2007      	movs	r0, #7
 80015d4:	f7ff ff2a 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 80015d8:	2010      	movs	r0, #16
 80015da:	f7ff ff27 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 80015de:	2003      	movs	r0, #3
 80015e0:	f7ff ff24 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 80015e4:	200e      	movs	r0, #14
 80015e6:	f7ff ff21 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 80015ea:	2009      	movs	r0, #9
 80015ec:	f7ff ff1e 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80015f0:	2000      	movs	r0, #0
 80015f2:	f7ff ff1b 	bl	800142c <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 80015f6:	20e1      	movs	r0, #225	; 0xe1
 80015f8:	f7ff fefc 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80015fc:	2000      	movs	r0, #0
 80015fe:	f7ff ff15 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8001602:	200e      	movs	r0, #14
 8001604:	f7ff ff12 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 8001608:	2014      	movs	r0, #20
 800160a:	f7ff ff0f 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800160e:	2003      	movs	r0, #3
 8001610:	f7ff ff0c 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 8001614:	2011      	movs	r0, #17
 8001616:	f7ff ff09 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 800161a:	2007      	movs	r0, #7
 800161c:	f7ff ff06 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8001620:	2031      	movs	r0, #49	; 0x31
 8001622:	f7ff ff03 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 8001626:	20c1      	movs	r0, #193	; 0xc1
 8001628:	f7ff ff00 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 800162c:	2048      	movs	r0, #72	; 0x48
 800162e:	f7ff fefd 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 8001632:	2008      	movs	r0, #8
 8001634:	f7ff fefa 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 8001638:	200f      	movs	r0, #15
 800163a:	f7ff fef7 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 800163e:	200c      	movs	r0, #12
 8001640:	f7ff fef4 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8001644:	2031      	movs	r0, #49	; 0x31
 8001646:	f7ff fef1 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 800164a:	2036      	movs	r0, #54	; 0x36
 800164c:	f7ff feee 	bl	800142c <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 8001650:	200f      	movs	r0, #15
 8001652:	f7ff feeb 	bl	800142c <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 8001656:	2011      	movs	r0, #17
 8001658:	f7ff fecc 	bl	80013f4 <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 800165c:	2029      	movs	r0, #41	; 0x29
 800165e:	f7ff fec9 	bl	80013f4 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 8001662:	202c      	movs	r0, #44	; 0x2c
 8001664:	f7ff fee2 	bl	800142c <ILI9341_Send_Data>
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}

0800166c <ILI9341_SPI_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void ILI9341_SPI_Init()
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
	lcd_spi.Instance 				= SPI2;
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001672:	4a18      	ldr	r2, [pc, #96]	; (80016d4 <ILI9341_SPI_Init+0x68>)
 8001674:	601a      	str	r2, [r3, #0]
	lcd_spi.Init.Mode 				= SPI_MODE_MASTER;
 8001676:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001678:	f44f 7282 	mov.w	r2, #260	; 0x104
 800167c:	605a      	str	r2, [r3, #4]
	lcd_spi.Init.Direction 			= SPI_DIRECTION_2LINES;
 800167e:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
	lcd_spi.Init.DataSize 			= SPI_DATASIZE_8BIT;
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
	lcd_spi.Init.CLKPolarity 		= SPI_POLARITY_LOW;
 800168a:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
	lcd_spi.Init.CLKPhase 			= SPI_PHASE_1EDGE;
 8001690:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001692:	2200      	movs	r2, #0
 8001694:	615a      	str	r2, [r3, #20]
	lcd_spi.Init.NSS 				= SPI_NSS_SOFT;
 8001696:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 8001698:	f44f 7200 	mov.w	r2, #512	; 0x200
 800169c:	619a      	str	r2, [r3, #24]
	lcd_spi.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_2;
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	61da      	str	r2, [r3, #28]
	lcd_spi.Init.FirstBit 			= SPI_FIRSTBIT_MSB;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	621a      	str	r2, [r3, #32]
	lcd_spi.Init.TIMode 			= SPI_TIMODE_DISABLE;
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24
	lcd_spi.Init.CRCCalculation 	= SPI_CRCCALCULATION_DISABLE;
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	629a      	str	r2, [r3, #40]	; 0x28
	lcd_spi.Init.CRCPolynomial 		= 10;
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016b8:	220a      	movs	r2, #10
 80016ba:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&lcd_spi) != HAL_OK) {
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <ILI9341_SPI_Init+0x64>)
 80016be:	f007 fed0 	bl	8009462 <HAL_SPI_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <ILI9341_SPI_Init+0x60>
		Error_Handler();
 80016c8:	f001 f862 	bl	8002790 <Error_Handler>
	}
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000874 	.word	0x20000874
 80016d4:	40003800 	.word	0x40003800

080016d8 <ILI9341_SPI_Send>:

void ILI9341_SPI_Send(unsigned char data)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&lcd_spi, &data, 1, 1);
 80016e2:	1df9      	adds	r1, r7, #7
 80016e4:	2301      	movs	r3, #1
 80016e6:	2201      	movs	r2, #1
 80016e8:	4803      	ldr	r0, [pc, #12]	; (80016f8 <ILI9341_SPI_Send+0x20>)
 80016ea:	f007 ff3e 	bl	800956a <HAL_SPI_Transmit>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000874 	.word	0x20000874

080016fc <ILI9341_SPI_Send_Multiple>:
{
	HAL_SPI_Transmit(&lcd_spi, &data, 2, 1);
}

void ILI9341_SPI_Send_Multiple(uint8_t* data, int size)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&lcd_spi, data, size, 10);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	b29a      	uxth	r2, r3
 800170a:	230a      	movs	r3, #10
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	4803      	ldr	r0, [pc, #12]	; (800171c <ILI9341_SPI_Send_Multiple+0x20>)
 8001710:	f007 ff2b 	bl	800956a <HAL_SPI_Transmit>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000874 	.word	0x20000874

08001720 <ILI9341_Reset>:

void ILI9341_Reset() {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	RESET_ON;
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800172a:	4810      	ldr	r0, [pc, #64]	; (800176c <ILI9341_Reset+0x4c>)
 800172c:	f003 f9b5 	bl	8004a9a <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001730:	2032      	movs	r0, #50	; 0x32
 8001732:	f001 fd1b 	bl	800316c <HAL_Delay>
	RESET_OFF;
 8001736:	2201      	movs	r2, #1
 8001738:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800173c:	480b      	ldr	r0, [pc, #44]	; (800176c <ILI9341_Reset+0x4c>)
 800173e:	f003 f9ac 	bl	8004a9a <HAL_GPIO_WritePin>
	CS_ON;
 8001742:	2200      	movs	r2, #0
 8001744:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001748:	4808      	ldr	r0, [pc, #32]	; (800176c <ILI9341_Reset+0x4c>)
 800174a:	f003 f9a6 	bl	8004a9a <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800174e:	2032      	movs	r0, #50	; 0x32
 8001750:	f001 fd0c 	bl	800316c <HAL_Delay>
	ILI9341_Send_Command(0x01);
 8001754:	2001      	movs	r0, #1
 8001756:	f7ff fe4d 	bl	80013f4 <ILI9341_Send_Command>
	CS_OFF;
 800175a:	2201      	movs	r2, #1
 800175c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001760:	4802      	ldr	r0, [pc, #8]	; (800176c <ILI9341_Reset+0x4c>)
 8001762:	f003 f99a 	bl	8004a9a <HAL_GPIO_WritePin>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40010c00 	.word	0x40010c00

08001770 <ILI9341_Set_Rotation>:

void ILI9341_Set_Rotation(unsigned char rotation) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
	ILI9341_Send_Command(0x36);
 800177a:	2036      	movs	r0, #54	; 0x36
 800177c:	f7ff fe3a 	bl	80013f4 <ILI9341_Send_Command>
	switch (rotation) {
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	2b03      	cmp	r3, #3
 8001784:	d836      	bhi.n	80017f4 <ILI9341_Set_Rotation+0x84>
 8001786:	a201      	add	r2, pc, #4	; (adr r2, 800178c <ILI9341_Set_Rotation+0x1c>)
 8001788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178c:	0800179d 	.word	0x0800179d
 8001790:	080017b3 	.word	0x080017b3
 8001794:	080017c9 	.word	0x080017c9
 8001798:	080017df 	.word	0x080017df
	case 0:
		ILI9341_Send_Data(0x48);
 800179c:	2048      	movs	r0, #72	; 0x48
 800179e:	f7ff fe45 	bl	800142c <ILI9341_Send_Data>
		X_SIZE = 240;
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <ILI9341_Set_Rotation+0x8c>)
 80017a4:	22f0      	movs	r2, #240	; 0xf0
 80017a6:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <ILI9341_Set_Rotation+0x90>)
 80017aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017ae:	601a      	str	r2, [r3, #0]
		break;
 80017b0:	e020      	b.n	80017f4 <ILI9341_Set_Rotation+0x84>
	case 1:
		ILI9341_Send_Data(0x28);
 80017b2:	2028      	movs	r0, #40	; 0x28
 80017b4:	f7ff fe3a 	bl	800142c <ILI9341_Send_Data>
		X_SIZE = 320;
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <ILI9341_Set_Rotation+0x8c>)
 80017ba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017be:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <ILI9341_Set_Rotation+0x90>)
 80017c2:	22f0      	movs	r2, #240	; 0xf0
 80017c4:	601a      	str	r2, [r3, #0]
		break;
 80017c6:	e015      	b.n	80017f4 <ILI9341_Set_Rotation+0x84>
	case 2:
		ILI9341_Send_Data(0x88);
 80017c8:	2088      	movs	r0, #136	; 0x88
 80017ca:	f7ff fe2f 	bl	800142c <ILI9341_Send_Data>
		X_SIZE = 240;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <ILI9341_Set_Rotation+0x8c>)
 80017d0:	22f0      	movs	r2, #240	; 0xf0
 80017d2:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 80017d4:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <ILI9341_Set_Rotation+0x90>)
 80017d6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017da:	601a      	str	r2, [r3, #0]
		break;
 80017dc:	e00a      	b.n	80017f4 <ILI9341_Set_Rotation+0x84>
	case 3:
		ILI9341_Send_Data(0xE8);
 80017de:	20e8      	movs	r0, #232	; 0xe8
 80017e0:	f7ff fe24 	bl	800142c <ILI9341_Send_Data>
		X_SIZE = 320;
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <ILI9341_Set_Rotation+0x8c>)
 80017e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017ea:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <ILI9341_Set_Rotation+0x90>)
 80017ee:	22f0      	movs	r2, #240	; 0xf0
 80017f0:	601a      	str	r2, [r3, #0]
		break;
 80017f2:	bf00      	nop
	}
}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000008 	.word	0x20000008
 8001800:	2000000c 	.word	0x2000000c

08001804 <ILI9341_SPI_Send_32>:

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 8001810:	2200      	movs	r2, #0
 8001812:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001816:	4817      	ldr	r0, [pc, #92]	; (8001874 <ILI9341_SPI_Send_32+0x70>)
 8001818:	f003 f93f 	bl	8004a9a <HAL_GPIO_WritePin>
	DC_COMMAND;
 800181c:	2200      	movs	r2, #0
 800181e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001822:	4814      	ldr	r0, [pc, #80]	; (8001874 <ILI9341_SPI_Send_32+0x70>)
 8001824:	f003 f939 	bl	8004a9a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff ff54 	bl	80016d8 <ILI9341_SPI_Send>

	DC_DATA;
 8001830:	2201      	movs	r2, #1
 8001832:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001836:	480f      	ldr	r0, [pc, #60]	; (8001874 <ILI9341_SPI_Send_32+0x70>)
 8001838:	f003 f92f 	bl	8004a9a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	0e1b      	lsrs	r3, r3, #24
 8001840:	b2db      	uxtb	r3, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff48 	bl	80016d8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	0c1b      	lsrs	r3, r3, #16
 800184c:	b2db      	uxtb	r3, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff ff42 	bl	80016d8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	0a1b      	lsrs	r3, r3, #8
 8001858:	b2db      	uxtb	r3, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff3c 	bl	80016d8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	b2db      	uxtb	r3, r3
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff37 	bl	80016d8 <ILI9341_SPI_Send>

}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40010c00 	.word	0x40010c00

08001878 <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	617b      	str	r3, [r7, #20]
	t <<= 16;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	041b      	lsls	r3, r3, #16
 800188e:	617b      	str	r3, [r7, #20]
	t |= x2;
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4313      	orrs	r3, r2
 8001896:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 8001898:	6979      	ldr	r1, [r7, #20]
 800189a:	202a      	movs	r0, #42	; 0x2a
 800189c:	f7ff ffb2 	bl	8001804 <ILI9341_SPI_Send_32>
	t = y1;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	617b      	str	r3, [r7, #20]
	t <<= 16;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	617b      	str	r3, [r7, #20]
	t |= y2;
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 80018b2:	6979      	ldr	r1, [r7, #20]
 80018b4:	202b      	movs	r0, #43	; 0x2b
 80018b6:	f7ff ffa5 	bl	8001804 <ILI9341_SPI_Send_32>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <LCD_OpenWindow>:
	ILI9341_SPI_Send(data);
	ILI9341_SPI_Send(data);
}

void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{
 80018c2:	b590      	push	{r4, r7, lr}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4604      	mov	r4, r0
 80018ca:	4608      	mov	r0, r1
 80018cc:	4611      	mov	r1, r2
 80018ce:	461a      	mov	r2, r3
 80018d0:	4623      	mov	r3, r4
 80018d2:	80fb      	strh	r3, [r7, #6]
 80018d4:	4603      	mov	r3, r0
 80018d6:	80bb      	strh	r3, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	807b      	strh	r3, [r7, #2]
 80018dc:	4613      	mov	r3, r2
 80018de:	803b      	strh	r3, [r7, #0]
	ILI9341_Set_Address(usCOLUMN, usPAGE, usCOLUMN + usWidth - 1, usPAGE + usHeight - 1);
 80018e0:	88f8      	ldrh	r0, [r7, #6]
 80018e2:	88b9      	ldrh	r1, [r7, #4]
 80018e4:	88fa      	ldrh	r2, [r7, #6]
 80018e6:	887b      	ldrh	r3, [r7, #2]
 80018e8:	4413      	add	r3, r2
 80018ea:	3b01      	subs	r3, #1
 80018ec:	461c      	mov	r4, r3
 80018ee:	88ba      	ldrh	r2, [r7, #4]
 80018f0:	883b      	ldrh	r3, [r7, #0]
 80018f2:	4413      	add	r3, r2
 80018f4:	3b01      	subs	r3, #1
 80018f6:	4622      	mov	r2, r4
 80018f8:	f7ff ffbe 	bl	8001878 <ILI9341_Set_Address>
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bd90      	pop	{r4, r7, pc}

08001904 <LCD_FillWindow>:

void LCD_FillWindow ( uint32_t usPoint, uint16_t usColor )
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]

	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );
 8001914:	202c      	movs	r0, #44	; 0x2c
 8001916:	f7ff fd6d 	bl	80013f4 <ILI9341_Send_Command>

	CS_ON;
 800191a:	2200      	movs	r2, #0
 800191c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001920:	482a      	ldr	r0, [pc, #168]	; (80019cc <LCD_FillWindow+0xc8>)
 8001922:	f003 f8ba 	bl	8004a9a <HAL_GPIO_WritePin>
	DC_DATA;
 8001926:	2201      	movs	r2, #1
 8001928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800192c:	4827      	ldr	r0, [pc, #156]	; (80019cc <LCD_FillWindow+0xc8>)
 800192e:	f003 f8b4 	bl	8004a9a <HAL_GPIO_WritePin>

	int chunk_size = usPoint / 10;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a26      	ldr	r2, [pc, #152]	; (80019d0 <LCD_FillWindow+0xcc>)
 8001936:	fba2 2303 	umull	r2, r3, r2, r3
 800193a:	08db      	lsrs	r3, r3, #3
 800193c:	61fb      	str	r3, [r7, #28]
	if (chunk_size < 64) chunk_size = 64;
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	2b3f      	cmp	r3, #63	; 0x3f
 8001942:	dc01      	bgt.n	8001948 <LCD_FillWindow+0x44>
 8001944:	2340      	movs	r3, #64	; 0x40
 8001946:	61fb      	str	r3, [r7, #28]
	if (chunk_size > 240) chunk_size = 240;
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	2bf0      	cmp	r3, #240	; 0xf0
 800194c:	dd01      	ble.n	8001952 <LCD_FillWindow+0x4e>
 800194e:	23f0      	movs	r3, #240	; 0xf0
 8001950:	61fb      	str	r3, [r7, #28]
	unsigned int revertedColor = (usColor >> 8) | ((usColor & 0x00ff) << 8);
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	b29b      	uxth	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	887b      	ldrh	r3, [r7, #2]
 800195c:	021b      	lsls	r3, r3, #8
 800195e:	b29b      	uxth	r3, r3
 8001960:	4313      	orrs	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
	uint16_t* array = (uint16_t*) malloc(chunk_size * sizeof(uint16_t));
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4618      	mov	r0, r3
 800196a:	f012 fdb5 	bl	80144d8 <malloc>
 800196e:	4603      	mov	r3, r0
 8001970:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < chunk_size; i++) {
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	e009      	b.n	800198c <LCD_FillWindow+0x88>
		array[i] = revertedColor;
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	b292      	uxth	r2, r2
 8001984:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < chunk_size; i++) {
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	3301      	adds	r3, #1
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf1      	blt.n	8001978 <LCD_FillWindow+0x74>
	}

	while (usPoint > chunk_size) {
 8001994:	e009      	b.n	80019aa <LCD_FillWindow+0xa6>
		ILI9341_SPI_Send_Multiple(array, chunk_size * 2);
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4619      	mov	r1, r3
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f7ff fead 	bl	80016fc <ILI9341_SPI_Send_Multiple>
		usPoint -= chunk_size;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	607b      	str	r3, [r7, #4]
	while (usPoint > chunk_size) {
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d8f1      	bhi.n	8001996 <LCD_FillWindow+0x92>
	}
	ILI9341_SPI_Send_Multiple(array, usPoint * 2);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4619      	mov	r1, r3
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f7ff fe9f 	bl	80016fc <ILI9341_SPI_Send_Multiple>

	free(array);
 80019be:	68f8      	ldr	r0, [r7, #12]
 80019c0:	f012 fd92 	bl	80144e8 <free>

//	for ( i = 0; i < usPoint; i ++ ) {
//		ILI9341_SPI_SendU16(revertedColor);
//	}

}
 80019c4:	bf00      	nop
 80019c6:	3720      	adds	r7, #32
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40010c00 	.word	0x40010c00
 80019d0:	cccccccd 	.word	0xcccccccd

080019d4 <LCD_DrawFilledRectangle>:

void LCD_DrawFilledRectangle ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4604      	mov	r4, r0
 80019dc:	4608      	mov	r0, r1
 80019de:	4611      	mov	r1, r2
 80019e0:	461a      	mov	r2, r3
 80019e2:	4623      	mov	r3, r4
 80019e4:	80fb      	strh	r3, [r7, #6]
 80019e6:	4603      	mov	r3, r0
 80019e8:	80bb      	strh	r3, [r7, #4]
 80019ea:	460b      	mov	r3, r1
 80019ec:	807b      	strh	r3, [r7, #2]
 80019ee:	4613      	mov	r3, r2
 80019f0:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80019f2:	883b      	ldrh	r3, [r7, #0]
 80019f4:	887a      	ldrh	r2, [r7, #2]
 80019f6:	88b9      	ldrh	r1, [r7, #4]
 80019f8:	88f8      	ldrh	r0, [r7, #6]
 80019fa:	f7ff ff62 	bl	80018c2 <LCD_OpenWindow>
	LCD_FillWindow ( usWidth * usHeight, usColor );
 80019fe:	887b      	ldrh	r3, [r7, #2]
 8001a00:	883a      	ldrh	r2, [r7, #0]
 8001a02:	fb02 f303 	mul.w	r3, r2, r3
 8001a06:	461a      	mov	r2, r3
 8001a08:	8b3b      	ldrh	r3, [r7, #24]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	f7ff ff79 	bl	8001904 <LCD_FillWindow>
//	ILI9341_Send_Burst(usColor,  usWidth * usHeight);
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd90      	pop	{r4, r7, pc}
	...

08001a1c <LCD_FillScreen>:


void LCD_FillScreen (uint16_t usColor )
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	4603      	mov	r3, r0
 8001a24:	80fb      	strh	r3, [r7, #6]
	LCD_DrawFilledRectangle(0, 0, X_SIZE, Y_SIZE, usColor);
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <LCD_FillScreen+0x2c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <LCD_FillScreen+0x30>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	b299      	uxth	r1, r3
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	460b      	mov	r3, r1
 8001a38:	2100      	movs	r1, #0
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f7ff ffca 	bl	80019d4 <LCD_DrawFilledRectangle>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	2000000c 	.word	0x2000000c

08001a50 <LCD_DrawChar>:

	}
}

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	80bb      	strh	r3, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 8001a62:	78fb      	ldrb	r3, [r7, #3]
 8001a64:	3b20      	subs	r3, #32
 8001a66:	73fb      	strb	r3, [r7, #15]

	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001a68:	88b9      	ldrh	r1, [r7, #4]
 8001a6a:	88f8      	ldrh	r0, [r7, #6]
 8001a6c:	2310      	movs	r3, #16
 8001a6e:	2208      	movs	r2, #8
 8001a70:	f7ff ff27 	bl	80018c2 <LCD_OpenWindow>

	LCD_Write_Cmd ( CMD_SetPixel );
 8001a74:	202c      	movs	r0, #44	; 0x2c
 8001a76:	f7ff fcbd 	bl	80013f4 <ILI9341_Send_Command>

	uint16_t* array = (uint16_t*) malloc(HEIGHT_EN_CHAR * WIDTH_EN_CHAR * sizeof(uint16_t));
 8001a7a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a7e:	f012 fd2b 	bl	80144d8 <malloc>
 8001a82:	4603      	mov	r3, r0
 8001a84:	60bb      	str	r3, [r7, #8]
	uint16_t* pt = array;
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	613b      	str	r3, [r7, #16]
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	75bb      	strb	r3, [r7, #22]
 8001a8e:	e026      	b.n	8001ade <LCD_DrawChar+0x8e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	7dbb      	ldrb	r3, [r7, #22]
 8001a94:	491c      	ldr	r1, [pc, #112]	; (8001b08 <LCD_DrawChar+0xb8>)
 8001a96:	0112      	lsls	r2, r2, #4
 8001a98:	440a      	add	r2, r1
 8001a9a:	4413      	add	r3, r2
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	75fb      	strb	r3, [r7, #23]

		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	757b      	strb	r3, [r7, #21]
 8001aa4:	e015      	b.n	8001ad2 <LCD_DrawChar+0x82>
		{

			if ( ucTemp & 0x01 ) {
 8001aa6:	7dfb      	ldrb	r3, [r7, #23]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <LCD_DrawChar+0x68>
				*pt = 0x0000;
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	801a      	strh	r2, [r3, #0]
 8001ab6:	e003      	b.n	8001ac0 <LCD_DrawChar+0x70>
			} else {
				*pt = 0xFFFF;
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001abe:	801a      	strh	r2, [r3, #0]
			}
			ucTemp >>= 1;
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
 8001ac2:	085b      	lsrs	r3, r3, #1
 8001ac4:	75fb      	strb	r3, [r7, #23]
			pt++;
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	3302      	adds	r3, #2
 8001aca:	613b      	str	r3, [r7, #16]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001acc:	7d7b      	ldrb	r3, [r7, #21]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	757b      	strb	r3, [r7, #21]
 8001ad2:	7d7b      	ldrb	r3, [r7, #21]
 8001ad4:	2b07      	cmp	r3, #7
 8001ad6:	d9e6      	bls.n	8001aa6 <LCD_DrawChar+0x56>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001ad8:	7dbb      	ldrb	r3, [r7, #22]
 8001ada:	3301      	adds	r3, #1
 8001adc:	75bb      	strb	r3, [r7, #22]
 8001ade:	7dbb      	ldrb	r3, [r7, #22]
 8001ae0:	2b0f      	cmp	r3, #15
 8001ae2:	d9d5      	bls.n	8001a90 <LCD_DrawChar+0x40>
		}
	}
	DC_DATA;
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aea:	4808      	ldr	r0, [pc, #32]	; (8001b0c <LCD_DrawChar+0xbc>)
 8001aec:	f002 ffd5 	bl	8004a9a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send_Multiple(array, HEIGHT_EN_CHAR * WIDTH_EN_CHAR * 2);
 8001af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af4:	68b8      	ldr	r0, [r7, #8]
 8001af6:	f7ff fe01 	bl	80016fc <ILI9341_SPI_Send_Multiple>
	free(array);
 8001afa:	68b8      	ldr	r0, [r7, #8]
 8001afc:	f012 fcf4 	bl	80144e8 <free>
}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	0802feb0 	.word	0x0802feb0
 8001b0c:	40010c00 	.word	0x40010c00

08001b10 <LCD_DrawString>:
}



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	603a      	str	r2, [r7, #0]
 8001b1a:	80fb      	strh	r3, [r7, #6]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001b20:	e01d      	b.n	8001b5e <LCD_DrawString+0x4e>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001b22:	88fb      	ldrh	r3, [r7, #6]
 8001b24:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8001b28:	d904      	bls.n	8001b34 <LCD_DrawString+0x24>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001b2e:	88bb      	ldrh	r3, [r7, #4]
 8001b30:	3310      	adds	r3, #16
 8001b32:	80bb      	strh	r3, [r7, #4]
		}

		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001b34:	88bb      	ldrh	r3, [r7, #4]
 8001b36:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001b3a:	d903      	bls.n	8001b44 <LCD_DrawString+0x34>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar ( usC, usP, * pStr );
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	88b9      	ldrh	r1, [r7, #4]
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff7f 	bl	8001a50 <LCD_DrawChar>

		pStr ++;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	3301      	adds	r3, #1
 8001b56:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	3308      	adds	r3, #8
 8001b5c:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1dd      	bne.n	8001b22 <LCD_DrawString+0x12>

	}

}
 8001b66:	bf00      	nop
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <LCD_Print>:

	if (num_chars_to_print < 0) return;
	LCD_DrawString(x, y, formatted_str);
}

void LCD_Print(uint16_t xc, uint16_t yc, const char* fmt, ...) {
 8001b70:	b40c      	push	{r2, r3}
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b08e      	sub	sp, #56	; 0x38
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	460a      	mov	r2, r1
 8001b7c:	80fb      	strh	r3, [r7, #6]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	80bb      	strh	r3, [r7, #4]

	char formatted_str[40];

	va_list arglist;
	va_start(arglist, fmt);
 8001b82:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b86:	60bb      	str	r3, [r7, #8]

	int num_chars_to_print = vsnprintf(formatted_str, sizeof(formatted_str), fmt, arglist);
 8001b88:	f107 000c 	add.w	r0, r7, #12
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001b90:	2128      	movs	r1, #40	; 0x28
 8001b92:	f013 fa81 	bl	8015098 <vsniprintf>
 8001b96:	6378      	str	r0, [r7, #52]	; 0x34
	va_end(arglist);

	if (num_chars_to_print < 0) return;
 8001b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db0b      	blt.n	8001bb6 <LCD_Print+0x46>
	LCD_DrawString(xc * WIDTH_EN_CHAR, yc * HEIGHT_EN_CHAR, formatted_str);
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	b298      	uxth	r0, r3
 8001ba4:	88bb      	ldrh	r3, [r7, #4]
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	f107 020c 	add.w	r2, r7, #12
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f7ff ffae 	bl	8001b10 <LCD_DrawString>
 8001bb4:	e000      	b.n	8001bb8 <LCD_Print+0x48>
	if (num_chars_to_print < 0) return;
 8001bb6:	bf00      	nop
}
 8001bb8:	3738      	adds	r7, #56	; 0x38
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bc0:	b002      	add	sp, #8
 8001bc2:	4770      	bx	lr

08001bc4 <UpdateHIDClassConfig>:

extern int16_t USB_CUSTOM_HID_CONFIG_DESC_SIZ;

extern int16_t USB_CUSTOM_HID_DESC_SIZ;

static void UpdateHIDClassConfig(HID_ClassConfigStruct* cfg) {
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
    USBD_CUSTOM_HID_CfgFSDesc = cfg->CfgFSDesc;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0e      	ldr	r2, [pc, #56]	; (8001c0c <UpdateHIDClassConfig+0x48>)
 8001bd2:	6013      	str	r3, [r2, #0]
    USBD_CUSTOM_HID_CfgHSDesc = cfg->CfgHSDesc;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	; (8001c10 <UpdateHIDClassConfig+0x4c>)
 8001bda:	6013      	str	r3, [r2, #0]
    USBD_CUSTOM_HID_OtherSpeedCfgDesc = cfg->OtherSpeedCfgDesc;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	4a0c      	ldr	r2, [pc, #48]	; (8001c14 <UpdateHIDClassConfig+0x50>)
 8001be2:	6013      	str	r3, [r2, #0]
    USB_CUSTOM_HID_CONFIG_DESC_SIZ = cfg->size_CfgDesc;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	899b      	ldrh	r3, [r3, #12]
 8001be8:	b21a      	sxth	r2, r3
 8001bea:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <UpdateHIDClassConfig+0x54>)
 8001bec:	801a      	strh	r2, [r3, #0]

    USBD_CUSTOM_HID_Desc = cfg->Desc;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	4a0a      	ldr	r2, [pc, #40]	; (8001c1c <UpdateHIDClassConfig+0x58>)
 8001bf4:	6013      	str	r3, [r2, #0]
    USB_CUSTOM_HID_DESC_SIZ = cfg->size_Desc;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	8a9b      	ldrh	r3, [r3, #20]
 8001bfa:	b21a      	sxth	r2, r3
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <UpdateHIDClassConfig+0x5c>)
 8001bfe:	801a      	strh	r2, [r3, #0]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000cd4 	.word	0x20000cd4
 8001c10:	20000cd8 	.word	0x20000cd8
 8001c14:	20000cdc 	.word	0x20000cdc
 8001c18:	20000ce4 	.word	0x20000ce4
 8001c1c:	20000ce0 	.word	0x20000ce0
 8001c20:	20000ce6 	.word	0x20000ce6

08001c24 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8001c28:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr

08001c32 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8001c36:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	460a      	mov	r2, r1
 8001c4a:	71fb      	strb	r3, [r7, #7]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8001c50:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <UpdateHIDItfConfig>:

extern uint16_t USBD_CUSTOM_HID_REPORT_DESC_SIZE;

extern USBD_CUSTOM_HID_ItfTypeDef USBD_CustomHID_fops_FS;

static void UpdateHIDItfConfig(HID_ItfConfigStruct* cfg) {
 8001c5c:	b480      	push	{r7}
 8001c5e:	b087      	sub	sp, #28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	CUSTOM_HID_ReportDesc_FS = cfg->ReportDesc_FS;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <UpdateHIDItfConfig+0x3c>)
 8001c6a:	6013      	str	r3, [r2, #0]
	USBD_CUSTOM_HID_REPORT_DESC_SIZE = cfg->size_ReportDesc;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	889a      	ldrh	r2, [r3, #4]
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <UpdateHIDItfConfig+0x40>)
 8001c72:	801a      	strh	r2, [r3, #0]

	// need to reinit the whole thing
	USBD_CustomHID_fops_FS = (USBD_CUSTOM_HID_ItfTypeDef) {
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <UpdateHIDItfConfig+0x3c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <UpdateHIDItfConfig+0x44>)
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <UpdateHIDItfConfig+0x44>)
 8001c7e:	4a09      	ldr	r2, [pc, #36]	; (8001ca4 <UpdateHIDItfConfig+0x48>)
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <UpdateHIDItfConfig+0x44>)
 8001c84:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <UpdateHIDItfConfig+0x4c>)
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <UpdateHIDItfConfig+0x44>)
 8001c8a:	4a08      	ldr	r2, [pc, #32]	; (8001cac <UpdateHIDItfConfig+0x50>)
 8001c8c:	60da      	str	r2, [r3, #12]
								  CUSTOM_HID_ReportDesc_FS,
								  CUSTOM_HID_Init_FS,
								  CUSTOM_HID_DeInit_FS,
								  CUSTOM_HID_OutEvent_FS
								};
}
 8001c8e:	bf00      	nop
 8001c90:	371c      	adds	r7, #28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	200010c8 	.word	0x200010c8
 8001c9c:	200010cc 	.word	0x200010cc
 8001ca0:	200010d0 	.word	0x200010d0
 8001ca4:	08001c25 	.word	0x08001c25
 8001ca8:	08001c33 	.word	0x08001c33
 8001cac:	08001c41 	.word	0x08001c41

08001cb0 <HAL_TIM_PeriodElapsedCallback>:
int16_t reading;
int16_t voltage[4];
int16_t max_reading[4];

int16_t errors[4];
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af02      	add	r7, sp, #8
 8001cb6:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a48      	ldr	r2, [pc, #288]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d17d      	bne.n	8001dbc <HAL_TIM_PeriodElapsedCallback+0x10c>
		drum_interrupt_counts++;
 8001cc0:	4b47      	ldr	r3, [pc, #284]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	4a46      	ldr	r2, [pc, #280]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001cc8:	6013      	str	r3, [r2, #0]
		DrumUpdate(0);
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f7ff fab8 	bl	8001240 <DrumUpdate>


		uint8_t ADSConfig[3] = {0x01,
 8001cd0:	4a44      	ldr	r2, [pc, #272]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001cd2:	f107 0310 	add.w	r3, r7, #16
 8001cd6:	6812      	ldr	r2, [r2, #0]
 8001cd8:	4611      	mov	r1, r2
 8001cda:	8019      	strh	r1, [r3, #0]
 8001cdc:	3302      	adds	r3, #2
 8001cde:	0c12      	lsrs	r2, r2, #16
 8001ce0:	701a      	strb	r2, [r3, #0]
							     ADS1115_OS | ADS1115_MODE_CONTINUOUS | ADS1115_PGA_ONE,
								 ADS1115_DATA_RATE_250 | ADS1115_COMP_MODE | ADS1115_COMP_POL | ADS1115_COMP_LAT | ADS1115_COMP_QUE };
		uint8_t ADSWrite[1] = {0x00};
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	733b      	strb	r3, [r7, #12]
		uint8_t ADSReceive[2];
//		__disable_irq();
		for (int i = 0; i < 4; i++){
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e03c      	b.n	8001d66 <HAL_TIM_PeriodElapsedCallback+0xb6>
			ADSConfig[1] = ADS1115_OS | ADS1115_PGA_ONE | ADS1115_MODE_CONTINUOUS | ((0b100 | i) << 4); // choose AIN
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	011b      	lsls	r3, r3, #4
 8001cf0:	b25b      	sxtb	r3, r3
 8001cf2:	f063 033d 	orn	r3, r3, #61	; 0x3d
 8001cf6:	b25b      	sxtb	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	747b      	strb	r3, [r7, #17]

			int temp;
			errors[1] = HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS << 1, ADSConfig, 3, 100);
 8001cfc:	f107 0210 	add.w	r2, r7, #16
 8001d00:	2364      	movs	r3, #100	; 0x64
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2303      	movs	r3, #3
 8001d06:	2190      	movs	r1, #144	; 0x90
 8001d08:	4837      	ldr	r0, [pc, #220]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001d0a:	f003 f83b 	bl	8004d84 <HAL_I2C_Master_Transmit>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	b21a      	sxth	r2, r3
 8001d12:	4b36      	ldr	r3, [pc, #216]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001d14:	805a      	strh	r2, [r3, #2]
//			if (!temp) LCD_Print(0, r++, "ERROR 1! %d", temp);
			errors[2] = HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS << 1, ADSWrite, 1, 100);
 8001d16:	f107 020c 	add.w	r2, r7, #12
 8001d1a:	2364      	movs	r3, #100	; 0x64
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	2301      	movs	r3, #1
 8001d20:	2190      	movs	r1, #144	; 0x90
 8001d22:	4831      	ldr	r0, [pc, #196]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001d24:	f003 f82e 	bl	8004d84 <HAL_I2C_Master_Transmit>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	b21a      	sxth	r2, r3
 8001d2c:	4b2f      	ldr	r3, [pc, #188]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001d2e:	809a      	strh	r2, [r3, #4]
//			if (!temp) LCD_Print(0, r++, "ERROR 2! %d", temp);
//			HAL_Delay(20);

			errors[3] = HAL_I2C_Master_Receive(&hi2c1, ADS1115_ADDRESS << 1, ADSReceive, 2, 100);
 8001d30:	f107 0208 	add.w	r2, r7, #8
 8001d34:	2364      	movs	r3, #100	; 0x64
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2302      	movs	r3, #2
 8001d3a:	2190      	movs	r1, #144	; 0x90
 8001d3c:	482a      	ldr	r0, [pc, #168]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001d3e:	f003 f91f 	bl	8004f80 <HAL_I2C_Master_Receive>
 8001d42:	4603      	mov	r3, r0
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	4b29      	ldr	r3, [pc, #164]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001d48:	80da      	strh	r2, [r3, #6]
//			if (!temp) LCD_Print(0, r++, "ERROR 3! %d", temp);
			voltage[i] = (ADSReceive[0] << 8 | ADSReceive[1]);
 8001d4a:	7a3b      	ldrb	r3, [r7, #8]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	7a7b      	ldrb	r3, [r7, #9]
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b219      	sxth	r1, r3
 8001d58:	4a25      	ldr	r2, [pc, #148]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < 4; i++){
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	3301      	adds	r3, #1
 8001d64:	617b      	str	r3, [r7, #20]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	ddbf      	ble.n	8001cec <HAL_TIM_PeriodElapsedCallback+0x3c>
		}
//		__enable_irq();

//		if (drum_interrupt_counts % 2 == 0) {

		keyboardhid.KEYCODE1 = drums[0].state >= DRUM_HIT ? 0x07 : 0x00;  // press 'd'
 8001d6c:	4b21      	ldr	r3, [pc, #132]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001d6e:	7a1b      	ldrb	r3, [r3, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_TIM_PeriodElapsedCallback+0xc8>
 8001d74:	2207      	movs	r2, #7
 8001d76:	e000      	b.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0xca>
 8001d78:	2200      	movs	r2, #0
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001d7c:	709a      	strb	r2, [r3, #2]
		keyboardhid.KEYCODE2 = drums[1].state >= DRUM_HIT ? 0x09 : 0x00;  // press 'f'
 8001d7e:	4b1d      	ldr	r3, [pc, #116]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001d80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_TIM_PeriodElapsedCallback+0xdc>
 8001d88:	2209      	movs	r2, #9
 8001d8a:	e000      	b.n	8001d8e <HAL_TIM_PeriodElapsedCallback+0xde>
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	4b1a      	ldr	r3, [pc, #104]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001d90:	70da      	strb	r2, [r3, #3]
		keyboardhid.KEYCODE3 = drums[2].state >= DRUM_HIT ? 0x0d : 0x00;  // press 'j'
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001d94:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_TIM_PeriodElapsedCallback+0xf0>
 8001d9c:	220d      	movs	r2, #13
 8001d9e:	e000      	b.n	8001da2 <HAL_TIM_PeriodElapsedCallback+0xf2>
 8001da0:	2200      	movs	r2, #0
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001da4:	711a      	strb	r2, [r3, #4]
		keyboardhid.KEYCODE4 = drums[3].state >= DRUM_HIT ? 0x0e : 0x00;  // press 'k'
 8001da6:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001da8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8001db0:	220e      	movs	r2, #14
 8001db2:	e000      	b.n	8001db6 <HAL_TIM_PeriodElapsedCallback+0x106>
 8001db4:	2200      	movs	r2, #0
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001db8:	715a      	strb	r2, [r3, #5]

	else if (htim == &htim4) {
		mix_interrupt_counts++;
		PrecomputeMix();
	}
}
 8001dba:	e00a      	b.n	8001dd2 <HAL_TIM_PeriodElapsedCallback+0x122>
	else if (htim == &htim4) {
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a0f      	ldr	r2, [pc, #60]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d106      	bne.n	8001dd2 <HAL_TIM_PeriodElapsedCallback+0x122>
		mix_interrupt_counts++;
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	4a0d      	ldr	r2, [pc, #52]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001dcc:	6013      	str	r3, [r2, #0]
		PrecomputeMix();
 8001dce:	f7fe ff33 	bl	8000c38 <PrecomputeMix>
}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000bac 	.word	0x20000bac
 8001de0:	20000c84 	.word	0x20000c84
 8001de4:	080171d4 	.word	0x080171d4
 8001de8:	200009dc 	.word	0x200009dc
 8001dec:	20000ca4 	.word	0x20000ca4
 8001df0:	20000c9c 	.word	0x20000c9c
 8001df4:	200007a0 	.word	0x200007a0
 8001df8:	20000c88 	.word	0x20000c88
 8001dfc:	20000bf4 	.word	0x20000bf4
 8001e00:	20000c98 	.word	0x20000c98

08001e04 <HAL_GPIO_EXTI_Callback>:

uint16_t btn_callbacks = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
	int keyPressed = ButtonPadCallback(GPIO_Pin);
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe ffed 	bl	8000df0 <ButtonPadCallback>
 8001e16:	60f8      	str	r0, [r7, #12]
	ButtonPad_DrumCalibration(keyPressed);
 8001e18:	68f8      	ldr	r0, [r7, #12]
 8001e1a:	f7ff fa73 	bl	8001304 <ButtonPad_DrumCalibration>
	btn_callbacks++;
 8001e1e:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x30>)
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x30>)
 8001e28:	801a      	strh	r2, [r3, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000cac 	.word	0x20000cac

08001e38 <HAL_UART_RxCpltCallback>:

uint8_t Rx_data[1] = {0};
uint16_t Rx_buff[6] = {0};
int Rx_length = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
//	Rx_length += 1;
	if (Rx_length < 2) {
 8001e40:	4b2a      	ldr	r3, [pc, #168]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	dc13      	bgt.n	8001e70 <HAL_UART_RxCpltCallback+0x38>
		if (*Rx_data != 0xFF) {
 8001e48:	4b29      	ldr	r3, [pc, #164]	; (8001ef0 <HAL_UART_RxCpltCallback+0xb8>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2bff      	cmp	r3, #255	; 0xff
 8001e4e:	d003      	beq.n	8001e58 <HAL_UART_RxCpltCallback+0x20>
			Rx_length = 0;
 8001e50:	4b26      	ldr	r3, [pc, #152]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	e040      	b.n	8001eda <HAL_UART_RxCpltCallback+0xa2>
		} else {
			((uint8_t*) Rx_buff)[Rx_length++] = *Rx_data;
 8001e58:	4b24      	ldr	r3, [pc, #144]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	4923      	ldr	r1, [pc, #140]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e60:	600a      	str	r2, [r1, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b23      	ldr	r3, [pc, #140]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001e66:	4413      	add	r3, r2
 8001e68:	4a21      	ldr	r2, [pc, #132]	; (8001ef0 <HAL_UART_RxCpltCallback+0xb8>)
 8001e6a:	7812      	ldrb	r2, [r2, #0]
 8001e6c:	701a      	strb	r2, [r3, #0]
 8001e6e:	e034      	b.n	8001eda <HAL_UART_RxCpltCallback+0xa2>
		}
	} else {
		((uint8_t*) Rx_buff)[Rx_length++] = *Rx_data;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	491d      	ldr	r1, [pc, #116]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e78:	600a      	str	r2, [r1, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001e7e:	4413      	add	r3, r2
 8001e80:	4a1b      	ldr	r2, [pc, #108]	; (8001ef0 <HAL_UART_RxCpltCallback+0xb8>)
 8001e82:	7812      	ldrb	r2, [r2, #0]
 8001e84:	701a      	strb	r2, [r3, #0]
		if (Rx_length == 12) {
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2b0c      	cmp	r3, #12
 8001e8c:	d125      	bne.n	8001eda <HAL_UART_RxCpltCallback+0xa2>
			if (Rx_buff[1] + Rx_buff[2] + Rx_buff[3] + Rx_buff[4] == Rx_buff[5]) {
 8001e8e:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001e90:	885b      	ldrh	r3, [r3, #2]
 8001e92:	461a      	mov	r2, r3
 8001e94:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001e96:	889b      	ldrh	r3, [r3, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	4a16      	ldr	r2, [pc, #88]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001e9c:	88d2      	ldrh	r2, [r2, #6]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001ea2:	8912      	ldrh	r2, [r2, #8]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4a13      	ldr	r2, [pc, #76]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001ea8:	8952      	ldrh	r2, [r2, #10]
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d112      	bne.n	8001ed4 <HAL_UART_RxCpltCallback+0x9c>
				for (int i = 0; i < 4; i++) {
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	e00c      	b.n	8001ece <HAL_UART_RxCpltCallback+0x96>
					drum_sensor_values[i] = Rx_buff[i+1];
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <HAL_UART_RxCpltCallback+0xbc>)
 8001eba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4a0d      	ldr	r2, [pc, #52]	; (8001ef8 <HAL_UART_RxCpltCallback+0xc0>)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int i = 0; i < 4; i++) {
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	ddef      	ble.n	8001eb4 <HAL_UART_RxCpltCallback+0x7c>
				}
			}
			Rx_length = 0;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_UART_RxCpltCallback+0xb4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 8001eda:	2201      	movs	r2, #1
 8001edc:	4904      	ldr	r1, [pc, #16]	; (8001ef0 <HAL_UART_RxCpltCallback+0xb8>)
 8001ede:	4807      	ldr	r0, [pc, #28]	; (8001efc <HAL_UART_RxCpltCallback+0xc4>)
 8001ee0:	f008 fb00 	bl	800a4e4 <HAL_UART_Receive_IT>
}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000cc0 	.word	0x20000cc0
 8001ef0:	20000cb0 	.word	0x20000cb0
 8001ef4:	20000cb4 	.word	0x20000cb4
 8001ef8:	20000790 	.word	0x20000790
 8001efc:	20000c3c 	.word	0x20000c3c

08001f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f06:	f001 f8cf 	bl	80030a8 <HAL_Init>

  /* USER CODE BEGIN Init */
//  UpdateHIDClassConfig(&Keyboard_ClassConfig);
//  UpdateHIDItfConfig(&Keyboard_ItfConfig);
  UpdateHIDClassConfig(&Switch_ClassConfig);
 8001f0a:	482f      	ldr	r0, [pc, #188]	; (8001fc8 <main+0xc8>)
 8001f0c:	f7ff fe5a 	bl	8001bc4 <UpdateHIDClassConfig>
  UpdateHIDItfConfig(&Switch_ItfConfig);
 8001f10:	482e      	ldr	r0, [pc, #184]	; (8001fcc <main+0xcc>)
 8001f12:	f7ff fea3 	bl	8001c5c <UpdateHIDItfConfig>
  MX_USB_DEVICE_Init();
 8001f16:	f011 fdef 	bl	8013af8 <MX_USB_DEVICE_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f1a:	f000 f863 	bl	8001fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f1e:	f000 fb69 	bl	80025f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f22:	f000 fb2d 	bl	8002580 <MX_DMA_Init>
  MX_SPI2_Init();
 8001f26:	f000 f9e1 	bl	80022ec <MX_SPI2_Init>
  MX_TIM3_Init();
 8001f2a:	f000 fa61 	bl	80023f0 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001f2e:	f000 f8b9 	bl	80020a4 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8001f32:	f000 f983 	bl	800223c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001f36:	f00c f90f 	bl	800e158 <MX_FATFS_Init>
  MX_DAC_Init();
 8001f3a:	f000 f91d 	bl	8002178 <MX_DAC_Init>
  MX_I2C1_Init();
 8001f3e:	f000 f94f 	bl	80021e0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001f42:	f000 fa09 	bl	8002358 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001f46:	f000 faa1 	bl	800248c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001f4a:	f000 faef 	bl	800252c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001f4e:	f000 f995 	bl	800227c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */



  HAL_ADCEx_Calibration_Start(&hadc1);
 8001f52:	481f      	ldr	r0, [pc, #124]	; (8001fd0 <main+0xd0>)
 8001f54:	f001 fbac 	bl	80036b0 <HAL_ADCEx_Calibration_Start>
  HAL_UART_Receive_IT (&huart1, Rx_data, 1);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	491e      	ldr	r1, [pc, #120]	; (8001fd4 <main+0xd4>)
 8001f5c:	481e      	ldr	r0, [pc, #120]	; (8001fd8 <main+0xd8>)
 8001f5e:	f008 fac1 	bl	800a4e4 <HAL_UART_Receive_IT>

	ButtonPadInit();
 8001f62:	f7fe ff27 	bl	8000db4 <ButtonPadInit>

	ILI9341_Init();
 8001f66:	f7ff fa7d 	bl	8001464 <ILI9341_Init>
	ILI9341_Set_Rotation(2);
 8001f6a:	2002      	movs	r0, #2
 8001f6c:	f7ff fc00 	bl	8001770 <ILI9341_Set_Rotation>
	LCD_FillScreen(PINK);
 8001f70:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8001f74:	f7ff fd52 	bl	8001a1c <LCD_FillScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



	long last_ticks = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
	long tft_last_ticks = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	613b      	str	r3, [r7, #16]
	long ticks = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
	int num_hits = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
	int hit_state = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	607b      	str	r3, [r7, #4]
//		while (1) {}
//	}


	uint32_t reset_ticks;
	uint16_t temp = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	807b      	strh	r3, [r7, #2]
//			keyboardhid.KEYCODE1 = 0x04 + i;  // press 'a'
//			temp = USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, &keyboardhid, sizeof (keyboardhid));
//			HAL_Delay (10);
//		}

		switchhid.Button = 0x04;
 8001f90:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <main+0xdc>)
 8001f92:	2204      	movs	r2, #4
 8001f94:	801a      	strh	r2, [r3, #0]
		temp = USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, &switchhid, sizeof (switchhid));
 8001f96:	2208      	movs	r2, #8
 8001f98:	4910      	ldr	r1, [pc, #64]	; (8001fdc <main+0xdc>)
 8001f9a:	4811      	ldr	r0, [pc, #68]	; (8001fe0 <main+0xe0>)
 8001f9c:	f00c fb00 	bl	800e5a0 <USBD_CUSTOM_HID_SendReport>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	807b      	strh	r3, [r7, #2]
		HAL_Delay (20);
 8001fa4:	2014      	movs	r0, #20
 8001fa6:	f001 f8e1 	bl	800316c <HAL_Delay>

		switchhid.Button = 0x00;
 8001faa:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <main+0xdc>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	801a      	strh	r2, [r3, #0]
		temp = USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, &switchhid, sizeof (switchhid));
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	490a      	ldr	r1, [pc, #40]	; (8001fdc <main+0xdc>)
 8001fb4:	480a      	ldr	r0, [pc, #40]	; (8001fe0 <main+0xe0>)
 8001fb6:	f00c faf3 	bl	800e5a0 <USBD_CUSTOM_HID_SendReport>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	807b      	strh	r3, [r7, #2]
		HAL_Delay (20);
 8001fbe:	2014      	movs	r0, #20
 8001fc0:	f001 f8d4 	bl	800316c <HAL_Delay>
		switchhid.Button = 0x04;
 8001fc4:	e7e4      	b.n	8001f90 <main+0x90>
 8001fc6:	bf00      	nop
 8001fc8:	080304a0 	.word	0x080304a0
 8001fcc:	080304c0 	.word	0x080304c0
 8001fd0:	200008cc 	.word	0x200008cc
 8001fd4:	20000cb0 	.word	0x20000cb0
 8001fd8:	20000c3c 	.word	0x20000c3c
 8001fdc:	20000c90 	.word	0x20000c90
 8001fe0:	20000e04 	.word	0x20000e04

08001fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b096      	sub	sp, #88	; 0x58
 8001fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fee:	2228      	movs	r2, #40	; 0x28
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f012 fa8e 	bl	8014514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff8:	f107 031c 	add.w	r3, r7, #28
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	60da      	str	r2, [r3, #12]
 8002014:	611a      	str	r2, [r3, #16]
 8002016:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002018:	2301      	movs	r3, #1
 800201a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800201c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002020:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002022:	2300      	movs	r3, #0
 8002024:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002026:	2301      	movs	r3, #1
 8002028:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800202a:	2302      	movs	r3, #2
 800202c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800202e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002032:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002034:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002038:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800203a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800203e:	4618      	mov	r0, r3
 8002040:	f005 fae6 	bl	8007610 <HAL_RCC_OscConfig>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800204a:	f000 fba1 	bl	8002790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800204e:	230f      	movs	r3, #15
 8002050:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002052:	2302      	movs	r3, #2
 8002054:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800205a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800205e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8002060:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	2102      	movs	r1, #2
 800206c:	4618      	mov	r0, r3
 800206e:	f005 fd51 	bl	8007b14 <HAL_RCC_ClockConfig>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002078:	f000 fb8a 	bl	8002790 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800207c:	2312      	movs	r3, #18
 800207e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002080:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002084:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002086:	2300      	movs	r3, #0
 8002088:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	4618      	mov	r0, r3
 800208e:	f005 fecf 	bl	8007e30 <HAL_RCCEx_PeriphCLKConfig>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002098:	f000 fb7a 	bl	8002790 <Error_Handler>
  }
}
 800209c:	bf00      	nop
 800209e:	3758      	adds	r7, #88	; 0x58
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80020b4:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020b6:	4a2f      	ldr	r2, [pc, #188]	; (8002174 <MX_ADC1_Init+0xd0>)
 80020b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80020ba:	4b2d      	ldr	r3, [pc, #180]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020c8:	4b29      	ldr	r3, [pc, #164]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020ce:	4b28      	ldr	r3, [pc, #160]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020d0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80020d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020d6:	4b26      	ldr	r3, [pc, #152]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020d8:	2200      	movs	r2, #0
 80020da:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80020dc:	4b24      	ldr	r3, [pc, #144]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020de:	2204      	movs	r2, #4
 80020e0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020e2:	4823      	ldr	r0, [pc, #140]	; (8002170 <MX_ADC1_Init+0xcc>)
 80020e4:	f001 f866 	bl	80031b4 <HAL_ADC_Init>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80020ee:	f000 fb4f 	bl	8002790 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020f6:	2301      	movs	r3, #1
 80020f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80020fa:	2307      	movs	r3, #7
 80020fc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	481b      	ldr	r0, [pc, #108]	; (8002170 <MX_ADC1_Init+0xcc>)
 8002104:	f001 f940 	bl	8003388 <HAL_ADC_ConfigChannel>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800210e:	f000 fb3f 	bl	8002790 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002112:	2301      	movs	r3, #1
 8002114:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002116:	2302      	movs	r3, #2
 8002118:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	4619      	mov	r1, r3
 800211e:	4814      	ldr	r0, [pc, #80]	; (8002170 <MX_ADC1_Init+0xcc>)
 8002120:	f001 f932 	bl	8003388 <HAL_ADC_ConfigChannel>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800212a:	f000 fb31 	bl	8002790 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800212e:	2302      	movs	r3, #2
 8002130:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002132:	2303      	movs	r3, #3
 8002134:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	4619      	mov	r1, r3
 800213a:	480d      	ldr	r0, [pc, #52]	; (8002170 <MX_ADC1_Init+0xcc>)
 800213c:	f001 f924 	bl	8003388 <HAL_ADC_ConfigChannel>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002146:	f000 fb23 	bl	8002790 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800214a:	2303      	movs	r3, #3
 800214c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800214e:	2304      	movs	r3, #4
 8002150:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002152:	1d3b      	adds	r3, r7, #4
 8002154:	4619      	mov	r1, r3
 8002156:	4806      	ldr	r0, [pc, #24]	; (8002170 <MX_ADC1_Init+0xcc>)
 8002158:	f001 f916 	bl	8003388 <HAL_ADC_ConfigChannel>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002162:	f000 fb15 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200008cc 	.word	0x200008cc
 8002174:	40012400 	.word	0x40012400

08002178 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800217e:	463b      	mov	r3, r7
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002186:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <MX_DAC_Init+0x60>)
 8002188:	4a14      	ldr	r2, [pc, #80]	; (80021dc <MX_DAC_Init+0x64>)
 800218a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800218c:	4812      	ldr	r0, [pc, #72]	; (80021d8 <MX_DAC_Init+0x60>)
 800218e:	f001 fc4a 	bl	8003a26 <HAL_DAC_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002198:	f000 fafa 	bl	8002790 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800219c:	2324      	movs	r3, #36	; 0x24
 800219e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80021a4:	463b      	mov	r3, r7
 80021a6:	2200      	movs	r2, #0
 80021a8:	4619      	mov	r1, r3
 80021aa:	480b      	ldr	r0, [pc, #44]	; (80021d8 <MX_DAC_Init+0x60>)
 80021ac:	f001 fd66 	bl	8003c7c <HAL_DAC_ConfigChannel>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80021b6:	f000 faeb 	bl	8002790 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80021ba:	463b      	mov	r3, r7
 80021bc:	2210      	movs	r2, #16
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	; (80021d8 <MX_DAC_Init+0x60>)
 80021c2:	f001 fd5b 	bl	8003c7c <HAL_DAC_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80021cc:	f000 fae0 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000940 	.word	0x20000940
 80021dc:	40007400 	.word	0x40007400

080021e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021e4:	4b12      	ldr	r3, [pc, #72]	; (8002230 <MX_I2C1_Init+0x50>)
 80021e6:	4a13      	ldr	r2, [pc, #76]	; (8002234 <MX_I2C1_Init+0x54>)
 80021e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80021ea:	4b11      	ldr	r3, [pc, #68]	; (8002230 <MX_I2C1_Init+0x50>)
 80021ec:	4a12      	ldr	r2, [pc, #72]	; (8002238 <MX_I2C1_Init+0x58>)
 80021ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021f0:	4b0f      	ldr	r3, [pc, #60]	; (8002230 <MX_I2C1_Init+0x50>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021f6:	4b0e      	ldr	r3, [pc, #56]	; (8002230 <MX_I2C1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021fc:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <MX_I2C1_Init+0x50>)
 80021fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002202:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002204:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <MX_I2C1_Init+0x50>)
 8002206:	2200      	movs	r2, #0
 8002208:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800220a:	4b09      	ldr	r3, [pc, #36]	; (8002230 <MX_I2C1_Init+0x50>)
 800220c:	2200      	movs	r2, #0
 800220e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002210:	4b07      	ldr	r3, [pc, #28]	; (8002230 <MX_I2C1_Init+0x50>)
 8002212:	2200      	movs	r2, #0
 8002214:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <MX_I2C1_Init+0x50>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800221c:	4804      	ldr	r0, [pc, #16]	; (8002230 <MX_I2C1_Init+0x50>)
 800221e:	f002 fc6d 	bl	8004afc <HAL_I2C_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002228:	f000 fab2 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	200009dc 	.word	0x200009dc
 8002234:	40005400 	.word	0x40005400
 8002238:	000186a0 	.word	0x000186a0

0800223c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 8002242:	4a0d      	ldr	r2, [pc, #52]	; (8002278 <MX_SDIO_SD_Init+0x3c>)
 8002244:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 8002248:	2200      	movs	r2, #0
 800224a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 8002254:	2200      	movs	r2, #0
 8002256:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 800225a:	2200      	movs	r2, #0
 800225c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800225e:	4b05      	ldr	r3, [pc, #20]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 8002260:	2200      	movs	r2, #0
 8002262:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 100;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <MX_SDIO_SD_Init+0x38>)
 8002266:	2264      	movs	r2, #100	; 0x64
 8002268:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000a30 	.word	0x20000a30
 8002278:	40018000 	.word	0x40018000

0800227c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002280:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <MX_SPI1_Init+0x68>)
 8002282:	4a19      	ldr	r2, [pc, #100]	; (80022e8 <MX_SPI1_Init+0x6c>)
 8002284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002286:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <MX_SPI1_Init+0x68>)
 8002288:	f44f 7282 	mov.w	r2, #260	; 0x104
 800228c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800228e:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <MX_SPI1_Init+0x68>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002294:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <MX_SPI1_Init+0x68>)
 8002296:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800229a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800229c:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <MX_SPI1_Init+0x68>)
 800229e:	2200      	movs	r2, #0
 80022a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80022a8:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80022ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022b6:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022be:	2200      	movs	r2, #0
 80022c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c2:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022ca:	220a      	movs	r2, #10
 80022cc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022ce:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_SPI1_Init+0x68>)
 80022d0:	f007 f8c7 	bl	8009462 <HAL_SPI_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80022da:	f000 fa59 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000ab4 	.word	0x20000ab4
 80022e8:	40013000 	.word	0x40013000

080022ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80022f0:	4b17      	ldr	r3, [pc, #92]	; (8002350 <MX_SPI2_Init+0x64>)
 80022f2:	4a18      	ldr	r2, [pc, #96]	; (8002354 <MX_SPI2_Init+0x68>)
 80022f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022f6:	4b16      	ldr	r3, [pc, #88]	; (8002350 <MX_SPI2_Init+0x64>)
 80022f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022fe:	4b14      	ldr	r3, [pc, #80]	; (8002350 <MX_SPI2_Init+0x64>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <MX_SPI2_Init+0x64>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800230a:	4b11      	ldr	r3, [pc, #68]	; (8002350 <MX_SPI2_Init+0x64>)
 800230c:	2200      	movs	r2, #0
 800230e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002310:	4b0f      	ldr	r3, [pc, #60]	; (8002350 <MX_SPI2_Init+0x64>)
 8002312:	2200      	movs	r2, #0
 8002314:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002316:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <MX_SPI2_Init+0x64>)
 8002318:	f44f 7200 	mov.w	r2, #512	; 0x200
 800231c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800231e:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <MX_SPI2_Init+0x64>)
 8002320:	2200      	movs	r2, #0
 8002322:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002324:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <MX_SPI2_Init+0x64>)
 8002326:	2200      	movs	r2, #0
 8002328:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800232a:	4b09      	ldr	r3, [pc, #36]	; (8002350 <MX_SPI2_Init+0x64>)
 800232c:	2200      	movs	r2, #0
 800232e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002330:	4b07      	ldr	r3, [pc, #28]	; (8002350 <MX_SPI2_Init+0x64>)
 8002332:	2200      	movs	r2, #0
 8002334:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002336:	4b06      	ldr	r3, [pc, #24]	; (8002350 <MX_SPI2_Init+0x64>)
 8002338:	220a      	movs	r2, #10
 800233a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800233c:	4804      	ldr	r0, [pc, #16]	; (8002350 <MX_SPI2_Init+0x64>)
 800233e:	f007 f890 	bl	8009462 <HAL_SPI_Init>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002348:	f000 fa22 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800234c:	bf00      	nop
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20000b0c 	.word	0x20000b0c
 8002354:	40003800 	.word	0x40003800

08002358 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800235e:	f107 0308 	add.w	r3, r7, #8
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
 8002366:	605a      	str	r2, [r3, #4]
 8002368:	609a      	str	r2, [r3, #8]
 800236a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236c:	463b      	mov	r3, r7
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002374:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <MX_TIM2_Init+0x94>)
 8002376:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800237a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800237c:	4b1b      	ldr	r3, [pc, #108]	; (80023ec <MX_TIM2_Init+0x94>)
 800237e:	2200      	movs	r2, #0
 8002380:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <MX_TIM2_Init+0x94>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 8002388:	4b18      	ldr	r3, [pc, #96]	; (80023ec <MX_TIM2_Init+0x94>)
 800238a:	f240 52db 	movw	r2, #1499	; 0x5db
 800238e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002390:	4b16      	ldr	r3, [pc, #88]	; (80023ec <MX_TIM2_Init+0x94>)
 8002392:	2200      	movs	r2, #0
 8002394:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002396:	4b15      	ldr	r3, [pc, #84]	; (80023ec <MX_TIM2_Init+0x94>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800239c:	4813      	ldr	r0, [pc, #76]	; (80023ec <MX_TIM2_Init+0x94>)
 800239e:	f007 facd 	bl	800993c <HAL_TIM_Base_Init>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80023a8:	f000 f9f2 	bl	8002790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023b2:	f107 0308 	add.w	r3, r7, #8
 80023b6:	4619      	mov	r1, r3
 80023b8:	480c      	ldr	r0, [pc, #48]	; (80023ec <MX_TIM2_Init+0x94>)
 80023ba:	f007 fcf5 	bl	8009da8 <HAL_TIM_ConfigClockSource>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80023c4:	f000 f9e4 	bl	8002790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023c8:	2320      	movs	r3, #32
 80023ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023d0:	463b      	mov	r3, r7
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	; (80023ec <MX_TIM2_Init+0x94>)
 80023d6:	f007 ffb7 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80023e0:	f000 f9d6 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000b64 	.word	0x20000b64

080023f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023f6:	f107 0308 	add.w	r3, r7, #8
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	605a      	str	r2, [r3, #4]
 8002400:	609a      	str	r2, [r3, #8]
 8002402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002404:	463b      	mov	r3, r7
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800240c:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <MX_TIM3_Init+0x94>)
 800240e:	4a1e      	ldr	r2, [pc, #120]	; (8002488 <MX_TIM3_Init+0x98>)
 8002410:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8002412:	4b1c      	ldr	r3, [pc, #112]	; (8002484 <MX_TIM3_Init+0x94>)
 8002414:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002418:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241a:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <MX_TIM3_Init+0x94>)
 800241c:	2200      	movs	r2, #0
 800241e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002420:	4b18      	ldr	r3, [pc, #96]	; (8002484 <MX_TIM3_Init+0x94>)
 8002422:	2231      	movs	r2, #49	; 0x31
 8002424:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002426:	4b17      	ldr	r3, [pc, #92]	; (8002484 <MX_TIM3_Init+0x94>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242c:	4b15      	ldr	r3, [pc, #84]	; (8002484 <MX_TIM3_Init+0x94>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002432:	4814      	ldr	r0, [pc, #80]	; (8002484 <MX_TIM3_Init+0x94>)
 8002434:	f007 fa82 	bl	800993c <HAL_TIM_Base_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800243e:	f000 f9a7 	bl	8002790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002446:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002448:	f107 0308 	add.w	r3, r7, #8
 800244c:	4619      	mov	r1, r3
 800244e:	480d      	ldr	r0, [pc, #52]	; (8002484 <MX_TIM3_Init+0x94>)
 8002450:	f007 fcaa 	bl	8009da8 <HAL_TIM_ConfigClockSource>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800245a:	f000 f999 	bl	8002790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800245e:	2300      	movs	r3, #0
 8002460:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002462:	2300      	movs	r3, #0
 8002464:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002466:	463b      	mov	r3, r7
 8002468:	4619      	mov	r1, r3
 800246a:	4806      	ldr	r0, [pc, #24]	; (8002484 <MX_TIM3_Init+0x94>)
 800246c:	f007 ff6c 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002476:	f000 f98b 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800247a:	bf00      	nop
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000bac 	.word	0x20000bac
 8002488:	40000400 	.word	0x40000400

0800248c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002492:	f107 030c 	add.w	r3, r7, #12
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
 80024a0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024aa:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <MX_TIM4_Init+0x98>)
 80024ac:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <MX_TIM4_Init+0x9c>)
 80024ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024b0:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <MX_TIM4_Init+0x98>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <MX_TIM4_Init+0x98>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <MX_TIM4_Init+0x98>)
 80024be:	f240 12f3 	movw	r2, #499	; 0x1f3
 80024c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c4:	4b17      	ldr	r3, [pc, #92]	; (8002524 <MX_TIM4_Init+0x98>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ca:	4b16      	ldr	r3, [pc, #88]	; (8002524 <MX_TIM4_Init+0x98>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024d0:	4814      	ldr	r0, [pc, #80]	; (8002524 <MX_TIM4_Init+0x98>)
 80024d2:	f007 fa33 	bl	800993c <HAL_TIM_Base_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80024dc:	f000 f958 	bl	8002790 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80024e0:	2305      	movs	r3, #5
 80024e2:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80024e4:	2310      	movs	r3, #16
 80024e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80024e8:	f107 030c 	add.w	r3, r7, #12
 80024ec:	4619      	mov	r1, r3
 80024ee:	480d      	ldr	r0, [pc, #52]	; (8002524 <MX_TIM4_Init+0x98>)
 80024f0:	f007 fd21 	bl	8009f36 <HAL_TIM_SlaveConfigSynchro>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80024fa:	f000 f949 	bl	8002790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002506:	1d3b      	adds	r3, r7, #4
 8002508:	4619      	mov	r1, r3
 800250a:	4806      	ldr	r0, [pc, #24]	; (8002524 <MX_TIM4_Init+0x98>)
 800250c:	f007 ff1c 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002516:	f000 f93b 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	3720      	adds	r7, #32
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20000bf4 	.word	0x20000bf4
 8002528:	40000800 	.word	0x40000800

0800252c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002530:	4b11      	ldr	r3, [pc, #68]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002532:	4a12      	ldr	r2, [pc, #72]	; (800257c <MX_USART1_UART_Init+0x50>)
 8002534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800253c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002540:	2200      	movs	r2, #0
 8002542:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002544:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002546:	2200      	movs	r2, #0
 8002548:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800254a:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002550:	4b09      	ldr	r3, [pc, #36]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002552:	220c      	movs	r2, #12
 8002554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 800255e:	2200      	movs	r2, #0
 8002560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002562:	4805      	ldr	r0, [pc, #20]	; (8002578 <MX_USART1_UART_Init+0x4c>)
 8002564:	f007 ff6e 	bl	800a444 <HAL_UART_Init>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800256e:	f000 f90f 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000c3c 	.word	0x20000c3c
 800257c:	40013800 	.word	0x40013800

08002580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002586:	4b1a      	ldr	r3, [pc, #104]	; (80025f0 <MX_DMA_Init+0x70>)
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	4a19      	ldr	r2, [pc, #100]	; (80025f0 <MX_DMA_Init+0x70>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6153      	str	r3, [r2, #20]
 8002592:	4b17      	ldr	r3, [pc, #92]	; (80025f0 <MX_DMA_Init+0x70>)
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	607b      	str	r3, [r7, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800259e:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <MX_DMA_Init+0x70>)
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	4a13      	ldr	r2, [pc, #76]	; (80025f0 <MX_DMA_Init+0x70>)
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	6153      	str	r3, [r2, #20]
 80025aa:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <MX_DMA_Init+0x70>)
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2105      	movs	r1, #5
 80025ba:	200b      	movs	r0, #11
 80025bc:	f001 f9fd 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025c0:	200b      	movs	r0, #11
 80025c2:	f001 fa16 	bl	80039f2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 5, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2105      	movs	r1, #5
 80025ca:	203a      	movs	r0, #58	; 0x3a
 80025cc:	f001 f9f5 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80025d0:	203a      	movs	r0, #58	; 0x3a
 80025d2:	f001 fa0e 	bl	80039f2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 5, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2105      	movs	r1, #5
 80025da:	203b      	movs	r0, #59	; 0x3b
 80025dc:	f001 f9ed 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 80025e0:	203b      	movs	r0, #59	; 0x3b
 80025e2:	f001 fa06 	bl	80039f2 <HAL_NVIC_EnableIRQ>

}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000

080025f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	; 0x28
 80025f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fa:	f107 0318 	add.w	r3, r7, #24
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002608:	4b5c      	ldr	r3, [pc, #368]	; (800277c <MX_GPIO_Init+0x188>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a5b      	ldr	r2, [pc, #364]	; (800277c <MX_GPIO_Init+0x188>)
 800260e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b59      	ldr	r3, [pc, #356]	; (800277c <MX_GPIO_Init+0x188>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002620:	4b56      	ldr	r3, [pc, #344]	; (800277c <MX_GPIO_Init+0x188>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	4a55      	ldr	r2, [pc, #340]	; (800277c <MX_GPIO_Init+0x188>)
 8002626:	f043 0310 	orr.w	r3, r3, #16
 800262a:	6193      	str	r3, [r2, #24]
 800262c:	4b53      	ldr	r3, [pc, #332]	; (800277c <MX_GPIO_Init+0x188>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0310 	and.w	r3, r3, #16
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002638:	4b50      	ldr	r3, [pc, #320]	; (800277c <MX_GPIO_Init+0x188>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a4f      	ldr	r2, [pc, #316]	; (800277c <MX_GPIO_Init+0x188>)
 800263e:	f043 0304 	orr.w	r3, r3, #4
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b4d      	ldr	r3, [pc, #308]	; (800277c <MX_GPIO_Init+0x188>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002650:	4b4a      	ldr	r3, [pc, #296]	; (800277c <MX_GPIO_Init+0x188>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a49      	ldr	r2, [pc, #292]	; (800277c <MX_GPIO_Init+0x188>)
 8002656:	f043 0308 	orr.w	r3, r3, #8
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b47      	ldr	r3, [pc, #284]	; (800277c <MX_GPIO_Init+0x188>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002668:	4b44      	ldr	r3, [pc, #272]	; (800277c <MX_GPIO_Init+0x188>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	4a43      	ldr	r2, [pc, #268]	; (800277c <MX_GPIO_Init+0x188>)
 800266e:	f043 0320 	orr.w	r3, r3, #32
 8002672:	6193      	str	r3, [r2, #24]
 8002674:	4b41      	ldr	r3, [pc, #260]	; (800277c <MX_GPIO_Init+0x188>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	f003 0320 	and.w	r3, r3, #32
 800267c:	607b      	str	r3, [r7, #4]
 800267e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8002680:	2200      	movs	r2, #0
 8002682:	f64f 0170 	movw	r1, #63600	; 0xf870
 8002686:	483e      	ldr	r0, [pc, #248]	; (8002780 <MX_GPIO_Init+0x18c>)
 8002688:	f002 fa07 	bl	8004a9a <HAL_GPIO_WritePin>
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|LED_Pin, GPIO_PIN_RESET);
 800268c:	2200      	movs	r2, #0
 800268e:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8002692:	483c      	ldr	r0, [pc, #240]	; (8002784 <MX_GPIO_Init+0x190>)
 8002694:	f002 fa01 	bl	8004a9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8002698:	2200      	movs	r2, #0
 800269a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800269e:	483a      	ldr	r0, [pc, #232]	; (8002788 <MX_GPIO_Init+0x194>)
 80026a0:	f002 f9fb 	bl	8004a9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 80026a4:	230f      	movs	r3, #15
 80026a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80026a8:	4b38      	ldr	r3, [pc, #224]	; (800278c <MX_GPIO_Init+0x198>)
 80026aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ac:	2302      	movs	r3, #2
 80026ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026b0:	f107 0318 	add.w	r3, r7, #24
 80026b4:	4619      	mov	r1, r3
 80026b6:	4832      	ldr	r0, [pc, #200]	; (8002780 <MX_GPIO_Init+0x18c>)
 80026b8:	f002 f844 	bl	8004744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 PE6 T_CLK_Pin
                           T_CS_Pin T_DIN_Pin T_DO_Pin T_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 80026bc:	f64f 0370 	movw	r3, #63600	; 0xf870
 80026c0:	61bb      	str	r3, [r7, #24]
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c2:	2301      	movs	r3, #1
 80026c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2302      	movs	r3, #2
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026ce:	f107 0318 	add.w	r3, r7, #24
 80026d2:	4619      	mov	r1, r3
 80026d4:	482a      	ldr	r0, [pc, #168]	; (8002780 <MX_GPIO_Init+0x18c>)
 80026d6:	f002 f835 	bl	8004744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80026da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e0:	2301      	movs	r3, #1
 80026e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e8:	2302      	movs	r3, #2
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ec:	f107 0318 	add.w	r3, r7, #24
 80026f0:	4619      	mov	r1, r3
 80026f2:	4824      	ldr	r0, [pc, #144]	; (8002784 <MX_GPIO_Init+0x190>)
 80026f4:	f002 f826 	bl	8004744 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin;
 80026f8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80026fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fe:	2301      	movs	r3, #1
 8002700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2302      	movs	r3, #2
 8002708:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270a:	f107 0318 	add.w	r3, r7, #24
 800270e:	4619      	mov	r1, r3
 8002710:	481d      	ldr	r0, [pc, #116]	; (8002788 <MX_GPIO_Init+0x194>)
 8002712:	f002 f817 	bl	8004744 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800271a:	2301      	movs	r3, #1
 800271c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002722:	2303      	movs	r3, #3
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002726:	f107 0318 	add.w	r3, r7, #24
 800272a:	4619      	mov	r1, r3
 800272c:	4815      	ldr	r0, [pc, #84]	; (8002784 <MX_GPIO_Init+0x190>)
 800272e:	f002 f809 	bl	8004744 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2105      	movs	r1, #5
 8002736:	2006      	movs	r0, #6
 8002738:	f001 f93f 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800273c:	2006      	movs	r0, #6
 800273e:	f001 f958 	bl	80039f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2105      	movs	r1, #5
 8002746:	2007      	movs	r0, #7
 8002748:	f001 f937 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800274c:	2007      	movs	r0, #7
 800274e:	f001 f950 	bl	80039f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2105      	movs	r1, #5
 8002756:	2008      	movs	r0, #8
 8002758:	f001 f92f 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800275c:	2008      	movs	r0, #8
 800275e:	f001 f948 	bl	80039f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002762:	2200      	movs	r2, #0
 8002764:	2105      	movs	r1, #5
 8002766:	2009      	movs	r0, #9
 8002768:	f001 f927 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800276c:	2009      	movs	r0, #9
 800276e:	f001 f940 	bl	80039f2 <HAL_NVIC_EnableIRQ>

}
 8002772:	bf00      	nop
 8002774:	3728      	adds	r7, #40	; 0x28
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40021000 	.word	0x40021000
 8002780:	40011800 	.word	0x40011800
 8002784:	40011000 	.word	0x40011000
 8002788:	40010c00 	.word	0x40010c00
 800278c:	10310000 	.word	0x10310000

08002790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002794:	b672      	cpsid	i
}
 8002796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002798:	e7fe      	b.n	8002798 <Error_Handler+0x8>
	...

0800279c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_MspInit+0x4c>)
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	4a10      	ldr	r2, [pc, #64]	; (80027e8 <HAL_MspInit+0x4c>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6193      	str	r3, [r2, #24]
 80027ae:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <HAL_MspInit+0x4c>)
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	607b      	str	r3, [r7, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ba:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_MspInit+0x4c>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <HAL_MspInit+0x4c>)
 80027c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c4:	61d3      	str	r3, [r2, #28]
 80027c6:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_MspInit+0x4c>)
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	210f      	movs	r1, #15
 80027d6:	f06f 0001 	mvn.w	r0, #1
 80027da:	f001 f8ee 	bl	80039ba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40021000 	.word	0x40021000

080027ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 0310 	add.w	r3, r7, #16
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a28      	ldr	r2, [pc, #160]	; (80028a8 <HAL_ADC_MspInit+0xbc>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d149      	bne.n	80028a0 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800280c:	4b27      	ldr	r3, [pc, #156]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	4a26      	ldr	r2, [pc, #152]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 8002812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002816:	6193      	str	r3, [r2, #24]
 8002818:	4b24      	ldr	r3, [pc, #144]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002824:	4b21      	ldr	r3, [pc, #132]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a20      	ldr	r2, [pc, #128]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 800282a:	f043 0304 	orr.w	r3, r3, #4
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <HAL_ADC_MspInit+0xc0>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800283c:	230f      	movs	r3, #15
 800283e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002840:	2303      	movs	r3, #3
 8002842:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f107 0310 	add.w	r3, r7, #16
 8002848:	4619      	mov	r1, r3
 800284a:	4819      	ldr	r0, [pc, #100]	; (80028b0 <HAL_ADC_MspInit+0xc4>)
 800284c:	f001 ff7a 	bl	8004744 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002850:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002852:	4a19      	ldr	r2, [pc, #100]	; (80028b8 <HAL_ADC_MspInit+0xcc>)
 8002854:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002856:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002858:	2200      	movs	r2, #0
 800285a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800285c:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002862:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002864:	2280      	movs	r2, #128	; 0x80
 8002866:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002868:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 800286a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800286e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002870:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002872:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002876:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 800287a:	2220      	movs	r2, #32
 800287c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800287e:	4b0d      	ldr	r3, [pc, #52]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002880:	2200      	movs	r2, #0
 8002882:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002884:	480b      	ldr	r0, [pc, #44]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002886:	f001 fad9 	bl	8003e3c <HAL_DMA_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002890:	f7ff ff7e 	bl	8002790 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a07      	ldr	r2, [pc, #28]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 8002898:	621a      	str	r2, [r3, #32]
 800289a:	4a06      	ldr	r2, [pc, #24]	; (80028b4 <HAL_ADC_MspInit+0xc8>)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028a0:	bf00      	nop
 80028a2:	3720      	adds	r7, #32
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40012400 	.word	0x40012400
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40010800 	.word	0x40010800
 80028b4:	200008fc 	.word	0x200008fc
 80028b8:	40020008 	.word	0x40020008

080028bc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 0310 	add.w	r3, r7, #16
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a3d      	ldr	r2, [pc, #244]	; (80029cc <HAL_DAC_MspInit+0x110>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d172      	bne.n	80029c2 <HAL_DAC_MspInit+0x106>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80028dc:	4b3c      	ldr	r3, [pc, #240]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	4a3b      	ldr	r2, [pc, #236]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 80028e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80028e6:	61d3      	str	r3, [r2, #28]
 80028e8:	4b39      	ldr	r3, [pc, #228]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f4:	4b36      	ldr	r3, [pc, #216]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	4a35      	ldr	r2, [pc, #212]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 80028fa:	f043 0304 	orr.w	r3, r3, #4
 80028fe:	6193      	str	r3, [r2, #24]
 8002900:	4b33      	ldr	r3, [pc, #204]	; (80029d0 <HAL_DAC_MspInit+0x114>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800290c:	2330      	movs	r3, #48	; 0x30
 800290e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002910:	2303      	movs	r3, #3
 8002912:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002914:	f107 0310 	add.w	r3, r7, #16
 8002918:	4619      	mov	r1, r3
 800291a:	482e      	ldr	r0, [pc, #184]	; (80029d4 <HAL_DAC_MspInit+0x118>)
 800291c:	f001 ff12 	bl	8004744 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 8002920:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002922:	4a2e      	ldr	r2, [pc, #184]	; (80029dc <HAL_DAC_MspInit+0x120>)
 8002924:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002926:	4b2c      	ldr	r3, [pc, #176]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002928:	2210      	movs	r2, #16
 800292a:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800292c:	4b2a      	ldr	r3, [pc, #168]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002932:	4b29      	ldr	r3, [pc, #164]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002938:	4b27      	ldr	r3, [pc, #156]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 800293a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293e:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002940:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002942:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002946:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8002948:	4b23      	ldr	r3, [pc, #140]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 800294a:	2220      	movs	r2, #32
 800294c:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800294e:	4b22      	ldr	r3, [pc, #136]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002950:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002954:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002956:	4820      	ldr	r0, [pc, #128]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 8002958:	f001 fa70 	bl	8003e3c <HAL_DMA_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_DAC_MspInit+0xaa>
    {
      Error_Handler();
 8002962:	f7ff ff15 	bl	8002790 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a1b      	ldr	r2, [pc, #108]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	4a1a      	ldr	r2, [pc, #104]	; (80029d8 <HAL_DAC_MspInit+0x11c>)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel4;
 8002972:	4b1b      	ldr	r3, [pc, #108]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 8002974:	4a1b      	ldr	r2, [pc, #108]	; (80029e4 <HAL_DAC_MspInit+0x128>)
 8002976:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002978:	4b19      	ldr	r3, [pc, #100]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 800297a:	2210      	movs	r2, #16
 800297c:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800297e:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002984:	4b16      	ldr	r3, [pc, #88]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 8002986:	2280      	movs	r2, #128	; 0x80
 8002988:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800298a:	4b15      	ldr	r3, [pc, #84]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 800298c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002990:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 8002994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002998:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 800299a:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 800299c:	2220      	movs	r2, #32
 800299e:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80029a0:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 80029a6:	480e      	ldr	r0, [pc, #56]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 80029a8:	f001 fa48 	bl	8003e3c <HAL_DMA_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_DAC_MspInit+0xfa>
    {
      Error_Handler();
 80029b2:	f7ff feed 	bl	8002790 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a09      	ldr	r2, [pc, #36]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 80029ba:	60da      	str	r2, [r3, #12]
 80029bc:	4a08      	ldr	r2, [pc, #32]	; (80029e0 <HAL_DAC_MspInit+0x124>)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80029c2:	bf00      	nop
 80029c4:	3720      	adds	r7, #32
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40007400 	.word	0x40007400
 80029d0:	40021000 	.word	0x40021000
 80029d4:	40010800 	.word	0x40010800
 80029d8:	20000954 	.word	0x20000954
 80029dc:	40020430 	.word	0x40020430
 80029e0:	20000998 	.word	0x20000998
 80029e4:	40020444 	.word	0x40020444

080029e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f0:	f107 0310 	add.w	r3, r7, #16
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a15      	ldr	r2, [pc, #84]	; (8002a58 <HAL_I2C_MspInit+0x70>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d123      	bne.n	8002a50 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a08:	4b14      	ldr	r3, [pc, #80]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	4a13      	ldr	r2, [pc, #76]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a0e:	f043 0308 	orr.w	r3, r3, #8
 8002a12:	6193      	str	r3, [r2, #24]
 8002a14:	4b11      	ldr	r3, [pc, #68]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	f003 0308 	and.w	r3, r3, #8
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a20:	23c0      	movs	r3, #192	; 0xc0
 8002a22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a24:	2312      	movs	r3, #18
 8002a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2c:	f107 0310 	add.w	r3, r7, #16
 8002a30:	4619      	mov	r1, r3
 8002a32:	480b      	ldr	r0, [pc, #44]	; (8002a60 <HAL_I2C_MspInit+0x78>)
 8002a34:	f001 fe86 	bl	8004744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a38:	4b08      	ldr	r3, [pc, #32]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	4a07      	ldr	r2, [pc, #28]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a42:	61d3      	str	r3, [r2, #28]
 8002a44:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <HAL_I2C_MspInit+0x74>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a50:	bf00      	nop
 8002a52:	3720      	adds	r7, #32
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40005400 	.word	0x40005400
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40010c00 	.word	0x40010c00

08002a64 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08a      	sub	sp, #40	; 0x28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 0318 	add.w	r3, r7, #24
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a22      	ldr	r2, [pc, #136]	; (8002b08 <HAL_SD_MspInit+0xa4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d13c      	bne.n	8002afe <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002a84:	4b21      	ldr	r3, [pc, #132]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	4a20      	ldr	r2, [pc, #128]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002a8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a8e:	6153      	str	r3, [r2, #20]
 8002a90:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a9c:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	4a1a      	ldr	r2, [pc, #104]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002aa2:	f043 0310 	orr.w	r3, r3, #16
 8002aa6:	6193      	str	r3, [r2, #24]
 8002aa8:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	f003 0310 	and.w	r3, r3, #16
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ab4:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a14      	ldr	r2, [pc, #80]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002aba:	f043 0320 	orr.w	r3, r3, #32
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_SD_MspInit+0xa8>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002acc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002ad0:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ada:	f107 0318 	add.w	r3, r7, #24
 8002ade:	4619      	mov	r1, r3
 8002ae0:	480b      	ldr	r0, [pc, #44]	; (8002b10 <HAL_SD_MspInit+0xac>)
 8002ae2:	f001 fe2f 	bl	8004744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aee:	2303      	movs	r3, #3
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002af2:	f107 0318 	add.w	r3, r7, #24
 8002af6:	4619      	mov	r1, r3
 8002af8:	4806      	ldr	r0, [pc, #24]	; (8002b14 <HAL_SD_MspInit+0xb0>)
 8002afa:	f001 fe23 	bl	8004744 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002afe:	bf00      	nop
 8002b00:	3728      	adds	r7, #40	; 0x28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40018000 	.word	0x40018000
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40011000 	.word	0x40011000
 8002b14:	40011400 	.word	0x40011400

08002b18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08c      	sub	sp, #48	; 0x30
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b20:	f107 031c 	add.w	r3, r7, #28
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a4b      	ldr	r2, [pc, #300]	; (8002c60 <HAL_SPI_MspInit+0x148>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d157      	bne.n	8002be8 <HAL_SPI_MspInit+0xd0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b38:	4b4a      	ldr	r3, [pc, #296]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	4a49      	ldr	r2, [pc, #292]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b42:	6193      	str	r3, [r2, #24]
 8002b44:	4b47      	ldr	r3, [pc, #284]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b4c:	61bb      	str	r3, [r7, #24]
 8002b4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b50:	4b44      	ldr	r3, [pc, #272]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	4a43      	ldr	r2, [pc, #268]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b56:	f043 0304 	orr.w	r3, r3, #4
 8002b5a:	6193      	str	r3, [r2, #24]
 8002b5c:	4b41      	ldr	r3, [pc, #260]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b68:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	4a3d      	ldr	r2, [pc, #244]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b6e:	f043 0308 	orr.w	r3, r3, #8
 8002b72:	6193      	str	r3, [r2, #24]
 8002b74:	4b3b      	ldr	r3, [pc, #236]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	693b      	ldr	r3, [r7, #16]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8e:	f107 031c 	add.w	r3, r7, #28
 8002b92:	4619      	mov	r1, r3
 8002b94:	4834      	ldr	r0, [pc, #208]	; (8002c68 <HAL_SPI_MspInit+0x150>)
 8002b96:	f001 fdd5 	bl	8004744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002b9a:	2328      	movs	r3, #40	; 0x28
 8002b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba6:	f107 031c 	add.w	r3, r7, #28
 8002baa:	4619      	mov	r1, r3
 8002bac:	482f      	ldr	r0, [pc, #188]	; (8002c6c <HAL_SPI_MspInit+0x154>)
 8002bae:	f001 fdc9 	bl	8004744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002bb2:	2310      	movs	r3, #16
 8002bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbe:	f107 031c 	add.w	r3, r7, #28
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4829      	ldr	r0, [pc, #164]	; (8002c6c <HAL_SPI_MspInit+0x154>)
 8002bc6:	f001 fdbd 	bl	8004744 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002bca:	4b29      	ldr	r3, [pc, #164]	; (8002c70 <HAL_SPI_MspInit+0x158>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002be0:	4a23      	ldr	r2, [pc, #140]	; (8002c70 <HAL_SPI_MspInit+0x158>)
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002be6:	e036      	b.n	8002c56 <HAL_SPI_MspInit+0x13e>
  else if(hspi->Instance==SPI2)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a21      	ldr	r2, [pc, #132]	; (8002c74 <HAL_SPI_MspInit+0x15c>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d131      	bne.n	8002c56 <HAL_SPI_MspInit+0x13e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4a1b      	ldr	r2, [pc, #108]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bfc:	61d3      	str	r3, [r2, #28]
 8002bfe:	4b19      	ldr	r3, [pc, #100]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0a:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	4a15      	ldr	r2, [pc, #84]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002c10:	f043 0308 	orr.w	r3, r3, #8
 8002c14:	6193      	str	r3, [r2, #24]
 8002c16:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <HAL_SPI_MspInit+0x14c>)
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002c22:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c30:	f107 031c 	add.w	r3, r7, #28
 8002c34:	4619      	mov	r1, r3
 8002c36:	480d      	ldr	r0, [pc, #52]	; (8002c6c <HAL_SPI_MspInit+0x154>)
 8002c38:	f001 fd84 	bl	8004744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002c3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4a:	f107 031c 	add.w	r3, r7, #28
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4806      	ldr	r0, [pc, #24]	; (8002c6c <HAL_SPI_MspInit+0x154>)
 8002c52:	f001 fd77 	bl	8004744 <HAL_GPIO_Init>
}
 8002c56:	bf00      	nop
 8002c58:	3730      	adds	r7, #48	; 0x30
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40013000 	.word	0x40013000
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40010800 	.word	0x40010800
 8002c6c:	40010c00 	.word	0x40010c00
 8002c70:	40010000 	.word	0x40010000
 8002c74:	40003800 	.word	0x40003800

08002c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c88:	d10c      	bne.n	8002ca4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c8a:	4b22      	ldr	r3, [pc, #136]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	4a21      	ldr	r2, [pc, #132]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	61d3      	str	r3, [r2, #28]
 8002c96:	4b1f      	ldr	r3, [pc, #124]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	617b      	str	r3, [r7, #20]
 8002ca0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ca2:	e032      	b.n	8002d0a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a1b      	ldr	r2, [pc, #108]	; (8002d18 <HAL_TIM_Base_MspInit+0xa0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d114      	bne.n	8002cd8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cae:	4b19      	ldr	r3, [pc, #100]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	4a18      	ldr	r2, [pc, #96]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002cb4:	f043 0302 	orr.w	r3, r3, #2
 8002cb8:	61d3      	str	r3, [r2, #28]
 8002cba:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	613b      	str	r3, [r7, #16]
 8002cc4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2105      	movs	r1, #5
 8002cca:	201d      	movs	r0, #29
 8002ccc:	f000 fe75 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002cd0:	201d      	movs	r0, #29
 8002cd2:	f000 fe8e 	bl	80039f2 <HAL_NVIC_EnableIRQ>
}
 8002cd6:	e018      	b.n	8002d0a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0f      	ldr	r2, [pc, #60]	; (8002d1c <HAL_TIM_Base_MspInit+0xa4>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d113      	bne.n	8002d0a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	4a0b      	ldr	r2, [pc, #44]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002ce8:	f043 0304 	orr.w	r3, r3, #4
 8002cec:	61d3      	str	r3, [r2, #28]
 8002cee:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_TIM_Base_MspInit+0x9c>)
 8002cf0:	69db      	ldr	r3, [r3, #28]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	2105      	movs	r1, #5
 8002cfe:	201e      	movs	r0, #30
 8002d00:	f000 fe5b 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002d04:	201e      	movs	r0, #30
 8002d06:	f000 fe74 	bl	80039f2 <HAL_NVIC_EnableIRQ>
}
 8002d0a:	bf00      	nop
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40021000 	.word	0x40021000
 8002d18:	40000400 	.word	0x40000400
 8002d1c:	40000800 	.word	0x40000800

08002d20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 0310 	add.w	r3, r7, #16
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a20      	ldr	r2, [pc, #128]	; (8002dbc <HAL_UART_MspInit+0x9c>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d139      	bne.n	8002db4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d40:	4b1f      	ldr	r3, [pc, #124]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4a1e      	ldr	r2, [pc, #120]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4a:	6193      	str	r3, [r2, #24]
 8002d4c:	4b1c      	ldr	r3, [pc, #112]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d58:	4b19      	ldr	r3, [pc, #100]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	4a18      	ldr	r2, [pc, #96]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d5e:	f043 0304 	orr.w	r3, r3, #4
 8002d62:	6193      	str	r3, [r2, #24]
 8002d64:	4b16      	ldr	r3, [pc, #88]	; (8002dc0 <HAL_UART_MspInit+0xa0>)
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d76:	2302      	movs	r3, #2
 8002d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 0310 	add.w	r3, r7, #16
 8002d82:	4619      	mov	r1, r3
 8002d84:	480f      	ldr	r0, [pc, #60]	; (8002dc4 <HAL_UART_MspInit+0xa4>)
 8002d86:	f001 fcdd 	bl	8004744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 0310 	add.w	r3, r7, #16
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4809      	ldr	r0, [pc, #36]	; (8002dc4 <HAL_UART_MspInit+0xa4>)
 8002da0:	f001 fcd0 	bl	8004744 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002da4:	2200      	movs	r2, #0
 8002da6:	2105      	movs	r1, #5
 8002da8:	2025      	movs	r0, #37	; 0x25
 8002daa:	f000 fe06 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dae:	2025      	movs	r0, #37	; 0x25
 8002db0:	f000 fe1f 	bl	80039f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002db4:	bf00      	nop
 8002db6:	3720      	adds	r7, #32
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40013800 	.word	0x40013800
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	40010800 	.word	0x40010800

08002dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dcc:	e7fe      	b.n	8002dcc <NMI_Handler+0x4>

08002dce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dd2:	e7fe      	b.n	8002dd2 <HardFault_Handler+0x4>

08002dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dd8:	e7fe      	b.n	8002dd8 <MemManage_Handler+0x4>

08002dda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dde:	e7fe      	b.n	8002dde <BusFault_Handler+0x4>

08002de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002de4:	e7fe      	b.n	8002de4 <UsageFault_Handler+0x4>

08002de6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de6:	b480      	push	{r7}
 8002de8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr

08002df2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002df6:	f000 f99d 	bl	8003134 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002dfa:	f010 fb41 	bl	8013480 <xTaskGetSchedulerState>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d001      	beq.n	8002e08 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002e04:	f010 fe18 	bl	8013a38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e08:	bf00      	nop
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002e10:	2001      	movs	r0, #1
 8002e12:	f001 fe5b 	bl	8004acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002e1e:	2002      	movs	r0, #2
 8002e20:	f001 fe54 	bl	8004acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002e24:	bf00      	nop
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002e2c:	2004      	movs	r0, #4
 8002e2e:	f001 fe4d 	bl	8004acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002e3a:	2008      	movs	r0, #8
 8002e3c:	f001 fe46 	bl	8004acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002e40:	bf00      	nop
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e48:	4802      	ldr	r0, [pc, #8]	; (8002e54 <DMA1_Channel1_IRQHandler+0x10>)
 8002e4a:	f001 fa11 	bl	8004270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	200008fc 	.word	0x200008fc

08002e58 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002e5c:	4802      	ldr	r0, [pc, #8]	; (8002e68 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002e5e:	f002 ffa5 	bl	8005dac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200012e0 	.word	0x200012e0

08002e6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e70:	4802      	ldr	r0, [pc, #8]	; (8002e7c <TIM3_IRQHandler+0x10>)
 8002e72:	f006 fe91 	bl	8009b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000bac 	.word	0x20000bac

08002e80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e84:	4802      	ldr	r0, [pc, #8]	; (8002e90 <TIM4_IRQHandler+0x10>)
 8002e86:	f006 fe87 	bl	8009b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000bf4 	.word	0x20000bf4

08002e94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e98:	4802      	ldr	r0, [pc, #8]	; (8002ea4 <USART1_IRQHandler+0x10>)
 8002e9a:	f007 fb49 	bl	800a530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000c3c 	.word	0x20000c3c

08002ea8 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8002eac:	4802      	ldr	r0, [pc, #8]	; (8002eb8 <DMA2_Channel3_IRQHandler+0x10>)
 8002eae:	f001 f9df 	bl	8004270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000954 	.word	0x20000954

08002ebc <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8002ec0:	4802      	ldr	r0, [pc, #8]	; (8002ecc <DMA2_Channel4_5_IRQHandler+0x10>)
 8002ec2:	f001 f9d5 	bl	8004270 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20000998 	.word	0x20000998

08002ed0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
	return 1;
 8002ed4:	2301      	movs	r3, #1
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr

08002ede <_kill>:

int _kill(int pid, int sig)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
 8002ee6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ee8:	f011 f9d2 	bl	8014290 <__errno>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2216      	movs	r2, #22
 8002ef0:	601a      	str	r2, [r3, #0]
	return -1;
 8002ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <_exit>:

void _exit (int status)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f06:	f04f 31ff 	mov.w	r1, #4294967295
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff ffe7 	bl	8002ede <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f10:	e7fe      	b.n	8002f10 <_exit+0x12>

08002f12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b086      	sub	sp, #24
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	60f8      	str	r0, [r7, #12]
 8002f1a:	60b9      	str	r1, [r7, #8]
 8002f1c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
 8002f22:	e00a      	b.n	8002f3a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f24:	f3af 8000 	nop.w
 8002f28:	4601      	mov	r1, r0
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	60ba      	str	r2, [r7, #8]
 8002f30:	b2ca      	uxtb	r2, r1
 8002f32:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	3301      	adds	r3, #1
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	697a      	ldr	r2, [r7, #20]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	dbf0      	blt.n	8002f24 <_read+0x12>
	}

return len;
 8002f42:	687b      	ldr	r3, [r7, #4]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	e009      	b.n	8002f72 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	60ba      	str	r2, [r7, #8]
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	dbf1      	blt.n	8002f5e <_write+0x12>
	}
	return len;
 8002f7a:	687b      	ldr	r3, [r7, #4]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <_close>:

int _close(int file)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	return -1;
 8002f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr

08002f9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002faa:	605a      	str	r2, [r3, #4]
	return 0;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <_isatty>:

int _isatty(int file)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	return 1;
 8002fc0:	2301      	movs	r3, #1
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr

08002fcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
	return 0;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3714      	adds	r7, #20
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr

08002fe4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fec:	4a14      	ldr	r2, [pc, #80]	; (8003040 <_sbrk+0x5c>)
 8002fee:	4b15      	ldr	r3, [pc, #84]	; (8003044 <_sbrk+0x60>)
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff8:	4b13      	ldr	r3, [pc, #76]	; (8003048 <_sbrk+0x64>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d102      	bne.n	8003006 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003000:	4b11      	ldr	r3, [pc, #68]	; (8003048 <_sbrk+0x64>)
 8003002:	4a12      	ldr	r2, [pc, #72]	; (800304c <_sbrk+0x68>)
 8003004:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <_sbrk+0x64>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4413      	add	r3, r2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	429a      	cmp	r2, r3
 8003012:	d207      	bcs.n	8003024 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003014:	f011 f93c 	bl	8014290 <__errno>
 8003018:	4603      	mov	r3, r0
 800301a:	220c      	movs	r2, #12
 800301c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800301e:	f04f 33ff 	mov.w	r3, #4294967295
 8003022:	e009      	b.n	8003038 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003024:	4b08      	ldr	r3, [pc, #32]	; (8003048 <_sbrk+0x64>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800302a:	4b07      	ldr	r3, [pc, #28]	; (8003048 <_sbrk+0x64>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	4a05      	ldr	r2, [pc, #20]	; (8003048 <_sbrk+0x64>)
 8003034:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003036:	68fb      	ldr	r3, [r7, #12]
}
 8003038:	4618      	mov	r0, r3
 800303a:	3718      	adds	r7, #24
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20010000 	.word	0x20010000
 8003044:	00000400 	.word	0x00000400
 8003048:	20000cc4 	.word	0x20000cc4
 800304c:	20001600 	.word	0x20001600

08003050 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800305c:	f7ff fff8 	bl	8003050 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003060:	480b      	ldr	r0, [pc, #44]	; (8003090 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003062:	490c      	ldr	r1, [pc, #48]	; (8003094 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003064:	4a0c      	ldr	r2, [pc, #48]	; (8003098 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003068:	e002      	b.n	8003070 <LoopCopyDataInit>

0800306a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800306a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800306c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800306e:	3304      	adds	r3, #4

08003070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003074:	d3f9      	bcc.n	800306a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003076:	4a09      	ldr	r2, [pc, #36]	; (800309c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003078:	4c09      	ldr	r4, [pc, #36]	; (80030a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800307a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800307c:	e001      	b.n	8003082 <LoopFillZerobss>

0800307e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800307e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003080:	3204      	adds	r2, #4

08003082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003084:	d3fb      	bcc.n	800307e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003086:	f011 f9ff 	bl	8014488 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800308a:	f7fe ff39 	bl	8001f00 <main>
  bx lr
 800308e:	4770      	bx	lr
  ldr r0, =_sdata
 8003090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003094:	20000318 	.word	0x20000318
  ldr r2, =_sidata
 8003098:	0803097c 	.word	0x0803097c
  ldr r2, =_sbss
 800309c:	20000318 	.word	0x20000318
  ldr r4, =_ebss
 80030a0:	200015fc 	.word	0x200015fc

080030a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030a4:	e7fe      	b.n	80030a4 <ADC1_2_IRQHandler>
	...

080030a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030ac:	4b08      	ldr	r3, [pc, #32]	; (80030d0 <HAL_Init+0x28>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a07      	ldr	r2, [pc, #28]	; (80030d0 <HAL_Init+0x28>)
 80030b2:	f043 0310 	orr.w	r3, r3, #16
 80030b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b8:	2003      	movs	r0, #3
 80030ba:	f000 fc73 	bl	80039a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030be:	200f      	movs	r0, #15
 80030c0:	f000 f808 	bl	80030d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030c4:	f7ff fb6a 	bl	800279c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40022000 	.word	0x40022000

080030d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030dc:	4b12      	ldr	r3, [pc, #72]	; (8003128 <HAL_InitTick+0x54>)
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	4b12      	ldr	r3, [pc, #72]	; (800312c <HAL_InitTick+0x58>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	4619      	mov	r1, r3
 80030e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 fc8b 	bl	8003a0e <HAL_SYSTICK_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e00e      	b.n	8003120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b0f      	cmp	r3, #15
 8003106:	d80a      	bhi.n	800311e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003108:	2200      	movs	r2, #0
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	f04f 30ff 	mov.w	r0, #4294967295
 8003110:	f000 fc53 	bl	80039ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003114:	4a06      	ldr	r2, [pc, #24]	; (8003130 <HAL_InitTick+0x5c>)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e000      	b.n	8003120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
}
 8003120:	4618      	mov	r0, r3
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	200000a0 	.word	0x200000a0
 800312c:	200000a8 	.word	0x200000a8
 8003130:	200000a4 	.word	0x200000a4

08003134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <HAL_IncTick+0x1c>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <HAL_IncTick+0x20>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4413      	add	r3, r2
 8003144:	4a03      	ldr	r2, [pc, #12]	; (8003154 <HAL_IncTick+0x20>)
 8003146:	6013      	str	r3, [r2, #0]
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr
 8003150:	200000a8 	.word	0x200000a8
 8003154:	20000cc8 	.word	0x20000cc8

08003158 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return uwTick;
 800315c:	4b02      	ldr	r3, [pc, #8]	; (8003168 <HAL_GetTick+0x10>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	20000cc8 	.word	0x20000cc8

0800316c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff fff0 	bl	8003158 <HAL_GetTick>
 8003178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003184:	d005      	beq.n	8003192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003186:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <HAL_Delay+0x44>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4413      	add	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003192:	bf00      	nop
 8003194:	f7ff ffe0 	bl	8003158 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d8f7      	bhi.n	8003194 <HAL_Delay+0x28>
  {
  }
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	200000a8 	.word	0x200000a8

080031b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031bc:	2300      	movs	r3, #0
 80031be:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e0ce      	b.n	8003374 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d109      	bne.n	80031f8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7ff fafa 	bl	80027ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 fa17 	bl	800362c <ADC_ConversionStop_Disable>
 80031fe:	4603      	mov	r3, r0
 8003200:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003206:	f003 0310 	and.w	r3, r3, #16
 800320a:	2b00      	cmp	r3, #0
 800320c:	f040 80a9 	bne.w	8003362 <HAL_ADC_Init+0x1ae>
 8003210:	7dfb      	ldrb	r3, [r7, #23]
 8003212:	2b00      	cmp	r3, #0
 8003214:	f040 80a5 	bne.w	8003362 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003220:	f023 0302 	bic.w	r3, r3, #2
 8003224:	f043 0202 	orr.w	r2, r3, #2
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4951      	ldr	r1, [pc, #324]	; (800337c <HAL_ADC_Init+0x1c8>)
 8003236:	428b      	cmp	r3, r1
 8003238:	d10a      	bne.n	8003250 <HAL_ADC_Init+0x9c>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003242:	d002      	beq.n	800324a <HAL_ADC_Init+0x96>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	e004      	b.n	8003254 <HAL_ADC_Init+0xa0>
 800324a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800324e:	e001      	b.n	8003254 <HAL_ADC_Init+0xa0>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003254:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	7b1b      	ldrb	r3, [r3, #12]
 800325a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800325c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	4313      	orrs	r3, r2
 8003262:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800326c:	d003      	beq.n	8003276 <HAL_ADC_Init+0xc2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d102      	bne.n	800327c <HAL_ADC_Init+0xc8>
 8003276:	f44f 7380 	mov.w	r3, #256	; 0x100
 800327a:	e000      	b.n	800327e <HAL_ADC_Init+0xca>
 800327c:	2300      	movs	r3, #0
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	7d1b      	ldrb	r3, [r3, #20]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d119      	bne.n	80032c0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	7b1b      	ldrb	r3, [r3, #12]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d109      	bne.n	80032a8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	3b01      	subs	r3, #1
 800329a:	035a      	lsls	r2, r3, #13
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	4313      	orrs	r3, r2
 80032a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032a4:	613b      	str	r3, [r7, #16]
 80032a6:	e00b      	b.n	80032c0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ac:	f043 0220 	orr.w	r2, r3, #32
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	f043 0201 	orr.w	r2, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689a      	ldr	r2, [r3, #8]
 80032da:	4b29      	ldr	r3, [pc, #164]	; (8003380 <HAL_ADC_Init+0x1cc>)
 80032dc:	4013      	ands	r3, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	68b9      	ldr	r1, [r7, #8]
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f0:	d003      	beq.n	80032fa <HAL_ADC_Init+0x146>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d104      	bne.n	8003304 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	3b01      	subs	r3, #1
 8003300:	051b      	lsls	r3, r3, #20
 8003302:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	430a      	orrs	r2, r1
 8003316:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	4b19      	ldr	r3, [pc, #100]	; (8003384 <HAL_ADC_Init+0x1d0>)
 8003320:	4013      	ands	r3, r2
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	429a      	cmp	r2, r3
 8003326:	d10b      	bne.n	8003340 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003332:	f023 0303 	bic.w	r3, r3, #3
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800333e:	e018      	b.n	8003372 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003344:	f023 0312 	bic.w	r3, r3, #18
 8003348:	f043 0210 	orr.w	r2, r3, #16
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003354:	f043 0201 	orr.w	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003360:	e007      	b.n	8003372 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	f043 0210 	orr.w	r2, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003372:	7dfb      	ldrb	r3, [r7, #23]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3718      	adds	r7, #24
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40013c00 	.word	0x40013c00
 8003380:	ffe1f7fd 	.word	0xffe1f7fd
 8003384:	ff1f0efe 	.word	0xff1f0efe

08003388 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003396:	2300      	movs	r3, #0
 8003398:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x20>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e0dc      	b.n	8003562 <HAL_ADC_ConfigChannel+0x1da>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2b06      	cmp	r3, #6
 80033b6:	d81c      	bhi.n	80033f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	3b05      	subs	r3, #5
 80033ca:	221f      	movs	r2, #31
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	43db      	mvns	r3, r3
 80033d2:	4019      	ands	r1, r3
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	3b05      	subs	r3, #5
 80033e4:	fa00 f203 	lsl.w	r2, r0, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	635a      	str	r2, [r3, #52]	; 0x34
 80033f0:	e03c      	b.n	800346c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b0c      	cmp	r3, #12
 80033f8:	d81c      	bhi.n	8003434 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	4613      	mov	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	4413      	add	r3, r2
 800340a:	3b23      	subs	r3, #35	; 0x23
 800340c:	221f      	movs	r2, #31
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	43db      	mvns	r3, r3
 8003414:	4019      	ands	r1, r3
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	6818      	ldr	r0, [r3, #0]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	3b23      	subs	r3, #35	; 0x23
 8003426:	fa00 f203 	lsl.w	r2, r0, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	631a      	str	r2, [r3, #48]	; 0x30
 8003432:	e01b      	b.n	800346c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	3b41      	subs	r3, #65	; 0x41
 8003446:	221f      	movs	r2, #31
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	43db      	mvns	r3, r3
 800344e:	4019      	ands	r1, r3
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	6818      	ldr	r0, [r3, #0]
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	3b41      	subs	r3, #65	; 0x41
 8003460:	fa00 f203 	lsl.w	r2, r0, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b09      	cmp	r3, #9
 8003472:	d91c      	bls.n	80034ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68d9      	ldr	r1, [r3, #12]
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4613      	mov	r3, r2
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	4413      	add	r3, r2
 8003484:	3b1e      	subs	r3, #30
 8003486:	2207      	movs	r2, #7
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	4019      	ands	r1, r3
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	6898      	ldr	r0, [r3, #8]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	4613      	mov	r3, r2
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	4413      	add	r3, r2
 800349e:	3b1e      	subs	r3, #30
 80034a0:	fa00 f203 	lsl.w	r2, r0, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	60da      	str	r2, [r3, #12]
 80034ac:	e019      	b.n	80034e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6919      	ldr	r1, [r3, #16]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4613      	mov	r3, r2
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	4413      	add	r3, r2
 80034be:	2207      	movs	r2, #7
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	4019      	ands	r1, r3
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	6898      	ldr	r0, [r3, #8]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	4413      	add	r3, r2
 80034d6:	fa00 f203 	lsl.w	r2, r0, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b10      	cmp	r3, #16
 80034e8:	d003      	beq.n	80034f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034ee:	2b11      	cmp	r3, #17
 80034f0:	d132      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a1d      	ldr	r2, [pc, #116]	; (800356c <HAL_ADC_ConfigChannel+0x1e4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d125      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d126      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003518:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b10      	cmp	r3, #16
 8003520:	d11a      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003522:	4b13      	ldr	r3, [pc, #76]	; (8003570 <HAL_ADC_ConfigChannel+0x1e8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <HAL_ADC_ConfigChannel+0x1ec>)
 8003528:	fba2 2303 	umull	r2, r3, r2, r3
 800352c:	0c9a      	lsrs	r2, r3, #18
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003538:	e002      	b.n	8003540 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	3b01      	subs	r3, #1
 800353e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f9      	bne.n	800353a <HAL_ADC_ConfigChannel+0x1b2>
 8003546:	e007      	b.n	8003558 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr
 800356c:	40012400 	.word	0x40012400
 8003570:	200000a0 	.word	0x200000a0
 8003574:	431bde83 	.word	0x431bde83

08003578 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d040      	beq.n	8003618 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0201 	orr.w	r2, r2, #1
 80035a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035a6:	4b1f      	ldr	r3, [pc, #124]	; (8003624 <ADC_Enable+0xac>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a1f      	ldr	r2, [pc, #124]	; (8003628 <ADC_Enable+0xb0>)
 80035ac:	fba2 2303 	umull	r2, r3, r2, r3
 80035b0:	0c9b      	lsrs	r3, r3, #18
 80035b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035b4:	e002      	b.n	80035bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	3b01      	subs	r3, #1
 80035ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f9      	bne.n	80035b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035c2:	f7ff fdc9 	bl	8003158 <HAL_GetTick>
 80035c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035c8:	e01f      	b.n	800360a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035ca:	f7ff fdc5 	bl	8003158 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d918      	bls.n	800360a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d011      	beq.n	800360a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ea:	f043 0210 	orr.w	r2, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f6:	f043 0201 	orr.w	r2, r3, #1
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e007      	b.n	800361a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b01      	cmp	r3, #1
 8003616:	d1d8      	bne.n	80035ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	200000a0 	.word	0x200000a0
 8003628:	431bde83 	.word	0x431bde83

0800362c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b01      	cmp	r3, #1
 8003644:	d12e      	bne.n	80036a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0201 	bic.w	r2, r2, #1
 8003654:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003656:	f7ff fd7f 	bl	8003158 <HAL_GetTick>
 800365a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800365c:	e01b      	b.n	8003696 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800365e:	f7ff fd7b 	bl	8003158 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d914      	bls.n	8003696 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b01      	cmp	r3, #1
 8003678:	d10d      	bne.n	8003696 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	f043 0210 	orr.w	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e007      	b.n	80036a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d0dc      	beq.n	800365e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
	...

080036b0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036b8:	2300      	movs	r3, #0
 80036ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_ADCEx_Calibration_Start+0x1e>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e097      	b.n	80037fe <HAL_ADCEx_Calibration_Start+0x14e>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f7ff ffa8 	bl	800362c <ADC_ConversionStop_Disable>
 80036dc:	4603      	mov	r3, r0
 80036de:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7ff ff49 	bl	8003578 <ADC_Enable>
 80036e6:	4603      	mov	r3, r0
 80036e8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80036ea:	7dfb      	ldrb	r3, [r7, #23]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f040 8081 	bne.w	80037f4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036fa:	f023 0302 	bic.w	r3, r3, #2
 80036fe:	f043 0202 	orr.w	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003706:	4b40      	ldr	r3, [pc, #256]	; (8003808 <HAL_ADCEx_Calibration_Start+0x158>)
 8003708:	681c      	ldr	r4, [r3, #0]
 800370a:	2002      	movs	r0, #2
 800370c:	f004 fc46 	bl	8007f9c <HAL_RCCEx_GetPeriphCLKFreq>
 8003710:	4603      	mov	r3, r0
 8003712:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003716:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003718:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800371a:	e002      	b.n	8003722 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	3b01      	subs	r3, #1
 8003720:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1f9      	bne.n	800371c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0208 	orr.w	r2, r2, #8
 8003736:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003738:	f7ff fd0e 	bl	8003158 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800373e:	e01b      	b.n	8003778 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003740:	f7ff fd0a 	bl	8003158 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b0a      	cmp	r3, #10
 800374c:	d914      	bls.n	8003778 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00d      	beq.n	8003778 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	f023 0312 	bic.w	r3, r3, #18
 8003764:	f043 0210 	orr.w	r2, r3, #16
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e042      	b.n	80037fe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1dc      	bne.n	8003740 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0204 	orr.w	r2, r2, #4
 8003794:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003796:	f7ff fcdf 	bl	8003158 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800379c:	e01b      	b.n	80037d6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800379e:	f7ff fcdb 	bl	8003158 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b0a      	cmp	r3, #10
 80037aa:	d914      	bls.n	80037d6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00d      	beq.n	80037d6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037be:	f023 0312 	bic.w	r3, r3, #18
 80037c2:	f043 0210 	orr.w	r2, r3, #16
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e013      	b.n	80037fe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1dc      	bne.n	800379e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e8:	f023 0303 	bic.w	r3, r3, #3
 80037ec:	f043 0201 	orr.w	r2, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80037fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80037fe:	4618      	mov	r0, r3
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	bd90      	pop	{r4, r7, pc}
 8003806:	bf00      	nop
 8003808:	200000a0 	.word	0x200000a0

0800380c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f003 0307 	and.w	r3, r3, #7
 800381a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800381c:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <__NVIC_SetPriorityGrouping+0x44>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003828:	4013      	ands	r3, r2
 800382a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003834:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800383c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800383e:	4a04      	ldr	r2, [pc, #16]	; (8003850 <__NVIC_SetPriorityGrouping+0x44>)
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	60d3      	str	r3, [r2, #12]
}
 8003844:	bf00      	nop
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003858:	4b04      	ldr	r3, [pc, #16]	; (800386c <__NVIC_GetPriorityGrouping+0x18>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	0a1b      	lsrs	r3, r3, #8
 800385e:	f003 0307 	and.w	r3, r3, #7
}
 8003862:	4618      	mov	r0, r3
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000ed00 	.word	0xe000ed00

08003870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800387a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387e:	2b00      	cmp	r3, #0
 8003880:	db0b      	blt.n	800389a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	f003 021f 	and.w	r2, r3, #31
 8003888:	4906      	ldr	r1, [pc, #24]	; (80038a4 <__NVIC_EnableIRQ+0x34>)
 800388a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388e:	095b      	lsrs	r3, r3, #5
 8003890:	2001      	movs	r0, #1
 8003892:	fa00 f202 	lsl.w	r2, r0, r2
 8003896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr
 80038a4:	e000e100 	.word	0xe000e100

080038a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	6039      	str	r1, [r7, #0]
 80038b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	db0a      	blt.n	80038d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	490c      	ldr	r1, [pc, #48]	; (80038f4 <__NVIC_SetPriority+0x4c>)
 80038c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c6:	0112      	lsls	r2, r2, #4
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	440b      	add	r3, r1
 80038cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038d0:	e00a      	b.n	80038e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	4908      	ldr	r1, [pc, #32]	; (80038f8 <__NVIC_SetPriority+0x50>)
 80038d8:	79fb      	ldrb	r3, [r7, #7]
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	3b04      	subs	r3, #4
 80038e0:	0112      	lsls	r2, r2, #4
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	440b      	add	r3, r1
 80038e6:	761a      	strb	r2, [r3, #24]
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000e100 	.word	0xe000e100
 80038f8:	e000ed00 	.word	0xe000ed00

080038fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b089      	sub	sp, #36	; 0x24
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f1c3 0307 	rsb	r3, r3, #7
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf28      	it	cs
 800391a:	2304      	movcs	r3, #4
 800391c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	3304      	adds	r3, #4
 8003922:	2b06      	cmp	r3, #6
 8003924:	d902      	bls.n	800392c <NVIC_EncodePriority+0x30>
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3b03      	subs	r3, #3
 800392a:	e000      	b.n	800392e <NVIC_EncodePriority+0x32>
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003930:	f04f 32ff 	mov.w	r2, #4294967295
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43da      	mvns	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	401a      	ands	r2, r3
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003944:	f04f 31ff 	mov.w	r1, #4294967295
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	fa01 f303 	lsl.w	r3, r1, r3
 800394e:	43d9      	mvns	r1, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003954:	4313      	orrs	r3, r2
         );
}
 8003956:	4618      	mov	r0, r3
 8003958:	3724      	adds	r7, #36	; 0x24
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr

08003960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3b01      	subs	r3, #1
 800396c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003970:	d301      	bcc.n	8003976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003972:	2301      	movs	r3, #1
 8003974:	e00f      	b.n	8003996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003976:	4a0a      	ldr	r2, [pc, #40]	; (80039a0 <SysTick_Config+0x40>)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	3b01      	subs	r3, #1
 800397c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800397e:	210f      	movs	r1, #15
 8003980:	f04f 30ff 	mov.w	r0, #4294967295
 8003984:	f7ff ff90 	bl	80038a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <SysTick_Config+0x40>)
 800398a:	2200      	movs	r2, #0
 800398c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800398e:	4b04      	ldr	r3, [pc, #16]	; (80039a0 <SysTick_Config+0x40>)
 8003990:	2207      	movs	r2, #7
 8003992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	e000e010 	.word	0xe000e010

080039a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7ff ff2d 	bl	800380c <__NVIC_SetPriorityGrouping>
}
 80039b2:	bf00      	nop
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	4603      	mov	r3, r0
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039cc:	f7ff ff42 	bl	8003854 <__NVIC_GetPriorityGrouping>
 80039d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	68b9      	ldr	r1, [r7, #8]
 80039d6:	6978      	ldr	r0, [r7, #20]
 80039d8:	f7ff ff90 	bl	80038fc <NVIC_EncodePriority>
 80039dc:	4602      	mov	r2, r0
 80039de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039e2:	4611      	mov	r1, r2
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff ff5f 	bl	80038a8 <__NVIC_SetPriority>
}
 80039ea:	bf00      	nop
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b082      	sub	sp, #8
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	4603      	mov	r3, r0
 80039fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff ff35 	bl	8003870 <__NVIC_EnableIRQ>
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff ffa2 	bl	8003960 <SysTick_Config>
 8003a1c:	4603      	mov	r3, r0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b082      	sub	sp, #8
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e014      	b.n	8003a62 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	791b      	ldrb	r3, [r3, #4]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d105      	bne.n	8003a4e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f7fe ff37 	bl	80028bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2202      	movs	r2, #2
 8003a52:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e092      	b.n	8003baa <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	795b      	ldrb	r3, [r3, #5]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d101      	bne.n	8003a90 <HAL_DAC_Start_DMA+0x24>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e08c      	b.n	8003baa <HAL_DAC_Start_DMA+0x13e>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2202      	movs	r2, #2
 8003a9a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d129      	bne.n	8003af6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	4a43      	ldr	r2, [pc, #268]	; (8003bb4 <HAL_DAC_Start_DMA+0x148>)
 8003aa8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	4a42      	ldr	r2, [pc, #264]	; (8003bb8 <HAL_DAC_Start_DMA+0x14c>)
 8003ab0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	4a41      	ldr	r2, [pc, #260]	; (8003bbc <HAL_DAC_Start_DMA+0x150>)
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ac8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_DAC_Start_DMA+0x6c>
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d005      	beq.n	8003ae2 <HAL_DAC_Start_DMA+0x76>
 8003ad6:	e009      	b.n	8003aec <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	3308      	adds	r3, #8
 8003ade:	613b      	str	r3, [r7, #16]
        break;
 8003ae0:	e033      	b.n	8003b4a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	330c      	adds	r3, #12
 8003ae8:	613b      	str	r3, [r7, #16]
        break;
 8003aea:	e02e      	b.n	8003b4a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3310      	adds	r3, #16
 8003af2:	613b      	str	r3, [r7, #16]
        break;
 8003af4:	e029      	b.n	8003b4a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	4a31      	ldr	r2, [pc, #196]	; (8003bc0 <HAL_DAC_Start_DMA+0x154>)
 8003afc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	4a30      	ldr	r2, [pc, #192]	; (8003bc4 <HAL_DAC_Start_DMA+0x158>)
 8003b04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	4a2f      	ldr	r2, [pc, #188]	; (8003bc8 <HAL_DAC_Start_DMA+0x15c>)
 8003b0c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b1c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003b1e:	6a3b      	ldr	r3, [r7, #32]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_DAC_Start_DMA+0xc0>
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d005      	beq.n	8003b36 <HAL_DAC_Start_DMA+0xca>
 8003b2a:	e009      	b.n	8003b40 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3314      	adds	r3, #20
 8003b32:	613b      	str	r3, [r7, #16]
        break;
 8003b34:	e009      	b.n	8003b4a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3318      	adds	r3, #24
 8003b3c:	613b      	str	r3, [r7, #16]
        break;
 8003b3e:	e004      	b.n	8003b4a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	331c      	adds	r3, #28
 8003b46:	613b      	str	r3, [r7, #16]
        break;
 8003b48:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d109      	bne.n	8003b64 <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6898      	ldr	r0, [r3, #8]
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	f000 f9e5 	bl	8003f28 <HAL_DMA_Start_IT>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	75fb      	strb	r3, [r7, #23]
 8003b62:	e008      	b.n	8003b76 <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	68d8      	ldr	r0, [r3, #12]
 8003b68:	6879      	ldr	r1, [r7, #4]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	f000 f9db 	bl	8003f28 <HAL_DMA_Start_IT>
 8003b72:	4603      	mov	r3, r0
 8003b74:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003b7c:	7dfb      	ldrb	r3, [r7, #23]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10c      	bne.n	8003b9c <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6819      	ldr	r1, [r3, #0]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f003 0310 	and.w	r3, r3, #16
 8003b8e:	2201      	movs	r2, #1
 8003b90:	409a      	lsls	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	e005      	b.n	8003ba8 <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	f043 0204 	orr.w	r2, r3, #4
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	08003d2d 	.word	0x08003d2d
 8003bb8:	08003d4f 	.word	0x08003d4f
 8003bbc:	08003d6b 	.word	0x08003d6b
 8003bc0:	08003dcf 	.word	0x08003dcf
 8003bc4:	08003df1 	.word	0x08003df1
 8003bc8:	08003e0d 	.word	0x08003e0d

08003bcc <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d101      	bne.n	8003be0 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e02e      	b.n	8003c3e <HAL_DAC_Stop_DMA+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6819      	ldr	r1, [r3, #0]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43da      	mvns	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	400a      	ands	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6819      	ldr	r1, [r3, #0]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	f003 0310 	and.w	r3, r3, #16
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	43da      	mvns	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	400a      	ands	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d105      	bne.n	8003c2c <HAL_DAC_Stop_DMA+0x60>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f9df 	bl	8003fe8 <HAL_DMA_Abort>
 8003c2a:	e004      	b.n	8003c36 <HAL_DAC_Stop_DMA+0x6a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 f9d9 	bl	8003fe8 <HAL_DMA_Abort>
#endif /* DAC_CR_DMAUDRIE2 */
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr

08003c6a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b089      	sub	sp, #36	; 0x24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <HAL_DAC_ConfigChannel+0x1c>
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e042      	b.n	8003d22 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	795b      	ldrb	r3, [r3, #5]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_DAC_ConfigChannel+0x2c>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e03c      	b.n	8003d22 <HAL_DAC_ConfigChannel+0xa6>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2201      	movs	r2, #1
 8003cac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f003 0310 	and.w	r3, r3, #16
 8003cc2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6819      	ldr	r1, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	22c0      	movs	r2, #192	; 0xc0
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	400a      	ands	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003d20:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3724      	adds	r7, #36	; 0x24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr

08003d2c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff ff83 	bl	8003c46 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2201      	movs	r2, #1
 8003d44:	711a      	strb	r2, [r3, #4]
}
 8003d46:	bf00      	nop
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b084      	sub	sp, #16
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f7ff ff7b 	bl	8003c58 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f043 0204 	orr.w	r2, r3, #4
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f7ff ff70 	bl	8003c6a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	711a      	strb	r2, [r3, #4]
}
 8003d90:	bf00      	nop
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc80      	pop	{r7}
 8003da8:	4770      	bx	lr

08003daa <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr

08003dce <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b084      	sub	sp, #16
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f7ff ffdb 	bl	8003d98 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	711a      	strb	r2, [r3, #4]
}
 8003de8:	bf00      	nop
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f7ff ffd3 	bl	8003daa <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003e04:	bf00      	nop
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	f043 0204 	orr.w	r2, r3, #4
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f7ff ffc8 	bl	8003dbc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	711a      	strb	r2, [r3, #4]
}
 8003e32:	bf00      	nop
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
	...

08003e3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e059      	b.n	8003f06 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	461a      	mov	r2, r3
 8003e58:	4b2d      	ldr	r3, [pc, #180]	; (8003f10 <HAL_DMA_Init+0xd4>)
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d80f      	bhi.n	8003e7e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	4b2b      	ldr	r3, [pc, #172]	; (8003f14 <HAL_DMA_Init+0xd8>)
 8003e66:	4413      	add	r3, r2
 8003e68:	4a2b      	ldr	r2, [pc, #172]	; (8003f18 <HAL_DMA_Init+0xdc>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	091b      	lsrs	r3, r3, #4
 8003e70:	009a      	lsls	r2, r3, #2
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a28      	ldr	r2, [pc, #160]	; (8003f1c <HAL_DMA_Init+0xe0>)
 8003e7a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003e7c:	e00e      	b.n	8003e9c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	4b26      	ldr	r3, [pc, #152]	; (8003f20 <HAL_DMA_Init+0xe4>)
 8003e86:	4413      	add	r3, r2
 8003e88:	4a23      	ldr	r2, [pc, #140]	; (8003f18 <HAL_DMA_Init+0xdc>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	091b      	lsrs	r3, r3, #4
 8003e90:	009a      	lsls	r2, r3, #2
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a22      	ldr	r2, [pc, #136]	; (8003f24 <HAL_DMA_Init+0xe8>)
 8003e9a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003eb2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003eb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003ec0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ecc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ed8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr
 8003f10:	40020407 	.word	0x40020407
 8003f14:	bffdfff8 	.word	0xbffdfff8
 8003f18:	cccccccd 	.word	0xcccccccd
 8003f1c:	40020000 	.word	0x40020000
 8003f20:	bffdfbf8 	.word	0xbffdfbf8
 8003f24:	40020400 	.word	0x40020400

08003f28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_DMA_Start_IT+0x20>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e04b      	b.n	8003fe0 <HAL_DMA_Start_IT+0xb8>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d13a      	bne.n	8003fd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0201 	bic.w	r2, r2, #1
 8003f78:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	68b9      	ldr	r1, [r7, #8]
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f000 fbb1 	bl	80046e8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 020e 	orr.w	r2, r2, #14
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e00f      	b.n	8003fc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0204 	bic.w	r2, r2, #4
 8003fae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 020a 	orr.w	r2, r2, #10
 8003fbe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0201 	orr.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e005      	b.n	8003fde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fda:	2302      	movs	r3, #2
 8003fdc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d008      	beq.n	8004012 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2204      	movs	r2, #4
 8004004:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e020      	b.n	8004054 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 020e 	bic.w	r2, r2, #14
 8004020:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0201 	bic.w	r2, r2, #1
 8004030:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800403a:	2101      	movs	r1, #1
 800403c:	fa01 f202 	lsl.w	r2, r1, r2
 8004040:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004052:	7bfb      	ldrb	r3, [r7, #15]
}
 8004054:	4618      	mov	r0, r3
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
	...

08004060 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d005      	beq.n	8004084 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2204      	movs	r2, #4
 800407c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	73fb      	strb	r3, [r7, #15]
 8004082:	e0d6      	b.n	8004232 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 020e 	bic.w	r2, r2, #14
 8004092:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	4b64      	ldr	r3, [pc, #400]	; (800423c <HAL_DMA_Abort_IT+0x1dc>)
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d958      	bls.n	8004162 <HAL_DMA_Abort_IT+0x102>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a62      	ldr	r2, [pc, #392]	; (8004240 <HAL_DMA_Abort_IT+0x1e0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d04f      	beq.n	800415a <HAL_DMA_Abort_IT+0xfa>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a61      	ldr	r2, [pc, #388]	; (8004244 <HAL_DMA_Abort_IT+0x1e4>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d048      	beq.n	8004156 <HAL_DMA_Abort_IT+0xf6>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a5f      	ldr	r2, [pc, #380]	; (8004248 <HAL_DMA_Abort_IT+0x1e8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d040      	beq.n	8004150 <HAL_DMA_Abort_IT+0xf0>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a5e      	ldr	r2, [pc, #376]	; (800424c <HAL_DMA_Abort_IT+0x1ec>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d038      	beq.n	800414a <HAL_DMA_Abort_IT+0xea>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a5c      	ldr	r2, [pc, #368]	; (8004250 <HAL_DMA_Abort_IT+0x1f0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d030      	beq.n	8004144 <HAL_DMA_Abort_IT+0xe4>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a5b      	ldr	r2, [pc, #364]	; (8004254 <HAL_DMA_Abort_IT+0x1f4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d028      	beq.n	800413e <HAL_DMA_Abort_IT+0xde>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a52      	ldr	r2, [pc, #328]	; (800423c <HAL_DMA_Abort_IT+0x1dc>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d020      	beq.n	8004138 <HAL_DMA_Abort_IT+0xd8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a57      	ldr	r2, [pc, #348]	; (8004258 <HAL_DMA_Abort_IT+0x1f8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d019      	beq.n	8004134 <HAL_DMA_Abort_IT+0xd4>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a55      	ldr	r2, [pc, #340]	; (800425c <HAL_DMA_Abort_IT+0x1fc>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d012      	beq.n	8004130 <HAL_DMA_Abort_IT+0xd0>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a54      	ldr	r2, [pc, #336]	; (8004260 <HAL_DMA_Abort_IT+0x200>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00a      	beq.n	800412a <HAL_DMA_Abort_IT+0xca>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a52      	ldr	r2, [pc, #328]	; (8004264 <HAL_DMA_Abort_IT+0x204>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d102      	bne.n	8004124 <HAL_DMA_Abort_IT+0xc4>
 800411e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004122:	e01b      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004124:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004128:	e018      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 800412a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800412e:	e015      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004130:	2310      	movs	r3, #16
 8004132:	e013      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004134:	2301      	movs	r3, #1
 8004136:	e011      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004138:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800413c:	e00e      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 800413e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004142:	e00b      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004144:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004148:	e008      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 800414a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800414e:	e005      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004154:	e002      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 8004156:	2310      	movs	r3, #16
 8004158:	e000      	b.n	800415c <HAL_DMA_Abort_IT+0xfc>
 800415a:	2301      	movs	r3, #1
 800415c:	4a42      	ldr	r2, [pc, #264]	; (8004268 <HAL_DMA_Abort_IT+0x208>)
 800415e:	6053      	str	r3, [r2, #4]
 8004160:	e057      	b.n	8004212 <HAL_DMA_Abort_IT+0x1b2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a36      	ldr	r2, [pc, #216]	; (8004240 <HAL_DMA_Abort_IT+0x1e0>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d04f      	beq.n	800420c <HAL_DMA_Abort_IT+0x1ac>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a34      	ldr	r2, [pc, #208]	; (8004244 <HAL_DMA_Abort_IT+0x1e4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d048      	beq.n	8004208 <HAL_DMA_Abort_IT+0x1a8>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a33      	ldr	r2, [pc, #204]	; (8004248 <HAL_DMA_Abort_IT+0x1e8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d040      	beq.n	8004202 <HAL_DMA_Abort_IT+0x1a2>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a31      	ldr	r2, [pc, #196]	; (800424c <HAL_DMA_Abort_IT+0x1ec>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d038      	beq.n	80041fc <HAL_DMA_Abort_IT+0x19c>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a30      	ldr	r2, [pc, #192]	; (8004250 <HAL_DMA_Abort_IT+0x1f0>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d030      	beq.n	80041f6 <HAL_DMA_Abort_IT+0x196>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a2e      	ldr	r2, [pc, #184]	; (8004254 <HAL_DMA_Abort_IT+0x1f4>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d028      	beq.n	80041f0 <HAL_DMA_Abort_IT+0x190>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a26      	ldr	r2, [pc, #152]	; (800423c <HAL_DMA_Abort_IT+0x1dc>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d020      	beq.n	80041ea <HAL_DMA_Abort_IT+0x18a>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a2a      	ldr	r2, [pc, #168]	; (8004258 <HAL_DMA_Abort_IT+0x1f8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d019      	beq.n	80041e6 <HAL_DMA_Abort_IT+0x186>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a29      	ldr	r2, [pc, #164]	; (800425c <HAL_DMA_Abort_IT+0x1fc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d012      	beq.n	80041e2 <HAL_DMA_Abort_IT+0x182>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a27      	ldr	r2, [pc, #156]	; (8004260 <HAL_DMA_Abort_IT+0x200>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00a      	beq.n	80041dc <HAL_DMA_Abort_IT+0x17c>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a26      	ldr	r2, [pc, #152]	; (8004264 <HAL_DMA_Abort_IT+0x204>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d102      	bne.n	80041d6 <HAL_DMA_Abort_IT+0x176>
 80041d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041d4:	e01b      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041da:	e018      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e0:	e015      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041e2:	2310      	movs	r3, #16
 80041e4:	e013      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041e6:	2301      	movs	r3, #1
 80041e8:	e011      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041ee:	e00e      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041f4:	e00b      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041fa:	e008      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 80041fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004200:	e005      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 8004202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004206:	e002      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 8004208:	2310      	movs	r3, #16
 800420a:	e000      	b.n	800420e <HAL_DMA_Abort_IT+0x1ae>
 800420c:	2301      	movs	r3, #1
 800420e:	4a17      	ldr	r2, [pc, #92]	; (800426c <HAL_DMA_Abort_IT+0x20c>)
 8004210:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	4798      	blx	r3
    } 
  }
  return status;
 8004232:	7bfb      	ldrb	r3, [r7, #15]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40020080 	.word	0x40020080
 8004240:	40020008 	.word	0x40020008
 8004244:	4002001c 	.word	0x4002001c
 8004248:	40020030 	.word	0x40020030
 800424c:	40020044 	.word	0x40020044
 8004250:	40020058 	.word	0x40020058
 8004254:	4002006c 	.word	0x4002006c
 8004258:	40020408 	.word	0x40020408
 800425c:	4002041c 	.word	0x4002041c
 8004260:	40020430 	.word	0x40020430
 8004264:	40020444 	.word	0x40020444
 8004268:	40020400 	.word	0x40020400
 800426c:	40020000 	.word	0x40020000

08004270 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428c:	2204      	movs	r2, #4
 800428e:	409a      	lsls	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4013      	ands	r3, r2
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 80f1 	beq.w	800447c <HAL_DMA_IRQHandler+0x20c>
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 80eb 	beq.w	800447c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0320 	and.w	r3, r3, #32
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d107      	bne.n	80042c4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0204 	bic.w	r2, r2, #4
 80042c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	4b5f      	ldr	r3, [pc, #380]	; (8004448 <HAL_DMA_IRQHandler+0x1d8>)
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d958      	bls.n	8004382 <HAL_DMA_IRQHandler+0x112>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a5d      	ldr	r2, [pc, #372]	; (800444c <HAL_DMA_IRQHandler+0x1dc>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d04f      	beq.n	800437a <HAL_DMA_IRQHandler+0x10a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a5c      	ldr	r2, [pc, #368]	; (8004450 <HAL_DMA_IRQHandler+0x1e0>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d048      	beq.n	8004376 <HAL_DMA_IRQHandler+0x106>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a5a      	ldr	r2, [pc, #360]	; (8004454 <HAL_DMA_IRQHandler+0x1e4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d040      	beq.n	8004370 <HAL_DMA_IRQHandler+0x100>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a59      	ldr	r2, [pc, #356]	; (8004458 <HAL_DMA_IRQHandler+0x1e8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d038      	beq.n	800436a <HAL_DMA_IRQHandler+0xfa>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a57      	ldr	r2, [pc, #348]	; (800445c <HAL_DMA_IRQHandler+0x1ec>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d030      	beq.n	8004364 <HAL_DMA_IRQHandler+0xf4>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a56      	ldr	r2, [pc, #344]	; (8004460 <HAL_DMA_IRQHandler+0x1f0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d028      	beq.n	800435e <HAL_DMA_IRQHandler+0xee>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a4d      	ldr	r2, [pc, #308]	; (8004448 <HAL_DMA_IRQHandler+0x1d8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d020      	beq.n	8004358 <HAL_DMA_IRQHandler+0xe8>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a52      	ldr	r2, [pc, #328]	; (8004464 <HAL_DMA_IRQHandler+0x1f4>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d019      	beq.n	8004354 <HAL_DMA_IRQHandler+0xe4>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a50      	ldr	r2, [pc, #320]	; (8004468 <HAL_DMA_IRQHandler+0x1f8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d012      	beq.n	8004350 <HAL_DMA_IRQHandler+0xe0>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a4f      	ldr	r2, [pc, #316]	; (800446c <HAL_DMA_IRQHandler+0x1fc>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d00a      	beq.n	800434a <HAL_DMA_IRQHandler+0xda>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a4d      	ldr	r2, [pc, #308]	; (8004470 <HAL_DMA_IRQHandler+0x200>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d102      	bne.n	8004344 <HAL_DMA_IRQHandler+0xd4>
 800433e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004342:	e01b      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004344:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004348:	e018      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 800434a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800434e:	e015      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004350:	2340      	movs	r3, #64	; 0x40
 8004352:	e013      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004354:	2304      	movs	r3, #4
 8004356:	e011      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004358:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800435c:	e00e      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 800435e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004362:	e00b      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004364:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004368:	e008      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 800436a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800436e:	e005      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004370:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004374:	e002      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 8004376:	2340      	movs	r3, #64	; 0x40
 8004378:	e000      	b.n	800437c <HAL_DMA_IRQHandler+0x10c>
 800437a:	2304      	movs	r3, #4
 800437c:	4a3d      	ldr	r2, [pc, #244]	; (8004474 <HAL_DMA_IRQHandler+0x204>)
 800437e:	6053      	str	r3, [r2, #4]
 8004380:	e057      	b.n	8004432 <HAL_DMA_IRQHandler+0x1c2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a31      	ldr	r2, [pc, #196]	; (800444c <HAL_DMA_IRQHandler+0x1dc>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d04f      	beq.n	800442c <HAL_DMA_IRQHandler+0x1bc>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a2f      	ldr	r2, [pc, #188]	; (8004450 <HAL_DMA_IRQHandler+0x1e0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d048      	beq.n	8004428 <HAL_DMA_IRQHandler+0x1b8>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2e      	ldr	r2, [pc, #184]	; (8004454 <HAL_DMA_IRQHandler+0x1e4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d040      	beq.n	8004422 <HAL_DMA_IRQHandler+0x1b2>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2c      	ldr	r2, [pc, #176]	; (8004458 <HAL_DMA_IRQHandler+0x1e8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d038      	beq.n	800441c <HAL_DMA_IRQHandler+0x1ac>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2b      	ldr	r2, [pc, #172]	; (800445c <HAL_DMA_IRQHandler+0x1ec>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d030      	beq.n	8004416 <HAL_DMA_IRQHandler+0x1a6>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a29      	ldr	r2, [pc, #164]	; (8004460 <HAL_DMA_IRQHandler+0x1f0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d028      	beq.n	8004410 <HAL_DMA_IRQHandler+0x1a0>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a21      	ldr	r2, [pc, #132]	; (8004448 <HAL_DMA_IRQHandler+0x1d8>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d020      	beq.n	800440a <HAL_DMA_IRQHandler+0x19a>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a25      	ldr	r2, [pc, #148]	; (8004464 <HAL_DMA_IRQHandler+0x1f4>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d019      	beq.n	8004406 <HAL_DMA_IRQHandler+0x196>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a24      	ldr	r2, [pc, #144]	; (8004468 <HAL_DMA_IRQHandler+0x1f8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d012      	beq.n	8004402 <HAL_DMA_IRQHandler+0x192>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a22      	ldr	r2, [pc, #136]	; (800446c <HAL_DMA_IRQHandler+0x1fc>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00a      	beq.n	80043fc <HAL_DMA_IRQHandler+0x18c>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a21      	ldr	r2, [pc, #132]	; (8004470 <HAL_DMA_IRQHandler+0x200>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d102      	bne.n	80043f6 <HAL_DMA_IRQHandler+0x186>
 80043f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80043f4:	e01b      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 80043f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80043fa:	e018      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 80043fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004400:	e015      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004402:	2340      	movs	r3, #64	; 0x40
 8004404:	e013      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004406:	2304      	movs	r3, #4
 8004408:	e011      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 800440a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800440e:	e00e      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004410:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004414:	e00b      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004416:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800441a:	e008      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 800441c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004420:	e005      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004422:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004426:	e002      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 8004428:	2340      	movs	r3, #64	; 0x40
 800442a:	e000      	b.n	800442e <HAL_DMA_IRQHandler+0x1be>
 800442c:	2304      	movs	r3, #4
 800442e:	4a12      	ldr	r2, [pc, #72]	; (8004478 <HAL_DMA_IRQHandler+0x208>)
 8004430:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 8136 	beq.w	80046a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004444:	e130      	b.n	80046a8 <HAL_DMA_IRQHandler+0x438>
 8004446:	bf00      	nop
 8004448:	40020080 	.word	0x40020080
 800444c:	40020008 	.word	0x40020008
 8004450:	4002001c 	.word	0x4002001c
 8004454:	40020030 	.word	0x40020030
 8004458:	40020044 	.word	0x40020044
 800445c:	40020058 	.word	0x40020058
 8004460:	4002006c 	.word	0x4002006c
 8004464:	40020408 	.word	0x40020408
 8004468:	4002041c 	.word	0x4002041c
 800446c:	40020430 	.word	0x40020430
 8004470:	40020444 	.word	0x40020444
 8004474:	40020400 	.word	0x40020400
 8004478:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004480:	2202      	movs	r2, #2
 8004482:	409a      	lsls	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4013      	ands	r3, r2
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 80dd 	beq.w	8004648 <HAL_DMA_IRQHandler+0x3d8>
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 80d7 	beq.w	8004648 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 020a 	bic.w	r2, r2, #10
 80044b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	461a      	mov	r2, r3
 80044c6:	4b7b      	ldr	r3, [pc, #492]	; (80046b4 <HAL_DMA_IRQHandler+0x444>)
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d958      	bls.n	800457e <HAL_DMA_IRQHandler+0x30e>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a79      	ldr	r2, [pc, #484]	; (80046b8 <HAL_DMA_IRQHandler+0x448>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d04f      	beq.n	8004576 <HAL_DMA_IRQHandler+0x306>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a78      	ldr	r2, [pc, #480]	; (80046bc <HAL_DMA_IRQHandler+0x44c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d048      	beq.n	8004572 <HAL_DMA_IRQHandler+0x302>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a76      	ldr	r2, [pc, #472]	; (80046c0 <HAL_DMA_IRQHandler+0x450>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d040      	beq.n	800456c <HAL_DMA_IRQHandler+0x2fc>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a75      	ldr	r2, [pc, #468]	; (80046c4 <HAL_DMA_IRQHandler+0x454>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d038      	beq.n	8004566 <HAL_DMA_IRQHandler+0x2f6>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a73      	ldr	r2, [pc, #460]	; (80046c8 <HAL_DMA_IRQHandler+0x458>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d030      	beq.n	8004560 <HAL_DMA_IRQHandler+0x2f0>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a72      	ldr	r2, [pc, #456]	; (80046cc <HAL_DMA_IRQHandler+0x45c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d028      	beq.n	800455a <HAL_DMA_IRQHandler+0x2ea>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a69      	ldr	r2, [pc, #420]	; (80046b4 <HAL_DMA_IRQHandler+0x444>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d020      	beq.n	8004554 <HAL_DMA_IRQHandler+0x2e4>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a6e      	ldr	r2, [pc, #440]	; (80046d0 <HAL_DMA_IRQHandler+0x460>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d019      	beq.n	8004550 <HAL_DMA_IRQHandler+0x2e0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a6c      	ldr	r2, [pc, #432]	; (80046d4 <HAL_DMA_IRQHandler+0x464>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d012      	beq.n	800454c <HAL_DMA_IRQHandler+0x2dc>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a6b      	ldr	r2, [pc, #428]	; (80046d8 <HAL_DMA_IRQHandler+0x468>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00a      	beq.n	8004546 <HAL_DMA_IRQHandler+0x2d6>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a69      	ldr	r2, [pc, #420]	; (80046dc <HAL_DMA_IRQHandler+0x46c>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d102      	bne.n	8004540 <HAL_DMA_IRQHandler+0x2d0>
 800453a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800453e:	e01b      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004540:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004544:	e018      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004546:	f44f 7300 	mov.w	r3, #512	; 0x200
 800454a:	e015      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 800454c:	2320      	movs	r3, #32
 800454e:	e013      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004550:	2302      	movs	r3, #2
 8004552:	e011      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004554:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004558:	e00e      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 800455a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800455e:	e00b      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004560:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004564:	e008      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004566:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800456a:	e005      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 800456c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004570:	e002      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004572:	2320      	movs	r3, #32
 8004574:	e000      	b.n	8004578 <HAL_DMA_IRQHandler+0x308>
 8004576:	2302      	movs	r3, #2
 8004578:	4a59      	ldr	r2, [pc, #356]	; (80046e0 <HAL_DMA_IRQHandler+0x470>)
 800457a:	6053      	str	r3, [r2, #4]
 800457c:	e057      	b.n	800462e <HAL_DMA_IRQHandler+0x3be>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a4d      	ldr	r2, [pc, #308]	; (80046b8 <HAL_DMA_IRQHandler+0x448>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d04f      	beq.n	8004628 <HAL_DMA_IRQHandler+0x3b8>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a4b      	ldr	r2, [pc, #300]	; (80046bc <HAL_DMA_IRQHandler+0x44c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d048      	beq.n	8004624 <HAL_DMA_IRQHandler+0x3b4>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a4a      	ldr	r2, [pc, #296]	; (80046c0 <HAL_DMA_IRQHandler+0x450>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d040      	beq.n	800461e <HAL_DMA_IRQHandler+0x3ae>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a48      	ldr	r2, [pc, #288]	; (80046c4 <HAL_DMA_IRQHandler+0x454>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d038      	beq.n	8004618 <HAL_DMA_IRQHandler+0x3a8>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a47      	ldr	r2, [pc, #284]	; (80046c8 <HAL_DMA_IRQHandler+0x458>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d030      	beq.n	8004612 <HAL_DMA_IRQHandler+0x3a2>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a45      	ldr	r2, [pc, #276]	; (80046cc <HAL_DMA_IRQHandler+0x45c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d028      	beq.n	800460c <HAL_DMA_IRQHandler+0x39c>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a3d      	ldr	r2, [pc, #244]	; (80046b4 <HAL_DMA_IRQHandler+0x444>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d020      	beq.n	8004606 <HAL_DMA_IRQHandler+0x396>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a41      	ldr	r2, [pc, #260]	; (80046d0 <HAL_DMA_IRQHandler+0x460>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d019      	beq.n	8004602 <HAL_DMA_IRQHandler+0x392>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a40      	ldr	r2, [pc, #256]	; (80046d4 <HAL_DMA_IRQHandler+0x464>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d012      	beq.n	80045fe <HAL_DMA_IRQHandler+0x38e>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a3e      	ldr	r2, [pc, #248]	; (80046d8 <HAL_DMA_IRQHandler+0x468>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00a      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x388>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3d      	ldr	r2, [pc, #244]	; (80046dc <HAL_DMA_IRQHandler+0x46c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d102      	bne.n	80045f2 <HAL_DMA_IRQHandler+0x382>
 80045ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045f0:	e01b      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 80045f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045f6:	e018      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 80045f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045fc:	e015      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 80045fe:	2320      	movs	r3, #32
 8004600:	e013      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004602:	2302      	movs	r3, #2
 8004604:	e011      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004606:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800460a:	e00e      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 800460c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004610:	e00b      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004612:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004616:	e008      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004618:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800461c:	e005      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 800461e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004622:	e002      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004624:	2320      	movs	r3, #32
 8004626:	e000      	b.n	800462a <HAL_DMA_IRQHandler+0x3ba>
 8004628:	2302      	movs	r3, #2
 800462a:	4a2e      	ldr	r2, [pc, #184]	; (80046e4 <HAL_DMA_IRQHandler+0x474>)
 800462c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463a:	2b00      	cmp	r3, #0
 800463c:	d034      	beq.n	80046a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004646:	e02f      	b.n	80046a8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464c:	2208      	movs	r2, #8
 800464e:	409a      	lsls	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4013      	ands	r3, r2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d028      	beq.n	80046aa <HAL_DMA_IRQHandler+0x43a>
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d023      	beq.n	80046aa <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 020e 	bic.w	r2, r2, #14
 8004670:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467a:	2101      	movs	r1, #1
 800467c:	fa01 f202 	lsl.w	r2, r1, r2
 8004680:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469c:	2b00      	cmp	r3, #0
 800469e:	d004      	beq.n	80046aa <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
    }
  }
  return;
 80046a8:	bf00      	nop
 80046aa:	bf00      	nop
}
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40020080 	.word	0x40020080
 80046b8:	40020008 	.word	0x40020008
 80046bc:	4002001c 	.word	0x4002001c
 80046c0:	40020030 	.word	0x40020030
 80046c4:	40020044 	.word	0x40020044
 80046c8:	40020058 	.word	0x40020058
 80046cc:	4002006c 	.word	0x4002006c
 80046d0:	40020408 	.word	0x40020408
 80046d4:	4002041c 	.word	0x4002041c
 80046d8:	40020430 	.word	0x40020430
 80046dc:	40020444 	.word	0x40020444
 80046e0:	40020400 	.word	0x40020400
 80046e4:	40020000 	.word	0x40020000

080046e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046fe:	2101      	movs	r1, #1
 8004700:	fa01 f202 	lsl.w	r2, r1, r2
 8004704:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	683a      	ldr	r2, [r7, #0]
 800470c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b10      	cmp	r3, #16
 8004714:	d108      	bne.n	8004728 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004726:	e007      	b.n	8004738 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	60da      	str	r2, [r3, #12]
}
 8004738:	bf00      	nop
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
	...

08004744 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004744:	b480      	push	{r7}
 8004746:	b08b      	sub	sp, #44	; 0x2c
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800474e:	2300      	movs	r3, #0
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004752:	2300      	movs	r3, #0
 8004754:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004756:	e179      	b.n	8004a4c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004758:	2201      	movs	r2, #1
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69fa      	ldr	r2, [r7, #28]
 8004768:	4013      	ands	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	429a      	cmp	r2, r3
 8004772:	f040 8168 	bne.w	8004a46 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	4a96      	ldr	r2, [pc, #600]	; (80049d4 <HAL_GPIO_Init+0x290>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d05e      	beq.n	800483e <HAL_GPIO_Init+0xfa>
 8004780:	4a94      	ldr	r2, [pc, #592]	; (80049d4 <HAL_GPIO_Init+0x290>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d875      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 8004786:	4a94      	ldr	r2, [pc, #592]	; (80049d8 <HAL_GPIO_Init+0x294>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d058      	beq.n	800483e <HAL_GPIO_Init+0xfa>
 800478c:	4a92      	ldr	r2, [pc, #584]	; (80049d8 <HAL_GPIO_Init+0x294>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d86f      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 8004792:	4a92      	ldr	r2, [pc, #584]	; (80049dc <HAL_GPIO_Init+0x298>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d052      	beq.n	800483e <HAL_GPIO_Init+0xfa>
 8004798:	4a90      	ldr	r2, [pc, #576]	; (80049dc <HAL_GPIO_Init+0x298>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d869      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 800479e:	4a90      	ldr	r2, [pc, #576]	; (80049e0 <HAL_GPIO_Init+0x29c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d04c      	beq.n	800483e <HAL_GPIO_Init+0xfa>
 80047a4:	4a8e      	ldr	r2, [pc, #568]	; (80049e0 <HAL_GPIO_Init+0x29c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d863      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 80047aa:	4a8e      	ldr	r2, [pc, #568]	; (80049e4 <HAL_GPIO_Init+0x2a0>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d046      	beq.n	800483e <HAL_GPIO_Init+0xfa>
 80047b0:	4a8c      	ldr	r2, [pc, #560]	; (80049e4 <HAL_GPIO_Init+0x2a0>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d85d      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 80047b6:	2b12      	cmp	r3, #18
 80047b8:	d82a      	bhi.n	8004810 <HAL_GPIO_Init+0xcc>
 80047ba:	2b12      	cmp	r3, #18
 80047bc:	d859      	bhi.n	8004872 <HAL_GPIO_Init+0x12e>
 80047be:	a201      	add	r2, pc, #4	; (adr r2, 80047c4 <HAL_GPIO_Init+0x80>)
 80047c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c4:	0800483f 	.word	0x0800483f
 80047c8:	08004819 	.word	0x08004819
 80047cc:	0800482b 	.word	0x0800482b
 80047d0:	0800486d 	.word	0x0800486d
 80047d4:	08004873 	.word	0x08004873
 80047d8:	08004873 	.word	0x08004873
 80047dc:	08004873 	.word	0x08004873
 80047e0:	08004873 	.word	0x08004873
 80047e4:	08004873 	.word	0x08004873
 80047e8:	08004873 	.word	0x08004873
 80047ec:	08004873 	.word	0x08004873
 80047f0:	08004873 	.word	0x08004873
 80047f4:	08004873 	.word	0x08004873
 80047f8:	08004873 	.word	0x08004873
 80047fc:	08004873 	.word	0x08004873
 8004800:	08004873 	.word	0x08004873
 8004804:	08004873 	.word	0x08004873
 8004808:	08004821 	.word	0x08004821
 800480c:	08004835 	.word	0x08004835
 8004810:	4a75      	ldr	r2, [pc, #468]	; (80049e8 <HAL_GPIO_Init+0x2a4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d013      	beq.n	800483e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004816:	e02c      	b.n	8004872 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	623b      	str	r3, [r7, #32]
          break;
 800481e:	e029      	b.n	8004874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	3304      	adds	r3, #4
 8004826:	623b      	str	r3, [r7, #32]
          break;
 8004828:	e024      	b.n	8004874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	3308      	adds	r3, #8
 8004830:	623b      	str	r3, [r7, #32]
          break;
 8004832:	e01f      	b.n	8004874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	330c      	adds	r3, #12
 800483a:	623b      	str	r3, [r7, #32]
          break;
 800483c:	e01a      	b.n	8004874 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d102      	bne.n	800484c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004846:	2304      	movs	r3, #4
 8004848:	623b      	str	r3, [r7, #32]
          break;
 800484a:	e013      	b.n	8004874 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d105      	bne.n	8004860 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004854:	2308      	movs	r3, #8
 8004856:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	611a      	str	r2, [r3, #16]
          break;
 800485e:	e009      	b.n	8004874 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004860:	2308      	movs	r3, #8
 8004862:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	69fa      	ldr	r2, [r7, #28]
 8004868:	615a      	str	r2, [r3, #20]
          break;
 800486a:	e003      	b.n	8004874 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800486c:	2300      	movs	r3, #0
 800486e:	623b      	str	r3, [r7, #32]
          break;
 8004870:	e000      	b.n	8004874 <HAL_GPIO_Init+0x130>
          break;
 8004872:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2bff      	cmp	r3, #255	; 0xff
 8004878:	d801      	bhi.n	800487e <HAL_GPIO_Init+0x13a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	e001      	b.n	8004882 <HAL_GPIO_Init+0x13e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3304      	adds	r3, #4
 8004882:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2bff      	cmp	r3, #255	; 0xff
 8004888:	d802      	bhi.n	8004890 <HAL_GPIO_Init+0x14c>
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	e002      	b.n	8004896 <HAL_GPIO_Init+0x152>
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	3b08      	subs	r3, #8
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	210f      	movs	r1, #15
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	fa01 f303 	lsl.w	r3, r1, r3
 80048a4:	43db      	mvns	r3, r3
 80048a6:	401a      	ands	r2, r3
 80048a8:	6a39      	ldr	r1, [r7, #32]
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	fa01 f303 	lsl.w	r3, r1, r3
 80048b0:	431a      	orrs	r2, r3
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 80c1 	beq.w	8004a46 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80048c4:	4b49      	ldr	r3, [pc, #292]	; (80049ec <HAL_GPIO_Init+0x2a8>)
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	4a48      	ldr	r2, [pc, #288]	; (80049ec <HAL_GPIO_Init+0x2a8>)
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	6193      	str	r3, [r2, #24]
 80048d0:	4b46      	ldr	r3, [pc, #280]	; (80049ec <HAL_GPIO_Init+0x2a8>)
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	60bb      	str	r3, [r7, #8]
 80048da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80048dc:	4a44      	ldr	r2, [pc, #272]	; (80049f0 <HAL_GPIO_Init+0x2ac>)
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	089b      	lsrs	r3, r3, #2
 80048e2:	3302      	adds	r3, #2
 80048e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	f003 0303 	and.w	r3, r3, #3
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	220f      	movs	r2, #15
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4013      	ands	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a3c      	ldr	r2, [pc, #240]	; (80049f4 <HAL_GPIO_Init+0x2b0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d01f      	beq.n	8004948 <HAL_GPIO_Init+0x204>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a3b      	ldr	r2, [pc, #236]	; (80049f8 <HAL_GPIO_Init+0x2b4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d019      	beq.n	8004944 <HAL_GPIO_Init+0x200>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a3a      	ldr	r2, [pc, #232]	; (80049fc <HAL_GPIO_Init+0x2b8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d013      	beq.n	8004940 <HAL_GPIO_Init+0x1fc>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a39      	ldr	r2, [pc, #228]	; (8004a00 <HAL_GPIO_Init+0x2bc>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00d      	beq.n	800493c <HAL_GPIO_Init+0x1f8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a38      	ldr	r2, [pc, #224]	; (8004a04 <HAL_GPIO_Init+0x2c0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d007      	beq.n	8004938 <HAL_GPIO_Init+0x1f4>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a37      	ldr	r2, [pc, #220]	; (8004a08 <HAL_GPIO_Init+0x2c4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d101      	bne.n	8004934 <HAL_GPIO_Init+0x1f0>
 8004930:	2305      	movs	r3, #5
 8004932:	e00a      	b.n	800494a <HAL_GPIO_Init+0x206>
 8004934:	2306      	movs	r3, #6
 8004936:	e008      	b.n	800494a <HAL_GPIO_Init+0x206>
 8004938:	2304      	movs	r3, #4
 800493a:	e006      	b.n	800494a <HAL_GPIO_Init+0x206>
 800493c:	2303      	movs	r3, #3
 800493e:	e004      	b.n	800494a <HAL_GPIO_Init+0x206>
 8004940:	2302      	movs	r3, #2
 8004942:	e002      	b.n	800494a <HAL_GPIO_Init+0x206>
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <HAL_GPIO_Init+0x206>
 8004948:	2300      	movs	r3, #0
 800494a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800494c:	f002 0203 	and.w	r2, r2, #3
 8004950:	0092      	lsls	r2, r2, #2
 8004952:	4093      	lsls	r3, r2
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800495a:	4925      	ldr	r1, [pc, #148]	; (80049f0 <HAL_GPIO_Init+0x2ac>)
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	089b      	lsrs	r3, r3, #2
 8004960:	3302      	adds	r3, #2
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d006      	beq.n	8004982 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004974:	4b25      	ldr	r3, [pc, #148]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	4924      	ldr	r1, [pc, #144]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	4313      	orrs	r3, r2
 800497e:	608b      	str	r3, [r1, #8]
 8004980:	e006      	b.n	8004990 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004982:	4b22      	ldr	r3, [pc, #136]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	43db      	mvns	r3, r3
 800498a:	4920      	ldr	r1, [pc, #128]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 800498c:	4013      	ands	r3, r2
 800498e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d006      	beq.n	80049aa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800499c:	4b1b      	ldr	r3, [pc, #108]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 800499e:	68da      	ldr	r2, [r3, #12]
 80049a0:	491a      	ldr	r1, [pc, #104]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60cb      	str	r3, [r1, #12]
 80049a8:	e006      	b.n	80049b8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80049aa:	4b18      	ldr	r3, [pc, #96]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	43db      	mvns	r3, r3
 80049b2:	4916      	ldr	r1, [pc, #88]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 80049b4:	4013      	ands	r3, r2
 80049b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d025      	beq.n	8004a10 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80049c4:	4b11      	ldr	r3, [pc, #68]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	4910      	ldr	r1, [pc, #64]	; (8004a0c <HAL_GPIO_Init+0x2c8>)
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	604b      	str	r3, [r1, #4]
 80049d0:	e025      	b.n	8004a1e <HAL_GPIO_Init+0x2da>
 80049d2:	bf00      	nop
 80049d4:	10320000 	.word	0x10320000
 80049d8:	10310000 	.word	0x10310000
 80049dc:	10220000 	.word	0x10220000
 80049e0:	10210000 	.word	0x10210000
 80049e4:	10120000 	.word	0x10120000
 80049e8:	10110000 	.word	0x10110000
 80049ec:	40021000 	.word	0x40021000
 80049f0:	40010000 	.word	0x40010000
 80049f4:	40010800 	.word	0x40010800
 80049f8:	40010c00 	.word	0x40010c00
 80049fc:	40011000 	.word	0x40011000
 8004a00:	40011400 	.word	0x40011400
 8004a04:	40011800 	.word	0x40011800
 8004a08:	40011c00 	.word	0x40011c00
 8004a0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004a10:	4b15      	ldr	r3, [pc, #84]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	43db      	mvns	r3, r3
 8004a18:	4913      	ldr	r1, [pc, #76]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d006      	beq.n	8004a38 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004a2a:	4b0f      	ldr	r3, [pc, #60]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	490e      	ldr	r1, [pc, #56]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	600b      	str	r3, [r1, #0]
 8004a36:	e006      	b.n	8004a46 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004a38:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	4909      	ldr	r1, [pc, #36]	; (8004a68 <HAL_GPIO_Init+0x324>)
 8004a42:	4013      	ands	r3, r2
 8004a44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	3301      	adds	r3, #1
 8004a4a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	fa22 f303 	lsr.w	r3, r2, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f47f ae7e 	bne.w	8004758 <HAL_GPIO_Init+0x14>
  }
}
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
 8004a60:	372c      	adds	r7, #44	; 0x2c
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr
 8004a68:	40010400 	.word	0x40010400

08004a6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	887b      	ldrh	r3, [r7, #2]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d002      	beq.n	8004a8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
 8004a88:	e001      	b.n	8004a8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3714      	adds	r7, #20
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bc80      	pop	{r7}
 8004a98:	4770      	bx	lr

08004a9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	807b      	strh	r3, [r7, #2]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004aaa:	787b      	ldrb	r3, [r7, #1]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ab0:	887a      	ldrh	r2, [r7, #2]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004ab6:	e003      	b.n	8004ac0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ab8:	887b      	ldrh	r3, [r7, #2]
 8004aba:	041a      	lsls	r2, r3, #16
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	611a      	str	r2, [r3, #16]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr
	...

08004acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ad6:	4b08      	ldr	r3, [pc, #32]	; (8004af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ad8:	695a      	ldr	r2, [r3, #20]
 8004ada:	88fb      	ldrh	r3, [r7, #6]
 8004adc:	4013      	ands	r3, r2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d006      	beq.n	8004af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ae2:	4a05      	ldr	r2, [pc, #20]	; (8004af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ae8:	88fb      	ldrh	r3, [r7, #6]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7fd f98a 	bl	8001e04 <HAL_GPIO_EXTI_Callback>
  }
}
 8004af0:	bf00      	nop
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40010400 	.word	0x40010400

08004afc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e12b      	b.n	8004d66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f7fd ff60 	bl	80029e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2224      	movs	r2, #36	; 0x24
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0201 	bic.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b60:	f003 f920 	bl	8007da4 <HAL_RCC_GetPCLK1Freq>
 8004b64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	4a81      	ldr	r2, [pc, #516]	; (8004d70 <HAL_I2C_Init+0x274>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d807      	bhi.n	8004b80 <HAL_I2C_Init+0x84>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4a80      	ldr	r2, [pc, #512]	; (8004d74 <HAL_I2C_Init+0x278>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	bf94      	ite	ls
 8004b78:	2301      	movls	r3, #1
 8004b7a:	2300      	movhi	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	e006      	b.n	8004b8e <HAL_I2C_Init+0x92>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4a7d      	ldr	r2, [pc, #500]	; (8004d78 <HAL_I2C_Init+0x27c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	bf94      	ite	ls
 8004b88:	2301      	movls	r3, #1
 8004b8a:	2300      	movhi	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e0e7      	b.n	8004d66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4a78      	ldr	r2, [pc, #480]	; (8004d7c <HAL_I2C_Init+0x280>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	0c9b      	lsrs	r3, r3, #18
 8004ba0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	4a6a      	ldr	r2, [pc, #424]	; (8004d70 <HAL_I2C_Init+0x274>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d802      	bhi.n	8004bd0 <HAL_I2C_Init+0xd4>
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	e009      	b.n	8004be4 <HAL_I2C_Init+0xe8>
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	4a69      	ldr	r2, [pc, #420]	; (8004d80 <HAL_I2C_Init+0x284>)
 8004bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004be0:	099b      	lsrs	r3, r3, #6
 8004be2:	3301      	adds	r3, #1
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	430b      	orrs	r3, r1
 8004bea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bf6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	495c      	ldr	r1, [pc, #368]	; (8004d70 <HAL_I2C_Init+0x274>)
 8004c00:	428b      	cmp	r3, r1
 8004c02:	d819      	bhi.n	8004c38 <HAL_I2C_Init+0x13c>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	1e59      	subs	r1, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c12:	1c59      	adds	r1, r3, #1
 8004c14:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c18:	400b      	ands	r3, r1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00a      	beq.n	8004c34 <HAL_I2C_Init+0x138>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	1e59      	subs	r1, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c32:	e051      	b.n	8004cd8 <HAL_I2C_Init+0x1dc>
 8004c34:	2304      	movs	r3, #4
 8004c36:	e04f      	b.n	8004cd8 <HAL_I2C_Init+0x1dc>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d111      	bne.n	8004c64 <HAL_I2C_Init+0x168>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	1e58      	subs	r0, r3, #1
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6859      	ldr	r1, [r3, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	440b      	add	r3, r1
 8004c4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c52:	3301      	adds	r3, #1
 8004c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	e012      	b.n	8004c8a <HAL_I2C_Init+0x18e>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	1e58      	subs	r0, r3, #1
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6859      	ldr	r1, [r3, #4]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	0099      	lsls	r1, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	bf0c      	ite	eq
 8004c84:	2301      	moveq	r3, #1
 8004c86:	2300      	movne	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <HAL_I2C_Init+0x196>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e022      	b.n	8004cd8 <HAL_I2C_Init+0x1dc>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10e      	bne.n	8004cb8 <HAL_I2C_Init+0x1bc>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	1e58      	subs	r0, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6859      	ldr	r1, [r3, #4]
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	440b      	add	r3, r1
 8004ca8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cac:	3301      	adds	r3, #1
 8004cae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cb6:	e00f      	b.n	8004cd8 <HAL_I2C_Init+0x1dc>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	1e58      	subs	r0, r3, #1
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6859      	ldr	r1, [r3, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	0099      	lsls	r1, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cce:	3301      	adds	r3, #1
 8004cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	6809      	ldr	r1, [r1, #0]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	69da      	ldr	r2, [r3, #28]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6911      	ldr	r1, [r2, #16]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	68d2      	ldr	r2, [r2, #12]
 8004d12:	4311      	orrs	r1, r2
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695a      	ldr	r2, [r3, #20]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	430a      	orrs	r2, r1
 8004d36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2220      	movs	r2, #32
 8004d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	000186a0 	.word	0x000186a0
 8004d74:	001e847f 	.word	0x001e847f
 8004d78:	003d08ff 	.word	0x003d08ff
 8004d7c:	431bde83 	.word	0x431bde83
 8004d80:	10624dd3 	.word	0x10624dd3

08004d84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b088      	sub	sp, #32
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	607a      	str	r2, [r7, #4]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	460b      	mov	r3, r1
 8004d92:	817b      	strh	r3, [r7, #10]
 8004d94:	4613      	mov	r3, r2
 8004d96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d98:	f7fe f9de 	bl	8003158 <HAL_GetTick>
 8004d9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b20      	cmp	r3, #32
 8004da8:	f040 80e0 	bne.w	8004f6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	2319      	movs	r3, #25
 8004db2:	2201      	movs	r2, #1
 8004db4:	4970      	ldr	r1, [pc, #448]	; (8004f78 <HAL_I2C_Master_Transmit+0x1f4>)
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f000 fc9e 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	e0d3      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d101      	bne.n	8004dd4 <HAL_I2C_Master_Transmit+0x50>
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	e0cc      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d007      	beq.n	8004dfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0201 	orr.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2221      	movs	r2, #33	; 0x21
 8004e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2210      	movs	r2, #16
 8004e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	893a      	ldrh	r2, [r7, #8]
 8004e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e30:	b29a      	uxth	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4a50      	ldr	r2, [pc, #320]	; (8004f7c <HAL_I2C_Master_Transmit+0x1f8>)
 8004e3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e3c:	8979      	ldrh	r1, [r7, #10]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	6a3a      	ldr	r2, [r7, #32]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fb08 	bl	8005458 <I2C_MasterRequestWrite>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e08d      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e52:	2300      	movs	r3, #0
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e68:	e066      	b.n	8004f38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	6a39      	ldr	r1, [r7, #32]
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 fd5c 	bl	800592c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d107      	bne.n	8004e92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e06b      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	781a      	ldrb	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d11b      	bne.n	8004f0c <HAL_I2C_Master_Transmit+0x188>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d017      	beq.n	8004f0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee0:	781a      	ldrb	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	6a39      	ldr	r1, [r7, #32]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fd53 	bl	80059bc <I2C_WaitOnBTFFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00d      	beq.n	8004f38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d107      	bne.n	8004f34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e01a      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d194      	bne.n	8004e6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	e000      	b.n	8004f6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f6c:	2302      	movs	r3, #2
  }
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3718      	adds	r7, #24
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	00100002 	.word	0x00100002
 8004f7c:	ffff0000 	.word	0xffff0000

08004f80 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b08c      	sub	sp, #48	; 0x30
 8004f84:	af02      	add	r7, sp, #8
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	607a      	str	r2, [r7, #4]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	817b      	strh	r3, [r7, #10]
 8004f90:	4613      	mov	r3, r2
 8004f92:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7fe f8de 	bl	8003158 <HAL_GetTick>
 8004f9c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b20      	cmp	r3, #32
 8004fa8:	f040 824b 	bne.w	8005442 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	2319      	movs	r3, #25
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	497f      	ldr	r1, [pc, #508]	; (80051b4 <HAL_I2C_Master_Receive+0x234>)
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fb9e 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e23e      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_I2C_Master_Receive+0x54>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e237      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d007      	beq.n	8004ffa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 0201 	orr.w	r2, r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005008:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2222      	movs	r2, #34	; 0x22
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2210      	movs	r2, #16
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	893a      	ldrh	r2, [r7, #8]
 800502a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4a5f      	ldr	r2, [pc, #380]	; (80051b8 <HAL_I2C_Master_Receive+0x238>)
 800503a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800503c:	8979      	ldrh	r1, [r7, #10]
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 fa8a 	bl	800555c <I2C_MasterRequestRead>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e1f8      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005056:	2b00      	cmp	r3, #0
 8005058:	d113      	bne.n	8005082 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800505a:	2300      	movs	r3, #0
 800505c:	61fb      	str	r3, [r7, #28]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	61fb      	str	r3, [r7, #28]
 800506e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	e1cc      	b.n	800541c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005086:	2b01      	cmp	r3, #1
 8005088:	d11e      	bne.n	80050c8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005098:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800509a:	b672      	cpsid	i
}
 800509c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800509e:	2300      	movs	r3, #0
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	61bb      	str	r3, [r7, #24]
 80050b2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80050c4:	b662      	cpsie	i
}
 80050c6:	e035      	b.n	8005134 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d11e      	bne.n	800510e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80050e0:	b672      	cpsid	i
}
 80050e2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050e4:	2300      	movs	r3, #0
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005108:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800510a:	b662      	cpsie	i
}
 800510c:	e012      	b.n	8005134 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800511c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800511e:	2300      	movs	r3, #0
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005134:	e172      	b.n	800541c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513a:	2b03      	cmp	r3, #3
 800513c:	f200 811f 	bhi.w	800537e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005144:	2b01      	cmp	r3, #1
 8005146:	d123      	bne.n	8005190 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800514a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 fc7d 	bl	8005a4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e173      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	691a      	ldr	r2, [r3, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005184:	b29b      	uxth	r3, r3
 8005186:	3b01      	subs	r3, #1
 8005188:	b29a      	uxth	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800518e:	e145      	b.n	800541c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005194:	2b02      	cmp	r3, #2
 8005196:	d152      	bne.n	800523e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800519e:	2200      	movs	r2, #0
 80051a0:	4906      	ldr	r1, [pc, #24]	; (80051bc <HAL_I2C_Master_Receive+0x23c>)
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 faa8 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d008      	beq.n	80051c0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e148      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
 80051b2:	bf00      	nop
 80051b4:	00100002 	.word	0x00100002
 80051b8:	ffff0000 	.word	0xffff0000
 80051bc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80051c0:	b672      	cpsid	i
}
 80051c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691a      	ldr	r2, [r3, #16]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005206:	b662      	cpsie	i
}
 8005208:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	691a      	ldr	r2, [r3, #16]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521c:	1c5a      	adds	r2, r3, #1
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005226:	3b01      	subs	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800523c:	e0ee      	b.n	800541c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005244:	2200      	movs	r2, #0
 8005246:	4981      	ldr	r1, [pc, #516]	; (800544c <HAL_I2C_Master_Receive+0x4cc>)
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fa55 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d001      	beq.n	8005258 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0f5      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005266:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005268:	b672      	cpsid	i
}
 800526a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691a      	ldr	r2, [r3, #16]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800529e:	4b6c      	ldr	r3, [pc, #432]	; (8005450 <HAL_I2C_Master_Receive+0x4d0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	08db      	lsrs	r3, r3, #3
 80052a4:	4a6b      	ldr	r2, [pc, #428]	; (8005454 <HAL_I2C_Master_Receive+0x4d4>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	0a1a      	lsrs	r2, r3, #8
 80052ac:	4613      	mov	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	00da      	lsls	r2, r3, #3
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80052be:	6a3b      	ldr	r3, [r7, #32]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d118      	bne.n	80052f6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2220      	movs	r2, #32
 80052ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	f043 0220 	orr.w	r2, r3, #32
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80052e6:	b662      	cpsie	i
}
 80052e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e0a6      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b04      	cmp	r3, #4
 8005302:	d1d9      	bne.n	80052b8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005312:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005346:	b662      	cpsie	i
}
 8005348:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	691a      	ldr	r2, [r3, #16]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005354:	b2d2      	uxtb	r2, r2
 8005356:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800537c:	e04e      	b.n	800541c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800537e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005380:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 fb62 	bl	8005a4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e058      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	691a      	ldr	r2, [r3, #16]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	b2d2      	uxtb	r2, r2
 800539e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ae:	3b01      	subs	r3, #1
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	f003 0304 	and.w	r3, r3, #4
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d124      	bne.n	800541c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d6:	2b03      	cmp	r3, #3
 80053d8:	d107      	bne.n	80053ea <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691a      	ldr	r2, [r3, #16]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	b2d2      	uxtb	r2, r2
 80053f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fc:	1c5a      	adds	r2, r3, #1
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005406:	3b01      	subs	r3, #1
 8005408:	b29a      	uxth	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005412:	b29b      	uxth	r3, r3
 8005414:	3b01      	subs	r3, #1
 8005416:	b29a      	uxth	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005420:	2b00      	cmp	r3, #0
 8005422:	f47f ae88 	bne.w	8005136 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	e000      	b.n	8005444 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8005442:	2302      	movs	r3, #2
  }
}
 8005444:	4618      	mov	r0, r3
 8005446:	3728      	adds	r7, #40	; 0x28
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	00010004 	.word	0x00010004
 8005450:	200000a0 	.word	0x200000a0
 8005454:	14f8b589 	.word	0x14f8b589

08005458 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af02      	add	r7, sp, #8
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	607a      	str	r2, [r7, #4]
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	460b      	mov	r3, r1
 8005466:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d006      	beq.n	8005482 <I2C_MasterRequestWrite+0x2a>
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d003      	beq.n	8005482 <I2C_MasterRequestWrite+0x2a>
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005480:	d108      	bne.n	8005494 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e00b      	b.n	80054ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005498:	2b12      	cmp	r3, #18
 800549a:	d107      	bne.n	80054ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f91d 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00d      	beq.n	80054e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d2:	d103      	bne.n	80054dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e035      	b.n	800554c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054e8:	d108      	bne.n	80054fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ea:	897b      	ldrh	r3, [r7, #10]
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	461a      	mov	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054f8:	611a      	str	r2, [r3, #16]
 80054fa:	e01b      	b.n	8005534 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80054fc:	897b      	ldrh	r3, [r7, #10]
 80054fe:	11db      	asrs	r3, r3, #7
 8005500:	b2db      	uxtb	r3, r3
 8005502:	f003 0306 	and.w	r3, r3, #6
 8005506:	b2db      	uxtb	r3, r3
 8005508:	f063 030f 	orn	r3, r3, #15
 800550c:	b2da      	uxtb	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	490e      	ldr	r1, [pc, #56]	; (8005554 <I2C_MasterRequestWrite+0xfc>)
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 f966 	bl	80057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e010      	b.n	800554c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800552a:	897b      	ldrh	r3, [r7, #10]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4907      	ldr	r1, [pc, #28]	; (8005558 <I2C_MasterRequestWrite+0x100>)
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 f956 	bl	80057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3718      	adds	r7, #24
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	00010008 	.word	0x00010008
 8005558:	00010002 	.word	0x00010002

0800555c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b088      	sub	sp, #32
 8005560:	af02      	add	r7, sp, #8
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	607a      	str	r2, [r7, #4]
 8005566:	603b      	str	r3, [r7, #0]
 8005568:	460b      	mov	r3, r1
 800556a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005580:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b08      	cmp	r3, #8
 8005586:	d006      	beq.n	8005596 <I2C_MasterRequestRead+0x3a>
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d003      	beq.n	8005596 <I2C_MasterRequestRead+0x3a>
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005594:	d108      	bne.n	80055a8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	e00b      	b.n	80055c0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ac:	2b11      	cmp	r3, #17
 80055ae:	d107      	bne.n	80055c0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f000 f893 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00d      	beq.n	80055f4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055e6:	d103      	bne.n	80055f0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e079      	b.n	80056e8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055fc:	d108      	bne.n	8005610 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80055fe:	897b      	ldrh	r3, [r7, #10]
 8005600:	b2db      	uxtb	r3, r3
 8005602:	f043 0301 	orr.w	r3, r3, #1
 8005606:	b2da      	uxtb	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	611a      	str	r2, [r3, #16]
 800560e:	e05f      	b.n	80056d0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005610:	897b      	ldrh	r3, [r7, #10]
 8005612:	11db      	asrs	r3, r3, #7
 8005614:	b2db      	uxtb	r3, r3
 8005616:	f003 0306 	and.w	r3, r3, #6
 800561a:	b2db      	uxtb	r3, r3
 800561c:	f063 030f 	orn	r3, r3, #15
 8005620:	b2da      	uxtb	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	4930      	ldr	r1, [pc, #192]	; (80056f0 <I2C_MasterRequestRead+0x194>)
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f000 f8dc 	bl	80057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d001      	beq.n	800563e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e054      	b.n	80056e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800563e:	897b      	ldrh	r3, [r7, #10]
 8005640:	b2da      	uxtb	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	4929      	ldr	r1, [pc, #164]	; (80056f4 <I2C_MasterRequestRead+0x198>)
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 f8cc 	bl	80057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e044      	b.n	80056e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565e:	2300      	movs	r3, #0
 8005660:	613b      	str	r3, [r7, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	613b      	str	r3, [r7, #16]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005682:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 f831 	bl	80056f8 <I2C_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00d      	beq.n	80056b8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056aa:	d103      	bne.n	80056b4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e017      	b.n	80056e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80056b8:	897b      	ldrh	r3, [r7, #10]
 80056ba:	11db      	asrs	r3, r3, #7
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	f003 0306 	and.w	r3, r3, #6
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	f063 030e 	orn	r3, r3, #14
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	4907      	ldr	r1, [pc, #28]	; (80056f4 <I2C_MasterRequestRead+0x198>)
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 f888 	bl	80057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	00010008 	.word	0x00010008
 80056f4:	00010002 	.word	0x00010002

080056f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	4613      	mov	r3, r2
 8005706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005708:	e048      	b.n	800579c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d044      	beq.n	800579c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fd fd21 	bl	8003158 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d139      	bne.n	800579c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	0c1b      	lsrs	r3, r3, #16
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b01      	cmp	r3, #1
 8005730:	d10d      	bne.n	800574e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	43da      	mvns	r2, r3
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	4013      	ands	r3, r2
 800573e:	b29b      	uxth	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	bf0c      	ite	eq
 8005744:	2301      	moveq	r3, #1
 8005746:	2300      	movne	r3, #0
 8005748:	b2db      	uxtb	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	e00c      	b.n	8005768 <I2C_WaitOnFlagUntilTimeout+0x70>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	43da      	mvns	r2, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	4013      	ands	r3, r2
 800575a:	b29b      	uxth	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	bf0c      	ite	eq
 8005760:	2301      	moveq	r3, #1
 8005762:	2300      	movne	r3, #0
 8005764:	b2db      	uxtb	r3, r3
 8005766:	461a      	mov	r2, r3
 8005768:	79fb      	ldrb	r3, [r7, #7]
 800576a:	429a      	cmp	r2, r3
 800576c:	d116      	bne.n	800579c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005788:	f043 0220 	orr.w	r2, r3, #32
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e023      	b.n	80057e4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	0c1b      	lsrs	r3, r3, #16
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d10d      	bne.n	80057c2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	43da      	mvns	r2, r3
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	4013      	ands	r3, r2
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	bf0c      	ite	eq
 80057b8:	2301      	moveq	r3, #1
 80057ba:	2300      	movne	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	461a      	mov	r2, r3
 80057c0:	e00c      	b.n	80057dc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	43da      	mvns	r2, r3
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	4013      	ands	r3, r2
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	bf0c      	ite	eq
 80057d4:	2301      	moveq	r3, #1
 80057d6:	2300      	movne	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	461a      	mov	r2, r3
 80057dc:	79fb      	ldrb	r3, [r7, #7]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d093      	beq.n	800570a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057fa:	e071      	b.n	80058e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800580a:	d123      	bne.n	8005854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800581a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005824:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	f043 0204 	orr.w	r2, r3, #4
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e067      	b.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585a:	d041      	beq.n	80058e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800585c:	f7fd fc7c 	bl	8003158 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	429a      	cmp	r2, r3
 800586a:	d302      	bcc.n	8005872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d136      	bne.n	80058e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	0c1b      	lsrs	r3, r3, #16
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2b01      	cmp	r3, #1
 800587a:	d10c      	bne.n	8005896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	43da      	mvns	r2, r3
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4013      	ands	r3, r2
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	bf14      	ite	ne
 800588e:	2301      	movne	r3, #1
 8005890:	2300      	moveq	r3, #0
 8005892:	b2db      	uxtb	r3, r3
 8005894:	e00b      	b.n	80058ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	43da      	mvns	r2, r3
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4013      	ands	r3, r2
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bf14      	ite	ne
 80058a8:	2301      	movne	r3, #1
 80058aa:	2300      	moveq	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d016      	beq.n	80058e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058cc:	f043 0220 	orr.w	r2, r3, #32
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e021      	b.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	0c1b      	lsrs	r3, r3, #16
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d10c      	bne.n	8005904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	43da      	mvns	r2, r3
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	4013      	ands	r3, r2
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bf14      	ite	ne
 80058fc:	2301      	movne	r3, #1
 80058fe:	2300      	moveq	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	e00b      	b.n	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	43da      	mvns	r2, r3
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4013      	ands	r3, r2
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	bf14      	ite	ne
 8005916:	2301      	movne	r3, #1
 8005918:	2300      	moveq	r3, #0
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	f47f af6d 	bne.w	80057fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005938:	e034      	b.n	80059a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f000 f8e3 	bl	8005b06 <I2C_IsAcknowledgeFailed>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d001      	beq.n	800594a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e034      	b.n	80059b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005950:	d028      	beq.n	80059a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005952:	f7fd fc01 	bl	8003158 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	429a      	cmp	r2, r3
 8005960:	d302      	bcc.n	8005968 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d11d      	bne.n	80059a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005972:	2b80      	cmp	r3, #128	; 0x80
 8005974:	d016      	beq.n	80059a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005990:	f043 0220 	orr.w	r2, r3, #32
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e007      	b.n	80059b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ae:	2b80      	cmp	r3, #128	; 0x80
 80059b0:	d1c3      	bne.n	800593a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059c8:	e034      	b.n	8005a34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f89b 	bl	8005b06 <I2C_IsAcknowledgeFailed>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e034      	b.n	8005a44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e0:	d028      	beq.n	8005a34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e2:	f7fd fbb9 	bl	8003158 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d302      	bcc.n	80059f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d11d      	bne.n	8005a34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	695b      	ldr	r3, [r3, #20]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d016      	beq.n	8005a34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2220      	movs	r2, #32
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a20:	f043 0220 	orr.w	r2, r3, #32
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e007      	b.n	8005a44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f003 0304 	and.w	r3, r3, #4
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d1c3      	bne.n	80059ca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a58:	e049      	b.n	8005aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	2b10      	cmp	r3, #16
 8005a66:	d119      	bne.n	8005a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f06f 0210 	mvn.w	r2, #16
 8005a70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e030      	b.n	8005afe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a9c:	f7fd fb5c 	bl	8003158 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d302      	bcc.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d11d      	bne.n	8005aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005abc:	2b40      	cmp	r3, #64	; 0x40
 8005abe:	d016      	beq.n	8005aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ada:	f043 0220 	orr.w	r2, r3, #32
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e007      	b.n	8005afe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	d1ae      	bne.n	8005a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b1c:	d11b      	bne.n	8005b56 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b26:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2220      	movs	r2, #32
 8005b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b42:	f043 0204 	orr.w	r2, r3, #4
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005b62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b64:	b08b      	sub	sp, #44	; 0x2c
 8005b66:	af06      	add	r7, sp, #24
 8005b68:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e0f1      	b.n	8005d58 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d106      	bne.n	8005b8e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f00e f8f3 	bl	8013d74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2203      	movs	r2, #3
 8005b92:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f005 ff66 	bl	800ba6c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	603b      	str	r3, [r7, #0]
 8005ba6:	687e      	ldr	r6, [r7, #4]
 8005ba8:	466d      	mov	r5, sp
 8005baa:	f106 0410 	add.w	r4, r6, #16
 8005bae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	602b      	str	r3, [r5, #0]
 8005bb6:	1d33      	adds	r3, r6, #4
 8005bb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005bba:	6838      	ldr	r0, [r7, #0]
 8005bbc:	f005 ff30 	bl	800ba20 <USB_CoreInit>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d005      	beq.n	8005bd2 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2202      	movs	r2, #2
 8005bca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e0c2      	b.n	8005d58 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f005 ff61 	bl	800baa0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bde:	2300      	movs	r3, #0
 8005be0:	73fb      	strb	r3, [r7, #15]
 8005be2:	e040      	b.n	8005c66 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
 8005be6:	6879      	ldr	r1, [r7, #4]
 8005be8:	1c5a      	adds	r2, r3, #1
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	00db      	lsls	r3, r3, #3
 8005bf2:	440b      	add	r3, r1
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005bfa:	7bfb      	ldrb	r3, [r7, #15]
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	4613      	mov	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	440b      	add	r3, r1
 8005c0a:	7bfa      	ldrb	r2, [r7, #15]
 8005c0c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005c0e:	7bfb      	ldrb	r3, [r7, #15]
 8005c10:	6879      	ldr	r1, [r7, #4]
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	00db      	lsls	r3, r3, #3
 8005c1c:	440b      	add	r3, r1
 8005c1e:	3303      	adds	r3, #3
 8005c20:	2200      	movs	r2, #0
 8005c22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005c24:	7bfa      	ldrb	r2, [r7, #15]
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	440b      	add	r3, r1
 8005c32:	3338      	adds	r3, #56	; 0x38
 8005c34:	2200      	movs	r2, #0
 8005c36:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005c38:	7bfa      	ldrb	r2, [r7, #15]
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4413      	add	r3, r2
 8005c42:	00db      	lsls	r3, r3, #3
 8005c44:	440b      	add	r3, r1
 8005c46:	333c      	adds	r3, #60	; 0x3c
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005c4c:	7bfa      	ldrb	r2, [r7, #15]
 8005c4e:	6879      	ldr	r1, [r7, #4]
 8005c50:	4613      	mov	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	00db      	lsls	r3, r3, #3
 8005c58:	440b      	add	r3, r1
 8005c5a:	3340      	adds	r3, #64	; 0x40
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c60:	7bfb      	ldrb	r3, [r7, #15]
 8005c62:	3301      	adds	r3, #1
 8005c64:	73fb      	strb	r3, [r7, #15]
 8005c66:	7bfa      	ldrb	r2, [r7, #15]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d3b9      	bcc.n	8005be4 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c70:	2300      	movs	r3, #0
 8005c72:	73fb      	strb	r3, [r7, #15]
 8005c74:	e044      	b.n	8005d00 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005c76:	7bfa      	ldrb	r2, [r7, #15]
 8005c78:	6879      	ldr	r1, [r7, #4]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	440b      	add	r3, r1
 8005c84:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005c88:	2200      	movs	r2, #0
 8005c8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005c8c:	7bfa      	ldrb	r2, [r7, #15]
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	4613      	mov	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	440b      	add	r3, r1
 8005c9a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005c9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ca0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005ca2:	7bfa      	ldrb	r2, [r7, #15]
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	00db      	lsls	r3, r3, #3
 8005cae:	440b      	add	r3, r1
 8005cb0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005cb8:	7bfa      	ldrb	r2, [r7, #15]
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	440b      	add	r3, r1
 8005cc6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005cce:	7bfa      	ldrb	r2, [r7, #15]
 8005cd0:	6879      	ldr	r1, [r7, #4]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	440b      	add	r3, r1
 8005cdc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005ce4:	7bfa      	ldrb	r2, [r7, #15]
 8005ce6:	6879      	ldr	r1, [r7, #4]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	4413      	add	r3, r2
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	440b      	add	r3, r1
 8005cf2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cfa:	7bfb      	ldrb	r3, [r7, #15]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	73fb      	strb	r3, [r7, #15]
 8005d00:	7bfa      	ldrb	r2, [r7, #15]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d3b5      	bcc.n	8005c76 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	687e      	ldr	r6, [r7, #4]
 8005d12:	466d      	mov	r5, sp
 8005d14:	f106 0410 	add.w	r4, r6, #16
 8005d18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	602b      	str	r3, [r5, #0]
 8005d20:	1d33      	adds	r3, r6, #4
 8005d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d24:	6838      	ldr	r0, [r7, #0]
 8005d26:	f005 fec7 	bl	800bab8 <USB_DevInit>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e00d      	b.n	8005d58 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f008 f948 	bl	800dfe6 <USB_DevDisconnect>

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d101      	bne.n	8005d76 <HAL_PCD_Start+0x16>
 8005d72:	2302      	movs	r3, #2
 8005d74:	e016      	b.n	8005da4 <HAL_PCD_Start+0x44>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f005 fe5c 	bl	800ba40 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005d88:	2101      	movs	r1, #1
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f00e fa49 	bl	8014222 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f008 f91c 	bl	800dfd2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f008 f91e 	bl	800dffa <USB_ReadInterrupts>
 8005dbe:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fb04 	bl	80063d8 <PCD_EP_ISR_Handler>

    return;
 8005dd0:	e119      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d013      	beq.n	8005e04 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dee:	b292      	uxth	r2, r2
 8005df0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f00e f838 	bl	8013e6a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 f905 	bl	800600c <HAL_PCD_SetAddress>

    return;
 8005e02:	e100      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00c      	beq.n	8005e28 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e20:	b292      	uxth	r2, r2
 8005e22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005e26:	e0ee      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00c      	beq.n	8005e4c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e44:	b292      	uxth	r2, r2
 8005e46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005e4a:	e0dc      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d027      	beq.n	8005ea6 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0204 	bic.w	r2, r2, #4
 8005e68:	b292      	uxth	r2, r2
 8005e6a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0208 	bic.w	r2, r2, #8
 8005e80:	b292      	uxth	r2, r2
 8005e82:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f00e f828 	bl	8013edc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005e94:	b29a      	uxth	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e9e:	b292      	uxth	r2, r2
 8005ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005ea4:	e0af      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 8083 	beq.w	8005fb8 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	77fb      	strb	r3, [r7, #31]
 8005eb6:	e010      	b.n	8005eda <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	7ffb      	ldrb	r3, [r7, #31]
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	441a      	add	r2, r3
 8005ec4:	7ffb      	ldrb	r3, [r7, #31]
 8005ec6:	8812      	ldrh	r2, [r2, #0]
 8005ec8:	b292      	uxth	r2, r2
 8005eca:	005b      	lsls	r3, r3, #1
 8005ecc:	3320      	adds	r3, #32
 8005ece:	443b      	add	r3, r7
 8005ed0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8005ed4:	7ffb      	ldrb	r3, [r7, #31]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	77fb      	strb	r3, [r7, #31]
 8005eda:	7ffb      	ldrb	r3, [r7, #31]
 8005edc:	2b07      	cmp	r3, #7
 8005ede:	d9eb      	bls.n	8005eb8 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0201 	orr.w	r2, r2, #1
 8005ef2:	b292      	uxth	r2, r2
 8005ef4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0201 	bic.w	r2, r2, #1
 8005f0a:	b292      	uxth	r2, r2
 8005f0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8005f10:	bf00      	nop
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f6      	beq.n	8005f12 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f36:	b292      	uxth	r2, r2
 8005f38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	77fb      	strb	r3, [r7, #31]
 8005f40:	e00f      	b.n	8005f62 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005f42:	7ffb      	ldrb	r3, [r7, #31]
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	6812      	ldr	r2, [r2, #0]
 8005f48:	4611      	mov	r1, r2
 8005f4a:	7ffa      	ldrb	r2, [r7, #31]
 8005f4c:	0092      	lsls	r2, r2, #2
 8005f4e:	440a      	add	r2, r1
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	3320      	adds	r3, #32
 8005f54:	443b      	add	r3, r7
 8005f56:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005f5a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8005f5c:	7ffb      	ldrb	r3, [r7, #31]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	77fb      	strb	r3, [r7, #31]
 8005f62:	7ffb      	ldrb	r3, [r7, #31]
 8005f64:	2b07      	cmp	r3, #7
 8005f66:	d9ec      	bls.n	8005f42 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0208 	orr.w	r2, r2, #8
 8005f7a:	b292      	uxth	r2, r2
 8005f7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f92:	b292      	uxth	r2, r2
 8005f94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f042 0204 	orr.w	r2, r2, #4
 8005faa:	b292      	uxth	r2, r2
 8005fac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f00d ff79 	bl	8013ea8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005fb6:	e026      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00f      	beq.n	8005fe2 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005fd4:	b292      	uxth	r2, r2
 8005fd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f00d ff37 	bl	8013e4e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005fe0:	e011      	b.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00c      	beq.n	8006006 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ffe:	b292      	uxth	r2, r2
 8006000:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006004:	bf00      	nop
  }
}
 8006006:	3720      	adds	r7, #32
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	460b      	mov	r3, r1
 8006016:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_PCD_SetAddress+0x1a>
 8006022:	2302      	movs	r3, #2
 8006024:	e013      	b.n	800604e <HAL_PCD_SetAddress+0x42>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	78fa      	ldrb	r2, [r7, #3]
 8006032:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	78fa      	ldrb	r2, [r7, #3]
 800603c:	4611      	mov	r1, r2
 800603e:	4618      	mov	r0, r3
 8006040:	f007 ffb4 	bl	800dfac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3708      	adds	r7, #8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
 800605e:	4608      	mov	r0, r1
 8006060:	4611      	mov	r1, r2
 8006062:	461a      	mov	r2, r3
 8006064:	4603      	mov	r3, r0
 8006066:	70fb      	strb	r3, [r7, #3]
 8006068:	460b      	mov	r3, r1
 800606a:	803b      	strh	r3, [r7, #0]
 800606c:	4613      	mov	r3, r2
 800606e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006070:	2300      	movs	r3, #0
 8006072:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006074:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006078:	2b00      	cmp	r3, #0
 800607a:	da0e      	bge.n	800609a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800607c:	78fb      	ldrb	r3, [r7, #3]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	1c5a      	adds	r2, r3, #1
 8006084:	4613      	mov	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	00db      	lsls	r3, r3, #3
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	4413      	add	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2201      	movs	r2, #1
 8006096:	705a      	strb	r2, [r3, #1]
 8006098:	e00e      	b.n	80060b8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800609a:	78fb      	ldrb	r3, [r7, #3]
 800609c:	f003 0207 	and.w	r2, r3, #7
 80060a0:	4613      	mov	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	4413      	add	r3, r2
 80060b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80060c4:	883a      	ldrh	r2, [r7, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	78ba      	ldrb	r2, [r7, #2]
 80060ce:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80060d0:	78bb      	ldrb	r3, [r7, #2]
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d102      	bne.n	80060dc <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d101      	bne.n	80060ea <HAL_PCD_EP_Open+0x94>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e00e      	b.n	8006108 <HAL_PCD_EP_Open+0xb2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68f9      	ldr	r1, [r7, #12]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f005 fcfd 	bl	800baf8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8006106:	7afb      	ldrb	r3, [r7, #11]
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	460b      	mov	r3, r1
 800611a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800611c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006120:	2b00      	cmp	r3, #0
 8006122:	da0e      	bge.n	8006142 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006124:	78fb      	ldrb	r3, [r7, #3]
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	4613      	mov	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	00db      	lsls	r3, r3, #3
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4413      	add	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2201      	movs	r2, #1
 800613e:	705a      	strb	r2, [r3, #1]
 8006140:	e00e      	b.n	8006160 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	f003 0207 	and.w	r2, r3, #7
 8006148:	4613      	mov	r3, r2
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	4413      	add	r3, r2
 800614e:	00db      	lsls	r3, r3, #3
 8006150:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	4413      	add	r3, r2
 8006158:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	f003 0307 	and.w	r3, r3, #7
 8006166:	b2da      	uxtb	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006172:	2b01      	cmp	r3, #1
 8006174:	d101      	bne.n	800617a <HAL_PCD_EP_Close+0x6a>
 8006176:	2302      	movs	r3, #2
 8006178:	e00e      	b.n	8006198 <HAL_PCD_EP_Close+0x88>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68f9      	ldr	r1, [r7, #12]
 8006188:	4618      	mov	r0, r3
 800618a:	f006 f875 	bl	800c278 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	607a      	str	r2, [r7, #4]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	460b      	mov	r3, r1
 80061ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061b0:	7afb      	ldrb	r3, [r7, #11]
 80061b2:	f003 0207 	and.w	r2, r3, #7
 80061b6:	4613      	mov	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4413      	add	r3, r2
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	4413      	add	r3, r2
 80061c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2200      	movs	r2, #0
 80061d8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2200      	movs	r2, #0
 80061de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061e0:	7afb      	ldrb	r3, [r7, #11]
 80061e2:	f003 0307 	and.w	r3, r3, #7
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6979      	ldr	r1, [r7, #20]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f006 fa2c 	bl	800c650 <USB_EPStartXfer>

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006202:	b580      	push	{r7, lr}
 8006204:	b086      	sub	sp, #24
 8006206:	af00      	add	r7, sp, #0
 8006208:	60f8      	str	r0, [r7, #12]
 800620a:	607a      	str	r2, [r7, #4]
 800620c:	603b      	str	r3, [r7, #0]
 800620e:	460b      	mov	r3, r1
 8006210:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006212:	7afb      	ldrb	r3, [r7, #11]
 8006214:	f003 0307 	and.w	r3, r3, #7
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	4613      	mov	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4413      	add	r3, r2
 8006220:	00db      	lsls	r3, r3, #3
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	4413      	add	r3, r2
 8006226:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2200      	movs	r2, #0
 8006246:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	2201      	movs	r2, #1
 800624c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800624e:	7afb      	ldrb	r3, [r7, #11]
 8006250:	f003 0307 	and.w	r3, r3, #7
 8006254:	b2da      	uxtb	r2, r3
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6979      	ldr	r1, [r7, #20]
 8006260:	4618      	mov	r0, r3
 8006262:	f006 f9f5 	bl	800c650 <USB_EPStartXfer>

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3718      	adds	r7, #24
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	460b      	mov	r3, r1
 800627a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	f003 0207 	and.w	r2, r3, #7
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	429a      	cmp	r2, r3
 8006288:	d901      	bls.n	800628e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e04c      	b.n	8006328 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800628e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006292:	2b00      	cmp	r3, #0
 8006294:	da0e      	bge.n	80062b4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	1c5a      	adds	r2, r3, #1
 800629e:	4613      	mov	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4413      	add	r3, r2
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	4413      	add	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2201      	movs	r2, #1
 80062b0:	705a      	strb	r2, [r3, #1]
 80062b2:	e00c      	b.n	80062ce <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062b4:	78fa      	ldrb	r2, [r7, #3]
 80062b6:	4613      	mov	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	00db      	lsls	r3, r3, #3
 80062be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	4413      	add	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2201      	movs	r2, #1
 80062d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062d4:	78fb      	ldrb	r3, [r7, #3]
 80062d6:	f003 0307 	and.w	r3, r3, #7
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_PCD_EP_SetStall+0x7e>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e01c      	b.n	8006328 <HAL_PCD_EP_SetStall+0xb8>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68f9      	ldr	r1, [r7, #12]
 80062fc:	4618      	mov	r0, r3
 80062fe:	f007 fd58 	bl	800ddb2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 0307 	and.w	r3, r3, #7
 8006308:	2b00      	cmp	r3, #0
 800630a:	d108      	bne.n	800631e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f007 fe7d 	bl	800e018 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	460b      	mov	r3, r1
 800633a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800633c:	78fb      	ldrb	r3, [r7, #3]
 800633e:	f003 020f 	and.w	r2, r3, #15
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	429a      	cmp	r2, r3
 8006348:	d901      	bls.n	800634e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e040      	b.n	80063d0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800634e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006352:	2b00      	cmp	r3, #0
 8006354:	da0e      	bge.n	8006374 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006356:	78fb      	ldrb	r3, [r7, #3]
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	1c5a      	adds	r2, r3, #1
 800635e:	4613      	mov	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4413      	add	r3, r2
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	4413      	add	r3, r2
 800636a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2201      	movs	r2, #1
 8006370:	705a      	strb	r2, [r3, #1]
 8006372:	e00e      	b.n	8006392 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006374:	78fb      	ldrb	r3, [r7, #3]
 8006376:	f003 0207 	and.w	r2, r3, #7
 800637a:	4613      	mov	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	4413      	add	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	f003 0307 	and.w	r3, r3, #7
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d101      	bne.n	80063b2 <HAL_PCD_EP_ClrStall+0x82>
 80063ae:	2302      	movs	r3, #2
 80063b0:	e00e      	b.n	80063d0 <HAL_PCD_EP_ClrStall+0xa0>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68f9      	ldr	r1, [r7, #12]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f007 fd46 	bl	800de52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b096      	sub	sp, #88	; 0x58
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80063e0:	e3bf      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80063ea:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80063ee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	f003 030f 	and.w	r3, r3, #15
 80063f8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80063fc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006400:	2b00      	cmp	r3, #0
 8006402:	f040 8179 	bne.w	80066f8 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006406:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800640a:	f003 0310 	and.w	r3, r3, #16
 800640e:	2b00      	cmp	r3, #0
 8006410:	d152      	bne.n	80064b8 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	b29b      	uxth	r3, r3
 800641a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800641e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006422:	81fb      	strh	r3, [r7, #14]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	89fb      	ldrh	r3, [r7, #14]
 800642a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800642e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006432:	b29b      	uxth	r3, r3
 8006434:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	3328      	adds	r3, #40	; 0x28
 800643a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006444:	b29b      	uxth	r3, r3
 8006446:	461a      	mov	r2, r3
 8006448:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	00db      	lsls	r3, r3, #3
 800644e:	4413      	add	r3, r2
 8006450:	3302      	adds	r3, #2
 8006452:	005b      	lsls	r3, r3, #1
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	6812      	ldr	r2, [r2, #0]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800645e:	881b      	ldrh	r3, [r3, #0]
 8006460:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006466:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800646a:	695a      	ldr	r2, [r3, #20]
 800646c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	441a      	add	r2, r3
 8006472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006474:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006476:	2100      	movs	r1, #0
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f00d fcce 	bl	8013e1a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 836b 	beq.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
 800648c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	2b00      	cmp	r3, #0
 8006492:	f040 8366 	bne.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800649c:	b2db      	uxtb	r3, r3
 800649e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	b292      	uxth	r2, r2
 80064aa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80064b6:	e354      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80064be:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	881b      	ldrh	r3, [r3, #0]
 80064c6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80064ca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80064ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d034      	beq.n	8006540 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064de:	b29b      	uxth	r3, r3
 80064e0:	461a      	mov	r2, r3
 80064e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	4413      	add	r3, r2
 80064ea:	3306      	adds	r3, #6
 80064ec:	005b      	lsls	r3, r3, #1
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6812      	ldr	r2, [r2, #0]
 80064f2:	4413      	add	r3, r2
 80064f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064f8:	881b      	ldrh	r3, [r3, #0]
 80064fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80064fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006500:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6818      	ldr	r0, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800650c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800650e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006510:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006512:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006514:	b29b      	uxth	r3, r3
 8006516:	f007 fdcf 	bl	800e0b8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	881b      	ldrh	r3, [r3, #0]
 8006520:	b29a      	uxth	r2, r3
 8006522:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006526:	4013      	ands	r3, r2
 8006528:	823b      	strh	r3, [r7, #16]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	8a3a      	ldrh	r2, [r7, #16]
 8006530:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006534:	b292      	uxth	r2, r2
 8006536:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f00d fc41 	bl	8013dc0 <HAL_PCD_SetupStageCallback>
 800653e:	e310      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006540:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006544:	2b00      	cmp	r3, #0
 8006546:	f280 830c 	bge.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	b29a      	uxth	r2, r3
 8006552:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006556:	4013      	ands	r3, r2
 8006558:	83fb      	strh	r3, [r7, #30]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	8bfa      	ldrh	r2, [r7, #30]
 8006560:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006564:	b292      	uxth	r2, r2
 8006566:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006570:	b29b      	uxth	r3, r3
 8006572:	461a      	mov	r2, r3
 8006574:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	00db      	lsls	r3, r3, #3
 800657a:	4413      	add	r3, r2
 800657c:	3306      	adds	r3, #6
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800658a:	881b      	ldrh	r3, [r3, #0]
 800658c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006590:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006592:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006594:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006596:	69db      	ldr	r3, [r3, #28]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d019      	beq.n	80065d0 <PCD_EP_ISR_Handler+0x1f8>
 800659c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d015      	beq.n	80065d0 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6818      	ldr	r0, [r3, #0]
 80065a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065aa:	6959      	ldr	r1, [r3, #20]
 80065ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065ae:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80065b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065b2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	f007 fd7f 	bl	800e0b8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80065ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065bc:	695a      	ldr	r2, [r3, #20]
 80065be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	441a      	add	r2, r3
 80065c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065c6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80065c8:	2100      	movs	r1, #0
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f00d fc0a 	bl	8013de4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	881b      	ldrh	r3, [r3, #0]
 80065d6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80065da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80065de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f040 82bd 	bne.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
 80065e8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80065ec:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80065f0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065f4:	f000 82b5 	beq.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	61bb      	str	r3, [r7, #24]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006606:	b29b      	uxth	r3, r3
 8006608:	461a      	mov	r2, r3
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	4413      	add	r3, r2
 800660e:	61bb      	str	r3, [r7, #24]
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006616:	617b      	str	r3, [r7, #20]
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	b29b      	uxth	r3, r3
 800661e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006622:	b29a      	uxth	r2, r3
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	801a      	strh	r2, [r3, #0]
 8006628:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	2b3e      	cmp	r3, #62	; 0x3e
 800662e:	d91d      	bls.n	800666c <PCD_EP_ISR_Handler+0x294>
 8006630:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	095b      	lsrs	r3, r3, #5
 8006636:	647b      	str	r3, [r7, #68]	; 0x44
 8006638:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	f003 031f 	and.w	r3, r3, #31
 8006640:	2b00      	cmp	r3, #0
 8006642:	d102      	bne.n	800664a <PCD_EP_ISR_Handler+0x272>
 8006644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006646:	3b01      	subs	r3, #1
 8006648:	647b      	str	r3, [r7, #68]	; 0x44
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	881b      	ldrh	r3, [r3, #0]
 800664e:	b29a      	uxth	r2, r3
 8006650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006652:	b29b      	uxth	r3, r3
 8006654:	029b      	lsls	r3, r3, #10
 8006656:	b29b      	uxth	r3, r3
 8006658:	4313      	orrs	r3, r2
 800665a:	b29b      	uxth	r3, r3
 800665c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006660:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006664:	b29a      	uxth	r2, r3
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	801a      	strh	r2, [r3, #0]
 800666a:	e026      	b.n	80066ba <PCD_EP_ISR_Handler+0x2e2>
 800666c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10a      	bne.n	800668a <PCD_EP_ISR_Handler+0x2b2>
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	881b      	ldrh	r3, [r3, #0]
 8006678:	b29b      	uxth	r3, r3
 800667a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800667e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006682:	b29a      	uxth	r2, r3
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	801a      	strh	r2, [r3, #0]
 8006688:	e017      	b.n	80066ba <PCD_EP_ISR_Handler+0x2e2>
 800668a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	085b      	lsrs	r3, r3, #1
 8006690:	647b      	str	r3, [r7, #68]	; 0x44
 8006692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d002      	beq.n	80066a4 <PCD_EP_ISR_Handler+0x2cc>
 800669e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066a0:	3301      	adds	r3, #1
 80066a2:	647b      	str	r3, [r7, #68]	; 0x44
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	881b      	ldrh	r3, [r3, #0]
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	029b      	lsls	r3, r3, #10
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	4313      	orrs	r3, r2
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	881b      	ldrh	r3, [r3, #0]
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ca:	827b      	strh	r3, [r7, #18]
 80066cc:	8a7b      	ldrh	r3, [r7, #18]
 80066ce:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80066d2:	827b      	strh	r3, [r7, #18]
 80066d4:	8a7b      	ldrh	r3, [r7, #18]
 80066d6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80066da:	827b      	strh	r3, [r7, #18]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	8a7b      	ldrh	r3, [r7, #18]
 80066e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	8013      	strh	r3, [r2, #0]
 80066f6:	e234      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	461a      	mov	r2, r3
 80066fe:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	881b      	ldrh	r3, [r3, #0]
 8006708:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800670c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006710:	2b00      	cmp	r3, #0
 8006712:	f280 80fc 	bge.w	800690e <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29a      	uxth	r2, r3
 8006728:	f640 738f 	movw	r3, #3983	; 0xf8f
 800672c:	4013      	ands	r3, r2
 800672e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	461a      	mov	r2, r3
 8006738:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8006744:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006748:	b292      	uxth	r2, r2
 800674a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800674c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8006750:	4613      	mov	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4413      	add	r3, r2
 8006756:	00db      	lsls	r3, r3, #3
 8006758:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	4413      	add	r3, r2
 8006760:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006764:	7b1b      	ldrb	r3, [r3, #12]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d125      	bne.n	80067b6 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006772:	b29b      	uxth	r3, r3
 8006774:	461a      	mov	r2, r3
 8006776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	00db      	lsls	r3, r3, #3
 800677c:	4413      	add	r3, r2
 800677e:	3306      	adds	r3, #6
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6812      	ldr	r2, [r2, #0]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006792:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8006796:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 8092 	beq.w	80068c4 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6818      	ldr	r0, [r3, #0]
 80067a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067a6:	6959      	ldr	r1, [r3, #20]
 80067a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067aa:	88da      	ldrh	r2, [r3, #6]
 80067ac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80067b0:	f007 fc82 	bl	800e0b8 <USB_ReadPMA>
 80067b4:	e086      	b.n	80068c4 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80067b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067b8:	78db      	ldrb	r3, [r3, #3]
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d10a      	bne.n	80067d4 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80067be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80067c2:	461a      	mov	r2, r3
 80067c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f9d9 	bl	8006b7e <HAL_PCD_EP_DB_Receive>
 80067cc:	4603      	mov	r3, r0
 80067ce:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80067d2:	e077      	b.n	80068c4 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	461a      	mov	r2, r3
 80067da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ee:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	441a      	add	r2, r3
 8006800:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006804:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006808:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800680c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006810:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006814:	b29b      	uxth	r3, r3
 8006816:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	461a      	mov	r2, r3
 800681e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d024      	beq.n	800687c <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800683a:	b29b      	uxth	r3, r3
 800683c:	461a      	mov	r2, r3
 800683e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	00db      	lsls	r3, r3, #3
 8006844:	4413      	add	r3, r2
 8006846:	3302      	adds	r3, #2
 8006848:	005b      	lsls	r3, r3, #1
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	6812      	ldr	r2, [r2, #0]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006854:	881b      	ldrh	r3, [r3, #0]
 8006856:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800685a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800685e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006862:	2b00      	cmp	r3, #0
 8006864:	d02e      	beq.n	80068c4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6818      	ldr	r0, [r3, #0]
 800686a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800686c:	6959      	ldr	r1, [r3, #20]
 800686e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006870:	891a      	ldrh	r2, [r3, #8]
 8006872:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006876:	f007 fc1f 	bl	800e0b8 <USB_ReadPMA>
 800687a:	e023      	b.n	80068c4 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006884:	b29b      	uxth	r3, r3
 8006886:	461a      	mov	r2, r3
 8006888:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	4413      	add	r3, r2
 8006890:	3306      	adds	r3, #6
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	4413      	add	r3, r2
 800689a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800689e:	881b      	ldrh	r3, [r3, #0]
 80068a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068a4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80068a8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d009      	beq.n	80068c4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068b6:	6959      	ldr	r1, [r3, #20]
 80068b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068ba:	895a      	ldrh	r2, [r3, #10]
 80068bc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068c0:	f007 fbfa 	bl	800e0b8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80068c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068cc:	441a      	add	r2, r3
 80068ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80068d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068d4:	695a      	ldr	r2, [r3, #20]
 80068d6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068da:	441a      	add	r2, r3
 80068dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068de:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80068e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d005      	beq.n	80068f4 <PCD_EP_ISR_Handler+0x51c>
 80068e8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80068ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d206      	bcs.n	8006902 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80068f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f00d fa72 	bl	8013de4 <HAL_PCD_DataOutStageCallback>
 8006900:	e005      	b.n	800690e <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006908:	4618      	mov	r0, r3
 800690a:	f005 fea1 	bl	800c650 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800690e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 8123 	beq.w	8006b62 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800691c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006920:	1c5a      	adds	r2, r3, #1
 8006922:	4613      	mov	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	4413      	add	r3, r2
 800692e:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	461a      	mov	r2, r3
 8006936:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4413      	add	r3, r2
 800693e:	881b      	ldrh	r3, [r3, #0]
 8006940:	b29b      	uxth	r3, r3
 8006942:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800694a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	441a      	add	r2, r3
 800695c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006960:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006964:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006968:	b29b      	uxth	r3, r3
 800696a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800696c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800696e:	78db      	ldrb	r3, [r3, #3]
 8006970:	2b01      	cmp	r3, #1
 8006972:	f040 80a2 	bne.w	8006aba <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8006976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006978:	2200      	movs	r2, #0
 800697a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800697c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800697e:	7b1b      	ldrb	r3, [r3, #12]
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 8093 	beq.w	8006aac <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006986:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800698a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698e:	2b00      	cmp	r3, #0
 8006990:	d046      	beq.n	8006a20 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006992:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006994:	785b      	ldrb	r3, [r3, #1]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d126      	bne.n	80069e8 <PCD_EP_ISR_Handler+0x610>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	627b      	str	r3, [r7, #36]	; 0x24
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	461a      	mov	r2, r3
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	4413      	add	r3, r2
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
 80069b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	011a      	lsls	r2, r3, #4
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ba:	4413      	add	r3, r2
 80069bc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069c0:	623b      	str	r3, [r7, #32]
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	881b      	ldrh	r3, [r3, #0]
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	801a      	strh	r2, [r3, #0]
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	881b      	ldrh	r3, [r3, #0]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	801a      	strh	r2, [r3, #0]
 80069e6:	e061      	b.n	8006aac <PCD_EP_ISR_Handler+0x6d4>
 80069e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069ea:	785b      	ldrb	r3, [r3, #1]
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d15d      	bne.n	8006aac <PCD_EP_ISR_Handler+0x6d4>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	461a      	mov	r2, r3
 8006a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a04:	4413      	add	r3, r2
 8006a06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	011a      	lsls	r2, r3, #4
 8006a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a10:	4413      	add	r3, r2
 8006a12:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a16:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	801a      	strh	r2, [r3, #0]
 8006a1e:	e045      	b.n	8006aac <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a28:	785b      	ldrb	r3, [r3, #1]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d126      	bne.n	8006a7c <PCD_EP_ISR_Handler+0x6a4>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	637b      	str	r3, [r7, #52]	; 0x34
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a42:	4413      	add	r3, r2
 8006a44:	637b      	str	r3, [r7, #52]	; 0x34
 8006a46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	011a      	lsls	r2, r3, #4
 8006a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a4e:	4413      	add	r3, r2
 8006a50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a54:	633b      	str	r3, [r7, #48]	; 0x30
 8006a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a58:	881b      	ldrh	r3, [r3, #0]
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a64:	801a      	strh	r2, [r3, #0]
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	801a      	strh	r2, [r3, #0]
 8006a7a:	e017      	b.n	8006aac <PCD_EP_ISR_Handler+0x6d4>
 8006a7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a7e:	785b      	ldrb	r3, [r3, #1]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d113      	bne.n	8006aac <PCD_EP_ISR_Handler+0x6d4>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	461a      	mov	r2, r3
 8006a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a92:	4413      	add	r3, r2
 8006a94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	011a      	lsls	r2, r3, #4
 8006a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a9e:	4413      	add	r3, r2
 8006aa0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006aa4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006aac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f00d f9b1 	bl	8013e1a <HAL_PCD_DataInStageCallback>
 8006ab8:	e053      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006aba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d146      	bne.n	8006b54 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	00db      	lsls	r3, r3, #3
 8006ad8:	4413      	add	r3, r2
 8006ada:	3302      	adds	r3, #2
 8006adc:	005b      	lsls	r3, r3, #1
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ae8:	881b      	ldrh	r3, [r3, #0]
 8006aea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aee:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8006af2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006af4:	699a      	ldr	r2, [r3, #24]
 8006af6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d907      	bls.n	8006b0e <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8006afe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b00:	699a      	ldr	r2, [r3, #24]
 8006b02:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b06:	1ad2      	subs	r2, r2, r3
 8006b08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b0a:	619a      	str	r2, [r3, #24]
 8006b0c:	e002      	b.n	8006b14 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8006b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b10:	2200      	movs	r2, #0
 8006b12:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006b14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b16:	699b      	ldr	r3, [r3, #24]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d106      	bne.n	8006b2a <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	4619      	mov	r1, r3
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f00d f979 	bl	8013e1a <HAL_PCD_DataInStageCallback>
 8006b28:	e01b      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006b2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b2c:	695a      	ldr	r2, [r3, #20]
 8006b2e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b32:	441a      	add	r2, r3
 8006b34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b36:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006b38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b3a:	69da      	ldr	r2, [r3, #28]
 8006b3c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b40:	441a      	add	r2, r3
 8006b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b44:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f005 fd7f 	bl	800c650 <USB_EPStartXfer>
 8006b52:	e006      	b.n	8006b62 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006b54:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006b58:	461a      	mov	r2, r3
 8006b5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f91b 	bl	8006d98 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	b21b      	sxth	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f6ff ac37 	blt.w	80063e2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3758      	adds	r7, #88	; 0x58
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b088      	sub	sp, #32
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	60f8      	str	r0, [r7, #12]
 8006b86:	60b9      	str	r1, [r7, #8]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006b8c:	88fb      	ldrh	r3, [r7, #6]
 8006b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d07e      	beq.n	8006c94 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	4413      	add	r3, r2
 8006baa:	3302      	adds	r3, #2
 8006bac:	005b      	lsls	r3, r3, #1
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	6812      	ldr	r2, [r2, #0]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bb8:	881b      	ldrh	r3, [r3, #0]
 8006bba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bbe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	8b7b      	ldrh	r3, [r7, #26]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d306      	bcc.n	8006bd8 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	699a      	ldr	r2, [r3, #24]
 8006bce:	8b7b      	ldrh	r3, [r7, #26]
 8006bd0:	1ad2      	subs	r2, r2, r3
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	619a      	str	r2, [r3, #24]
 8006bd6:	e002      	b.n	8006bde <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d123      	bne.n	8006c2e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	461a      	mov	r2, r3
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	881b      	ldrh	r3, [r3, #0]
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c00:	833b      	strh	r3, [r7, #24]
 8006c02:	8b3b      	ldrh	r3, [r7, #24]
 8006c04:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006c08:	833b      	strh	r3, [r7, #24]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	441a      	add	r2, r3
 8006c18:	8b3b      	ldrh	r3, [r7, #24]
 8006c1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01f      	beq.n	8006c78 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c52:	82fb      	strh	r3, [r7, #22]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	441a      	add	r2, r3
 8006c62:	8afb      	ldrh	r3, [r7, #22]
 8006c64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c70:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006c78:	8b7b      	ldrh	r3, [r7, #26]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 8087 	beq.w	8006d8e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6818      	ldr	r0, [r3, #0]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	6959      	ldr	r1, [r3, #20]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	891a      	ldrh	r2, [r3, #8]
 8006c8c:	8b7b      	ldrh	r3, [r7, #26]
 8006c8e:	f007 fa13 	bl	800e0b8 <USB_ReadPMA>
 8006c92:	e07c      	b.n	8006d8e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	00db      	lsls	r3, r3, #3
 8006ca6:	4413      	add	r3, r2
 8006ca8:	3306      	adds	r3, #6
 8006caa:	005b      	lsls	r3, r3, #1
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	6812      	ldr	r2, [r2, #0]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cb6:	881b      	ldrh	r3, [r3, #0]
 8006cb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cbc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	699a      	ldr	r2, [r3, #24]
 8006cc2:	8b7b      	ldrh	r3, [r7, #26]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d306      	bcc.n	8006cd6 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	699a      	ldr	r2, [r3, #24]
 8006ccc:	8b7b      	ldrh	r3, [r7, #26]
 8006cce:	1ad2      	subs	r2, r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	619a      	str	r2, [r3, #24]
 8006cd4:	e002      	b.n	8006cdc <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d123      	bne.n	8006d2c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	4413      	add	r3, r2
 8006cf2:	881b      	ldrh	r3, [r3, #0]
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfe:	83fb      	strh	r3, [r7, #30]
 8006d00:	8bfb      	ldrh	r3, [r7, #30]
 8006d02:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006d06:	83fb      	strh	r3, [r7, #30]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	441a      	add	r2, r3
 8006d16:	8bfb      	ldrh	r3, [r7, #30]
 8006d18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006d2c:	88fb      	ldrh	r3, [r7, #6]
 8006d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d11f      	bne.n	8006d76 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d50:	83bb      	strh	r3, [r7, #28]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	441a      	add	r2, r3
 8006d60:	8bbb      	ldrh	r3, [r7, #28]
 8006d62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d6e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006d76:	8b7b      	ldrh	r3, [r7, #26]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d008      	beq.n	8006d8e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6818      	ldr	r0, [r3, #0]
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	6959      	ldr	r1, [r3, #20]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	895a      	ldrh	r2, [r3, #10]
 8006d88:	8b7b      	ldrh	r3, [r7, #26]
 8006d8a:	f007 f995 	bl	800e0b8 <USB_ReadPMA>
    }
  }

  return count;
 8006d8e:	8b7b      	ldrh	r3, [r7, #26]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3720      	adds	r7, #32
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b0a4      	sub	sp, #144	; 0x90
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	4613      	mov	r3, r2
 8006da4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006da6:	88fb      	ldrh	r3, [r7, #6]
 8006da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 81dd 	beq.w	800716c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	00db      	lsls	r3, r3, #3
 8006dc4:	4413      	add	r3, r2
 8006dc6:	3302      	adds	r3, #2
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	6812      	ldr	r2, [r2, #0]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006dda:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	699a      	ldr	r2, [r3, #24]
 8006de2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d907      	bls.n	8006dfa <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	699a      	ldr	r2, [r3, #24]
 8006dee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006df2:	1ad2      	subs	r2, r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	619a      	str	r2, [r3, #24]
 8006df8:	e002      	b.n	8006e00 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f040 80b9 	bne.w	8006f7c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	785b      	ldrb	r3, [r3, #1]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d126      	bne.n	8006e60 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	461a      	mov	r2, r3
 8006e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e26:	4413      	add	r3, r2
 8006e28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	011a      	lsls	r2, r3, #4
 8006e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e32:	4413      	add	r3, r2
 8006e34:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e38:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3c:	881b      	ldrh	r3, [r3, #0]
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e48:	801a      	strh	r2, [r3, #0]
 8006e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4c:	881b      	ldrh	r3, [r3, #0]
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5c:	801a      	strh	r2, [r3, #0]
 8006e5e:	e01a      	b.n	8006e96 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	785b      	ldrb	r3, [r3, #1]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d116      	bne.n	8006e96 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	637b      	str	r3, [r7, #52]	; 0x34
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	461a      	mov	r2, r3
 8006e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7c:	4413      	add	r3, r2
 8006e7e:	637b      	str	r3, [r7, #52]	; 0x34
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	011a      	lsls	r2, r3, #4
 8006e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e88:	4413      	add	r3, r2
 8006e8a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e8e:	633b      	str	r3, [r7, #48]	; 0x30
 8006e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e92:	2200      	movs	r2, #0
 8006e94:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	785b      	ldrb	r3, [r3, #1]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d126      	bne.n	8006ef2 <HAL_PCD_EP_DB_Transmit+0x15a>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	61fb      	str	r3, [r7, #28]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	4413      	add	r3, r2
 8006eba:	61fb      	str	r3, [r7, #28]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	011a      	lsls	r2, r3, #4
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006eca:	61bb      	str	r3, [r7, #24]
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	801a      	strh	r2, [r3, #0]
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ee6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	801a      	strh	r2, [r3, #0]
 8006ef0:	e017      	b.n	8006f22 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	785b      	ldrb	r3, [r3, #1]
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d113      	bne.n	8006f22 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	461a      	mov	r2, r3
 8006f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f08:	4413      	add	r3, r2
 8006f0a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	011a      	lsls	r2, r3, #4
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	4413      	add	r3, r2
 8006f16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f1a:	623b      	str	r3, [r7, #32]
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	4619      	mov	r1, r3
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f00c ff76 	bl	8013e1a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006f2e:	88fb      	ldrh	r3, [r7, #6]
 8006f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 82fc 	beq.w	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4413      	add	r3, r2
 8006f48:	881b      	ldrh	r3, [r3, #0]
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f54:	82fb      	strh	r3, [r7, #22]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	441a      	add	r2, r3
 8006f64:	8afb      	ldrh	r3, [r7, #22]
 8006f66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	8013      	strh	r3, [r2, #0]
 8006f7a:	e2da      	b.n	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006f7c:	88fb      	ldrh	r3, [r7, #6]
 8006f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d021      	beq.n	8006fca <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	881b      	ldrh	r3, [r3, #0]
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	461a      	mov	r2, r3
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	441a      	add	r2, r3
 8006fb2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006fb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006fc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	f040 82ae 	bne.w	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	695a      	ldr	r2, [r3, #20]
 8006fda:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006fde:	441a      	add	r2, r3
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	69da      	ldr	r2, [r3, #28]
 8006fe8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006fec:	441a      	add	r2, r3
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	6a1a      	ldr	r2, [r3, #32]
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d30b      	bcc.n	8007016 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	6a1a      	ldr	r2, [r3, #32]
 800700a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800700e:	1ad2      	subs	r2, r2, r3
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	621a      	str	r2, [r3, #32]
 8007014:	e017      	b.n	8007046 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d108      	bne.n	8007030 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800701e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007022:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800702e:	e00a      	b.n	8007046 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	2200      	movs	r2, #0
 8007044:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	785b      	ldrb	r3, [r3, #1]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d165      	bne.n	800711a <HAL_PCD_EP_DB_Transmit+0x382>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800705c:	b29b      	uxth	r3, r3
 800705e:	461a      	mov	r2, r3
 8007060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007062:	4413      	add	r3, r2
 8007064:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	011a      	lsls	r2, r3, #4
 800706c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800706e:	4413      	add	r3, r2
 8007070:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007074:	63bb      	str	r3, [r7, #56]	; 0x38
 8007076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007078:	881b      	ldrh	r3, [r3, #0]
 800707a:	b29b      	uxth	r3, r3
 800707c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007080:	b29a      	uxth	r2, r3
 8007082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007084:	801a      	strh	r2, [r3, #0]
 8007086:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800708a:	2b3e      	cmp	r3, #62	; 0x3e
 800708c:	d91d      	bls.n	80070ca <HAL_PCD_EP_DB_Transmit+0x332>
 800708e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007092:	095b      	lsrs	r3, r3, #5
 8007094:	64bb      	str	r3, [r7, #72]	; 0x48
 8007096:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800709a:	f003 031f 	and.w	r3, r3, #31
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d102      	bne.n	80070a8 <HAL_PCD_EP_DB_Transmit+0x310>
 80070a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070a4:	3b01      	subs	r3, #1
 80070a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80070a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070aa:	881b      	ldrh	r3, [r3, #0]
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	029b      	lsls	r3, r3, #10
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	4313      	orrs	r3, r2
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c6:	801a      	strh	r2, [r3, #0]
 80070c8:	e044      	b.n	8007154 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80070ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10a      	bne.n	80070e8 <HAL_PCD_EP_DB_Transmit+0x350>
 80070d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d4:	881b      	ldrh	r3, [r3, #0]
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e4:	801a      	strh	r2, [r3, #0]
 80070e6:	e035      	b.n	8007154 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80070e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070ec:	085b      	lsrs	r3, r3, #1
 80070ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80070f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d002      	beq.n	8007102 <HAL_PCD_EP_DB_Transmit+0x36a>
 80070fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070fe:	3301      	adds	r3, #1
 8007100:	64bb      	str	r3, [r7, #72]	; 0x48
 8007102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29a      	uxth	r2, r3
 8007108:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800710a:	b29b      	uxth	r3, r3
 800710c:	029b      	lsls	r3, r3, #10
 800710e:	b29b      	uxth	r3, r3
 8007110:	4313      	orrs	r3, r2
 8007112:	b29a      	uxth	r2, r3
 8007114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007116:	801a      	strh	r2, [r3, #0]
 8007118:	e01c      	b.n	8007154 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	785b      	ldrb	r3, [r3, #1]
 800711e:	2b01      	cmp	r3, #1
 8007120:	d118      	bne.n	8007154 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	647b      	str	r3, [r7, #68]	; 0x44
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007130:	b29b      	uxth	r3, r3
 8007132:	461a      	mov	r2, r3
 8007134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007136:	4413      	add	r3, r2
 8007138:	647b      	str	r3, [r7, #68]	; 0x44
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	011a      	lsls	r2, r3, #4
 8007140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007142:	4413      	add	r3, r2
 8007144:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007148:	643b      	str	r3, [r7, #64]	; 0x40
 800714a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800714e:	b29a      	uxth	r2, r3
 8007150:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007152:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6818      	ldr	r0, [r3, #0]
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	6959      	ldr	r1, [r3, #20]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	891a      	ldrh	r2, [r3, #8]
 8007160:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007164:	b29b      	uxth	r3, r3
 8007166:	f006 ff62 	bl	800e02e <USB_WritePMA>
 800716a:	e1e2      	b.n	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007174:	b29b      	uxth	r3, r3
 8007176:	461a      	mov	r2, r3
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	00db      	lsls	r3, r3, #3
 800717e:	4413      	add	r3, r2
 8007180:	3306      	adds	r3, #6
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	6812      	ldr	r2, [r2, #0]
 8007188:	4413      	add	r3, r2
 800718a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800718e:	881b      	ldrh	r3, [r3, #0]
 8007190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007194:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	699a      	ldr	r2, [r3, #24]
 800719c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d307      	bcc.n	80071b4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	699a      	ldr	r2, [r3, #24]
 80071a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80071ac:	1ad2      	subs	r2, r2, r3
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	619a      	str	r2, [r3, #24]
 80071b2:	e002      	b.n	80071ba <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2200      	movs	r2, #0
 80071b8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f040 80c0 	bne.w	8007344 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	785b      	ldrb	r3, [r3, #1]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d126      	bne.n	800721a <HAL_PCD_EP_DB_Transmit+0x482>
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071da:	b29b      	uxth	r3, r3
 80071dc:	461a      	mov	r2, r3
 80071de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80071e0:	4413      	add	r3, r2
 80071e2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	011a      	lsls	r2, r3, #4
 80071ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80071ec:	4413      	add	r3, r2
 80071ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80071f2:	67bb      	str	r3, [r7, #120]	; 0x78
 80071f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071fe:	b29a      	uxth	r2, r3
 8007200:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007202:	801a      	strh	r2, [r3, #0]
 8007204:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007206:	881b      	ldrh	r3, [r3, #0]
 8007208:	b29b      	uxth	r3, r3
 800720a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800720e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007212:	b29a      	uxth	r2, r3
 8007214:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007216:	801a      	strh	r2, [r3, #0]
 8007218:	e01a      	b.n	8007250 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	785b      	ldrb	r3, [r3, #1]
 800721e:	2b01      	cmp	r3, #1
 8007220:	d116      	bne.n	8007250 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	667b      	str	r3, [r7, #100]	; 0x64
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007230:	b29b      	uxth	r3, r3
 8007232:	461a      	mov	r2, r3
 8007234:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007236:	4413      	add	r3, r2
 8007238:	667b      	str	r3, [r7, #100]	; 0x64
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	011a      	lsls	r2, r3, #4
 8007240:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007242:	4413      	add	r3, r2
 8007244:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007248:	663b      	str	r3, [r7, #96]	; 0x60
 800724a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800724c:	2200      	movs	r2, #0
 800724e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	677b      	str	r3, [r7, #116]	; 0x74
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	785b      	ldrb	r3, [r3, #1]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d12b      	bne.n	80072b6 <HAL_PCD_EP_DB_Transmit+0x51e>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800726c:	b29b      	uxth	r3, r3
 800726e:	461a      	mov	r2, r3
 8007270:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007272:	4413      	add	r3, r2
 8007274:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	011a      	lsls	r2, r3, #4
 800727c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800727e:	4413      	add	r3, r2
 8007280:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007284:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007288:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800728c:	881b      	ldrh	r3, [r3, #0]
 800728e:	b29b      	uxth	r3, r3
 8007290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007294:	b29a      	uxth	r2, r3
 8007296:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800729a:	801a      	strh	r2, [r3, #0]
 800729c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80072b2:	801a      	strh	r2, [r3, #0]
 80072b4:	e017      	b.n	80072e6 <HAL_PCD_EP_DB_Transmit+0x54e>
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	785b      	ldrb	r3, [r3, #1]
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d113      	bne.n	80072e6 <HAL_PCD_EP_DB_Transmit+0x54e>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	461a      	mov	r2, r3
 80072ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072cc:	4413      	add	r3, r2
 80072ce:	677b      	str	r3, [r7, #116]	; 0x74
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	011a      	lsls	r2, r3, #4
 80072d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072d8:	4413      	add	r3, r2
 80072da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80072de:	673b      	str	r3, [r7, #112]	; 0x70
 80072e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072e2:	2200      	movs	r2, #0
 80072e4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	4619      	mov	r1, r3
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f00c fd94 	bl	8013e1a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80072f2:	88fb      	ldrh	r3, [r7, #6]
 80072f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f040 811a 	bne.w	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4413      	add	r3, r2
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	b29b      	uxth	r3, r3
 8007310:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007318:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	461a      	mov	r2, r3
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	441a      	add	r2, r3
 800732a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800732e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007332:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007336:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800733a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800733e:	b29b      	uxth	r3, r3
 8007340:	8013      	strh	r3, [r2, #0]
 8007342:	e0f6      	b.n	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007344:	88fb      	ldrh	r3, [r7, #6]
 8007346:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d121      	bne.n	8007392 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	881b      	ldrh	r3, [r3, #0]
 800735e:	b29b      	uxth	r3, r3
 8007360:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007364:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007368:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	461a      	mov	r2, r3
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	441a      	add	r2, r3
 800737a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800737e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007382:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007386:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800738a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800738e:	b29b      	uxth	r3, r3
 8007390:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007398:	2b01      	cmp	r3, #1
 800739a:	f040 80ca 	bne.w	8007532 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	695a      	ldr	r2, [r3, #20]
 80073a2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80073a6:	441a      	add	r2, r3
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	69da      	ldr	r2, [r3, #28]
 80073b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80073b4:	441a      	add	r2, r3
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	6a1a      	ldr	r2, [r3, #32]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d30b      	bcc.n	80073de <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	6a1a      	ldr	r2, [r3, #32]
 80073d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073d6:	1ad2      	subs	r2, r2, r3
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	621a      	str	r2, [r3, #32]
 80073dc:	e017      	b.n	800740e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d108      	bne.n	80073f8 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80073e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80073ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80073f6:	e00a      	b.n	800740e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2200      	movs	r2, #0
 8007404:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	657b      	str	r3, [r7, #84]	; 0x54
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d165      	bne.n	80074e8 <HAL_PCD_EP_DB_Transmit+0x750>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800742a:	b29b      	uxth	r3, r3
 800742c:	461a      	mov	r2, r3
 800742e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007430:	4413      	add	r3, r2
 8007432:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	011a      	lsls	r2, r3, #4
 800743a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800743c:	4413      	add	r3, r2
 800743e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007442:	65bb      	str	r3, [r7, #88]	; 0x58
 8007444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007446:	881b      	ldrh	r3, [r3, #0]
 8007448:	b29b      	uxth	r3, r3
 800744a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800744e:	b29a      	uxth	r2, r3
 8007450:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007452:	801a      	strh	r2, [r3, #0]
 8007454:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007458:	2b3e      	cmp	r3, #62	; 0x3e
 800745a:	d91d      	bls.n	8007498 <HAL_PCD_EP_DB_Transmit+0x700>
 800745c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007460:	095b      	lsrs	r3, r3, #5
 8007462:	66bb      	str	r3, [r7, #104]	; 0x68
 8007464:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007468:	f003 031f 	and.w	r3, r3, #31
 800746c:	2b00      	cmp	r3, #0
 800746e:	d102      	bne.n	8007476 <HAL_PCD_EP_DB_Transmit+0x6de>
 8007470:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007472:	3b01      	subs	r3, #1
 8007474:	66bb      	str	r3, [r7, #104]	; 0x68
 8007476:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	b29a      	uxth	r2, r3
 800747c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800747e:	b29b      	uxth	r3, r3
 8007480:	029b      	lsls	r3, r3, #10
 8007482:	b29b      	uxth	r3, r3
 8007484:	4313      	orrs	r3, r2
 8007486:	b29b      	uxth	r3, r3
 8007488:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800748c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007490:	b29a      	uxth	r2, r3
 8007492:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007494:	801a      	strh	r2, [r3, #0]
 8007496:	e041      	b.n	800751c <HAL_PCD_EP_DB_Transmit+0x784>
 8007498:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10a      	bne.n	80074b6 <HAL_PCD_EP_DB_Transmit+0x71e>
 80074a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074ae:	b29a      	uxth	r2, r3
 80074b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074b2:	801a      	strh	r2, [r3, #0]
 80074b4:	e032      	b.n	800751c <HAL_PCD_EP_DB_Transmit+0x784>
 80074b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074ba:	085b      	lsrs	r3, r3, #1
 80074bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80074be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_PCD_EP_DB_Transmit+0x738>
 80074ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074cc:	3301      	adds	r3, #1
 80074ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80074d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074d2:	881b      	ldrh	r3, [r3, #0]
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074d8:	b29b      	uxth	r3, r3
 80074da:	029b      	lsls	r3, r3, #10
 80074dc:	b29b      	uxth	r3, r3
 80074de:	4313      	orrs	r3, r2
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074e4:	801a      	strh	r2, [r3, #0]
 80074e6:	e019      	b.n	800751c <HAL_PCD_EP_DB_Transmit+0x784>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	785b      	ldrb	r3, [r3, #1]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d115      	bne.n	800751c <HAL_PCD_EP_DB_Transmit+0x784>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074fe:	4413      	add	r3, r2
 8007500:	657b      	str	r3, [r7, #84]	; 0x54
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	011a      	lsls	r2, r3, #4
 8007508:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800750a:	4413      	add	r3, r2
 800750c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007510:	653b      	str	r3, [r7, #80]	; 0x50
 8007512:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007516:	b29a      	uxth	r2, r3
 8007518:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800751a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	6959      	ldr	r1, [r3, #20]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	895a      	ldrh	r2, [r3, #10]
 8007528:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800752c:	b29b      	uxth	r3, r3
 800752e:	f006 fd7e 	bl	800e02e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	461a      	mov	r2, r3
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4413      	add	r3, r2
 8007540:	881b      	ldrh	r3, [r3, #0]
 8007542:	b29b      	uxth	r3, r3
 8007544:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007548:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800754c:	82bb      	strh	r3, [r7, #20]
 800754e:	8abb      	ldrh	r3, [r7, #20]
 8007550:	f083 0310 	eor.w	r3, r3, #16
 8007554:	82bb      	strh	r3, [r7, #20]
 8007556:	8abb      	ldrh	r3, [r7, #20]
 8007558:	f083 0320 	eor.w	r3, r3, #32
 800755c:	82bb      	strh	r3, [r7, #20]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	461a      	mov	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	441a      	add	r2, r3
 800756c:	8abb      	ldrh	r3, [r7, #20]
 800756e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007572:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800757a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800757e:	b29b      	uxth	r3, r3
 8007580:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3790      	adds	r7, #144	; 0x90
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800758c:	b480      	push	{r7}
 800758e:	b087      	sub	sp, #28
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	607b      	str	r3, [r7, #4]
 8007596:	460b      	mov	r3, r1
 8007598:	817b      	strh	r3, [r7, #10]
 800759a:	4613      	mov	r3, r2
 800759c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800759e:	897b      	ldrh	r3, [r7, #10]
 80075a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00b      	beq.n	80075c2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075aa:	897b      	ldrh	r3, [r7, #10]
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	1c5a      	adds	r2, r3, #1
 80075b2:	4613      	mov	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4413      	add	r3, r2
 80075b8:	00db      	lsls	r3, r3, #3
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	4413      	add	r3, r2
 80075be:	617b      	str	r3, [r7, #20]
 80075c0:	e009      	b.n	80075d6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80075c2:	897a      	ldrh	r2, [r7, #10]
 80075c4:	4613      	mov	r3, r2
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	00db      	lsls	r3, r3, #3
 80075cc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	4413      	add	r3, r2
 80075d4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80075d6:	893b      	ldrh	r3, [r7, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d107      	bne.n	80075ec <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	2200      	movs	r2, #0
 80075e0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	80da      	strh	r2, [r3, #6]
 80075ea:	e00b      	b.n	8007604 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	2201      	movs	r2, #1
 80075f0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	0c1b      	lsrs	r3, r3, #16
 80075fe:	b29a      	uxth	r2, r3
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	bc80      	pop	{r7}
 800760e:	4770      	bx	lr

08007610 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e272      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 8087 	beq.w	800773e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007630:	4b92      	ldr	r3, [pc, #584]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 030c 	and.w	r3, r3, #12
 8007638:	2b04      	cmp	r3, #4
 800763a:	d00c      	beq.n	8007656 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800763c:	4b8f      	ldr	r3, [pc, #572]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f003 030c 	and.w	r3, r3, #12
 8007644:	2b08      	cmp	r3, #8
 8007646:	d112      	bne.n	800766e <HAL_RCC_OscConfig+0x5e>
 8007648:	4b8c      	ldr	r3, [pc, #560]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007654:	d10b      	bne.n	800766e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007656:	4b89      	ldr	r3, [pc, #548]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d06c      	beq.n	800773c <HAL_RCC_OscConfig+0x12c>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d168      	bne.n	800773c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e24c      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007676:	d106      	bne.n	8007686 <HAL_RCC_OscConfig+0x76>
 8007678:	4b80      	ldr	r3, [pc, #512]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a7f      	ldr	r2, [pc, #508]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800767e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007682:	6013      	str	r3, [r2, #0]
 8007684:	e02e      	b.n	80076e4 <HAL_RCC_OscConfig+0xd4>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10c      	bne.n	80076a8 <HAL_RCC_OscConfig+0x98>
 800768e:	4b7b      	ldr	r3, [pc, #492]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a7a      	ldr	r2, [pc, #488]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007698:	6013      	str	r3, [r2, #0]
 800769a:	4b78      	ldr	r3, [pc, #480]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a77      	ldr	r2, [pc, #476]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076a4:	6013      	str	r3, [r2, #0]
 80076a6:	e01d      	b.n	80076e4 <HAL_RCC_OscConfig+0xd4>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076b0:	d10c      	bne.n	80076cc <HAL_RCC_OscConfig+0xbc>
 80076b2:	4b72      	ldr	r3, [pc, #456]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a71      	ldr	r2, [pc, #452]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	4b6f      	ldr	r3, [pc, #444]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a6e      	ldr	r2, [pc, #440]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076c8:	6013      	str	r3, [r2, #0]
 80076ca:	e00b      	b.n	80076e4 <HAL_RCC_OscConfig+0xd4>
 80076cc:	4b6b      	ldr	r3, [pc, #428]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a6a      	ldr	r2, [pc, #424]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076d6:	6013      	str	r3, [r2, #0]
 80076d8:	4b68      	ldr	r3, [pc, #416]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a67      	ldr	r2, [pc, #412]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80076de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d013      	beq.n	8007714 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ec:	f7fb fd34 	bl	8003158 <HAL_GetTick>
 80076f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076f2:	e008      	b.n	8007706 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076f4:	f7fb fd30 	bl	8003158 <HAL_GetTick>
 80076f8:	4602      	mov	r2, r0
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	2b64      	cmp	r3, #100	; 0x64
 8007700:	d901      	bls.n	8007706 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e200      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007706:	4b5d      	ldr	r3, [pc, #372]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d0f0      	beq.n	80076f4 <HAL_RCC_OscConfig+0xe4>
 8007712:	e014      	b.n	800773e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007714:	f7fb fd20 	bl	8003158 <HAL_GetTick>
 8007718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800771a:	e008      	b.n	800772e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800771c:	f7fb fd1c 	bl	8003158 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b64      	cmp	r3, #100	; 0x64
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e1ec      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800772e:	4b53      	ldr	r3, [pc, #332]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1f0      	bne.n	800771c <HAL_RCC_OscConfig+0x10c>
 800773a:	e000      	b.n	800773e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800773c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 0302 	and.w	r3, r3, #2
 8007746:	2b00      	cmp	r3, #0
 8007748:	d063      	beq.n	8007812 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800774a:	4b4c      	ldr	r3, [pc, #304]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f003 030c 	and.w	r3, r3, #12
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00b      	beq.n	800776e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007756:	4b49      	ldr	r3, [pc, #292]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f003 030c 	and.w	r3, r3, #12
 800775e:	2b08      	cmp	r3, #8
 8007760:	d11c      	bne.n	800779c <HAL_RCC_OscConfig+0x18c>
 8007762:	4b46      	ldr	r3, [pc, #280]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d116      	bne.n	800779c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800776e:	4b43      	ldr	r3, [pc, #268]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0302 	and.w	r3, r3, #2
 8007776:	2b00      	cmp	r3, #0
 8007778:	d005      	beq.n	8007786 <HAL_RCC_OscConfig+0x176>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d001      	beq.n	8007786 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e1c0      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007786:	4b3d      	ldr	r3, [pc, #244]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	00db      	lsls	r3, r3, #3
 8007794:	4939      	ldr	r1, [pc, #228]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007796:	4313      	orrs	r3, r2
 8007798:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800779a:	e03a      	b.n	8007812 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d020      	beq.n	80077e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077a4:	4b36      	ldr	r3, [pc, #216]	; (8007880 <HAL_RCC_OscConfig+0x270>)
 80077a6:	2201      	movs	r2, #1
 80077a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077aa:	f7fb fcd5 	bl	8003158 <HAL_GetTick>
 80077ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077b0:	e008      	b.n	80077c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077b2:	f7fb fcd1 	bl	8003158 <HAL_GetTick>
 80077b6:	4602      	mov	r2, r0
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d901      	bls.n	80077c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e1a1      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077c4:	4b2d      	ldr	r3, [pc, #180]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d0f0      	beq.n	80077b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077d0:	4b2a      	ldr	r3, [pc, #168]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	695b      	ldr	r3, [r3, #20]
 80077dc:	00db      	lsls	r3, r3, #3
 80077de:	4927      	ldr	r1, [pc, #156]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 80077e0:	4313      	orrs	r3, r2
 80077e2:	600b      	str	r3, [r1, #0]
 80077e4:	e015      	b.n	8007812 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077e6:	4b26      	ldr	r3, [pc, #152]	; (8007880 <HAL_RCC_OscConfig+0x270>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077ec:	f7fb fcb4 	bl	8003158 <HAL_GetTick>
 80077f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f4:	f7fb fcb0 	bl	8003158 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e180      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007806:	4b1d      	ldr	r3, [pc, #116]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0302 	and.w	r3, r3, #2
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1f0      	bne.n	80077f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0308 	and.w	r3, r3, #8
 800781a:	2b00      	cmp	r3, #0
 800781c:	d03a      	beq.n	8007894 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d019      	beq.n	800785a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007826:	4b17      	ldr	r3, [pc, #92]	; (8007884 <HAL_RCC_OscConfig+0x274>)
 8007828:	2201      	movs	r2, #1
 800782a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800782c:	f7fb fc94 	bl	8003158 <HAL_GetTick>
 8007830:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007832:	e008      	b.n	8007846 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007834:	f7fb fc90 	bl	8003158 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	2b02      	cmp	r3, #2
 8007840:	d901      	bls.n	8007846 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007842:	2303      	movs	r3, #3
 8007844:	e160      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007846:	4b0d      	ldr	r3, [pc, #52]	; (800787c <HAL_RCC_OscConfig+0x26c>)
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	f003 0302 	and.w	r3, r3, #2
 800784e:	2b00      	cmp	r3, #0
 8007850:	d0f0      	beq.n	8007834 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007852:	2001      	movs	r0, #1
 8007854:	f000 face 	bl	8007df4 <RCC_Delay>
 8007858:	e01c      	b.n	8007894 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800785a:	4b0a      	ldr	r3, [pc, #40]	; (8007884 <HAL_RCC_OscConfig+0x274>)
 800785c:	2200      	movs	r2, #0
 800785e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007860:	f7fb fc7a 	bl	8003158 <HAL_GetTick>
 8007864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007866:	e00f      	b.n	8007888 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007868:	f7fb fc76 	bl	8003158 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	2b02      	cmp	r3, #2
 8007874:	d908      	bls.n	8007888 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e146      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
 800787a:	bf00      	nop
 800787c:	40021000 	.word	0x40021000
 8007880:	42420000 	.word	0x42420000
 8007884:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007888:	4b92      	ldr	r3, [pc, #584]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800788a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e9      	bne.n	8007868 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 80a6 	beq.w	80079ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078a2:	2300      	movs	r3, #0
 80078a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078a6:	4b8b      	ldr	r3, [pc, #556]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80078a8:	69db      	ldr	r3, [r3, #28]
 80078aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10d      	bne.n	80078ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078b2:	4b88      	ldr	r3, [pc, #544]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80078b4:	69db      	ldr	r3, [r3, #28]
 80078b6:	4a87      	ldr	r2, [pc, #540]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80078b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078bc:	61d3      	str	r3, [r2, #28]
 80078be:	4b85      	ldr	r3, [pc, #532]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078c6:	60bb      	str	r3, [r7, #8]
 80078c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ca:	2301      	movs	r3, #1
 80078cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ce:	4b82      	ldr	r3, [pc, #520]	; (8007ad8 <HAL_RCC_OscConfig+0x4c8>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d118      	bne.n	800790c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078da:	4b7f      	ldr	r3, [pc, #508]	; (8007ad8 <HAL_RCC_OscConfig+0x4c8>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a7e      	ldr	r2, [pc, #504]	; (8007ad8 <HAL_RCC_OscConfig+0x4c8>)
 80078e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078e6:	f7fb fc37 	bl	8003158 <HAL_GetTick>
 80078ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ec:	e008      	b.n	8007900 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078ee:	f7fb fc33 	bl	8003158 <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b64      	cmp	r3, #100	; 0x64
 80078fa:	d901      	bls.n	8007900 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e103      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007900:	4b75      	ldr	r3, [pc, #468]	; (8007ad8 <HAL_RCC_OscConfig+0x4c8>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0f0      	beq.n	80078ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	2b01      	cmp	r3, #1
 8007912:	d106      	bne.n	8007922 <HAL_RCC_OscConfig+0x312>
 8007914:	4b6f      	ldr	r3, [pc, #444]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007916:	6a1b      	ldr	r3, [r3, #32]
 8007918:	4a6e      	ldr	r2, [pc, #440]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800791a:	f043 0301 	orr.w	r3, r3, #1
 800791e:	6213      	str	r3, [r2, #32]
 8007920:	e02d      	b.n	800797e <HAL_RCC_OscConfig+0x36e>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10c      	bne.n	8007944 <HAL_RCC_OscConfig+0x334>
 800792a:	4b6a      	ldr	r3, [pc, #424]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	4a69      	ldr	r2, [pc, #420]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007930:	f023 0301 	bic.w	r3, r3, #1
 8007934:	6213      	str	r3, [r2, #32]
 8007936:	4b67      	ldr	r3, [pc, #412]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	4a66      	ldr	r2, [pc, #408]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800793c:	f023 0304 	bic.w	r3, r3, #4
 8007940:	6213      	str	r3, [r2, #32]
 8007942:	e01c      	b.n	800797e <HAL_RCC_OscConfig+0x36e>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	2b05      	cmp	r3, #5
 800794a:	d10c      	bne.n	8007966 <HAL_RCC_OscConfig+0x356>
 800794c:	4b61      	ldr	r3, [pc, #388]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	4a60      	ldr	r2, [pc, #384]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007952:	f043 0304 	orr.w	r3, r3, #4
 8007956:	6213      	str	r3, [r2, #32]
 8007958:	4b5e      	ldr	r3, [pc, #376]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	4a5d      	ldr	r2, [pc, #372]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800795e:	f043 0301 	orr.w	r3, r3, #1
 8007962:	6213      	str	r3, [r2, #32]
 8007964:	e00b      	b.n	800797e <HAL_RCC_OscConfig+0x36e>
 8007966:	4b5b      	ldr	r3, [pc, #364]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	4a5a      	ldr	r2, [pc, #360]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 800796c:	f023 0301 	bic.w	r3, r3, #1
 8007970:	6213      	str	r3, [r2, #32]
 8007972:	4b58      	ldr	r3, [pc, #352]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007974:	6a1b      	ldr	r3, [r3, #32]
 8007976:	4a57      	ldr	r2, [pc, #348]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007978:	f023 0304 	bic.w	r3, r3, #4
 800797c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d015      	beq.n	80079b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007986:	f7fb fbe7 	bl	8003158 <HAL_GetTick>
 800798a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800798c:	e00a      	b.n	80079a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800798e:	f7fb fbe3 	bl	8003158 <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f241 3288 	movw	r2, #5000	; 0x1388
 800799c:	4293      	cmp	r3, r2
 800799e:	d901      	bls.n	80079a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e0b1      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079a4:	4b4b      	ldr	r3, [pc, #300]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d0ee      	beq.n	800798e <HAL_RCC_OscConfig+0x37e>
 80079b0:	e014      	b.n	80079dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079b2:	f7fb fbd1 	bl	8003158 <HAL_GetTick>
 80079b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079b8:	e00a      	b.n	80079d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079ba:	f7fb fbcd 	bl	8003158 <HAL_GetTick>
 80079be:	4602      	mov	r2, r0
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d901      	bls.n	80079d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e09b      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079d0:	4b40      	ldr	r3, [pc, #256]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1ee      	bne.n	80079ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80079dc:	7dfb      	ldrb	r3, [r7, #23]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d105      	bne.n	80079ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079e2:	4b3c      	ldr	r3, [pc, #240]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	4a3b      	ldr	r2, [pc, #236]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80079e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 8087 	beq.w	8007b06 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80079f8:	4b36      	ldr	r3, [pc, #216]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f003 030c 	and.w	r3, r3, #12
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d061      	beq.n	8007ac8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	69db      	ldr	r3, [r3, #28]
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d146      	bne.n	8007a9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a0c:	4b33      	ldr	r3, [pc, #204]	; (8007adc <HAL_RCC_OscConfig+0x4cc>)
 8007a0e:	2200      	movs	r2, #0
 8007a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a12:	f7fb fba1 	bl	8003158 <HAL_GetTick>
 8007a16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a18:	e008      	b.n	8007a2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a1a:	f7fb fb9d 	bl	8003158 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d901      	bls.n	8007a2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	e06d      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a2c:	4b29      	ldr	r3, [pc, #164]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1f0      	bne.n	8007a1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a1b      	ldr	r3, [r3, #32]
 8007a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a40:	d108      	bne.n	8007a54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007a42:	4b24      	ldr	r3, [pc, #144]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	4921      	ldr	r1, [pc, #132]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a54:	4b1f      	ldr	r3, [pc, #124]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a19      	ldr	r1, [r3, #32]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a64:	430b      	orrs	r3, r1
 8007a66:	491b      	ldr	r1, [pc, #108]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a6c:	4b1b      	ldr	r3, [pc, #108]	; (8007adc <HAL_RCC_OscConfig+0x4cc>)
 8007a6e:	2201      	movs	r2, #1
 8007a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a72:	f7fb fb71 	bl	8003158 <HAL_GetTick>
 8007a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a78:	e008      	b.n	8007a8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a7a:	f7fb fb6d 	bl	8003158 <HAL_GetTick>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	1ad3      	subs	r3, r2, r3
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	d901      	bls.n	8007a8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e03d      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a8c:	4b11      	ldr	r3, [pc, #68]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d0f0      	beq.n	8007a7a <HAL_RCC_OscConfig+0x46a>
 8007a98:	e035      	b.n	8007b06 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a9a:	4b10      	ldr	r3, [pc, #64]	; (8007adc <HAL_RCC_OscConfig+0x4cc>)
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aa0:	f7fb fb5a 	bl	8003158 <HAL_GetTick>
 8007aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007aa6:	e008      	b.n	8007aba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aa8:	f7fb fb56 	bl	8003158 <HAL_GetTick>
 8007aac:	4602      	mov	r2, r0
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	2b02      	cmp	r3, #2
 8007ab4:	d901      	bls.n	8007aba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007ab6:	2303      	movs	r3, #3
 8007ab8:	e026      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007aba:	4b06      	ldr	r3, [pc, #24]	; (8007ad4 <HAL_RCC_OscConfig+0x4c4>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d1f0      	bne.n	8007aa8 <HAL_RCC_OscConfig+0x498>
 8007ac6:	e01e      	b.n	8007b06 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	69db      	ldr	r3, [r3, #28]
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d107      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e019      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
 8007ad4:	40021000 	.word	0x40021000
 8007ad8:	40007000 	.word	0x40007000
 8007adc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	; (8007b10 <HAL_RCC_OscConfig+0x500>)
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d106      	bne.n	8007b02 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d001      	beq.n	8007b06 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e000      	b.n	8007b08 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3718      	adds	r7, #24
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	40021000 	.word	0x40021000

08007b14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d101      	bne.n	8007b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e0d0      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b28:	4b6a      	ldr	r3, [pc, #424]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0307 	and.w	r3, r3, #7
 8007b30:	683a      	ldr	r2, [r7, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d910      	bls.n	8007b58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b36:	4b67      	ldr	r3, [pc, #412]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f023 0207 	bic.w	r2, r3, #7
 8007b3e:	4965      	ldr	r1, [pc, #404]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b46:	4b63      	ldr	r3, [pc, #396]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 0307 	and.w	r3, r3, #7
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d001      	beq.n	8007b58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e0b8      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0302 	and.w	r3, r3, #2
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d020      	beq.n	8007ba6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d005      	beq.n	8007b7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b70:	4b59      	ldr	r3, [pc, #356]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	4a58      	ldr	r2, [pc, #352]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007b7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0308 	and.w	r3, r3, #8
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d005      	beq.n	8007b94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b88:	4b53      	ldr	r3, [pc, #332]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	4a52      	ldr	r2, [pc, #328]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007b92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b94:	4b50      	ldr	r3, [pc, #320]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	494d      	ldr	r1, [pc, #308]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0301 	and.w	r3, r3, #1
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d040      	beq.n	8007c34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d107      	bne.n	8007bca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bba:	4b47      	ldr	r3, [pc, #284]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d115      	bne.n	8007bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e07f      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d107      	bne.n	8007be2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bd2:	4b41      	ldr	r3, [pc, #260]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d109      	bne.n	8007bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e073      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007be2:	4b3d      	ldr	r3, [pc, #244]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f003 0302 	and.w	r3, r3, #2
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d101      	bne.n	8007bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e06b      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bf2:	4b39      	ldr	r3, [pc, #228]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f023 0203 	bic.w	r2, r3, #3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	4936      	ldr	r1, [pc, #216]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c00:	4313      	orrs	r3, r2
 8007c02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c04:	f7fb faa8 	bl	8003158 <HAL_GetTick>
 8007c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c0a:	e00a      	b.n	8007c22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c0c:	f7fb faa4 	bl	8003158 <HAL_GetTick>
 8007c10:	4602      	mov	r2, r0
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d901      	bls.n	8007c22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e053      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c22:	4b2d      	ldr	r3, [pc, #180]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f003 020c 	and.w	r2, r3, #12
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d1eb      	bne.n	8007c0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c34:	4b27      	ldr	r3, [pc, #156]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0307 	and.w	r3, r3, #7
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d210      	bcs.n	8007c64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c42:	4b24      	ldr	r3, [pc, #144]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f023 0207 	bic.w	r2, r3, #7
 8007c4a:	4922      	ldr	r1, [pc, #136]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c52:	4b20      	ldr	r3, [pc, #128]	; (8007cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d001      	beq.n	8007c64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e032      	b.n	8007cca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 0304 	and.w	r3, r3, #4
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d008      	beq.n	8007c82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c70:	4b19      	ldr	r3, [pc, #100]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	4916      	ldr	r1, [pc, #88]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0308 	and.w	r3, r3, #8
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d009      	beq.n	8007ca2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007c8e:	4b12      	ldr	r3, [pc, #72]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	00db      	lsls	r3, r3, #3
 8007c9c:	490e      	ldr	r1, [pc, #56]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007ca2:	f000 f821 	bl	8007ce8 <HAL_RCC_GetSysClockFreq>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	4b0b      	ldr	r3, [pc, #44]	; (8007cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	091b      	lsrs	r3, r3, #4
 8007cae:	f003 030f 	and.w	r3, r3, #15
 8007cb2:	490a      	ldr	r1, [pc, #40]	; (8007cdc <HAL_RCC_ClockConfig+0x1c8>)
 8007cb4:	5ccb      	ldrb	r3, [r1, r3]
 8007cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8007cba:	4a09      	ldr	r2, [pc, #36]	; (8007ce0 <HAL_RCC_ClockConfig+0x1cc>)
 8007cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007cbe:	4b09      	ldr	r3, [pc, #36]	; (8007ce4 <HAL_RCC_ClockConfig+0x1d0>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7fb fa06 	bl	80030d4 <HAL_InitTick>

  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	40022000 	.word	0x40022000
 8007cd8:	40021000 	.word	0x40021000
 8007cdc:	080304c8 	.word	0x080304c8
 8007ce0:	200000a0 	.word	0x200000a0
 8007ce4:	200000a4 	.word	0x200000a4

08007ce8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	60bb      	str	r3, [r7, #8]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	617b      	str	r3, [r7, #20]
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007d02:	4b1e      	ldr	r3, [pc, #120]	; (8007d7c <HAL_RCC_GetSysClockFreq+0x94>)
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f003 030c 	and.w	r3, r3, #12
 8007d0e:	2b04      	cmp	r3, #4
 8007d10:	d002      	beq.n	8007d18 <HAL_RCC_GetSysClockFreq+0x30>
 8007d12:	2b08      	cmp	r3, #8
 8007d14:	d003      	beq.n	8007d1e <HAL_RCC_GetSysClockFreq+0x36>
 8007d16:	e027      	b.n	8007d68 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007d18:	4b19      	ldr	r3, [pc, #100]	; (8007d80 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d1a:	613b      	str	r3, [r7, #16]
      break;
 8007d1c:	e027      	b.n	8007d6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	0c9b      	lsrs	r3, r3, #18
 8007d22:	f003 030f 	and.w	r3, r3, #15
 8007d26:	4a17      	ldr	r2, [pc, #92]	; (8007d84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007d28:	5cd3      	ldrb	r3, [r2, r3]
 8007d2a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d010      	beq.n	8007d58 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007d36:	4b11      	ldr	r3, [pc, #68]	; (8007d7c <HAL_RCC_GetSysClockFreq+0x94>)
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	0c5b      	lsrs	r3, r3, #17
 8007d3c:	f003 0301 	and.w	r3, r3, #1
 8007d40:	4a11      	ldr	r2, [pc, #68]	; (8007d88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007d42:	5cd3      	ldrb	r3, [r2, r3]
 8007d44:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a0d      	ldr	r2, [pc, #52]	; (8007d80 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d4a:	fb03 f202 	mul.w	r2, r3, r2
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d54:	617b      	str	r3, [r7, #20]
 8007d56:	e004      	b.n	8007d62 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a0c      	ldr	r2, [pc, #48]	; (8007d8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	613b      	str	r3, [r7, #16]
      break;
 8007d66:	e002      	b.n	8007d6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007d68:	4b05      	ldr	r3, [pc, #20]	; (8007d80 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d6a:	613b      	str	r3, [r7, #16]
      break;
 8007d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d6e:	693b      	ldr	r3, [r7, #16]
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	371c      	adds	r7, #28
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bc80      	pop	{r7}
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	007a1200 	.word	0x007a1200
 8007d84:	080304e0 	.word	0x080304e0
 8007d88:	080304f0 	.word	0x080304f0
 8007d8c:	003d0900 	.word	0x003d0900

08007d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d90:	b480      	push	{r7}
 8007d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d94:	4b02      	ldr	r3, [pc, #8]	; (8007da0 <HAL_RCC_GetHCLKFreq+0x10>)
 8007d96:	681b      	ldr	r3, [r3, #0]
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bc80      	pop	{r7}
 8007d9e:	4770      	bx	lr
 8007da0:	200000a0 	.word	0x200000a0

08007da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007da8:	f7ff fff2 	bl	8007d90 <HAL_RCC_GetHCLKFreq>
 8007dac:	4602      	mov	r2, r0
 8007dae:	4b05      	ldr	r3, [pc, #20]	; (8007dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	0a1b      	lsrs	r3, r3, #8
 8007db4:	f003 0307 	and.w	r3, r3, #7
 8007db8:	4903      	ldr	r1, [pc, #12]	; (8007dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007dba:	5ccb      	ldrb	r3, [r1, r3]
 8007dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	40021000 	.word	0x40021000
 8007dc8:	080304d8 	.word	0x080304d8

08007dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007dd0:	f7ff ffde 	bl	8007d90 <HAL_RCC_GetHCLKFreq>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	4b05      	ldr	r3, [pc, #20]	; (8007dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	0adb      	lsrs	r3, r3, #11
 8007ddc:	f003 0307 	and.w	r3, r3, #7
 8007de0:	4903      	ldr	r1, [pc, #12]	; (8007df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007de2:	5ccb      	ldrb	r3, [r1, r3]
 8007de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	40021000 	.word	0x40021000
 8007df0:	080304d8 	.word	0x080304d8

08007df4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b085      	sub	sp, #20
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007dfc:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <RCC_Delay+0x34>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a0a      	ldr	r2, [pc, #40]	; (8007e2c <RCC_Delay+0x38>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	0a5b      	lsrs	r3, r3, #9
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	fb02 f303 	mul.w	r3, r2, r3
 8007e0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007e10:	bf00      	nop
  }
  while (Delay --);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	1e5a      	subs	r2, r3, #1
 8007e16:	60fa      	str	r2, [r7, #12]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1f9      	bne.n	8007e10 <RCC_Delay+0x1c>
}
 8007e1c:	bf00      	nop
 8007e1e:	bf00      	nop
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bc80      	pop	{r7}
 8007e26:	4770      	bx	lr
 8007e28:	200000a0 	.word	0x200000a0
 8007e2c:	10624dd3 	.word	0x10624dd3

08007e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	613b      	str	r3, [r7, #16]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d07d      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e50:	4b4f      	ldr	r3, [pc, #316]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e52:	69db      	ldr	r3, [r3, #28]
 8007e54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10d      	bne.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e5c:	4b4c      	ldr	r3, [pc, #304]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e5e:	69db      	ldr	r3, [r3, #28]
 8007e60:	4a4b      	ldr	r2, [pc, #300]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e66:	61d3      	str	r3, [r2, #28]
 8007e68:	4b49      	ldr	r3, [pc, #292]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e6a:	69db      	ldr	r3, [r3, #28]
 8007e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e70:	60bb      	str	r3, [r7, #8]
 8007e72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e74:	2301      	movs	r3, #1
 8007e76:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e78:	4b46      	ldr	r3, [pc, #280]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d118      	bne.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e84:	4b43      	ldr	r3, [pc, #268]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a42      	ldr	r2, [pc, #264]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e90:	f7fb f962 	bl	8003158 <HAL_GetTick>
 8007e94:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e96:	e008      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e98:	f7fb f95e 	bl	8003158 <HAL_GetTick>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	2b64      	cmp	r3, #100	; 0x64
 8007ea4:	d901      	bls.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007ea6:	2303      	movs	r3, #3
 8007ea8:	e06d      	b.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eaa:	4b3a      	ldr	r3, [pc, #232]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d0f0      	beq.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007eb6:	4b36      	ldr	r3, [pc, #216]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ebe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d02e      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d027      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ed4:	4b2e      	ldr	r3, [pc, #184]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007edc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ede:	4b2e      	ldr	r3, [pc, #184]	; (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007ee4:	4b2c      	ldr	r3, [pc, #176]	; (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007eea:	4a29      	ldr	r2, [pc, #164]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f003 0301 	and.w	r3, r3, #1
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d014      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007efa:	f7fb f92d 	bl	8003158 <HAL_GetTick>
 8007efe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f00:	e00a      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f02:	f7fb f929 	bl	8003158 <HAL_GetTick>
 8007f06:	4602      	mov	r2, r0
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	1ad3      	subs	r3, r2, r3
 8007f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d901      	bls.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007f14:	2303      	movs	r3, #3
 8007f16:	e036      	b.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f18:	4b1d      	ldr	r3, [pc, #116]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0ee      	beq.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f24:	4b1a      	ldr	r3, [pc, #104]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f26:	6a1b      	ldr	r3, [r3, #32]
 8007f28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	4917      	ldr	r1, [pc, #92]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007f36:	7dfb      	ldrb	r3, [r7, #23]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d105      	bne.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f3c:	4b14      	ldr	r3, [pc, #80]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	4a13      	ldr	r2, [pc, #76]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 0302 	and.w	r3, r3, #2
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d008      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f54:	4b0e      	ldr	r3, [pc, #56]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	490b      	ldr	r1, [pc, #44]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0310 	and.w	r3, r3, #16
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d008      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f72:	4b07      	ldr	r3, [pc, #28]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	4904      	ldr	r1, [pc, #16]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40021000 	.word	0x40021000
 8007f94:	40007000 	.word	0x40007000
 8007f98:	42420440 	.word	0x42420440

08007f9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	617b      	str	r3, [r7, #20]
 8007fa8:	2300      	movs	r3, #0
 8007faa:	61fb      	str	r3, [r7, #28]
 8007fac:	2300      	movs	r3, #0
 8007fae:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	2b0f      	cmp	r3, #15
 8007fbe:	f200 80af 	bhi.w	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8007fc2:	a201      	add	r2, pc, #4	; (adr r2, 8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc8:	0800809f 	.word	0x0800809f
 8007fcc:	08008105 	.word	0x08008105
 8007fd0:	08008121 	.word	0x08008121
 8007fd4:	0800808f 	.word	0x0800808f
 8007fd8:	08008121 	.word	0x08008121
 8007fdc:	08008121 	.word	0x08008121
 8007fe0:	08008121 	.word	0x08008121
 8007fe4:	08008097 	.word	0x08008097
 8007fe8:	08008121 	.word	0x08008121
 8007fec:	08008121 	.word	0x08008121
 8007ff0:	08008121 	.word	0x08008121
 8007ff4:	08008121 	.word	0x08008121
 8007ff8:	08008121 	.word	0x08008121
 8007ffc:	08008121 	.word	0x08008121
 8008000:	08008121 	.word	0x08008121
 8008004:	08008009 	.word	0x08008009
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8008008:	4b4a      	ldr	r3, [pc, #296]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800800e:	4b49      	ldr	r3, [pc, #292]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008016:	2b00      	cmp	r3, #0
 8008018:	f000 8084 	beq.w	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	0c9b      	lsrs	r3, r3, #18
 8008020:	f003 030f 	and.w	r3, r3, #15
 8008024:	4a44      	ldr	r2, [pc, #272]	; (8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8008026:	5cd3      	ldrb	r3, [r2, r3]
 8008028:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d015      	beq.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008034:	4b3f      	ldr	r3, [pc, #252]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	0c5b      	lsrs	r3, r3, #17
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	4a3f      	ldr	r2, [pc, #252]	; (800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8008040:	5cd3      	ldrb	r3, [r2, r3]
 8008042:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00d      	beq.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800804e:	4a3c      	ldr	r2, [pc, #240]	; (8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	fbb2 f2f3 	udiv	r2, r2, r3
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	fb02 f303 	mul.w	r3, r2, r3
 800805c:	61fb      	str	r3, [r7, #28]
 800805e:	e004      	b.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	4a38      	ldr	r2, [pc, #224]	; (8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8008064:	fb02 f303 	mul.w	r3, r2, r3
 8008068:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800806a:	4b32      	ldr	r3, [pc, #200]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008072:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008076:	d102      	bne.n	800807e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800807c:	e052      	b.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	4a31      	ldr	r2, [pc, #196]	; (8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8008084:	fba2 2303 	umull	r2, r3, r2, r3
 8008088:	085b      	lsrs	r3, r3, #1
 800808a:	61bb      	str	r3, [r7, #24]
      break;
 800808c:	e04a      	b.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800808e:	f7ff fe2b 	bl	8007ce8 <HAL_RCC_GetSysClockFreq>
 8008092:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008094:	e049      	b.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008096:	f7ff fe27 	bl	8007ce8 <HAL_RCC_GetSysClockFreq>
 800809a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800809c:	e045      	b.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800809e:	4b25      	ldr	r3, [pc, #148]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ae:	d108      	bne.n	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f003 0302 	and.w	r3, r3, #2
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d003      	beq.n	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80080ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080be:	61bb      	str	r3, [r7, #24]
 80080c0:	e01f      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080cc:	d109      	bne.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80080ce:	4b19      	ldr	r3, [pc, #100]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80080d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d2:	f003 0302 	and.w	r3, r3, #2
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80080da:	f649 4340 	movw	r3, #40000	; 0x9c40
 80080de:	61bb      	str	r3, [r7, #24]
 80080e0:	e00f      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080ec:	d11c      	bne.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80080ee:	4b11      	ldr	r3, [pc, #68]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d016      	beq.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 80080fa:	f24f 4324 	movw	r3, #62500	; 0xf424
 80080fe:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8008100:	e012      	b.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008102:	e011      	b.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008104:	f7ff fe62 	bl	8007dcc <HAL_RCC_GetPCLK2Freq>
 8008108:	4602      	mov	r2, r0
 800810a:	4b0a      	ldr	r3, [pc, #40]	; (8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	0b9b      	lsrs	r3, r3, #14
 8008110:	f003 0303 	and.w	r3, r3, #3
 8008114:	3301      	adds	r3, #1
 8008116:	005b      	lsls	r3, r3, #1
 8008118:	fbb2 f3f3 	udiv	r3, r2, r3
 800811c:	61bb      	str	r3, [r7, #24]
      break;
 800811e:	e004      	b.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8008120:	bf00      	nop
 8008122:	e002      	b.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8008124:	bf00      	nop
 8008126:	e000      	b.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8008128:	bf00      	nop
    }
  }
  return (frequency);
 800812a:	69bb      	ldr	r3, [r7, #24]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3720      	adds	r7, #32
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40021000 	.word	0x40021000
 8008138:	080304f4 	.word	0x080304f4
 800813c:	08030504 	.word	0x08030504
 8008140:	007a1200 	.word	0x007a1200
 8008144:	003d0900 	.word	0x003d0900
 8008148:	aaaaaaab 	.word	0xaaaaaaab

0800814c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e022      	b.n	80081a4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008164:	b2db      	uxtb	r3, r3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d105      	bne.n	8008176 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f7fa fc77 	bl	8002a64 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2203      	movs	r2, #3
 800817a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f814 	bl	80081ac <HAL_SD_InitCard>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e00a      	b.n	80081a4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80081ac:	b5b0      	push	{r4, r5, r7, lr}
 80081ae:	b08e      	sub	sp, #56	; 0x38
 80081b0:	af04      	add	r7, sp, #16
 80081b2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80081b4:	2300      	movs	r3, #0
 80081b6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80081b8:	2300      	movs	r3, #0
 80081ba:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80081bc:	2300      	movs	r3, #0
 80081be:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80081c0:	2300      	movs	r3, #0
 80081c2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80081c4:	2300      	movs	r3, #0
 80081c6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80081c8:	2376      	movs	r3, #118	; 0x76
 80081ca:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681d      	ldr	r5, [r3, #0]
 80081d0:	466c      	mov	r4, sp
 80081d2:	f107 0314 	add.w	r3, r7, #20
 80081d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80081da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80081de:	f107 0308 	add.w	r3, r7, #8
 80081e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081e4:	4628      	mov	r0, r5
 80081e6:	f002 feb5 	bl	800af54 <SDIO_Init>
 80081ea:	4603      	mov	r3, r0
 80081ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80081f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d001      	beq.n	80081fc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e04f      	b.n	800829c <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80081fc:	4b29      	ldr	r3, [pc, #164]	; (80082a4 <HAL_SD_InitCard+0xf8>)
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4618      	mov	r0, r3
 8008208:	f002 feea 	bl	800afe0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800820c:	4b25      	ldr	r3, [pc, #148]	; (80082a4 <HAL_SD_InitCard+0xf8>)
 800820e:	2201      	movs	r2, #1
 8008210:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008212:	2002      	movs	r0, #2
 8008214:	f7fa ffaa 	bl	800316c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 ff03 	bl	8009024 <SD_PowerON>
 800821e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d00b      	beq.n	800823e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008232:	6a3b      	ldr	r3, [r7, #32]
 8008234:	431a      	orrs	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e02e      	b.n	800829c <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fe22 	bl	8008e88 <SD_InitCard>
 8008244:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00b      	beq.n	8008264 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008258:	6a3b      	ldr	r3, [r7, #32]
 800825a:	431a      	orrs	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e01b      	b.n	800829c <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f44f 7100 	mov.w	r1, #512	; 0x200
 800826c:	4618      	mov	r0, r3
 800826e:	f002 ff43 	bl	800b0f8 <SDMMC_CmdBlockLength>
 8008272:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00f      	beq.n	800829a <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a0a      	ldr	r2, [pc, #40]	; (80082a8 <HAL_SD_InitCard+0xfc>)
 8008280:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	431a      	orrs	r2, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	3728      	adds	r7, #40	; 0x28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bdb0      	pop	{r4, r5, r7, pc}
 80082a4:	423000a0 	.word	0x423000a0
 80082a8:	004005ff 	.word	0x004005ff

080082ac <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b092      	sub	sp, #72	; 0x48
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80082ba:	f7fa ff4d 	bl	8003158 <HAL_GetTick>
 80082be:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d107      	bne.n	80082de <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	e1bd      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	f040 81b0 	bne.w	800864c <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80082f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	441a      	add	r2, r3
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d907      	bls.n	8008310 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008304:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e1a4      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2203      	movs	r2, #3
 8008314:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2200      	movs	r2, #0
 800831e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008324:	2b01      	cmp	r3, #1
 8008326:	d002      	beq.n	800832e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800832a:	025b      	lsls	r3, r3, #9
 800832c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800832e:	f04f 33ff 	mov.w	r3, #4294967295
 8008332:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	025b      	lsls	r3, r3, #9
 8008338:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800833a:	2390      	movs	r3, #144	; 0x90
 800833c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800833e:	2302      	movs	r3, #2
 8008340:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008342:	2300      	movs	r3, #0
 8008344:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008346:	2301      	movs	r3, #1
 8008348:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f107 0214 	add.w	r2, r7, #20
 8008352:	4611      	mov	r1, r2
 8008354:	4618      	mov	r0, r3
 8008356:	f002 fea4 	bl	800b0a2 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	2b01      	cmp	r3, #1
 800835e:	d90a      	bls.n	8008376 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2202      	movs	r2, #2
 8008364:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800836c:	4618      	mov	r0, r3
 800836e:	f002 ff07 	bl	800b180 <SDMMC_CmdReadMultiBlock>
 8008372:	6478      	str	r0, [r7, #68]	; 0x44
 8008374:	e009      	b.n	800838a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2201      	movs	r2, #1
 800837a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008382:	4618      	mov	r0, r3
 8008384:	f002 feda 	bl	800b13c <SDMMC_CmdReadSingleBlock>
 8008388:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800838a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800838c:	2b00      	cmp	r3, #0
 800838e:	d012      	beq.n	80083b6 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a7a      	ldr	r2, [pc, #488]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 8008396:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800839c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800839e:	431a      	orrs	r2, r3
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e151      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80083ba:	e061      	b.n	8008480 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d03c      	beq.n	8008444 <HAL_SD_ReadBlocks+0x198>
 80083ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d039      	beq.n	8008444 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80083d0:	2300      	movs	r3, #0
 80083d2:	643b      	str	r3, [r7, #64]	; 0x40
 80083d4:	e033      	b.n	800843e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4618      	mov	r0, r3
 80083dc:	f002 fde4 	bl	800afa8 <SDIO_ReadFIFO>
 80083e0:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80083e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083e8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80083ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ec:	3301      	adds	r3, #1
 80083ee:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80083f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083f2:	3b01      	subs	r3, #1
 80083f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80083f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f8:	0a1b      	lsrs	r3, r3, #8
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083fe:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008402:	3301      	adds	r3, #1
 8008404:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008408:	3b01      	subs	r3, #1
 800840a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800840c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800840e:	0c1b      	lsrs	r3, r3, #16
 8008410:	b2da      	uxtb	r2, r3
 8008412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008414:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008418:	3301      	adds	r3, #1
 800841a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800841c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800841e:	3b01      	subs	r3, #1
 8008420:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008424:	0e1b      	lsrs	r3, r3, #24
 8008426:	b2da      	uxtb	r2, r3
 8008428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800842c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842e:	3301      	adds	r3, #1
 8008430:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008434:	3b01      	subs	r3, #1
 8008436:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8008438:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800843a:	3301      	adds	r3, #1
 800843c:	643b      	str	r3, [r7, #64]	; 0x40
 800843e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008440:	2b07      	cmp	r3, #7
 8008442:	d9c8      	bls.n	80083d6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008444:	f7fa fe88 	bl	8003158 <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008450:	429a      	cmp	r2, r3
 8008452:	d902      	bls.n	800845a <HAL_SD_ReadBlocks+0x1ae>
 8008454:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008456:	2b00      	cmp	r3, #0
 8008458:	d112      	bne.n	8008480 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a48      	ldr	r2, [pc, #288]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 8008460:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008466:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	e0ec      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008486:	f240 332a 	movw	r3, #810	; 0x32a
 800848a:	4013      	ands	r3, r2
 800848c:	2b00      	cmp	r3, #0
 800848e:	d095      	beq.n	80083bc <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800849a:	2b00      	cmp	r3, #0
 800849c:	d022      	beq.n	80084e4 <HAL_SD_ReadBlocks+0x238>
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d91f      	bls.n	80084e4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a8:	2b03      	cmp	r3, #3
 80084aa:	d01b      	beq.n	80084e4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f002 fecb 	bl	800b24c <SDMMC_CmdStopTransfer>
 80084b6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80084b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d012      	beq.n	80084e4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a2f      	ldr	r2, [pc, #188]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 80084c4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084cc:	431a      	orrs	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e0ba      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ea:	f003 0308 	and.w	r3, r3, #8
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d012      	beq.n	8008518 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a22      	ldr	r2, [pc, #136]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 80084f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fe:	f043 0208 	orr.w	r2, r3, #8
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008514:	2301      	movs	r3, #1
 8008516:	e0a0      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851e:	f003 0302 	and.w	r3, r3, #2
 8008522:	2b00      	cmp	r3, #0
 8008524:	d012      	beq.n	800854c <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a15      	ldr	r2, [pc, #84]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 800852c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008532:	f043 0202 	orr.w	r2, r3, #2
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e086      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008552:	f003 0320 	and.w	r3, r3, #32
 8008556:	2b00      	cmp	r3, #0
 8008558:	d063      	beq.n	8008622 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a08      	ldr	r2, [pc, #32]	; (8008580 <HAL_SD_ReadBlocks+0x2d4>)
 8008560:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008566:	f043 0220 	orr.w	r2, r3, #32
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	e06c      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
 8008580:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4618      	mov	r0, r3
 800858a:	f002 fd0d 	bl	800afa8 <SDIO_ReadFIFO>
 800858e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008592:	b2da      	uxtb	r2, r3
 8008594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008596:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800859a:	3301      	adds	r3, #1
 800859c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800859e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085a0:	3b01      	subs	r3, #1
 80085a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80085a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085a6:	0a1b      	lsrs	r3, r3, #8
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ac:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80085ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085b0:	3301      	adds	r3, #1
 80085b2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80085b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b6:	3b01      	subs	r3, #1
 80085b8:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80085ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085bc:	0c1b      	lsrs	r3, r3, #16
 80085be:	b2da      	uxtb	r2, r3
 80085c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80085c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c6:	3301      	adds	r3, #1
 80085c8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80085ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085cc:	3b01      	subs	r3, #1
 80085ce:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80085d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d2:	0e1b      	lsrs	r3, r3, #24
 80085d4:	b2da      	uxtb	r2, r3
 80085d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085d8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80085da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085dc:	3301      	adds	r3, #1
 80085de:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80085e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085e2:	3b01      	subs	r3, #1
 80085e4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80085e6:	f7fa fdb7 	bl	8003158 <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d902      	bls.n	80085fc <HAL_SD_ReadBlocks+0x350>
 80085f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d112      	bne.n	8008622 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a18      	ldr	r2, [pc, #96]	; (8008664 <HAL_SD_ReadBlocks+0x3b8>)
 8008602:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008608:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e01b      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_SD_ReadBlocks+0x38a>
 8008630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1a6      	bne.n	8008584 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f240 523a 	movw	r2, #1338	; 0x53a
 800863e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008648:	2300      	movs	r3, #0
 800864a:	e006      	b.n	800865a <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008650:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008658:	2301      	movs	r3, #1
  }
}
 800865a:	4618      	mov	r0, r3
 800865c:	3748      	adds	r7, #72	; 0x48
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	004005ff 	.word	0x004005ff

08008668 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b092      	sub	sp, #72	; 0x48
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
 8008674:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008676:	f7fa fd6f 	bl	8003158 <HAL_GetTick>
 800867a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d107      	bne.n	800869a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008696:	2301      	movs	r3, #1
 8008698:	e166      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	f040 8159 	bne.w	800895a <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2200      	movs	r2, #0
 80086ac:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80086ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	441a      	add	r2, r3
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d907      	bls.n	80086cc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	e14d      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2203      	movs	r2, #3
 80086d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2200      	movs	r2, #0
 80086da:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d002      	beq.n	80086ea <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80086e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e6:	025b      	lsls	r3, r3, #9
 80086e8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80086ea:	f04f 33ff 	mov.w	r3, #4294967295
 80086ee:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	025b      	lsls	r3, r3, #9
 80086f4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80086f6:	2390      	movs	r3, #144	; 0x90
 80086f8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80086fa:	2300      	movs	r3, #0
 80086fc:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80086fe:	2300      	movs	r3, #0
 8008700:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008702:	2301      	movs	r3, #1
 8008704:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f107 0218 	add.w	r2, r7, #24
 800870e:	4611      	mov	r1, r2
 8008710:	4618      	mov	r0, r3
 8008712:	f002 fcc6 	bl	800b0a2 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b01      	cmp	r3, #1
 800871a:	d90a      	bls.n	8008732 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2220      	movs	r2, #32
 8008720:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008728:	4618      	mov	r0, r3
 800872a:	f002 fd6d 	bl	800b208 <SDMMC_CmdWriteMultiBlock>
 800872e:	6478      	str	r0, [r7, #68]	; 0x44
 8008730:	e009      	b.n	8008746 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2210      	movs	r2, #16
 8008736:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800873e:	4618      	mov	r0, r3
 8008740:	f002 fd40 	bl	800b1c4 <SDMMC_CmdWriteSingleBlock>
 8008744:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008748:	2b00      	cmp	r3, #0
 800874a:	d012      	beq.n	8008772 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a87      	ldr	r2, [pc, #540]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 8008752:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800875a:	431a      	orrs	r2, r3
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e0fa      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008772:	69fb      	ldr	r3, [r7, #28]
 8008774:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008776:	e065      	b.n	8008844 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800877e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d040      	beq.n	8008808 <HAL_SD_WriteBlocks+0x1a0>
 8008786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008788:	2b00      	cmp	r3, #0
 800878a:	d03d      	beq.n	8008808 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800878c:	2300      	movs	r3, #0
 800878e:	643b      	str	r3, [r7, #64]	; 0x40
 8008790:	e037      	b.n	8008802 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800879a:	3301      	adds	r3, #1
 800879c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800879e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087a0:	3b01      	subs	r3, #1
 80087a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80087a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	021a      	lsls	r2, r3, #8
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80087b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b2:	3301      	adds	r3, #1
 80087b4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80087b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087b8:	3b01      	subs	r3, #1
 80087ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80087bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	041a      	lsls	r2, r3, #16
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80087c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087ca:	3301      	adds	r3, #1
 80087cc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80087ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087d0:	3b01      	subs	r3, #1
 80087d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80087d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	061a      	lsls	r2, r3, #24
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	4313      	orrs	r3, r2
 80087de:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80087e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087e2:	3301      	adds	r3, #1
 80087e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80087e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087e8:	3b01      	subs	r3, #1
 80087ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f107 0214 	add.w	r2, r7, #20
 80087f4:	4611      	mov	r1, r2
 80087f6:	4618      	mov	r0, r3
 80087f8:	f002 fbe2 	bl	800afc0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80087fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087fe:	3301      	adds	r3, #1
 8008800:	643b      	str	r3, [r7, #64]	; 0x40
 8008802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008804:	2b07      	cmp	r3, #7
 8008806:	d9c4      	bls.n	8008792 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008808:	f7fa fca6 	bl	8003158 <HAL_GetTick>
 800880c:	4602      	mov	r2, r0
 800880e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008814:	429a      	cmp	r2, r3
 8008816:	d902      	bls.n	800881e <HAL_SD_WriteBlocks+0x1b6>
 8008818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800881a:	2b00      	cmp	r3, #0
 800881c:	d112      	bne.n	8008844 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a53      	ldr	r2, [pc, #332]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 8008824:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800882a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800882c:	431a      	orrs	r2, r3
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2201      	movs	r2, #1
 8008836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2200      	movs	r2, #0
 800883e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008840:	2303      	movs	r3, #3
 8008842:	e091      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800884a:	f240 331a 	movw	r3, #794	; 0x31a
 800884e:	4013      	ands	r3, r2
 8008850:	2b00      	cmp	r3, #0
 8008852:	d091      	beq.n	8008778 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800885a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800885e:	2b00      	cmp	r3, #0
 8008860:	d022      	beq.n	80088a8 <HAL_SD_WriteBlocks+0x240>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d91f      	bls.n	80088a8 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800886c:	2b03      	cmp	r3, #3
 800886e:	d01b      	beq.n	80088a8 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4618      	mov	r0, r3
 8008876:	f002 fce9 	bl	800b24c <SDMMC_CmdStopTransfer>
 800887a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800887c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800887e:	2b00      	cmp	r3, #0
 8008880:	d012      	beq.n	80088a8 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a3a      	ldr	r2, [pc, #232]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 8008888:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800888e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008890:	431a      	orrs	r2, r3
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	e05f      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088ae:	f003 0308 	and.w	r3, r3, #8
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d012      	beq.n	80088dc <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a2d      	ldr	r2, [pc, #180]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 80088bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c2:	f043 0208 	orr.w	r2, r3, #8
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2201      	movs	r2, #1
 80088ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2200      	movs	r2, #0
 80088d6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e045      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d012      	beq.n	8008910 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a20      	ldr	r2, [pc, #128]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 80088f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f6:	f043 0202 	orr.w	r2, r3, #2
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2201      	movs	r2, #1
 8008902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e02b      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008916:	f003 0310 	and.w	r3, r3, #16
 800891a:	2b00      	cmp	r3, #0
 800891c:	d012      	beq.n	8008944 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a13      	ldr	r2, [pc, #76]	; (8008970 <HAL_SD_WriteBlocks+0x308>)
 8008924:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800892a:	f043 0210 	orr.w	r2, r3, #16
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	e011      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f240 523a 	movw	r2, #1338	; 0x53a
 800894c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008956:	2300      	movs	r3, #0
 8008958:	e006      	b.n	8008968 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800895e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
  }
}
 8008968:	4618      	mov	r0, r3
 800896a:	3748      	adds	r7, #72	; 0x48
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	004005ff 	.word	0x004005ff

08008974 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008982:	0f9b      	lsrs	r3, r3, #30
 8008984:	b2da      	uxtb	r2, r3
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800898e:	0e9b      	lsrs	r3, r3, #26
 8008990:	b2db      	uxtb	r3, r3
 8008992:	f003 030f 	and.w	r3, r3, #15
 8008996:	b2da      	uxtb	r2, r3
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089a0:	0e1b      	lsrs	r3, r3, #24
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	f003 0303 	and.w	r3, r3, #3
 80089a8:	b2da      	uxtb	r2, r3
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089b2:	0c1b      	lsrs	r3, r3, #16
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089be:	0a1b      	lsrs	r3, r3, #8
 80089c0:	b2da      	uxtb	r2, r3
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089ca:	b2da      	uxtb	r2, r3
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089d4:	0d1b      	lsrs	r3, r3, #20
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089e0:	0c1b      	lsrs	r3, r3, #16
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	f003 030f 	and.w	r3, r3, #15
 80089e8:	b2da      	uxtb	r2, r3
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089f2:	0bdb      	lsrs	r3, r3, #15
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	f003 0301 	and.w	r3, r3, #1
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a04:	0b9b      	lsrs	r3, r3, #14
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a16:	0b5b      	lsrs	r3, r3, #13
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a28:	0b1b      	lsrs	r3, r3, #12
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	f003 0301 	and.w	r3, r3, #1
 8008a30:	b2da      	uxtb	r2, r3
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d163      	bne.n	8008b0c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a48:	009a      	lsls	r2, r3, #2
 8008a4a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008a4e:	4013      	ands	r3, r2
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008a54:	0f92      	lsrs	r2, r2, #30
 8008a56:	431a      	orrs	r2, r3
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a60:	0edb      	lsrs	r3, r3, #27
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	f003 0307 	and.w	r3, r3, #7
 8008a68:	b2da      	uxtb	r2, r3
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a72:	0e1b      	lsrs	r3, r3, #24
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	f003 0307 	and.w	r3, r3, #7
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a84:	0d5b      	lsrs	r3, r3, #21
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	f003 0307 	and.w	r3, r3, #7
 8008a8c:	b2da      	uxtb	r2, r3
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a96:	0c9b      	lsrs	r3, r3, #18
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	f003 0307 	and.w	r3, r3, #7
 8008a9e:	b2da      	uxtb	r2, r3
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008aa8:	0bdb      	lsrs	r3, r3, #15
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	f003 0307 	and.w	r3, r3, #7
 8008ab0:	b2da      	uxtb	r2, r3
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	7e1b      	ldrb	r3, [r3, #24]
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	3302      	adds	r3, #2
 8008acc:	2201      	movs	r2, #1
 8008ace:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008ad6:	fb03 f202 	mul.w	r2, r3, r2
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	7a1b      	ldrb	r3, [r3, #8]
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	f003 030f 	and.w	r3, r3, #15
 8008ae8:	2201      	movs	r2, #1
 8008aea:	409a      	lsls	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008af8:	0a52      	lsrs	r2, r2, #9
 8008afa:	fb03 f202 	mul.w	r2, r3, r2
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b08:	661a      	str	r2, [r3, #96]	; 0x60
 8008b0a:	e031      	b.n	8008b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d11d      	bne.n	8008b50 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b18:	041b      	lsls	r3, r3, #16
 8008b1a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b22:	0c1b      	lsrs	r3, r3, #16
 8008b24:	431a      	orrs	r2, r3
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	029a      	lsls	r2, r3, #10
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b44:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	661a      	str	r2, [r3, #96]	; 0x60
 8008b4e:	e00f      	b.n	8008b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a58      	ldr	r2, [pc, #352]	; (8008cb8 <HAL_SD_GetCardCSD+0x344>)
 8008b56:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e09d      	b.n	8008cac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b74:	0b9b      	lsrs	r3, r3, #14
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	b2da      	uxtb	r2, r3
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b86:	09db      	lsrs	r3, r3, #7
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ba8:	0fdb      	lsrs	r3, r3, #31
 8008baa:	b2da      	uxtb	r2, r3
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bb4:	0f5b      	lsrs	r3, r3, #29
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	f003 0303 	and.w	r3, r3, #3
 8008bbc:	b2da      	uxtb	r2, r3
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bc6:	0e9b      	lsrs	r3, r3, #26
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	f003 0307 	and.w	r3, r3, #7
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bd8:	0d9b      	lsrs	r3, r3, #22
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	f003 030f 	and.w	r3, r3, #15
 8008be0:	b2da      	uxtb	r2, r3
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bea:	0d5b      	lsrs	r3, r3, #21
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	f003 0301 	and.w	r3, r3, #1
 8008bf2:	b2da      	uxtb	r2, r3
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c06:	0c1b      	lsrs	r3, r3, #16
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	f003 0301 	and.w	r3, r3, #1
 8008c0e:	b2da      	uxtb	r2, r3
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c1a:	0bdb      	lsrs	r3, r3, #15
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	b2da      	uxtb	r2, r3
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c2e:	0b9b      	lsrs	r3, r3, #14
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	f003 0301 	and.w	r3, r3, #1
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c42:	0b5b      	lsrs	r3, r3, #13
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	f003 0301 	and.w	r3, r3, #1
 8008c4a:	b2da      	uxtb	r2, r3
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c56:	0b1b      	lsrs	r3, r3, #12
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	b2da      	uxtb	r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c6a:	0a9b      	lsrs	r3, r3, #10
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	f003 0303 	and.w	r3, r3, #3
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c7e:	0a1b      	lsrs	r3, r3, #8
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	f003 0303 	and.w	r3, r3, #3
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c92:	085b      	lsrs	r3, r3, #1
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	370c      	adds	r7, #12
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bc80      	pop	{r7}
 8008cb4:	4770      	bx	lr
 8008cb6:	bf00      	nop
 8008cb8:	004005ff 	.word	0x004005ff

08008cbc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bc80      	pop	{r7}
 8008d10:	4770      	bx	lr
	...

08008d14 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008d14:	b5b0      	push	{r4, r5, r7, lr}
 8008d16:	b08e      	sub	sp, #56	; 0x38
 8008d18:	af04      	add	r7, sp, #16
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2203      	movs	r2, #3
 8008d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d30:	2b03      	cmp	r3, #3
 8008d32:	d02e      	beq.n	8008d92 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d3a:	d106      	bne.n	8008d4a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	639a      	str	r2, [r3, #56]	; 0x38
 8008d48:	e029      	b.n	8008d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d50:	d10a      	bne.n	8008d68 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fa1c 	bl	8009190 <SD_WideBus_Enable>
 8008d58:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d5e:	6a3b      	ldr	r3, [r7, #32]
 8008d60:	431a      	orrs	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	639a      	str	r2, [r3, #56]	; 0x38
 8008d66:	e01a      	b.n	8008d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10a      	bne.n	8008d84 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 fa59 	bl	8009226 <SD_WideBus_Disable>
 8008d74:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d7a:	6a3b      	ldr	r3, [r7, #32]
 8008d7c:	431a      	orrs	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	639a      	str	r2, [r3, #56]	; 0x38
 8008d82:	e00c      	b.n	8008d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d88:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	639a      	str	r2, [r3, #56]	; 0x38
 8008d90:	e005      	b.n	8008d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d96:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00b      	beq.n	8008dbe <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a26      	ldr	r2, [pc, #152]	; (8008e44 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008dac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008dbc:	e01f      	b.n	8008dfe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	695b      	ldr	r3, [r3, #20]
 8008dd8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681d      	ldr	r5, [r3, #0]
 8008de4:	466c      	mov	r4, sp
 8008de6:	f107 0314 	add.w	r3, r7, #20
 8008dea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008df2:	f107 0308 	add.w	r3, r7, #8
 8008df6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f002 f8ab 	bl	800af54 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008e06:	4618      	mov	r0, r3
 8008e08:	f002 f976 	bl	800b0f8 <SDMMC_CmdBlockLength>
 8008e0c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e0e:	6a3b      	ldr	r3, [r7, #32]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00c      	beq.n	8008e2e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a0a      	ldr	r2, [pc, #40]	; (8008e44 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008e1a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e20:	6a3b      	ldr	r3, [r7, #32]
 8008e22:	431a      	orrs	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2201      	movs	r2, #1
 8008e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8008e36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3728      	adds	r7, #40	; 0x28
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bdb0      	pop	{r4, r5, r7, pc}
 8008e42:	bf00      	nop
 8008e44:	004005ff 	.word	0x004005ff

08008e48 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008e50:	2300      	movs	r3, #0
 8008e52:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008e54:	f107 030c 	add.w	r3, r7, #12
 8008e58:	4619      	mov	r1, r3
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f970 	bl	8009140 <SD_SendStatus>
 8008e60:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d005      	beq.n	8008e74 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	431a      	orrs	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	0a5b      	lsrs	r3, r3, #9
 8008e78:	f003 030f 	and.w	r3, r3, #15
 8008e7c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008e7e:	693b      	ldr	r3, [r7, #16]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3718      	adds	r7, #24
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008e88:	b5b0      	push	{r4, r5, r7, lr}
 8008e8a:	b094      	sub	sp, #80	; 0x50
 8008e8c:	af04      	add	r7, sp, #16
 8008e8e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008e90:	2301      	movs	r3, #1
 8008e92:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f002 f8ae 	bl	800affa <SDIO_GetPowerState>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d102      	bne.n	8008eaa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008ea4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008ea8:	e0b8      	b.n	800901c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008eae:	2b03      	cmp	r3, #3
 8008eb0:	d02f      	beq.n	8008f12 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f002 fad2 	bl	800b460 <SDMMC_CmdSendCID>
 8008ebc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d001      	beq.n	8008ec8 <SD_InitCard+0x40>
    {
      return errorstate;
 8008ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ec6:	e0a9      	b.n	800901c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2100      	movs	r1, #0
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f002 f8d5 	bl	800b07e <SDIO_GetResponse>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2104      	movs	r1, #4
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f002 f8cc 	bl	800b07e <SDIO_GetResponse>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2108      	movs	r1, #8
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f002 f8c3 	bl	800b07e <SDIO_GetResponse>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	210c      	movs	r1, #12
 8008f04:	4618      	mov	r0, r3
 8008f06:	f002 f8ba 	bl	800b07e <SDIO_GetResponse>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f16:	2b03      	cmp	r3, #3
 8008f18:	d00d      	beq.n	8008f36 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f107 020e 	add.w	r2, r7, #14
 8008f22:	4611      	mov	r1, r2
 8008f24:	4618      	mov	r0, r3
 8008f26:	f002 fad8 	bl	800b4da <SDMMC_CmdSetRelAdd>
 8008f2a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d001      	beq.n	8008f36 <SD_InitCard+0xae>
    {
      return errorstate;
 8008f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f34:	e072      	b.n	800901c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	d036      	beq.n	8008fac <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008f3e:	89fb      	ldrh	r3, [r7, #14]
 8008f40:	461a      	mov	r2, r3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f4e:	041b      	lsls	r3, r3, #16
 8008f50:	4619      	mov	r1, r3
 8008f52:	4610      	mov	r0, r2
 8008f54:	f002 faa2 	bl	800b49c <SDMMC_CmdSendCSD>
 8008f58:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f62:	e05b      	b.n	800901c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2100      	movs	r1, #0
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f002 f887 	bl	800b07e <SDIO_GetResponse>
 8008f70:	4602      	mov	r2, r0
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f002 f87e 	bl	800b07e <SDIO_GetResponse>
 8008f82:	4602      	mov	r2, r0
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2108      	movs	r1, #8
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f002 f875 	bl	800b07e <SDIO_GetResponse>
 8008f94:	4602      	mov	r2, r0
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	210c      	movs	r1, #12
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f002 f86c 	bl	800b07e <SDIO_GetResponse>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2104      	movs	r1, #4
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f002 f863 	bl	800b07e <SDIO_GetResponse>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	0d1a      	lsrs	r2, r3, #20
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008fc0:	f107 0310 	add.w	r3, r7, #16
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f7ff fcd4 	bl	8008974 <HAL_SD_GetCardCSD>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d002      	beq.n	8008fd8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008fd2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008fd6:	e021      	b.n	800901c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6819      	ldr	r1, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fe0:	041b      	lsls	r3, r3, #16
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	461c      	mov	r4, r3
 8008fe6:	4615      	mov	r5, r2
 8008fe8:	4622      	mov	r2, r4
 8008fea:	462b      	mov	r3, r5
 8008fec:	4608      	mov	r0, r1
 8008fee:	f002 f94f 	bl	800b290 <SDMMC_CmdSelDesel>
 8008ff2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d001      	beq.n	8008ffe <SD_InitCard+0x176>
  {
    return errorstate;
 8008ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ffc:	e00e      	b.n	800901c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681d      	ldr	r5, [r3, #0]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	466c      	mov	r4, sp
 8009006:	f103 0210 	add.w	r2, r3, #16
 800900a:	ca07      	ldmia	r2, {r0, r1, r2}
 800900c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009010:	3304      	adds	r3, #4
 8009012:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009014:	4628      	mov	r0, r5
 8009016:	f001 ff9d 	bl	800af54 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3740      	adds	r7, #64	; 0x40
 8009020:	46bd      	mov	sp, r7
 8009022:	bdb0      	pop	{r4, r5, r7, pc}

08009024 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800902c:	2300      	movs	r3, #0
 800902e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]
 8009034:	2300      	movs	r3, #0
 8009036:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4618      	mov	r0, r3
 800903e:	f002 f94a 	bl	800b2d6 <SDMMC_CmdGoIdleState>
 8009042:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d001      	beq.n	800904e <SD_PowerON+0x2a>
  {
    return errorstate;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	e072      	b.n	8009134 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4618      	mov	r0, r3
 8009054:	f002 f95d 	bl	800b312 <SDMMC_CmdOperCond>
 8009058:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d00d      	beq.n	800907c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4618      	mov	r0, r3
 800906c:	f002 f933 	bl	800b2d6 <SDMMC_CmdGoIdleState>
 8009070:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d004      	beq.n	8009082 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	e05b      	b.n	8009134 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009086:	2b01      	cmp	r3, #1
 8009088:	d137      	bne.n	80090fa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2100      	movs	r1, #0
 8009090:	4618      	mov	r0, r3
 8009092:	f002 f95d 	bl	800b350 <SDMMC_CmdAppCommand>
 8009096:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d02d      	beq.n	80090fa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800909e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80090a2:	e047      	b.n	8009134 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2100      	movs	r1, #0
 80090aa:	4618      	mov	r0, r3
 80090ac:	f002 f950 	bl	800b350 <SDMMC_CmdAppCommand>
 80090b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d001      	beq.n	80090bc <SD_PowerON+0x98>
    {
      return errorstate;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	e03b      	b.n	8009134 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	491e      	ldr	r1, [pc, #120]	; (800913c <SD_PowerON+0x118>)
 80090c2:	4618      	mov	r0, r3
 80090c4:	f002 f966 	bl	800b394 <SDMMC_CmdAppOperCommand>
 80090c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d002      	beq.n	80090d6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80090d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80090d4:	e02e      	b.n	8009134 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2100      	movs	r1, #0
 80090dc:	4618      	mov	r0, r3
 80090de:	f001 ffce 	bl	800b07e <SDIO_GetResponse>
 80090e2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	0fdb      	lsrs	r3, r3, #31
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d101      	bne.n	80090f0 <SD_PowerON+0xcc>
 80090ec:	2301      	movs	r3, #1
 80090ee:	e000      	b.n	80090f2 <SD_PowerON+0xce>
 80090f0:	2300      	movs	r3, #0
 80090f2:	613b      	str	r3, [r7, #16]

    count++;
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	3301      	adds	r3, #1
 80090f8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009100:	4293      	cmp	r3, r2
 8009102:	d802      	bhi.n	800910a <SD_PowerON+0xe6>
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0cc      	beq.n	80090a4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009110:	4293      	cmp	r3, r2
 8009112:	d902      	bls.n	800911a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009114:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009118:	e00c      	b.n	8009134 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d003      	beq.n	800912c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	645a      	str	r2, [r3, #68]	; 0x44
 800912a:	e002      	b.n	8009132 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	c1100000 	.word	0xc1100000

08009140 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d102      	bne.n	8009156 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009150:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009154:	e018      	b.n	8009188 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800915e:	041b      	lsls	r3, r3, #16
 8009160:	4619      	mov	r1, r3
 8009162:	4610      	mov	r0, r2
 8009164:	f002 f9da 	bl	800b51c <SDMMC_CmdSendStatus>
 8009168:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	e009      	b.n	8009188 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2100      	movs	r1, #0
 800917a:	4618      	mov	r0, r3
 800917c:	f001 ff7f 	bl	800b07e <SDIO_GetResponse>
 8009180:	4602      	mov	r2, r0
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009186:	2300      	movs	r3, #0
}
 8009188:	4618      	mov	r0, r3
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b086      	sub	sp, #24
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009198:	2300      	movs	r3, #0
 800919a:	60fb      	str	r3, [r7, #12]
 800919c:	2300      	movs	r3, #0
 800919e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2100      	movs	r1, #0
 80091a6:	4618      	mov	r0, r3
 80091a8:	f001 ff69 	bl	800b07e <SDIO_GetResponse>
 80091ac:	4603      	mov	r3, r0
 80091ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091b6:	d102      	bne.n	80091be <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80091b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091bc:	e02f      	b.n	800921e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80091be:	f107 030c 	add.w	r3, r7, #12
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 f879 	bl	80092bc <SD_FindSCR>
 80091ca:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d001      	beq.n	80091d6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	e023      	b.n	800921e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d01c      	beq.n	800921a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091e8:	041b      	lsls	r3, r3, #16
 80091ea:	4619      	mov	r1, r3
 80091ec:	4610      	mov	r0, r2
 80091ee:	f002 f8af 	bl	800b350 <SDMMC_CmdAppCommand>
 80091f2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d001      	beq.n	80091fe <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	e00f      	b.n	800921e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2102      	movs	r1, #2
 8009204:	4618      	mov	r0, r3
 8009206:	f002 f8e8 	bl	800b3da <SDMMC_CmdBusWidth>
 800920a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d001      	beq.n	8009216 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	e003      	b.n	800921e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009216:	2300      	movs	r3, #0
 8009218:	e001      	b.n	800921e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800921a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800921e:	4618      	mov	r0, r3
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b086      	sub	sp, #24
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800922e:	2300      	movs	r3, #0
 8009230:	60fb      	str	r3, [r7, #12]
 8009232:	2300      	movs	r3, #0
 8009234:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2100      	movs	r1, #0
 800923c:	4618      	mov	r0, r3
 800923e:	f001 ff1e 	bl	800b07e <SDIO_GetResponse>
 8009242:	4603      	mov	r3, r0
 8009244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009248:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800924c:	d102      	bne.n	8009254 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800924e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009252:	e02f      	b.n	80092b4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009254:	f107 030c 	add.w	r3, r7, #12
 8009258:	4619      	mov	r1, r3
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 f82e 	bl	80092bc <SD_FindSCR>
 8009260:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d001      	beq.n	800926c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	e023      	b.n	80092b4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009272:	2b00      	cmp	r3, #0
 8009274:	d01c      	beq.n	80092b0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800927e:	041b      	lsls	r3, r3, #16
 8009280:	4619      	mov	r1, r3
 8009282:	4610      	mov	r0, r2
 8009284:	f002 f864 	bl	800b350 <SDMMC_CmdAppCommand>
 8009288:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d001      	beq.n	8009294 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	e00f      	b.n	80092b4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2100      	movs	r1, #0
 800929a:	4618      	mov	r0, r3
 800929c:	f002 f89d 	bl	800b3da <SDMMC_CmdBusWidth>
 80092a0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d001      	beq.n	80092ac <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	e003      	b.n	80092b4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80092ac:	2300      	movs	r3, #0
 80092ae:	e001      	b.n	80092b4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80092b0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3718      	adds	r7, #24
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80092bc:	b590      	push	{r4, r7, lr}
 80092be:	b08f      	sub	sp, #60	; 0x3c
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80092c6:	f7f9 ff47 	bl	8003158 <HAL_GetTick>
 80092ca:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80092cc:	2300      	movs	r3, #0
 80092ce:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80092d0:	2300      	movs	r3, #0
 80092d2:	60bb      	str	r3, [r7, #8]
 80092d4:	2300      	movs	r3, #0
 80092d6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2108      	movs	r1, #8
 80092e2:	4618      	mov	r0, r3
 80092e4:	f001 ff08 	bl	800b0f8 <SDMMC_CmdBlockLength>
 80092e8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80092ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d001      	beq.n	80092f4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80092f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f2:	e0b2      	b.n	800945a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092fc:	041b      	lsls	r3, r3, #16
 80092fe:	4619      	mov	r1, r3
 8009300:	4610      	mov	r0, r2
 8009302:	f002 f825 	bl	800b350 <SDMMC_CmdAppCommand>
 8009306:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800930a:	2b00      	cmp	r3, #0
 800930c:	d001      	beq.n	8009312 <SD_FindSCR+0x56>
  {
    return errorstate;
 800930e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009310:	e0a3      	b.n	800945a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009312:	f04f 33ff 	mov.w	r3, #4294967295
 8009316:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009318:	2308      	movs	r3, #8
 800931a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800931c:	2330      	movs	r3, #48	; 0x30
 800931e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009320:	2302      	movs	r3, #2
 8009322:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009324:	2300      	movs	r3, #0
 8009326:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009328:	2301      	movs	r3, #1
 800932a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f107 0210 	add.w	r2, r7, #16
 8009334:	4611      	mov	r1, r2
 8009336:	4618      	mov	r0, r3
 8009338:	f001 feb3 	bl	800b0a2 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4618      	mov	r0, r3
 8009342:	f002 f86c 	bl	800b41e <SDMMC_CmdSendSCR>
 8009346:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800934a:	2b00      	cmp	r3, #0
 800934c:	d02a      	beq.n	80093a4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800934e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009350:	e083      	b.n	800945a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d00f      	beq.n	8009380 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6819      	ldr	r1, [r3, #0]
 8009364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	f107 0208 	add.w	r2, r7, #8
 800936c:	18d4      	adds	r4, r2, r3
 800936e:	4608      	mov	r0, r1
 8009370:	f001 fe1a 	bl	800afa8 <SDIO_ReadFIFO>
 8009374:	4603      	mov	r3, r0
 8009376:	6023      	str	r3, [r4, #0]
      index++;
 8009378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800937a:	3301      	adds	r3, #1
 800937c:	637b      	str	r3, [r7, #52]	; 0x34
 800937e:	e006      	b.n	800938e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009386:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d012      	beq.n	80093b4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800938e:	f7f9 fee3 	bl	8003158 <HAL_GetTick>
 8009392:	4602      	mov	r2, r0
 8009394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009396:	1ad3      	subs	r3, r2, r3
 8009398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939c:	d102      	bne.n	80093a4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800939e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80093a2:	e05a      	b.n	800945a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093aa:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d0cf      	beq.n	8009352 <SD_FindSCR+0x96>
 80093b2:	e000      	b.n	80093b6 <SD_FindSCR+0xfa>
      break;
 80093b4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093bc:	f003 0308 	and.w	r3, r3, #8
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d005      	beq.n	80093d0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2208      	movs	r2, #8
 80093ca:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80093cc:	2308      	movs	r3, #8
 80093ce:	e044      	b.n	800945a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d005      	beq.n	80093ea <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2202      	movs	r2, #2
 80093e4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80093e6:	2302      	movs	r3, #2
 80093e8:	e037      	b.n	800945a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093f0:	f003 0320 	and.w	r3, r3, #32
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d005      	beq.n	8009404 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2220      	movs	r2, #32
 80093fe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009400:	2320      	movs	r3, #32
 8009402:	e02a      	b.n	800945a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f240 523a 	movw	r2, #1338	; 0x53a
 800940c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	061a      	lsls	r2, r3, #24
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800941a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	0a1b      	lsrs	r3, r3, #8
 8009420:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009424:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	0e1b      	lsrs	r3, r3, #24
 800942a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800942c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942e:	601a      	str	r2, [r3, #0]
    scr++;
 8009430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009432:	3304      	adds	r3, #4
 8009434:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	061a      	lsls	r2, r3, #24
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	021b      	lsls	r3, r3, #8
 800943e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009442:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	0a1b      	lsrs	r3, r3, #8
 8009448:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800944c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	0e1b      	lsrs	r3, r3, #24
 8009452:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009456:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	373c      	adds	r7, #60	; 0x3c
 800945e:	46bd      	mov	sp, r7
 8009460:	bd90      	pop	{r4, r7, pc}

08009462 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009462:	b580      	push	{r7, lr}
 8009464:	b082      	sub	sp, #8
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d101      	bne.n	8009474 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	e076      	b.n	8009562 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009478:	2b00      	cmp	r3, #0
 800947a:	d108      	bne.n	800948e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009484:	d009      	beq.n	800949a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	61da      	str	r2, [r3, #28]
 800948c:	e005      	b.n	800949a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d106      	bne.n	80094ba <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f7f9 fb2f 	bl	8002b18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2202      	movs	r2, #2
 80094be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80094e2:	431a      	orrs	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80094ec:	431a      	orrs	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	f003 0302 	and.w	r3, r3, #2
 80094f6:	431a      	orrs	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	695b      	ldr	r3, [r3, #20]
 80094fc:	f003 0301 	and.w	r3, r3, #1
 8009500:	431a      	orrs	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800950a:	431a      	orrs	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	69db      	ldr	r3, [r3, #28]
 8009510:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009514:	431a      	orrs	r2, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a1b      	ldr	r3, [r3, #32]
 800951a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800951e:	ea42 0103 	orr.w	r1, r2, r3
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009526:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	430a      	orrs	r2, r1
 8009530:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	699b      	ldr	r3, [r3, #24]
 8009536:	0c1a      	lsrs	r2, r3, #16
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f002 0204 	and.w	r2, r2, #4
 8009540:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	69da      	ldr	r2, [r3, #28]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009550:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3708      	adds	r7, #8
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}

0800956a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800956a:	b580      	push	{r7, lr}
 800956c:	b088      	sub	sp, #32
 800956e:	af00      	add	r7, sp, #0
 8009570:	60f8      	str	r0, [r7, #12]
 8009572:	60b9      	str	r1, [r7, #8]
 8009574:	603b      	str	r3, [r7, #0]
 8009576:	4613      	mov	r3, r2
 8009578:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009584:	2b01      	cmp	r3, #1
 8009586:	d101      	bne.n	800958c <HAL_SPI_Transmit+0x22>
 8009588:	2302      	movs	r3, #2
 800958a:	e12d      	b.n	80097e8 <HAL_SPI_Transmit+0x27e>
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009594:	f7f9 fde0 	bl	8003158 <HAL_GetTick>
 8009598:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800959a:	88fb      	ldrh	r3, [r7, #6]
 800959c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d002      	beq.n	80095b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80095aa:	2302      	movs	r3, #2
 80095ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80095ae:	e116      	b.n	80097de <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d002      	beq.n	80095bc <HAL_SPI_Transmit+0x52>
 80095b6:	88fb      	ldrh	r3, [r7, #6]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d102      	bne.n	80095c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80095c0:	e10d      	b.n	80097de <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2203      	movs	r2, #3
 80095c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2200      	movs	r2, #0
 80095ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	68ba      	ldr	r2, [r7, #8]
 80095d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	88fa      	ldrh	r2, [r7, #6]
 80095da:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	88fa      	ldrh	r2, [r7, #6]
 80095e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2200      	movs	r2, #0
 80095ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2200      	movs	r2, #0
 80095f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2200      	movs	r2, #0
 80095fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009608:	d10f      	bne.n	800962a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009618:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009628:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009634:	2b40      	cmp	r3, #64	; 0x40
 8009636:	d007      	beq.n	8009648 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009646:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009650:	d14f      	bne.n	80096f2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d002      	beq.n	8009660 <HAL_SPI_Transmit+0xf6>
 800965a:	8afb      	ldrh	r3, [r7, #22]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d142      	bne.n	80096e6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009664:	881a      	ldrh	r2, [r3, #0]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009670:	1c9a      	adds	r2, r3, #2
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800967a:	b29b      	uxth	r3, r3
 800967c:	3b01      	subs	r3, #1
 800967e:	b29a      	uxth	r2, r3
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009684:	e02f      	b.n	80096e6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	f003 0302 	and.w	r3, r3, #2
 8009690:	2b02      	cmp	r3, #2
 8009692:	d112      	bne.n	80096ba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009698:	881a      	ldrh	r2, [r3, #0]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096a4:	1c9a      	adds	r2, r3, #2
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	86da      	strh	r2, [r3, #54]	; 0x36
 80096b8:	e015      	b.n	80096e6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096ba:	f7f9 fd4d 	bl	8003158 <HAL_GetTick>
 80096be:	4602      	mov	r2, r0
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	1ad3      	subs	r3, r2, r3
 80096c4:	683a      	ldr	r2, [r7, #0]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d803      	bhi.n	80096d2 <HAL_SPI_Transmit+0x168>
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d0:	d102      	bne.n	80096d8 <HAL_SPI_Transmit+0x16e>
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d106      	bne.n	80096e6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80096d8:	2303      	movs	r3, #3
 80096da:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80096e4:	e07b      	b.n	80097de <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1ca      	bne.n	8009686 <HAL_SPI_Transmit+0x11c>
 80096f0:	e050      	b.n	8009794 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d002      	beq.n	8009700 <HAL_SPI_Transmit+0x196>
 80096fa:	8afb      	ldrh	r3, [r7, #22]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d144      	bne.n	800978a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	330c      	adds	r3, #12
 800970a:	7812      	ldrb	r2, [r2, #0]
 800970c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009712:	1c5a      	adds	r2, r3, #1
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800971c:	b29b      	uxth	r3, r3
 800971e:	3b01      	subs	r3, #1
 8009720:	b29a      	uxth	r2, r3
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009726:	e030      	b.n	800978a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	f003 0302 	and.w	r3, r3, #2
 8009732:	2b02      	cmp	r3, #2
 8009734:	d113      	bne.n	800975e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	330c      	adds	r3, #12
 8009740:	7812      	ldrb	r2, [r2, #0]
 8009742:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009748:	1c5a      	adds	r2, r3, #1
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009752:	b29b      	uxth	r3, r3
 8009754:	3b01      	subs	r3, #1
 8009756:	b29a      	uxth	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	86da      	strh	r2, [r3, #54]	; 0x36
 800975c:	e015      	b.n	800978a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800975e:	f7f9 fcfb 	bl	8003158 <HAL_GetTick>
 8009762:	4602      	mov	r2, r0
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	683a      	ldr	r2, [r7, #0]
 800976a:	429a      	cmp	r2, r3
 800976c:	d803      	bhi.n	8009776 <HAL_SPI_Transmit+0x20c>
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009774:	d102      	bne.n	800977c <HAL_SPI_Transmit+0x212>
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d106      	bne.n	800978a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800977c:	2303      	movs	r3, #3
 800977e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2201      	movs	r2, #1
 8009784:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009788:	e029      	b.n	80097de <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800978e:	b29b      	uxth	r3, r3
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1c9      	bne.n	8009728 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009794:	69ba      	ldr	r2, [r7, #24]
 8009796:	6839      	ldr	r1, [r7, #0]
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f000 f8b1 	bl	8009900 <SPI_EndRxTxTransaction>
 800979e:	4603      	mov	r3, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d002      	beq.n	80097aa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2220      	movs	r2, #32
 80097a8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d10a      	bne.n	80097c8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097b2:	2300      	movs	r3, #0
 80097b4:	613b      	str	r3, [r7, #16]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	613b      	str	r3, [r7, #16]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	689b      	ldr	r3, [r3, #8]
 80097c4:	613b      	str	r3, [r7, #16]
 80097c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80097d0:	2301      	movs	r3, #1
 80097d2:	77fb      	strb	r3, [r7, #31]
 80097d4:	e003      	b.n	80097de <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2201      	movs	r2, #1
 80097da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80097e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3720      	adds	r7, #32
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b088      	sub	sp, #32
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	603b      	str	r3, [r7, #0]
 80097fc:	4613      	mov	r3, r2
 80097fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009800:	f7f9 fcaa 	bl	8003158 <HAL_GetTick>
 8009804:	4602      	mov	r2, r0
 8009806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009808:	1a9b      	subs	r3, r3, r2
 800980a:	683a      	ldr	r2, [r7, #0]
 800980c:	4413      	add	r3, r2
 800980e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009810:	f7f9 fca2 	bl	8003158 <HAL_GetTick>
 8009814:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009816:	4b39      	ldr	r3, [pc, #228]	; (80098fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	015b      	lsls	r3, r3, #5
 800981c:	0d1b      	lsrs	r3, r3, #20
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	fb02 f303 	mul.w	r3, r2, r3
 8009824:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009826:	e054      	b.n	80098d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982e:	d050      	beq.n	80098d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009830:	f7f9 fc92 	bl	8003158 <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	69fa      	ldr	r2, [r7, #28]
 800983c:	429a      	cmp	r2, r3
 800983e:	d902      	bls.n	8009846 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d13d      	bne.n	80098c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685a      	ldr	r2, [r3, #4]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009854:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800985e:	d111      	bne.n	8009884 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009868:	d004      	beq.n	8009874 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009872:	d107      	bne.n	8009884 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009882:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009888:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800988c:	d10f      	bne.n	80098ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800989c:	601a      	str	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80098ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2201      	movs	r2, #1
 80098b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80098be:	2303      	movs	r3, #3
 80098c0:	e017      	b.n	80098f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d101      	bne.n	80098cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80098c8:	2300      	movs	r3, #0
 80098ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	3b01      	subs	r3, #1
 80098d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	689a      	ldr	r2, [r3, #8]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	4013      	ands	r3, r2
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	429a      	cmp	r2, r3
 80098e0:	bf0c      	ite	eq
 80098e2:	2301      	moveq	r3, #1
 80098e4:	2300      	movne	r3, #0
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	461a      	mov	r2, r3
 80098ea:	79fb      	ldrb	r3, [r7, #7]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d19b      	bne.n	8009828 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3720      	adds	r7, #32
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
 80098fa:	bf00      	nop
 80098fc:	200000a0 	.word	0x200000a0

08009900 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b086      	sub	sp, #24
 8009904:	af02      	add	r7, sp, #8
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	2200      	movs	r2, #0
 8009914:	2180      	movs	r1, #128	; 0x80
 8009916:	68f8      	ldr	r0, [r7, #12]
 8009918:	f7ff ff6a 	bl	80097f0 <SPI_WaitFlagStateUntilTimeout>
 800991c:	4603      	mov	r3, r0
 800991e:	2b00      	cmp	r3, #0
 8009920:	d007      	beq.n	8009932 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009926:	f043 0220 	orr.w	r2, r3, #32
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800992e:	2303      	movs	r3, #3
 8009930:	e000      	b.n	8009934 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3710      	adds	r7, #16
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d101      	bne.n	800994e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e041      	b.n	80099d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009954:	b2db      	uxtb	r3, r3
 8009956:	2b00      	cmp	r3, #0
 8009958:	d106      	bne.n	8009968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f7f9 f988 	bl	8002c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2202      	movs	r2, #2
 800996c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	3304      	adds	r3, #4
 8009978:	4619      	mov	r1, r3
 800997a:	4610      	mov	r0, r2
 800997c:	f000 fb42 	bl	800a004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2201      	movs	r2, #1
 8009984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3708      	adds	r7, #8
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}
	...

080099dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80099dc:	b480      	push	{r7}
 80099de:	b085      	sub	sp, #20
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d001      	beq.n	80099f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e03c      	b.n	8009a6e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2202      	movs	r2, #2
 80099f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a1d      	ldr	r2, [pc, #116]	; (8009a78 <HAL_TIM_Base_Start+0x9c>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d018      	beq.n	8009a38 <HAL_TIM_Base_Start+0x5c>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a1c      	ldr	r2, [pc, #112]	; (8009a7c <HAL_TIM_Base_Start+0xa0>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d013      	beq.n	8009a38 <HAL_TIM_Base_Start+0x5c>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a18:	d00e      	beq.n	8009a38 <HAL_TIM_Base_Start+0x5c>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a18      	ldr	r2, [pc, #96]	; (8009a80 <HAL_TIM_Base_Start+0xa4>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d009      	beq.n	8009a38 <HAL_TIM_Base_Start+0x5c>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a16      	ldr	r2, [pc, #88]	; (8009a84 <HAL_TIM_Base_Start+0xa8>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d004      	beq.n	8009a38 <HAL_TIM_Base_Start+0x5c>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a15      	ldr	r2, [pc, #84]	; (8009a88 <HAL_TIM_Base_Start+0xac>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d111      	bne.n	8009a5c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	f003 0307 	and.w	r3, r3, #7
 8009a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2b06      	cmp	r3, #6
 8009a48:	d010      	beq.n	8009a6c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f042 0201 	orr.w	r2, r2, #1
 8009a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a5a:	e007      	b.n	8009a6c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f042 0201 	orr.w	r2, r2, #1
 8009a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3714      	adds	r7, #20
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bc80      	pop	{r7}
 8009a76:	4770      	bx	lr
 8009a78:	40012c00 	.word	0x40012c00
 8009a7c:	40013400 	.word	0x40013400
 8009a80:	40000400 	.word	0x40000400
 8009a84:	40000800 	.word	0x40000800
 8009a88:	40000c00 	.word	0x40000c00

08009a8c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	6a1a      	ldr	r2, [r3, #32]
 8009a9a:	f241 1311 	movw	r3, #4369	; 0x1111
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10f      	bne.n	8009ac4 <HAL_TIM_Base_Stop+0x38>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	6a1a      	ldr	r2, [r3, #32]
 8009aaa:	f240 4344 	movw	r3, #1092	; 0x444
 8009aae:	4013      	ands	r3, r2
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d107      	bne.n	8009ac4 <HAL_TIM_Base_Stop+0x38>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f022 0201 	bic.w	r2, r2, #1
 8009ac2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	370c      	adds	r7, #12
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bc80      	pop	{r7}
 8009ad6:	4770      	bx	lr

08009ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b085      	sub	sp, #20
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d001      	beq.n	8009af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e044      	b.n	8009b7a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2202      	movs	r2, #2
 8009af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	68da      	ldr	r2, [r3, #12]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f042 0201 	orr.w	r2, r2, #1
 8009b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4a1d      	ldr	r2, [pc, #116]	; (8009b84 <HAL_TIM_Base_Start_IT+0xac>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d018      	beq.n	8009b44 <HAL_TIM_Base_Start_IT+0x6c>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a1c      	ldr	r2, [pc, #112]	; (8009b88 <HAL_TIM_Base_Start_IT+0xb0>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d013      	beq.n	8009b44 <HAL_TIM_Base_Start_IT+0x6c>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b24:	d00e      	beq.n	8009b44 <HAL_TIM_Base_Start_IT+0x6c>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a18      	ldr	r2, [pc, #96]	; (8009b8c <HAL_TIM_Base_Start_IT+0xb4>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d009      	beq.n	8009b44 <HAL_TIM_Base_Start_IT+0x6c>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a16      	ldr	r2, [pc, #88]	; (8009b90 <HAL_TIM_Base_Start_IT+0xb8>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d004      	beq.n	8009b44 <HAL_TIM_Base_Start_IT+0x6c>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a15      	ldr	r2, [pc, #84]	; (8009b94 <HAL_TIM_Base_Start_IT+0xbc>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d111      	bne.n	8009b68 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	f003 0307 	and.w	r3, r3, #7
 8009b4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2b06      	cmp	r3, #6
 8009b54:	d010      	beq.n	8009b78 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f042 0201 	orr.w	r2, r2, #1
 8009b64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b66:	e007      	b.n	8009b78 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f042 0201 	orr.w	r2, r2, #1
 8009b76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bc80      	pop	{r7}
 8009b82:	4770      	bx	lr
 8009b84:	40012c00 	.word	0x40012c00
 8009b88:	40013400 	.word	0x40013400
 8009b8c:	40000400 	.word	0x40000400
 8009b90:	40000800 	.word	0x40000800
 8009b94:	40000c00 	.word	0x40000c00

08009b98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	691b      	ldr	r3, [r3, #16]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d122      	bne.n	8009bf4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	f003 0302 	and.w	r3, r3, #2
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d11b      	bne.n	8009bf4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f06f 0202 	mvn.w	r2, #2
 8009bc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	f003 0303 	and.w	r3, r3, #3
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d003      	beq.n	8009be2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 f9f6 	bl	8009fcc <HAL_TIM_IC_CaptureCallback>
 8009be0:	e005      	b.n	8009bee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 f9e9 	bl	8009fba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 f9f8 	bl	8009fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	691b      	ldr	r3, [r3, #16]
 8009bfa:	f003 0304 	and.w	r3, r3, #4
 8009bfe:	2b04      	cmp	r3, #4
 8009c00:	d122      	bne.n	8009c48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f003 0304 	and.w	r3, r3, #4
 8009c0c:	2b04      	cmp	r3, #4
 8009c0e:	d11b      	bne.n	8009c48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f06f 0204 	mvn.w	r2, #4
 8009c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	699b      	ldr	r3, [r3, #24]
 8009c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d003      	beq.n	8009c36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 f9cc 	bl	8009fcc <HAL_TIM_IC_CaptureCallback>
 8009c34:	e005      	b.n	8009c42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 f9bf 	bl	8009fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f9ce 	bl	8009fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	691b      	ldr	r3, [r3, #16]
 8009c4e:	f003 0308 	and.w	r3, r3, #8
 8009c52:	2b08      	cmp	r3, #8
 8009c54:	d122      	bne.n	8009c9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	f003 0308 	and.w	r3, r3, #8
 8009c60:	2b08      	cmp	r3, #8
 8009c62:	d11b      	bne.n	8009c9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f06f 0208 	mvn.w	r2, #8
 8009c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2204      	movs	r2, #4
 8009c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	f003 0303 	and.w	r3, r3, #3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d003      	beq.n	8009c8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 f9a2 	bl	8009fcc <HAL_TIM_IC_CaptureCallback>
 8009c88:	e005      	b.n	8009c96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f995 	bl	8009fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f9a4 	bl	8009fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	f003 0310 	and.w	r3, r3, #16
 8009ca6:	2b10      	cmp	r3, #16
 8009ca8:	d122      	bne.n	8009cf0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	68db      	ldr	r3, [r3, #12]
 8009cb0:	f003 0310 	and.w	r3, r3, #16
 8009cb4:	2b10      	cmp	r3, #16
 8009cb6:	d11b      	bne.n	8009cf0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f06f 0210 	mvn.w	r2, #16
 8009cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2208      	movs	r2, #8
 8009cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	69db      	ldr	r3, [r3, #28]
 8009cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d003      	beq.n	8009cde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f978 	bl	8009fcc <HAL_TIM_IC_CaptureCallback>
 8009cdc:	e005      	b.n	8009cea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 f96b 	bl	8009fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 f97a 	bl	8009fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	691b      	ldr	r3, [r3, #16]
 8009cf6:	f003 0301 	and.w	r3, r3, #1
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d10e      	bne.n	8009d1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	68db      	ldr	r3, [r3, #12]
 8009d04:	f003 0301 	and.w	r3, r3, #1
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d107      	bne.n	8009d1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f06f 0201 	mvn.w	r2, #1
 8009d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f7f7 ffca 	bl	8001cb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d26:	2b80      	cmp	r3, #128	; 0x80
 8009d28:	d10e      	bne.n	8009d48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d34:	2b80      	cmp	r3, #128	; 0x80
 8009d36:	d107      	bne.n	8009d48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fb75 	bl	800a432 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	691b      	ldr	r3, [r3, #16]
 8009d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d52:	2b40      	cmp	r3, #64	; 0x40
 8009d54:	d10e      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d60:	2b40      	cmp	r3, #64	; 0x40
 8009d62:	d107      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 f93e 	bl	8009ff0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	f003 0320 	and.w	r3, r3, #32
 8009d7e:	2b20      	cmp	r3, #32
 8009d80:	d10e      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	f003 0320 	and.w	r3, r3, #32
 8009d8c:	2b20      	cmp	r3, #32
 8009d8e:	d107      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f06f 0220 	mvn.w	r2, #32
 8009d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fb40 	bl	800a420 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009da0:	bf00      	nop
 8009da2:	3708      	adds	r7, #8
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009db2:	2300      	movs	r3, #0
 8009db4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d101      	bne.n	8009dc4 <HAL_TIM_ConfigClockSource+0x1c>
 8009dc0:	2302      	movs	r3, #2
 8009dc2:	e0b4      	b.n	8009f2e <HAL_TIM_ConfigClockSource+0x186>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2202      	movs	r2, #2
 8009dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009dea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68ba      	ldr	r2, [r7, #8]
 8009df2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dfc:	d03e      	beq.n	8009e7c <HAL_TIM_ConfigClockSource+0xd4>
 8009dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e02:	f200 8087 	bhi.w	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e0a:	f000 8086 	beq.w	8009f1a <HAL_TIM_ConfigClockSource+0x172>
 8009e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e12:	d87f      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e14:	2b70      	cmp	r3, #112	; 0x70
 8009e16:	d01a      	beq.n	8009e4e <HAL_TIM_ConfigClockSource+0xa6>
 8009e18:	2b70      	cmp	r3, #112	; 0x70
 8009e1a:	d87b      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e1c:	2b60      	cmp	r3, #96	; 0x60
 8009e1e:	d050      	beq.n	8009ec2 <HAL_TIM_ConfigClockSource+0x11a>
 8009e20:	2b60      	cmp	r3, #96	; 0x60
 8009e22:	d877      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e24:	2b50      	cmp	r3, #80	; 0x50
 8009e26:	d03c      	beq.n	8009ea2 <HAL_TIM_ConfigClockSource+0xfa>
 8009e28:	2b50      	cmp	r3, #80	; 0x50
 8009e2a:	d873      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e2c:	2b40      	cmp	r3, #64	; 0x40
 8009e2e:	d058      	beq.n	8009ee2 <HAL_TIM_ConfigClockSource+0x13a>
 8009e30:	2b40      	cmp	r3, #64	; 0x40
 8009e32:	d86f      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e34:	2b30      	cmp	r3, #48	; 0x30
 8009e36:	d064      	beq.n	8009f02 <HAL_TIM_ConfigClockSource+0x15a>
 8009e38:	2b30      	cmp	r3, #48	; 0x30
 8009e3a:	d86b      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e3c:	2b20      	cmp	r3, #32
 8009e3e:	d060      	beq.n	8009f02 <HAL_TIM_ConfigClockSource+0x15a>
 8009e40:	2b20      	cmp	r3, #32
 8009e42:	d867      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d05c      	beq.n	8009f02 <HAL_TIM_ConfigClockSource+0x15a>
 8009e48:	2b10      	cmp	r3, #16
 8009e4a:	d05a      	beq.n	8009f02 <HAL_TIM_ConfigClockSource+0x15a>
 8009e4c:	e062      	b.n	8009f14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6818      	ldr	r0, [r3, #0]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	6899      	ldr	r1, [r3, #8]
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	685a      	ldr	r2, [r3, #4]
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f000 fa53 	bl	800a308 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009e70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	609a      	str	r2, [r3, #8]
      break;
 8009e7a:	e04f      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6818      	ldr	r0, [r3, #0]
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	6899      	ldr	r1, [r3, #8]
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	f000 fa3c 	bl	800a308 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	689a      	ldr	r2, [r3, #8]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e9e:	609a      	str	r2, [r3, #8]
      break;
 8009ea0:	e03c      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6818      	ldr	r0, [r3, #0]
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	6859      	ldr	r1, [r3, #4]
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	f000 f9b3 	bl	800a21a <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	2150      	movs	r1, #80	; 0x50
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f000 fa0a 	bl	800a2d4 <TIM_ITRx_SetConfig>
      break;
 8009ec0:	e02c      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6818      	ldr	r0, [r3, #0]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	6859      	ldr	r1, [r3, #4]
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	68db      	ldr	r3, [r3, #12]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f000 f9d1 	bl	800a276 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2160      	movs	r1, #96	; 0x60
 8009eda:	4618      	mov	r0, r3
 8009edc:	f000 f9fa 	bl	800a2d4 <TIM_ITRx_SetConfig>
      break;
 8009ee0:	e01c      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6818      	ldr	r0, [r3, #0]
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	6859      	ldr	r1, [r3, #4]
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	f000 f993 	bl	800a21a <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	2140      	movs	r1, #64	; 0x40
 8009efa:	4618      	mov	r0, r3
 8009efc:	f000 f9ea 	bl	800a2d4 <TIM_ITRx_SetConfig>
      break;
 8009f00:	e00c      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	f000 f9e1 	bl	800a2d4 <TIM_ITRx_SetConfig>
      break;
 8009f12:	e003      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	73fb      	strb	r3, [r7, #15]
      break;
 8009f18:	e000      	b.n	8009f1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009f1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}

08009f36 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b082      	sub	sp, #8
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
 8009f3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d101      	bne.n	8009f4e <HAL_TIM_SlaveConfigSynchro+0x18>
 8009f4a:	2302      	movs	r3, #2
 8009f4c:	e031      	b.n	8009fb2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2202      	movs	r2, #2
 8009f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009f5e:	6839      	ldr	r1, [r7, #0]
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 f8c9 	bl	800a0f8 <TIM_SlaveTimer_SetConfig>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d009      	beq.n	8009f80 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e018      	b.n	8009fb2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f8e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	68da      	ldr	r2, [r3, #12]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009f9e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3708      	adds	r7, #8
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b083      	sub	sp, #12
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009fc2:	bf00      	nop
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bc80      	pop	{r7}
 8009fca:	4770      	bx	lr

08009fcc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009fd4:	bf00      	nop
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bc80      	pop	{r7}
 8009fdc:	4770      	bx	lr

08009fde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b083      	sub	sp, #12
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009fe6:	bf00      	nop
 8009fe8:	370c      	adds	r7, #12
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bc80      	pop	{r7}
 8009fee:	4770      	bx	lr

08009ff0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bc80      	pop	{r7}
 800a000:	4770      	bx	lr
	...

0800a004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	4a33      	ldr	r2, [pc, #204]	; (800a0e4 <TIM_Base_SetConfig+0xe0>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d013      	beq.n	800a044 <TIM_Base_SetConfig+0x40>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a32      	ldr	r2, [pc, #200]	; (800a0e8 <TIM_Base_SetConfig+0xe4>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d00f      	beq.n	800a044 <TIM_Base_SetConfig+0x40>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a02a:	d00b      	beq.n	800a044 <TIM_Base_SetConfig+0x40>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	4a2f      	ldr	r2, [pc, #188]	; (800a0ec <TIM_Base_SetConfig+0xe8>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d007      	beq.n	800a044 <TIM_Base_SetConfig+0x40>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4a2e      	ldr	r2, [pc, #184]	; (800a0f0 <TIM_Base_SetConfig+0xec>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d003      	beq.n	800a044 <TIM_Base_SetConfig+0x40>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	4a2d      	ldr	r2, [pc, #180]	; (800a0f4 <TIM_Base_SetConfig+0xf0>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d108      	bne.n	800a056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a04a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	68fa      	ldr	r2, [r7, #12]
 800a052:	4313      	orrs	r3, r2
 800a054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a22      	ldr	r2, [pc, #136]	; (800a0e4 <TIM_Base_SetConfig+0xe0>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d013      	beq.n	800a086 <TIM_Base_SetConfig+0x82>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a21      	ldr	r2, [pc, #132]	; (800a0e8 <TIM_Base_SetConfig+0xe4>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d00f      	beq.n	800a086 <TIM_Base_SetConfig+0x82>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a06c:	d00b      	beq.n	800a086 <TIM_Base_SetConfig+0x82>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a1e      	ldr	r2, [pc, #120]	; (800a0ec <TIM_Base_SetConfig+0xe8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d007      	beq.n	800a086 <TIM_Base_SetConfig+0x82>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a1d      	ldr	r2, [pc, #116]	; (800a0f0 <TIM_Base_SetConfig+0xec>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d003      	beq.n	800a086 <TIM_Base_SetConfig+0x82>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a1c      	ldr	r2, [pc, #112]	; (800a0f4 <TIM_Base_SetConfig+0xf0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d108      	bne.n	800a098 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a08c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	68fa      	ldr	r2, [r7, #12]
 800a094:	4313      	orrs	r3, r2
 800a096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	689a      	ldr	r2, [r3, #8]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a09      	ldr	r2, [pc, #36]	; (800a0e4 <TIM_Base_SetConfig+0xe0>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d003      	beq.n	800a0cc <TIM_Base_SetConfig+0xc8>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	4a08      	ldr	r2, [pc, #32]	; (800a0e8 <TIM_Base_SetConfig+0xe4>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d103      	bne.n	800a0d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	691a      	ldr	r2, [r3, #16]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	615a      	str	r2, [r3, #20]
}
 800a0da:	bf00      	nop
 800a0dc:	3714      	adds	r7, #20
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bc80      	pop	{r7}
 800a0e2:	4770      	bx	lr
 800a0e4:	40012c00 	.word	0x40012c00
 800a0e8:	40013400 	.word	0x40013400
 800a0ec:	40000400 	.word	0x40000400
 800a0f0:	40000800 	.word	0x40000800
 800a0f4:	40000c00 	.word	0x40000c00

0800a0f8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a102:	2300      	movs	r3, #0
 800a104:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a114:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	4313      	orrs	r3, r2
 800a11e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	f023 0307 	bic.w	r3, r3, #7
 800a126:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	693a      	ldr	r2, [r7, #16]
 800a12e:	4313      	orrs	r3, r2
 800a130:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	693a      	ldr	r2, [r7, #16]
 800a138:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	2b70      	cmp	r3, #112	; 0x70
 800a140:	d01a      	beq.n	800a178 <TIM_SlaveTimer_SetConfig+0x80>
 800a142:	2b70      	cmp	r3, #112	; 0x70
 800a144:	d860      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a146:	2b60      	cmp	r3, #96	; 0x60
 800a148:	d054      	beq.n	800a1f4 <TIM_SlaveTimer_SetConfig+0xfc>
 800a14a:	2b60      	cmp	r3, #96	; 0x60
 800a14c:	d85c      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a14e:	2b50      	cmp	r3, #80	; 0x50
 800a150:	d046      	beq.n	800a1e0 <TIM_SlaveTimer_SetConfig+0xe8>
 800a152:	2b50      	cmp	r3, #80	; 0x50
 800a154:	d858      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a156:	2b40      	cmp	r3, #64	; 0x40
 800a158:	d019      	beq.n	800a18e <TIM_SlaveTimer_SetConfig+0x96>
 800a15a:	2b40      	cmp	r3, #64	; 0x40
 800a15c:	d854      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a15e:	2b30      	cmp	r3, #48	; 0x30
 800a160:	d055      	beq.n	800a20e <TIM_SlaveTimer_SetConfig+0x116>
 800a162:	2b30      	cmp	r3, #48	; 0x30
 800a164:	d850      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a166:	2b20      	cmp	r3, #32
 800a168:	d051      	beq.n	800a20e <TIM_SlaveTimer_SetConfig+0x116>
 800a16a:	2b20      	cmp	r3, #32
 800a16c:	d84c      	bhi.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d04d      	beq.n	800a20e <TIM_SlaveTimer_SetConfig+0x116>
 800a172:	2b10      	cmp	r3, #16
 800a174:	d04b      	beq.n	800a20e <TIM_SlaveTimer_SetConfig+0x116>
 800a176:	e047      	b.n	800a208 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6818      	ldr	r0, [r3, #0]
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	68d9      	ldr	r1, [r3, #12]
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	689a      	ldr	r2, [r3, #8]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	691b      	ldr	r3, [r3, #16]
 800a188:	f000 f8be 	bl	800a308 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800a18c:	e040      	b.n	800a210 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	2b05      	cmp	r3, #5
 800a194:	d101      	bne.n	800a19a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	e03b      	b.n	800a212 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	6a1b      	ldr	r3, [r3, #32]
 800a1a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	6a1a      	ldr	r2, [r3, #32]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 0201 	bic.w	r2, r2, #1
 800a1b0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a1c0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	011b      	lsls	r3, r3, #4
 800a1c8:	68ba      	ldr	r2, [r7, #8]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	68ba      	ldr	r2, [r7, #8]
 800a1d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	621a      	str	r2, [r3, #32]
      break;
 800a1de:	e017      	b.n	800a210 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6818      	ldr	r0, [r3, #0]
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	6899      	ldr	r1, [r3, #8]
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	691b      	ldr	r3, [r3, #16]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	f000 f814 	bl	800a21a <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a1f2:	e00d      	b.n	800a210 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6818      	ldr	r0, [r3, #0]
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	6899      	ldr	r1, [r3, #8]
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	691b      	ldr	r3, [r3, #16]
 800a200:	461a      	mov	r2, r3
 800a202:	f000 f838 	bl	800a276 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a206:	e003      	b.n	800a210 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	75fb      	strb	r3, [r7, #23]
      break;
 800a20c:	e000      	b.n	800a210 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800a20e:	bf00      	nop
  }

  return status;
 800a210:	7dfb      	ldrb	r3, [r7, #23]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3718      	adds	r7, #24
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a21a:	b480      	push	{r7}
 800a21c:	b087      	sub	sp, #28
 800a21e:	af00      	add	r7, sp, #0
 800a220:	60f8      	str	r0, [r7, #12]
 800a222:	60b9      	str	r1, [r7, #8]
 800a224:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	6a1b      	ldr	r3, [r3, #32]
 800a22a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	6a1b      	ldr	r3, [r3, #32]
 800a230:	f023 0201 	bic.w	r2, r3, #1
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	699b      	ldr	r3, [r3, #24]
 800a23c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a244:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	011b      	lsls	r3, r3, #4
 800a24a:	693a      	ldr	r2, [r7, #16]
 800a24c:	4313      	orrs	r3, r2
 800a24e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	f023 030a 	bic.w	r3, r3, #10
 800a256:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a258:	697a      	ldr	r2, [r7, #20]
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	693a      	ldr	r2, [r7, #16]
 800a264:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	697a      	ldr	r2, [r7, #20]
 800a26a:	621a      	str	r2, [r3, #32]
}
 800a26c:	bf00      	nop
 800a26e:	371c      	adds	r7, #28
 800a270:	46bd      	mov	sp, r7
 800a272:	bc80      	pop	{r7}
 800a274:	4770      	bx	lr

0800a276 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a276:	b480      	push	{r7}
 800a278:	b087      	sub	sp, #28
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	60f8      	str	r0, [r7, #12]
 800a27e:	60b9      	str	r1, [r7, #8]
 800a280:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6a1b      	ldr	r3, [r3, #32]
 800a286:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	6a1b      	ldr	r3, [r3, #32]
 800a28c:	f023 0210 	bic.w	r2, r3, #16
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a2a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	031b      	lsls	r3, r3, #12
 800a2a6:	693a      	ldr	r2, [r7, #16]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a2b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	011b      	lsls	r3, r3, #4
 800a2b8:	697a      	ldr	r2, [r7, #20]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	693a      	ldr	r2, [r7, #16]
 800a2c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	697a      	ldr	r2, [r7, #20]
 800a2c8:	621a      	str	r2, [r3, #32]
}
 800a2ca:	bf00      	nop
 800a2cc:	371c      	adds	r7, #28
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bc80      	pop	{r7}
 800a2d2:	4770      	bx	lr

0800a2d4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	f043 0307 	orr.w	r3, r3, #7
 800a2f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	68fa      	ldr	r2, [r7, #12]
 800a2fc:	609a      	str	r2, [r3, #8]
}
 800a2fe:	bf00      	nop
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	bc80      	pop	{r7}
 800a306:	4770      	bx	lr

0800a308 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a308:	b480      	push	{r7}
 800a30a:	b087      	sub	sp, #28
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
 800a314:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a322:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	021a      	lsls	r2, r3, #8
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	431a      	orrs	r2, r3
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	4313      	orrs	r3, r2
 800a330:	697a      	ldr	r2, [r7, #20]
 800a332:	4313      	orrs	r3, r2
 800a334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	697a      	ldr	r2, [r7, #20]
 800a33a:	609a      	str	r2, [r3, #8]
}
 800a33c:	bf00      	nop
 800a33e:	371c      	adds	r7, #28
 800a340:	46bd      	mov	sp, r7
 800a342:	bc80      	pop	{r7}
 800a344:	4770      	bx	lr
	...

0800a348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d101      	bne.n	800a360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a35c:	2302      	movs	r3, #2
 800a35e:	e050      	b.n	800a402 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2202      	movs	r2, #2
 800a36c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	689b      	ldr	r3, [r3, #8]
 800a37e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a386:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68fa      	ldr	r2, [r7, #12]
 800a38e:	4313      	orrs	r3, r2
 800a390:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a1b      	ldr	r2, [pc, #108]	; (800a40c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d018      	beq.n	800a3d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a19      	ldr	r2, [pc, #100]	; (800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d013      	beq.n	800a3d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3b6:	d00e      	beq.n	800a3d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a15      	ldr	r2, [pc, #84]	; (800a414 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d009      	beq.n	800a3d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a14      	ldr	r2, [pc, #80]	; (800a418 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d004      	beq.n	800a3d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a12      	ldr	r2, [pc, #72]	; (800a41c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d10c      	bne.n	800a3f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3714      	adds	r7, #20
 800a406:	46bd      	mov	sp, r7
 800a408:	bc80      	pop	{r7}
 800a40a:	4770      	bx	lr
 800a40c:	40012c00 	.word	0x40012c00
 800a410:	40013400 	.word	0x40013400
 800a414:	40000400 	.word	0x40000400
 800a418:	40000800 	.word	0x40000800
 800a41c:	40000c00 	.word	0x40000c00

0800a420 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a428:	bf00      	nop
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bc80      	pop	{r7}
 800a430:	4770      	bx	lr

0800a432 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a432:	b480      	push	{r7}
 800a434:	b083      	sub	sp, #12
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a43a:	bf00      	nop
 800a43c:	370c      	adds	r7, #12
 800a43e:	46bd      	mov	sp, r7
 800a440:	bc80      	pop	{r7}
 800a442:	4770      	bx	lr

0800a444 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d101      	bne.n	800a456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e042      	b.n	800a4dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d106      	bne.n	800a470 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7f8 fc58 	bl	8002d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2224      	movs	r2, #36	; 0x24
 800a474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	68da      	ldr	r2, [r3, #12]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a486:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 fcd5 	bl	800ae38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	691a      	ldr	r2, [r3, #16]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a49c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	695a      	ldr	r2, [r3, #20]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a4ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68da      	ldr	r2, [r3, #12]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a4bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2220      	movs	r2, #32
 800a4c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2220      	movs	r2, #32
 800a4d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3708      	adds	r7, #8
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a4f8:	b2db      	uxtb	r3, r3
 800a4fa:	2b20      	cmp	r3, #32
 800a4fc:	d112      	bne.n	800a524 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d002      	beq.n	800a50a <HAL_UART_Receive_IT+0x26>
 800a504:	88fb      	ldrh	r3, [r7, #6]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d101      	bne.n	800a50e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	e00b      	b.n	800a526 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2200      	movs	r2, #0
 800a512:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a514:	88fb      	ldrh	r3, [r7, #6]
 800a516:	461a      	mov	r2, r3
 800a518:	68b9      	ldr	r1, [r7, #8]
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f000 fab7 	bl	800aa8e <UART_Start_Receive_IT>
 800a520:	4603      	mov	r3, r0
 800a522:	e000      	b.n	800a526 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a524:	2302      	movs	r3, #2
  }
}
 800a526:	4618      	mov	r0, r3
 800a528:	3710      	adds	r7, #16
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
	...

0800a530 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b0ba      	sub	sp, #232	; 0xe8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	695b      	ldr	r3, [r3, #20]
 800a552:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a556:	2300      	movs	r3, #0
 800a558:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a566:	f003 030f 	and.w	r3, r3, #15
 800a56a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a56e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10f      	bne.n	800a596 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a57a:	f003 0320 	and.w	r3, r3, #32
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d009      	beq.n	800a596 <HAL_UART_IRQHandler+0x66>
 800a582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a586:	f003 0320 	and.w	r3, r3, #32
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d003      	beq.n	800a596 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 fb93 	bl	800acba <UART_Receive_IT>
      return;
 800a594:	e25b      	b.n	800aa4e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a596:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 80de 	beq.w	800a75c <HAL_UART_IRQHandler+0x22c>
 800a5a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a5a4:	f003 0301 	and.w	r3, r3, #1
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d106      	bne.n	800a5ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a5ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	f000 80d1 	beq.w	800a75c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00b      	beq.n	800a5de <HAL_UART_IRQHandler+0xae>
 800a5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d005      	beq.n	800a5de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5d6:	f043 0201 	orr.w	r2, r3, #1
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a5de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5e2:	f003 0304 	and.w	r3, r3, #4
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00b      	beq.n	800a602 <HAL_UART_IRQHandler+0xd2>
 800a5ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a5ee:	f003 0301 	and.w	r3, r3, #1
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d005      	beq.n	800a602 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5fa:	f043 0202 	orr.w	r2, r3, #2
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a606:	f003 0302 	and.w	r3, r3, #2
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00b      	beq.n	800a626 <HAL_UART_IRQHandler+0xf6>
 800a60e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	2b00      	cmp	r3, #0
 800a618:	d005      	beq.n	800a626 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a61e:	f043 0204 	orr.w	r2, r3, #4
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a62a:	f003 0308 	and.w	r3, r3, #8
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d011      	beq.n	800a656 <HAL_UART_IRQHandler+0x126>
 800a632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a636:	f003 0320 	and.w	r3, r3, #32
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d105      	bne.n	800a64a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a63e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a642:	f003 0301 	and.w	r3, r3, #1
 800a646:	2b00      	cmp	r3, #0
 800a648:	d005      	beq.n	800a656 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a64e:	f043 0208 	orr.w	r2, r3, #8
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	f000 81f2 	beq.w	800aa44 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a664:	f003 0320 	and.w	r3, r3, #32
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d008      	beq.n	800a67e <HAL_UART_IRQHandler+0x14e>
 800a66c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a670:	f003 0320 	and.w	r3, r3, #32
 800a674:	2b00      	cmp	r3, #0
 800a676:	d002      	beq.n	800a67e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fb1e 	bl	800acba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	695b      	ldr	r3, [r3, #20]
 800a684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a688:	2b00      	cmp	r3, #0
 800a68a:	bf14      	ite	ne
 800a68c:	2301      	movne	r3, #1
 800a68e:	2300      	moveq	r3, #0
 800a690:	b2db      	uxtb	r3, r3
 800a692:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a69a:	f003 0308 	and.w	r3, r3, #8
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d103      	bne.n	800a6aa <HAL_UART_IRQHandler+0x17a>
 800a6a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d04f      	beq.n	800a74a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 fa28 	bl	800ab00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d041      	beq.n	800a742 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	3314      	adds	r3, #20
 800a6c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a6cc:	e853 3f00 	ldrex	r3, [r3]
 800a6d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a6d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a6d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	3314      	adds	r3, #20
 800a6e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a6ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a6ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a6f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a6fa:	e841 2300 	strex	r3, r2, [r1]
 800a6fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d1d9      	bne.n	800a6be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d013      	beq.n	800a73a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a716:	4a7e      	ldr	r2, [pc, #504]	; (800a910 <HAL_UART_IRQHandler+0x3e0>)
 800a718:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a71e:	4618      	mov	r0, r3
 800a720:	f7f9 fc9e 	bl	8004060 <HAL_DMA_Abort_IT>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d016      	beq.n	800a758 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a72e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a734:	4610      	mov	r0, r2
 800a736:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a738:	e00e      	b.n	800a758 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 f993 	bl	800aa66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a740:	e00a      	b.n	800a758 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 f98f 	bl	800aa66 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a748:	e006      	b.n	800a758 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f98b 	bl	800aa66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800a756:	e175      	b.n	800aa44 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a758:	bf00      	nop
    return;
 800a75a:	e173      	b.n	800aa44 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a760:	2b01      	cmp	r3, #1
 800a762:	f040 814f 	bne.w	800aa04 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a76a:	f003 0310 	and.w	r3, r3, #16
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 8148 	beq.w	800aa04 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a778:	f003 0310 	and.w	r3, r3, #16
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	f000 8141 	beq.w	800aa04 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a782:	2300      	movs	r3, #0
 800a784:	60bb      	str	r3, [r7, #8]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	60bb      	str	r3, [r7, #8]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	60bb      	str	r3, [r7, #8]
 800a796:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	695b      	ldr	r3, [r3, #20]
 800a79e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f000 80b6 	beq.w	800a914 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a7b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f000 8145 	beq.w	800aa48 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a7c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	f080 813e 	bcs.w	800aa48 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a7d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	2b20      	cmp	r3, #32
 800a7dc:	f000 8088 	beq.w	800a8f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	330c      	adds	r3, #12
 800a7e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a7ee:	e853 3f00 	ldrex	r3, [r3]
 800a7f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a7f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a7fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	330c      	adds	r3, #12
 800a808:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a80c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a810:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a814:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a818:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a81c:	e841 2300 	strex	r3, r2, [r1]
 800a820:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a824:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1d9      	bne.n	800a7e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	3314      	adds	r3, #20
 800a832:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a834:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a836:	e853 3f00 	ldrex	r3, [r3]
 800a83a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a83c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a83e:	f023 0301 	bic.w	r3, r3, #1
 800a842:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	3314      	adds	r3, #20
 800a84c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a850:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a854:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a856:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a858:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a85c:	e841 2300 	strex	r3, r2, [r1]
 800a860:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a862:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a864:	2b00      	cmp	r3, #0
 800a866:	d1e1      	bne.n	800a82c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	3314      	adds	r3, #20
 800a86e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a870:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a872:	e853 3f00 	ldrex	r3, [r3]
 800a876:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a878:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a87a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a87e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3314      	adds	r3, #20
 800a888:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a88c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a88e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a890:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a892:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a894:	e841 2300 	strex	r3, r2, [r1]
 800a898:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a89a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d1e3      	bne.n	800a868 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2220      	movs	r2, #32
 800a8a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	330c      	adds	r3, #12
 800a8b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8b8:	e853 3f00 	ldrex	r3, [r3]
 800a8bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a8be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8c0:	f023 0310 	bic.w	r3, r3, #16
 800a8c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	330c      	adds	r3, #12
 800a8ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a8d2:	65ba      	str	r2, [r7, #88]	; 0x58
 800a8d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a8d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8da:	e841 2300 	strex	r3, r2, [r1]
 800a8de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a8e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1e3      	bne.n	800a8ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7f9 fb7c 	bl	8003fe8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2202      	movs	r2, #2
 800a8f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a8fe:	b29b      	uxth	r3, r3
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	b29b      	uxth	r3, r3
 800a904:	4619      	mov	r1, r3
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f8b6 	bl	800aa78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a90c:	e09c      	b.n	800aa48 <HAL_UART_IRQHandler+0x518>
 800a90e:	bf00      	nop
 800a910:	0800abc5 	.word	0x0800abc5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a91c:	b29b      	uxth	r3, r3
 800a91e:	1ad3      	subs	r3, r2, r3
 800a920:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a928:	b29b      	uxth	r3, r3
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f000 808e 	beq.w	800aa4c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a930:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 8089 	beq.w	800aa4c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	330c      	adds	r3, #12
 800a940:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a944:	e853 3f00 	ldrex	r3, [r3]
 800a948:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a94a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a94c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a950:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	330c      	adds	r3, #12
 800a95a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a95e:	647a      	str	r2, [r7, #68]	; 0x44
 800a960:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a962:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a964:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a966:	e841 2300 	strex	r3, r2, [r1]
 800a96a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a96c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d1e3      	bne.n	800a93a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	3314      	adds	r3, #20
 800a978:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97c:	e853 3f00 	ldrex	r3, [r3]
 800a980:	623b      	str	r3, [r7, #32]
   return(result);
 800a982:	6a3b      	ldr	r3, [r7, #32]
 800a984:	f023 0301 	bic.w	r3, r3, #1
 800a988:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3314      	adds	r3, #20
 800a992:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a996:	633a      	str	r2, [r7, #48]	; 0x30
 800a998:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a99c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a99e:	e841 2300 	strex	r3, r2, [r1]
 800a9a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d1e3      	bne.n	800a972 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2220      	movs	r2, #32
 800a9ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	330c      	adds	r3, #12
 800a9be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	e853 3f00 	ldrex	r3, [r3]
 800a9c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f023 0310 	bic.w	r3, r3, #16
 800a9ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	330c      	adds	r3, #12
 800a9d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a9dc:	61fa      	str	r2, [r7, #28]
 800a9de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9e0:	69b9      	ldr	r1, [r7, #24]
 800a9e2:	69fa      	ldr	r2, [r7, #28]
 800a9e4:	e841 2300 	strex	r3, r2, [r1]
 800a9e8:	617b      	str	r3, [r7, #20]
   return(result);
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d1e3      	bne.n	800a9b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2202      	movs	r2, #2
 800a9f4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a9f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f000 f83b 	bl	800aa78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aa02:	e023      	b.n	800aa4c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aa04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d009      	beq.n	800aa24 <HAL_UART_IRQHandler+0x4f4>
 800aa10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d003      	beq.n	800aa24 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 f8e5 	bl	800abec <UART_Transmit_IT>
    return;
 800aa22:	e014      	b.n	800aa4e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aa24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d00e      	beq.n	800aa4e <HAL_UART_IRQHandler+0x51e>
 800aa30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d008      	beq.n	800aa4e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 f924 	bl	800ac8a <UART_EndTransmit_IT>
    return;
 800aa42:	e004      	b.n	800aa4e <HAL_UART_IRQHandler+0x51e>
    return;
 800aa44:	bf00      	nop
 800aa46:	e002      	b.n	800aa4e <HAL_UART_IRQHandler+0x51e>
      return;
 800aa48:	bf00      	nop
 800aa4a:	e000      	b.n	800aa4e <HAL_UART_IRQHandler+0x51e>
      return;
 800aa4c:	bf00      	nop
  }
}
 800aa4e:	37e8      	adds	r7, #232	; 0xe8
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800aa5c:	bf00      	nop
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bc80      	pop	{r7}
 800aa64:	4770      	bx	lr

0800aa66 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aa66:	b480      	push	{r7}
 800aa68:	b083      	sub	sp, #12
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800aa6e:	bf00      	nop
 800aa70:	370c      	adds	r7, #12
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bc80      	pop	{r7}
 800aa76:	4770      	bx	lr

0800aa78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b083      	sub	sp, #12
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	460b      	mov	r3, r1
 800aa82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aa84:	bf00      	nop
 800aa86:	370c      	adds	r7, #12
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bc80      	pop	{r7}
 800aa8c:	4770      	bx	lr

0800aa8e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa8e:	b480      	push	{r7}
 800aa90:	b085      	sub	sp, #20
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	60f8      	str	r0, [r7, #12]
 800aa96:	60b9      	str	r1, [r7, #8]
 800aa98:	4613      	mov	r3, r2
 800aa9a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	88fa      	ldrh	r2, [r7, #6]
 800aaa6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	88fa      	ldrh	r2, [r7, #6]
 800aaac:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2200      	movs	r2, #0
 800aab2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2222      	movs	r2, #34	; 0x22
 800aab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	691b      	ldr	r3, [r3, #16]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d007      	beq.n	800aad4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	68da      	ldr	r2, [r3, #12]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aad2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	695a      	ldr	r2, [r3, #20]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f042 0201 	orr.w	r2, r2, #1
 800aae2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68da      	ldr	r2, [r3, #12]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f042 0220 	orr.w	r2, r2, #32
 800aaf2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bc80      	pop	{r7}
 800aafe:	4770      	bx	lr

0800ab00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b095      	sub	sp, #84	; 0x54
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	330c      	adds	r3, #12
 800ab0e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab12:	e853 3f00 	ldrex	r3, [r3]
 800ab16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	330c      	adds	r3, #12
 800ab26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab28:	643a      	str	r2, [r7, #64]	; 0x40
 800ab2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab30:	e841 2300 	strex	r3, r2, [r1]
 800ab34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d1e5      	bne.n	800ab08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	3314      	adds	r3, #20
 800ab42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	e853 3f00 	ldrex	r3, [r3]
 800ab4a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab4c:	69fb      	ldr	r3, [r7, #28]
 800ab4e:	f023 0301 	bic.w	r3, r3, #1
 800ab52:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	3314      	adds	r3, #20
 800ab5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab64:	e841 2300 	strex	r3, r2, [r1]
 800ab68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1e5      	bne.n	800ab3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d119      	bne.n	800abac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	330c      	adds	r3, #12
 800ab7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	e853 3f00 	ldrex	r3, [r3]
 800ab86:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	f023 0310 	bic.w	r3, r3, #16
 800ab8e:	647b      	str	r3, [r7, #68]	; 0x44
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	330c      	adds	r3, #12
 800ab96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab98:	61ba      	str	r2, [r7, #24]
 800ab9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9c:	6979      	ldr	r1, [r7, #20]
 800ab9e:	69ba      	ldr	r2, [r7, #24]
 800aba0:	e841 2300 	strex	r3, r2, [r1]
 800aba4:	613b      	str	r3, [r7, #16]
   return(result);
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d1e5      	bne.n	800ab78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2220      	movs	r2, #32
 800abb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800abba:	bf00      	nop
 800abbc:	3754      	adds	r7, #84	; 0x54
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bc80      	pop	{r7}
 800abc2:	4770      	bx	lr

0800abc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	2200      	movs	r2, #0
 800abdc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f7ff ff41 	bl	800aa66 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe4:	bf00      	nop
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800abec:	b480      	push	{r7}
 800abee:	b085      	sub	sp, #20
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b21      	cmp	r3, #33	; 0x21
 800abfe:	d13e      	bne.n	800ac7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac08:	d114      	bne.n	800ac34 <UART_Transmit_IT+0x48>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	691b      	ldr	r3, [r3, #16]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d110      	bne.n	800ac34 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a1b      	ldr	r3, [r3, #32]
 800ac16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	881b      	ldrh	r3, [r3, #0]
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	1c9a      	adds	r2, r3, #2
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	621a      	str	r2, [r3, #32]
 800ac32:	e008      	b.n	800ac46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6a1b      	ldr	r3, [r3, #32]
 800ac38:	1c59      	adds	r1, r3, #1
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	6211      	str	r1, [r2, #32]
 800ac3e:	781a      	ldrb	r2, [r3, #0]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	4619      	mov	r1, r3
 800ac54:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d10f      	bne.n	800ac7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	68da      	ldr	r2, [r3, #12]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	68da      	ldr	r2, [r3, #12]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	e000      	b.n	800ac80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ac7e:	2302      	movs	r3, #2
  }
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3714      	adds	r7, #20
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bc80      	pop	{r7}
 800ac88:	4770      	bx	lr

0800ac8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b082      	sub	sp, #8
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	68da      	ldr	r2, [r3, #12]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aca0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2220      	movs	r2, #32
 800aca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f7ff fed2 	bl	800aa54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3708      	adds	r7, #8
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b08c      	sub	sp, #48	; 0x30
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	2b22      	cmp	r3, #34	; 0x22
 800accc:	f040 80ae 	bne.w	800ae2c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	689b      	ldr	r3, [r3, #8]
 800acd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acd8:	d117      	bne.n	800ad0a <UART_Receive_IT+0x50>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d113      	bne.n	800ad0a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ace2:	2300      	movs	r3, #0
 800ace4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acf8:	b29a      	uxth	r2, r3
 800acfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acfc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad02:	1c9a      	adds	r2, r3, #2
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	629a      	str	r2, [r3, #40]	; 0x28
 800ad08:	e026      	b.n	800ad58 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ad10:	2300      	movs	r3, #0
 800ad12:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	689b      	ldr	r3, [r3, #8]
 800ad18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad1c:	d007      	beq.n	800ad2e <UART_Receive_IT+0x74>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	689b      	ldr	r3, [r3, #8]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d10a      	bne.n	800ad3c <UART_Receive_IT+0x82>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	691b      	ldr	r3, [r3, #16]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d106      	bne.n	800ad3c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	b2da      	uxtb	r2, r3
 800ad36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad38:	701a      	strb	r2, [r3, #0]
 800ad3a:	e008      	b.n	800ad4e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad4c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad52:	1c5a      	adds	r2, r3, #1
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	4619      	mov	r1, r3
 800ad66:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d15d      	bne.n	800ae28 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	68da      	ldr	r2, [r3, #12]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f022 0220 	bic.w	r2, r2, #32
 800ad7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	68da      	ldr	r2, [r3, #12]
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ad8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	695a      	ldr	r2, [r3, #20]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f022 0201 	bic.w	r2, r2, #1
 800ad9a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2220      	movs	r2, #32
 800ada0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2200      	movs	r2, #0
 800ada8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adae:	2b01      	cmp	r3, #1
 800adb0:	d135      	bne.n	800ae1e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2200      	movs	r2, #0
 800adb6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	330c      	adds	r3, #12
 800adbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	e853 3f00 	ldrex	r3, [r3]
 800adc6:	613b      	str	r3, [r7, #16]
   return(result);
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	f023 0310 	bic.w	r3, r3, #16
 800adce:	627b      	str	r3, [r7, #36]	; 0x24
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	330c      	adds	r3, #12
 800add6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800add8:	623a      	str	r2, [r7, #32]
 800adda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800addc:	69f9      	ldr	r1, [r7, #28]
 800adde:	6a3a      	ldr	r2, [r7, #32]
 800ade0:	e841 2300 	strex	r3, r2, [r1]
 800ade4:	61bb      	str	r3, [r7, #24]
   return(result);
 800ade6:	69bb      	ldr	r3, [r7, #24]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1e5      	bne.n	800adb8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f003 0310 	and.w	r3, r3, #16
 800adf6:	2b10      	cmp	r3, #16
 800adf8:	d10a      	bne.n	800ae10 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800adfa:	2300      	movs	r3, #0
 800adfc:	60fb      	str	r3, [r7, #12]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	60fb      	str	r3, [r7, #12]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	60fb      	str	r3, [r7, #12]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ae14:	4619      	mov	r1, r3
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f7ff fe2e 	bl	800aa78 <HAL_UARTEx_RxEventCallback>
 800ae1c:	e002      	b.n	800ae24 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f7f7 f80a 	bl	8001e38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ae24:	2300      	movs	r3, #0
 800ae26:	e002      	b.n	800ae2e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	e000      	b.n	800ae2e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ae2c:	2302      	movs	r3, #2
  }
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3730      	adds	r7, #48	; 0x30
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
	...

0800ae38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b084      	sub	sp, #16
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	691b      	ldr	r3, [r3, #16]
 800ae46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	68da      	ldr	r2, [r3, #12]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	430a      	orrs	r2, r1
 800ae54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	689a      	ldr	r2, [r3, #8]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	431a      	orrs	r2, r3
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	695b      	ldr	r3, [r3, #20]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	68db      	ldr	r3, [r3, #12]
 800ae6e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800ae72:	f023 030c 	bic.w	r3, r3, #12
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	6812      	ldr	r2, [r2, #0]
 800ae7a:	68b9      	ldr	r1, [r7, #8]
 800ae7c:	430b      	orrs	r3, r1
 800ae7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	699a      	ldr	r2, [r3, #24]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	430a      	orrs	r2, r1
 800ae94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a2c      	ldr	r2, [pc, #176]	; (800af4c <UART_SetConfig+0x114>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d103      	bne.n	800aea8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800aea0:	f7fc ff94 	bl	8007dcc <HAL_RCC_GetPCLK2Freq>
 800aea4:	60f8      	str	r0, [r7, #12]
 800aea6:	e002      	b.n	800aeae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800aea8:	f7fc ff7c 	bl	8007da4 <HAL_RCC_GetPCLK1Freq>
 800aeac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aeae:	68fa      	ldr	r2, [r7, #12]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	4413      	add	r3, r2
 800aeb6:	009a      	lsls	r2, r3, #2
 800aeb8:	441a      	add	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	685b      	ldr	r3, [r3, #4]
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	fbb2 f3f3 	udiv	r3, r2, r3
 800aec4:	4a22      	ldr	r2, [pc, #136]	; (800af50 <UART_SetConfig+0x118>)
 800aec6:	fba2 2303 	umull	r2, r3, r2, r3
 800aeca:	095b      	lsrs	r3, r3, #5
 800aecc:	0119      	lsls	r1, r3, #4
 800aece:	68fa      	ldr	r2, [r7, #12]
 800aed0:	4613      	mov	r3, r2
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	4413      	add	r3, r2
 800aed6:	009a      	lsls	r2, r3, #2
 800aed8:	441a      	add	r2, r3
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	fbb2 f2f3 	udiv	r2, r2, r3
 800aee4:	4b1a      	ldr	r3, [pc, #104]	; (800af50 <UART_SetConfig+0x118>)
 800aee6:	fba3 0302 	umull	r0, r3, r3, r2
 800aeea:	095b      	lsrs	r3, r3, #5
 800aeec:	2064      	movs	r0, #100	; 0x64
 800aeee:	fb00 f303 	mul.w	r3, r0, r3
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	011b      	lsls	r3, r3, #4
 800aef6:	3332      	adds	r3, #50	; 0x32
 800aef8:	4a15      	ldr	r2, [pc, #84]	; (800af50 <UART_SetConfig+0x118>)
 800aefa:	fba2 2303 	umull	r2, r3, r2, r3
 800aefe:	095b      	lsrs	r3, r3, #5
 800af00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af04:	4419      	add	r1, r3
 800af06:	68fa      	ldr	r2, [r7, #12]
 800af08:	4613      	mov	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	009a      	lsls	r2, r3, #2
 800af10:	441a      	add	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	fbb2 f2f3 	udiv	r2, r2, r3
 800af1c:	4b0c      	ldr	r3, [pc, #48]	; (800af50 <UART_SetConfig+0x118>)
 800af1e:	fba3 0302 	umull	r0, r3, r3, r2
 800af22:	095b      	lsrs	r3, r3, #5
 800af24:	2064      	movs	r0, #100	; 0x64
 800af26:	fb00 f303 	mul.w	r3, r0, r3
 800af2a:	1ad3      	subs	r3, r2, r3
 800af2c:	011b      	lsls	r3, r3, #4
 800af2e:	3332      	adds	r3, #50	; 0x32
 800af30:	4a07      	ldr	r2, [pc, #28]	; (800af50 <UART_SetConfig+0x118>)
 800af32:	fba2 2303 	umull	r2, r3, r2, r3
 800af36:	095b      	lsrs	r3, r3, #5
 800af38:	f003 020f 	and.w	r2, r3, #15
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	440a      	add	r2, r1
 800af42:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800af44:	bf00      	nop
 800af46:	3710      	adds	r7, #16
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	40013800 	.word	0x40013800
 800af50:	51eb851f 	.word	0x51eb851f

0800af54 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800af54:	b084      	sub	sp, #16
 800af56:	b480      	push	{r7}
 800af58:	b085      	sub	sp, #20
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
 800af5e:	f107 001c 	add.w	r0, r7, #28
 800af62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800af6a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800af6c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800af6e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800af70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800af72:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800af74:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800af76:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800af78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800af7a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800af7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800af7e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	4313      	orrs	r3, r2
 800af84:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800af8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	431a      	orrs	r2, r3
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800af9a:	2300      	movs	r3, #0
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3714      	adds	r7, #20
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bc80      	pop	{r7}
 800afa4:	b004      	add	sp, #16
 800afa6:	4770      	bx	lr

0800afa8 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	370c      	adds	r7, #12
 800afba:	46bd      	mov	sp, r7
 800afbc:	bc80      	pop	{r7}
 800afbe:	4770      	bx	lr

0800afc0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	bc80      	pop	{r7}
 800afde:	4770      	bx	lr

0800afe0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2203      	movs	r2, #3
 800afec:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800afee:	2300      	movs	r3, #0
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	370c      	adds	r7, #12
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bc80      	pop	{r7}
 800aff8:	4770      	bx	lr

0800affa <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800affa:	b480      	push	{r7}
 800affc:	b083      	sub	sp, #12
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f003 0303 	and.w	r3, r3, #3
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	370c      	adds	r7, #12
 800b00e:	46bd      	mov	sp, r7
 800b010:	bc80      	pop	{r7}
 800b012:	4770      	bx	lr

0800b014 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b01e:	2300      	movs	r3, #0
 800b020:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b032:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b038:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b03e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b040:	68fa      	ldr	r2, [r7, #12]
 800b042:	4313      	orrs	r3, r2
 800b044:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b04e:	f023 030f 	bic.w	r3, r3, #15
 800b052:	68fa      	ldr	r2, [r7, #12]
 800b054:	431a      	orrs	r2, r3
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3714      	adds	r7, #20
 800b060:	46bd      	mov	sp, r7
 800b062:	bc80      	pop	{r7}
 800b064:	4770      	bx	lr

0800b066 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b066:	b480      	push	{r7}
 800b068:	b083      	sub	sp, #12
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	691b      	ldr	r3, [r3, #16]
 800b072:	b2db      	uxtb	r3, r3
}
 800b074:	4618      	mov	r0, r3
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	bc80      	pop	{r7}
 800b07c:	4770      	bx	lr

0800b07e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b07e:	b480      	push	{r7}
 800b080:	b085      	sub	sp, #20
 800b082:	af00      	add	r7, sp, #0
 800b084:	6078      	str	r0, [r7, #4]
 800b086:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	3314      	adds	r3, #20
 800b08c:	461a      	mov	r2, r3
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	4413      	add	r3, r2
 800b092:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
}  
 800b098:	4618      	mov	r0, r3
 800b09a:	3714      	adds	r7, #20
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bc80      	pop	{r7}
 800b0a0:	4770      	bx	lr

0800b0a2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b0a2:	b480      	push	{r7}
 800b0a4:	b085      	sub	sp, #20
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
 800b0aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	685a      	ldr	r2, [r3, #4]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b0c8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b0ce:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b0d4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b0d6:	68fa      	ldr	r2, [r7, #12]
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0e0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	431a      	orrs	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b0ec:	2300      	movs	r3, #0

}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bc80      	pop	{r7}
 800b0f6:	4770      	bx	lr

0800b0f8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b088      	sub	sp, #32
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b106:	2310      	movs	r3, #16
 800b108:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b10a:	2340      	movs	r3, #64	; 0x40
 800b10c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b10e:	2300      	movs	r3, #0
 800b110:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b116:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b118:	f107 0308 	add.w	r3, r7, #8
 800b11c:	4619      	mov	r1, r3
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f7ff ff78 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b124:	f241 3288 	movw	r2, #5000	; 0x1388
 800b128:	2110      	movs	r1, #16
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f000 fa18 	bl	800b560 <SDMMC_GetCmdResp1>
 800b130:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b132:	69fb      	ldr	r3, [r7, #28]
}
 800b134:	4618      	mov	r0, r3
 800b136:	3720      	adds	r7, #32
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b088      	sub	sp, #32
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b14a:	2311      	movs	r3, #17
 800b14c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b14e:	2340      	movs	r3, #64	; 0x40
 800b150:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b152:	2300      	movs	r3, #0
 800b154:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b15a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b15c:	f107 0308 	add.w	r3, r7, #8
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f7ff ff56 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b168:	f241 3288 	movw	r2, #5000	; 0x1388
 800b16c:	2111      	movs	r1, #17
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f000 f9f6 	bl	800b560 <SDMMC_GetCmdResp1>
 800b174:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b176:	69fb      	ldr	r3, [r7, #28]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3720      	adds	r7, #32
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b088      	sub	sp, #32
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b18e:	2312      	movs	r3, #18
 800b190:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b192:	2340      	movs	r3, #64	; 0x40
 800b194:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b196:	2300      	movs	r3, #0
 800b198:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b19a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b19e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1a0:	f107 0308 	add.w	r3, r7, #8
 800b1a4:	4619      	mov	r1, r3
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f7ff ff34 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b1ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1b0:	2112      	movs	r1, #18
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f9d4 	bl	800b560 <SDMMC_GetCmdResp1>
 800b1b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1ba:	69fb      	ldr	r3, [r7, #28]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3720      	adds	r7, #32
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b088      	sub	sp, #32
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b1d2:	2318      	movs	r3, #24
 800b1d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1d6:	2340      	movs	r3, #64	; 0x40
 800b1d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1e4:	f107 0308 	add.w	r3, r7, #8
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff ff12 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b1f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1f4:	2118      	movs	r1, #24
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 f9b2 	bl	800b560 <SDMMC_GetCmdResp1>
 800b1fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1fe:	69fb      	ldr	r3, [r7, #28]
}
 800b200:	4618      	mov	r0, r3
 800b202:	3720      	adds	r7, #32
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b088      	sub	sp, #32
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b216:	2319      	movs	r3, #25
 800b218:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b21a:	2340      	movs	r3, #64	; 0x40
 800b21c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b21e:	2300      	movs	r3, #0
 800b220:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b226:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b228:	f107 0308 	add.w	r3, r7, #8
 800b22c:	4619      	mov	r1, r3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f7ff fef0 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b234:	f241 3288 	movw	r2, #5000	; 0x1388
 800b238:	2119      	movs	r1, #25
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f990 	bl	800b560 <SDMMC_GetCmdResp1>
 800b240:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b242:	69fb      	ldr	r3, [r7, #28]
}
 800b244:	4618      	mov	r0, r3
 800b246:	3720      	adds	r7, #32
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b088      	sub	sp, #32
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b254:	2300      	movs	r3, #0
 800b256:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b258:	230c      	movs	r3, #12
 800b25a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b25c:	2340      	movs	r3, #64	; 0x40
 800b25e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b260:	2300      	movs	r3, #0
 800b262:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b268:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b26a:	f107 0308 	add.w	r3, r7, #8
 800b26e:	4619      	mov	r1, r3
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f7ff fecf 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b276:	4a05      	ldr	r2, [pc, #20]	; (800b28c <SDMMC_CmdStopTransfer+0x40>)
 800b278:	210c      	movs	r1, #12
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f970 	bl	800b560 <SDMMC_GetCmdResp1>
 800b280:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b282:	69fb      	ldr	r3, [r7, #28]
}
 800b284:	4618      	mov	r0, r3
 800b286:	3720      	adds	r7, #32
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	05f5e100 	.word	0x05f5e100

0800b290 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b08a      	sub	sp, #40	; 0x28
 800b294:	af00      	add	r7, sp, #0
 800b296:	60f8      	str	r0, [r7, #12]
 800b298:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b2a0:	2307      	movs	r3, #7
 800b2a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2a4:	2340      	movs	r3, #64	; 0x40
 800b2a6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2b0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2b2:	f107 0310 	add.w	r3, r7, #16
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	68f8      	ldr	r0, [r7, #12]
 800b2ba:	f7ff feab 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b2be:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2c2:	2107      	movs	r1, #7
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f000 f94b 	bl	800b560 <SDMMC_GetCmdResp1>
 800b2ca:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3728      	adds	r7, #40	; 0x28
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b088      	sub	sp, #32
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2f4:	f107 0308 	add.w	r3, r7, #8
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7ff fe8a 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 fb63 	bl	800b9cc <SDMMC_GetCmdError>
 800b306:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b308:	69fb      	ldr	r3, [r7, #28]
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3720      	adds	r7, #32
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b088      	sub	sp, #32
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b31a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b31e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b320:	2308      	movs	r3, #8
 800b322:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b324:	2340      	movs	r3, #64	; 0x40
 800b326:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b328:	2300      	movs	r3, #0
 800b32a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b32c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b330:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b332:	f107 0308 	add.w	r3, r7, #8
 800b336:	4619      	mov	r1, r3
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f7ff fe6b 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 faf6 	bl	800b930 <SDMMC_GetCmdResp7>
 800b344:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b346:	69fb      	ldr	r3, [r7, #28]
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3720      	adds	r7, #32
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b088      	sub	sp, #32
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b35e:	2337      	movs	r3, #55	; 0x37
 800b360:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b362:	2340      	movs	r3, #64	; 0x40
 800b364:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b366:	2300      	movs	r3, #0
 800b368:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b36a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b36e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b370:	f107 0308 	add.w	r3, r7, #8
 800b374:	4619      	mov	r1, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7ff fe4c 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b37c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b380:	2137      	movs	r1, #55	; 0x37
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f000 f8ec 	bl	800b560 <SDMMC_GetCmdResp1>
 800b388:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b38a:	69fb      	ldr	r3, [r7, #28]
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3720      	adds	r7, #32
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b088      	sub	sp, #32
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b3aa:	2329      	movs	r3, #41	; 0x29
 800b3ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ae:	2340      	movs	r3, #64	; 0x40
 800b3b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3bc:	f107 0308 	add.w	r3, r7, #8
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f7ff fe26 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 f9ff 	bl	800b7cc <SDMMC_GetCmdResp3>
 800b3ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3d0:	69fb      	ldr	r3, [r7, #28]
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3720      	adds	r7, #32
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}

0800b3da <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b3da:	b580      	push	{r7, lr}
 800b3dc:	b088      	sub	sp, #32
 800b3de:	af00      	add	r7, sp, #0
 800b3e0:	6078      	str	r0, [r7, #4]
 800b3e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b3e8:	2306      	movs	r3, #6
 800b3ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ec:	2340      	movs	r3, #64	; 0x40
 800b3ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3fa:	f107 0308 	add.w	r3, r7, #8
 800b3fe:	4619      	mov	r1, r3
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f7ff fe07 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b406:	f241 3288 	movw	r2, #5000	; 0x1388
 800b40a:	2106      	movs	r1, #6
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 f8a7 	bl	800b560 <SDMMC_GetCmdResp1>
 800b412:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b414:	69fb      	ldr	r3, [r7, #28]
}
 800b416:	4618      	mov	r0, r3
 800b418:	3720      	adds	r7, #32
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b41e:	b580      	push	{r7, lr}
 800b420:	b088      	sub	sp, #32
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b426:	2300      	movs	r3, #0
 800b428:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b42a:	2333      	movs	r3, #51	; 0x33
 800b42c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b42e:	2340      	movs	r3, #64	; 0x40
 800b430:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b432:	2300      	movs	r3, #0
 800b434:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b436:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b43a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b43c:	f107 0308 	add.w	r3, r7, #8
 800b440:	4619      	mov	r1, r3
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f7ff fde6 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b448:	f241 3288 	movw	r2, #5000	; 0x1388
 800b44c:	2133      	movs	r1, #51	; 0x33
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f000 f886 	bl	800b560 <SDMMC_GetCmdResp1>
 800b454:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b456:	69fb      	ldr	r3, [r7, #28]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3720      	adds	r7, #32
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}

0800b460 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b088      	sub	sp, #32
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b468:	2300      	movs	r3, #0
 800b46a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b46c:	2302      	movs	r3, #2
 800b46e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b470:	23c0      	movs	r3, #192	; 0xc0
 800b472:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b474:	2300      	movs	r3, #0
 800b476:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b478:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b47c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b47e:	f107 0308 	add.w	r3, r7, #8
 800b482:	4619      	mov	r1, r3
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f7ff fdc5 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f956 	bl	800b73c <SDMMC_GetCmdResp2>
 800b490:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b492:	69fb      	ldr	r3, [r7, #28]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3720      	adds	r7, #32
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b088      	sub	sp, #32
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b4aa:	2309      	movs	r3, #9
 800b4ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4ae:	23c0      	movs	r3, #192	; 0xc0
 800b4b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4bc:	f107 0308 	add.w	r3, r7, #8
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f7ff fda6 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 f937 	bl	800b73c <SDMMC_GetCmdResp2>
 800b4ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4d0:	69fb      	ldr	r3, [r7, #28]
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3720      	adds	r7, #32
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b088      	sub	sp, #32
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
 800b4e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b4e8:	2303      	movs	r3, #3
 800b4ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4ec:	2340      	movs	r3, #64	; 0x40
 800b4ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4fa:	f107 0308 	add.w	r3, r7, #8
 800b4fe:	4619      	mov	r1, r3
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7ff fd87 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b506:	683a      	ldr	r2, [r7, #0]
 800b508:	2103      	movs	r1, #3
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 f99a 	bl	800b844 <SDMMC_GetCmdResp6>
 800b510:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b512:	69fb      	ldr	r3, [r7, #28]
}
 800b514:	4618      	mov	r0, r3
 800b516:	3720      	adds	r7, #32
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b088      	sub	sp, #32
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b52a:	230d      	movs	r3, #13
 800b52c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b52e:	2340      	movs	r3, #64	; 0x40
 800b530:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b532:	2300      	movs	r3, #0
 800b534:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b53a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b53c:	f107 0308 	add.w	r3, r7, #8
 800b540:	4619      	mov	r1, r3
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f7ff fd66 	bl	800b014 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b548:	f241 3288 	movw	r2, #5000	; 0x1388
 800b54c:	210d      	movs	r1, #13
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 f806 	bl	800b560 <SDMMC_GetCmdResp1>
 800b554:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b556:	69fb      	ldr	r3, [r7, #28]
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3720      	adds	r7, #32
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b088      	sub	sp, #32
 800b564:	af00      	add	r7, sp, #0
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	460b      	mov	r3, r1
 800b56a:	607a      	str	r2, [r7, #4]
 800b56c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b56e:	4b70      	ldr	r3, [pc, #448]	; (800b730 <SDMMC_GetCmdResp1+0x1d0>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a70      	ldr	r2, [pc, #448]	; (800b734 <SDMMC_GetCmdResp1+0x1d4>)
 800b574:	fba2 2303 	umull	r2, r3, r2, r3
 800b578:	0a5a      	lsrs	r2, r3, #9
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	fb02 f303 	mul.w	r3, r2, r3
 800b580:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	1e5a      	subs	r2, r3, #1
 800b586:	61fa      	str	r2, [r7, #28]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d102      	bne.n	800b592 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b58c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b590:	e0c9      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b596:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b598:	69bb      	ldr	r3, [r7, #24]
 800b59a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d0ef      	beq.n	800b582 <SDMMC_GetCmdResp1+0x22>
 800b5a2:	69bb      	ldr	r3, [r7, #24]
 800b5a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d1ea      	bne.n	800b582 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5b0:	f003 0304 	and.w	r3, r3, #4
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d004      	beq.n	800b5c2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2204      	movs	r2, #4
 800b5bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b5be:	2304      	movs	r3, #4
 800b5c0:	e0b1      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5c6:	f003 0301 	and.w	r3, r3, #1
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d004      	beq.n	800b5d8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e0a6      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	22c5      	movs	r2, #197	; 0xc5
 800b5dc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f7ff fd41 	bl	800b066 <SDIO_GetCommandResponse>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	7afb      	ldrb	r3, [r7, #11]
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d001      	beq.n	800b5f2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	e099      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b5f2:	2100      	movs	r1, #0
 800b5f4:	68f8      	ldr	r0, [r7, #12]
 800b5f6:	f7ff fd42 	bl	800b07e <SDIO_GetResponse>
 800b5fa:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b5fc:	697a      	ldr	r2, [r7, #20]
 800b5fe:	4b4e      	ldr	r3, [pc, #312]	; (800b738 <SDMMC_GetCmdResp1+0x1d8>)
 800b600:	4013      	ands	r3, r2
 800b602:	2b00      	cmp	r3, #0
 800b604:	d101      	bne.n	800b60a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b606:	2300      	movs	r3, #0
 800b608:	e08d      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	da02      	bge.n	800b616 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b610:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b614:	e087      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d001      	beq.n	800b624 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b620:	2340      	movs	r3, #64	; 0x40
 800b622:	e080      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d001      	beq.n	800b632 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b62e:	2380      	movs	r3, #128	; 0x80
 800b630:	e079      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d002      	beq.n	800b642 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b63c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b640:	e071      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d002      	beq.n	800b652 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b64c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b650:	e069      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d002      	beq.n	800b662 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b65c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b660:	e061      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d002      	beq.n	800b672 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b66c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b670:	e059      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d002      	beq.n	800b682 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b67c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b680:	e051      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d002      	beq.n	800b692 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b68c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b690:	e049      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d002      	beq.n	800b6a2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b69c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6a0:	e041      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d002      	beq.n	800b6b2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b6ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6b0:	e039      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d002      	beq.n	800b6c2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b6bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b6c0:	e031      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d002      	beq.n	800b6d2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b6cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b6d0:	e029      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d002      	beq.n	800b6e2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b6dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b6e0:	e021      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d002      	beq.n	800b6f2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b6ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b6f0:	e019      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d002      	beq.n	800b702 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b6fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b700:	e011      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d002      	beq.n	800b712 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b70c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b710:	e009      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f003 0308 	and.w	r3, r3, #8
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b71c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b720:	e001      	b.n	800b726 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b722:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b726:	4618      	mov	r0, r3
 800b728:	3720      	adds	r7, #32
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	200000a0 	.word	0x200000a0
 800b734:	10624dd3 	.word	0x10624dd3
 800b738:	fdffe008 	.word	0xfdffe008

0800b73c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b744:	4b1f      	ldr	r3, [pc, #124]	; (800b7c4 <SDMMC_GetCmdResp2+0x88>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4a1f      	ldr	r2, [pc, #124]	; (800b7c8 <SDMMC_GetCmdResp2+0x8c>)
 800b74a:	fba2 2303 	umull	r2, r3, r2, r3
 800b74e:	0a5b      	lsrs	r3, r3, #9
 800b750:	f241 3288 	movw	r2, #5000	; 0x1388
 800b754:	fb02 f303 	mul.w	r3, r2, r3
 800b758:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	1e5a      	subs	r2, r3, #1
 800b75e:	60fa      	str	r2, [r7, #12]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d102      	bne.n	800b76a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b764:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b768:	e026      	b.n	800b7b8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b76e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b776:	2b00      	cmp	r3, #0
 800b778:	d0ef      	beq.n	800b75a <SDMMC_GetCmdResp2+0x1e>
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b780:	2b00      	cmp	r3, #0
 800b782:	d1ea      	bne.n	800b75a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b788:	f003 0304 	and.w	r3, r3, #4
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d004      	beq.n	800b79a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2204      	movs	r2, #4
 800b794:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b796:	2304      	movs	r3, #4
 800b798:	e00e      	b.n	800b7b8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b79e:	f003 0301 	and.w	r3, r3, #1
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d004      	beq.n	800b7b0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	e003      	b.n	800b7b8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	22c5      	movs	r2, #197	; 0xc5
 800b7b4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b7b6:	2300      	movs	r3, #0
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3714      	adds	r7, #20
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bc80      	pop	{r7}
 800b7c0:	4770      	bx	lr
 800b7c2:	bf00      	nop
 800b7c4:	200000a0 	.word	0x200000a0
 800b7c8:	10624dd3 	.word	0x10624dd3

0800b7cc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b085      	sub	sp, #20
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b7d4:	4b19      	ldr	r3, [pc, #100]	; (800b83c <SDMMC_GetCmdResp3+0x70>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4a19      	ldr	r2, [pc, #100]	; (800b840 <SDMMC_GetCmdResp3+0x74>)
 800b7da:	fba2 2303 	umull	r2, r3, r2, r3
 800b7de:	0a5b      	lsrs	r3, r3, #9
 800b7e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7e4:	fb02 f303 	mul.w	r3, r2, r3
 800b7e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	1e5a      	subs	r2, r3, #1
 800b7ee:	60fa      	str	r2, [r7, #12]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d102      	bne.n	800b7fa <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b7f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7f8:	e01b      	b.n	800b832 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b806:	2b00      	cmp	r3, #0
 800b808:	d0ef      	beq.n	800b7ea <SDMMC_GetCmdResp3+0x1e>
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b810:	2b00      	cmp	r3, #0
 800b812:	d1ea      	bne.n	800b7ea <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b818:	f003 0304 	and.w	r3, r3, #4
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d004      	beq.n	800b82a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2204      	movs	r2, #4
 800b824:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b826:	2304      	movs	r3, #4
 800b828:	e003      	b.n	800b832 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	22c5      	movs	r2, #197	; 0xc5
 800b82e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b830:	2300      	movs	r3, #0
}
 800b832:	4618      	mov	r0, r3
 800b834:	3714      	adds	r7, #20
 800b836:	46bd      	mov	sp, r7
 800b838:	bc80      	pop	{r7}
 800b83a:	4770      	bx	lr
 800b83c:	200000a0 	.word	0x200000a0
 800b840:	10624dd3 	.word	0x10624dd3

0800b844 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b088      	sub	sp, #32
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	460b      	mov	r3, r1
 800b84e:	607a      	str	r2, [r7, #4]
 800b850:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b852:	4b35      	ldr	r3, [pc, #212]	; (800b928 <SDMMC_GetCmdResp6+0xe4>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4a35      	ldr	r2, [pc, #212]	; (800b92c <SDMMC_GetCmdResp6+0xe8>)
 800b858:	fba2 2303 	umull	r2, r3, r2, r3
 800b85c:	0a5b      	lsrs	r3, r3, #9
 800b85e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b862:	fb02 f303 	mul.w	r3, r2, r3
 800b866:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	1e5a      	subs	r2, r3, #1
 800b86c:	61fa      	str	r2, [r7, #28]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d102      	bne.n	800b878 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b872:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b876:	e052      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b87c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b87e:	69bb      	ldr	r3, [r7, #24]
 800b880:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b884:	2b00      	cmp	r3, #0
 800b886:	d0ef      	beq.n	800b868 <SDMMC_GetCmdResp6+0x24>
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d1ea      	bne.n	800b868 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b896:	f003 0304 	and.w	r3, r3, #4
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d004      	beq.n	800b8a8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2204      	movs	r2, #4
 800b8a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8a4:	2304      	movs	r3, #4
 800b8a6:	e03a      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8ac:	f003 0301 	and.w	r3, r3, #1
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d004      	beq.n	800b8be <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e02f      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b8be:	68f8      	ldr	r0, [r7, #12]
 800b8c0:	f7ff fbd1 	bl	800b066 <SDIO_GetCommandResponse>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	7afb      	ldrb	r3, [r7, #11]
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d001      	beq.n	800b8d2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	e025      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	22c5      	movs	r2, #197	; 0xc5
 800b8d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b8d8:	2100      	movs	r1, #0
 800b8da:	68f8      	ldr	r0, [r7, #12]
 800b8dc:	f7ff fbcf 	bl	800b07e <SDIO_GetResponse>
 800b8e0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d106      	bne.n	800b8fa <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	0c1b      	lsrs	r3, r3, #16
 800b8f0:	b29a      	uxth	r2, r3
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	e011      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b900:	2b00      	cmp	r3, #0
 800b902:	d002      	beq.n	800b90a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b904:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b908:	e009      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d002      	beq.n	800b91a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b914:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b918:	e001      	b.n	800b91e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b91a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3720      	adds	r7, #32
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	200000a0 	.word	0x200000a0
 800b92c:	10624dd3 	.word	0x10624dd3

0800b930 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b930:	b480      	push	{r7}
 800b932:	b085      	sub	sp, #20
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b938:	4b22      	ldr	r3, [pc, #136]	; (800b9c4 <SDMMC_GetCmdResp7+0x94>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4a22      	ldr	r2, [pc, #136]	; (800b9c8 <SDMMC_GetCmdResp7+0x98>)
 800b93e:	fba2 2303 	umull	r2, r3, r2, r3
 800b942:	0a5b      	lsrs	r3, r3, #9
 800b944:	f241 3288 	movw	r2, #5000	; 0x1388
 800b948:	fb02 f303 	mul.w	r3, r2, r3
 800b94c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	1e5a      	subs	r2, r3, #1
 800b952:	60fa      	str	r2, [r7, #12]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d102      	bne.n	800b95e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b958:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b95c:	e02c      	b.n	800b9b8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b962:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d0ef      	beq.n	800b94e <SDMMC_GetCmdResp7+0x1e>
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b974:	2b00      	cmp	r3, #0
 800b976:	d1ea      	bne.n	800b94e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b97c:	f003 0304 	and.w	r3, r3, #4
 800b980:	2b00      	cmp	r3, #0
 800b982:	d004      	beq.n	800b98e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2204      	movs	r2, #4
 800b988:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b98a:	2304      	movs	r3, #4
 800b98c:	e014      	b.n	800b9b8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b992:	f003 0301 	and.w	r3, r3, #1
 800b996:	2b00      	cmp	r3, #0
 800b998:	d004      	beq.n	800b9a4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2201      	movs	r2, #1
 800b99e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e009      	b.n	800b9b8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d002      	beq.n	800b9b6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2240      	movs	r2, #64	; 0x40
 800b9b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b9b6:	2300      	movs	r3, #0
  
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3714      	adds	r7, #20
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bc80      	pop	{r7}
 800b9c0:	4770      	bx	lr
 800b9c2:	bf00      	nop
 800b9c4:	200000a0 	.word	0x200000a0
 800b9c8:	10624dd3 	.word	0x10624dd3

0800b9cc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b085      	sub	sp, #20
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b9d4:	4b10      	ldr	r3, [pc, #64]	; (800ba18 <SDMMC_GetCmdError+0x4c>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	4a10      	ldr	r2, [pc, #64]	; (800ba1c <SDMMC_GetCmdError+0x50>)
 800b9da:	fba2 2303 	umull	r2, r3, r2, r3
 800b9de:	0a5b      	lsrs	r3, r3, #9
 800b9e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b9e4:	fb02 f303 	mul.w	r3, r2, r3
 800b9e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	1e5a      	subs	r2, r3, #1
 800b9ee:	60fa      	str	r2, [r7, #12]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d102      	bne.n	800b9fa <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b9f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b9f8:	e009      	b.n	800ba0e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d0f1      	beq.n	800b9ea <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	22c5      	movs	r2, #197	; 0xc5
 800ba0a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ba0c:	2300      	movs	r3, #0
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3714      	adds	r7, #20
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bc80      	pop	{r7}
 800ba16:	4770      	bx	lr
 800ba18:	200000a0 	.word	0x200000a0
 800ba1c:	10624dd3 	.word	0x10624dd3

0800ba20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ba20:	b084      	sub	sp, #16
 800ba22:	b480      	push	{r7}
 800ba24:	b083      	sub	sp, #12
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
 800ba2a:	f107 0014 	add.w	r0, r7, #20
 800ba2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ba32:	2300      	movs	r3, #0
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bc80      	pop	{r7}
 800ba3c:	b004      	add	sp, #16
 800ba3e:	4770      	bx	lr

0800ba40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b085      	sub	sp, #20
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ba50:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800ba54:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ba60:	2300      	movs	r3, #0
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3714      	adds	r7, #20
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bc80      	pop	{r7}
 800ba6a:	4770      	bx	lr

0800ba6c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b085      	sub	sp, #20
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ba74:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800ba78:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	43db      	mvns	r3, r3
 800ba88:	b29b      	uxth	r3, r3
 800ba8a:	4013      	ands	r3, r2
 800ba8c:	b29a      	uxth	r2, r3
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ba94:	2300      	movs	r3, #0
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3714      	adds	r7, #20
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bc80      	pop	{r7}
 800ba9e:	4770      	bx	lr

0800baa0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b083      	sub	sp, #12
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	460b      	mov	r3, r1
 800baaa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800baac:	2300      	movs	r3, #0
}
 800baae:	4618      	mov	r0, r3
 800bab0:	370c      	adds	r7, #12
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bc80      	pop	{r7}
 800bab6:	4770      	bx	lr

0800bab8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bab8:	b084      	sub	sp, #16
 800baba:	b480      	push	{r7}
 800babc:	b083      	sub	sp, #12
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
 800bac2:	f107 0014 	add.w	r0, r7, #20
 800bac6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2201      	movs	r2, #1
 800bace:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2200      	movs	r2, #0
 800bade:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2200      	movs	r2, #0
 800bae6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800baea:	2300      	movs	r3, #0
}
 800baec:	4618      	mov	r0, r3
 800baee:	370c      	adds	r7, #12
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bc80      	pop	{r7}
 800baf4:	b004      	add	sp, #16
 800baf6:	4770      	bx	lr

0800baf8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b09d      	sub	sp, #116	; 0x74
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bb02:	2300      	movs	r3, #0
 800bb04:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4413      	add	r3, r2
 800bb12:	881b      	ldrh	r3, [r3, #0]
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800bb1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb1e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	78db      	ldrb	r3, [r3, #3]
 800bb26:	2b03      	cmp	r3, #3
 800bb28:	d81f      	bhi.n	800bb6a <USB_ActivateEndpoint+0x72>
 800bb2a:	a201      	add	r2, pc, #4	; (adr r2, 800bb30 <USB_ActivateEndpoint+0x38>)
 800bb2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb30:	0800bb41 	.word	0x0800bb41
 800bb34:	0800bb5d 	.word	0x0800bb5d
 800bb38:	0800bb73 	.word	0x0800bb73
 800bb3c:	0800bb4f 	.word	0x0800bb4f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800bb40:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bb44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bb48:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bb4c:	e012      	b.n	800bb74 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800bb4e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bb52:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800bb56:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bb5a:	e00b      	b.n	800bb74 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800bb5c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bb60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bb64:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800bb68:	e004      	b.n	800bb74 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800bb70:	e000      	b.n	800bb74 <USB_ActivateEndpoint+0x7c>
      break;
 800bb72:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	781b      	ldrb	r3, [r3, #0]
 800bb7a:	009b      	lsls	r3, r3, #2
 800bb7c:	441a      	add	r2, r3
 800bb7e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bb82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	881b      	ldrh	r3, [r3, #0]
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbac:	b29a      	uxth	r2, r3
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	781b      	ldrb	r3, [r3, #0]
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	441a      	add	r2, r3
 800bbc4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800bbc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bbcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bbd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bbd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbd8:	b29b      	uxth	r3, r3
 800bbda:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	7b1b      	ldrb	r3, [r3, #12]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	f040 8178 	bne.w	800bed6 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	785b      	ldrb	r3, [r3, #1]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 8084 	beq.w	800bcf8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	61bb      	str	r3, [r7, #24]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	69bb      	ldr	r3, [r7, #24]
 800bc00:	4413      	add	r3, r2
 800bc02:	61bb      	str	r3, [r7, #24]
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	011a      	lsls	r2, r3, #4
 800bc0a:	69bb      	ldr	r3, [r7, #24]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bc12:	617b      	str	r3, [r7, #20]
 800bc14:	683b      	ldr	r3, [r7, #0]
 800bc16:	88db      	ldrh	r3, [r3, #6]
 800bc18:	085b      	lsrs	r3, r3, #1
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	005b      	lsls	r3, r3, #1
 800bc1e:	b29a      	uxth	r2, r3
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bc24:	687a      	ldr	r2, [r7, #4]
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	009b      	lsls	r3, r3, #2
 800bc2c:	4413      	add	r3, r2
 800bc2e:	881b      	ldrh	r3, [r3, #0]
 800bc30:	827b      	strh	r3, [r7, #18]
 800bc32:	8a7b      	ldrh	r3, [r7, #18]
 800bc34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d01b      	beq.n	800bc74 <USB_ActivateEndpoint+0x17c>
 800bc3c:	687a      	ldr	r2, [r7, #4]
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	781b      	ldrb	r3, [r3, #0]
 800bc42:	009b      	lsls	r3, r3, #2
 800bc44:	4413      	add	r3, r2
 800bc46:	881b      	ldrh	r3, [r3, #0]
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc52:	823b      	strh	r3, [r7, #16]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	009b      	lsls	r3, r3, #2
 800bc5c:	441a      	add	r2, r3
 800bc5e:	8a3b      	ldrh	r3, [r7, #16]
 800bc60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc6c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	78db      	ldrb	r3, [r3, #3]
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d020      	beq.n	800bcbe <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4413      	add	r3, r2
 800bc86:	881b      	ldrh	r3, [r3, #0]
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc92:	81bb      	strh	r3, [r7, #12]
 800bc94:	89bb      	ldrh	r3, [r7, #12]
 800bc96:	f083 0320 	eor.w	r3, r3, #32
 800bc9a:	81bb      	strh	r3, [r7, #12]
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	441a      	add	r2, r3
 800bca6:	89bb      	ldrh	r3, [r7, #12]
 800bca8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bcac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bcb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	8013      	strh	r3, [r2, #0]
 800bcbc:	e2d5      	b.n	800c26a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	4413      	add	r3, r2
 800bcc8:	881b      	ldrh	r3, [r3, #0]
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bcd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bcd4:	81fb      	strh	r3, [r7, #14]
 800bcd6:	687a      	ldr	r2, [r7, #4]
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	781b      	ldrb	r3, [r3, #0]
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	441a      	add	r2, r3
 800bce0:	89fb      	ldrh	r3, [r7, #14]
 800bce2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bce6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bcea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	8013      	strh	r3, [r2, #0]
 800bcf6:	e2b8      	b.n	800c26a <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	633b      	str	r3, [r7, #48]	; 0x30
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd02:	b29b      	uxth	r3, r3
 800bd04:	461a      	mov	r2, r3
 800bd06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd08:	4413      	add	r3, r2
 800bd0a:	633b      	str	r3, [r7, #48]	; 0x30
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	011a      	lsls	r2, r3, #4
 800bd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd14:	4413      	add	r3, r2
 800bd16:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800bd1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	88db      	ldrh	r3, [r3, #6]
 800bd20:	085b      	lsrs	r3, r3, #1
 800bd22:	b29b      	uxth	r3, r3
 800bd24:	005b      	lsls	r3, r3, #1
 800bd26:	b29a      	uxth	r2, r3
 800bd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	62bb      	str	r3, [r7, #40]	; 0x28
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd36:	b29b      	uxth	r3, r3
 800bd38:	461a      	mov	r2, r3
 800bd3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd3c:	4413      	add	r3, r2
 800bd3e:	62bb      	str	r3, [r7, #40]	; 0x28
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	011a      	lsls	r2, r3, #4
 800bd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd48:	4413      	add	r3, r2
 800bd4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bd4e:	627b      	str	r3, [r7, #36]	; 0x24
 800bd50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd52:	881b      	ldrh	r3, [r3, #0]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd5e:	801a      	strh	r2, [r3, #0]
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	691b      	ldr	r3, [r3, #16]
 800bd64:	2b3e      	cmp	r3, #62	; 0x3e
 800bd66:	d91d      	bls.n	800bda4 <USB_ActivateEndpoint+0x2ac>
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	691b      	ldr	r3, [r3, #16]
 800bd6c:	095b      	lsrs	r3, r3, #5
 800bd6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	691b      	ldr	r3, [r3, #16]
 800bd74:	f003 031f 	and.w	r3, r3, #31
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d102      	bne.n	800bd82 <USB_ActivateEndpoint+0x28a>
 800bd7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bd7e:	3b01      	subs	r3, #1
 800bd80:	66bb      	str	r3, [r7, #104]	; 0x68
 800bd82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd84:	881b      	ldrh	r3, [r3, #0]
 800bd86:	b29a      	uxth	r2, r3
 800bd88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bd8a:	b29b      	uxth	r3, r3
 800bd8c:	029b      	lsls	r3, r3, #10
 800bd8e:	b29b      	uxth	r3, r3
 800bd90:	4313      	orrs	r3, r2
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd9c:	b29a      	uxth	r2, r3
 800bd9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda0:	801a      	strh	r2, [r3, #0]
 800bda2:	e026      	b.n	800bdf2 <USB_ActivateEndpoint+0x2fa>
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	691b      	ldr	r3, [r3, #16]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d10a      	bne.n	800bdc2 <USB_ActivateEndpoint+0x2ca>
 800bdac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdae:	881b      	ldrh	r3, [r3, #0]
 800bdb0:	b29b      	uxth	r3, r3
 800bdb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdba:	b29a      	uxth	r2, r3
 800bdbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdbe:	801a      	strh	r2, [r3, #0]
 800bdc0:	e017      	b.n	800bdf2 <USB_ActivateEndpoint+0x2fa>
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	691b      	ldr	r3, [r3, #16]
 800bdc6:	085b      	lsrs	r3, r3, #1
 800bdc8:	66bb      	str	r3, [r7, #104]	; 0x68
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	691b      	ldr	r3, [r3, #16]
 800bdce:	f003 0301 	and.w	r3, r3, #1
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d002      	beq.n	800bddc <USB_ActivateEndpoint+0x2e4>
 800bdd6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bdd8:	3301      	adds	r3, #1
 800bdda:	66bb      	str	r3, [r7, #104]	; 0x68
 800bddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdde:	881b      	ldrh	r3, [r3, #0]
 800bde0:	b29a      	uxth	r2, r3
 800bde2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	029b      	lsls	r3, r3, #10
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	4313      	orrs	r3, r2
 800bdec:	b29a      	uxth	r2, r3
 800bdee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdf0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	781b      	ldrb	r3, [r3, #0]
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	4413      	add	r3, r2
 800bdfc:	881b      	ldrh	r3, [r3, #0]
 800bdfe:	847b      	strh	r3, [r7, #34]	; 0x22
 800be00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800be02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be06:	2b00      	cmp	r3, #0
 800be08:	d01b      	beq.n	800be42 <USB_ActivateEndpoint+0x34a>
 800be0a:	687a      	ldr	r2, [r7, #4]
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	009b      	lsls	r3, r3, #2
 800be12:	4413      	add	r3, r2
 800be14:	881b      	ldrh	r3, [r3, #0]
 800be16:	b29b      	uxth	r3, r3
 800be18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800be1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be20:	843b      	strh	r3, [r7, #32]
 800be22:	687a      	ldr	r2, [r7, #4]
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	009b      	lsls	r3, r3, #2
 800be2a:	441a      	add	r2, r3
 800be2c:	8c3b      	ldrh	r3, [r7, #32]
 800be2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800be32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800be36:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800be3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be3e:	b29b      	uxth	r3, r3
 800be40:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d124      	bne.n	800be94 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	781b      	ldrb	r3, [r3, #0]
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	4413      	add	r3, r2
 800be54:	881b      	ldrh	r3, [r3, #0]
 800be56:	b29b      	uxth	r3, r3
 800be58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800be5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be60:	83bb      	strh	r3, [r7, #28]
 800be62:	8bbb      	ldrh	r3, [r7, #28]
 800be64:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800be68:	83bb      	strh	r3, [r7, #28]
 800be6a:	8bbb      	ldrh	r3, [r7, #28]
 800be6c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800be70:	83bb      	strh	r3, [r7, #28]
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	009b      	lsls	r3, r3, #2
 800be7a:	441a      	add	r2, r3
 800be7c:	8bbb      	ldrh	r3, [r7, #28]
 800be7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800be82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800be86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800be8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be8e:	b29b      	uxth	r3, r3
 800be90:	8013      	strh	r3, [r2, #0]
 800be92:	e1ea      	b.n	800c26a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800be94:	687a      	ldr	r2, [r7, #4]
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	781b      	ldrb	r3, [r3, #0]
 800be9a:	009b      	lsls	r3, r3, #2
 800be9c:	4413      	add	r3, r2
 800be9e:	881b      	ldrh	r3, [r3, #0]
 800bea0:	b29b      	uxth	r3, r3
 800bea2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800beaa:	83fb      	strh	r3, [r7, #30]
 800beac:	8bfb      	ldrh	r3, [r7, #30]
 800beae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800beb2:	83fb      	strh	r3, [r7, #30]
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	781b      	ldrb	r3, [r3, #0]
 800beba:	009b      	lsls	r3, r3, #2
 800bebc:	441a      	add	r2, r3
 800bebe:	8bfb      	ldrh	r3, [r7, #30]
 800bec0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bec4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bec8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800becc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bed0:	b29b      	uxth	r3, r3
 800bed2:	8013      	strh	r3, [r2, #0]
 800bed4:	e1c9      	b.n	800c26a <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	78db      	ldrb	r3, [r3, #3]
 800beda:	2b02      	cmp	r3, #2
 800bedc:	d11e      	bne.n	800bf1c <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	781b      	ldrb	r3, [r3, #0]
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	4413      	add	r3, r2
 800bee8:	881b      	ldrh	r3, [r3, #0]
 800beea:	b29b      	uxth	r3, r3
 800beec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bef4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bef8:	687a      	ldr	r2, [r7, #4]
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	781b      	ldrb	r3, [r3, #0]
 800befe:	009b      	lsls	r3, r3, #2
 800bf00:	441a      	add	r2, r3
 800bf02:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800bf06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf0e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800bf12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	8013      	strh	r3, [r2, #0]
 800bf1a:	e01d      	b.n	800bf58 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	781b      	ldrb	r3, [r3, #0]
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	4413      	add	r3, r2
 800bf26:	881b      	ldrh	r3, [r3, #0]
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bf2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf32:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	441a      	add	r2, r3
 800bf40:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800bf44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bf48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bf4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	461a      	mov	r2, r3
 800bf66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf68:	4413      	add	r3, r2
 800bf6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	011a      	lsls	r2, r3, #4
 800bf72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf74:	4413      	add	r3, r2
 800bf76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bf7a:	65bb      	str	r3, [r7, #88]	; 0x58
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	891b      	ldrh	r3, [r3, #8]
 800bf80:	085b      	lsrs	r3, r3, #1
 800bf82:	b29b      	uxth	r3, r3
 800bf84:	005b      	lsls	r3, r3, #1
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bf8a:	801a      	strh	r2, [r3, #0]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	657b      	str	r3, [r7, #84]	; 0x54
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	461a      	mov	r2, r3
 800bf9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bf9c:	4413      	add	r3, r2
 800bf9e:	657b      	str	r3, [r7, #84]	; 0x54
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	781b      	ldrb	r3, [r3, #0]
 800bfa4:	011a      	lsls	r2, r3, #4
 800bfa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bfa8:	4413      	add	r3, r2
 800bfaa:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800bfae:	653b      	str	r3, [r7, #80]	; 0x50
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	895b      	ldrh	r3, [r3, #10]
 800bfb4:	085b      	lsrs	r3, r3, #1
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	005b      	lsls	r3, r3, #1
 800bfba:	b29a      	uxth	r2, r3
 800bfbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bfbe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	785b      	ldrb	r3, [r3, #1]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	f040 8093 	bne.w	800c0f0 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	009b      	lsls	r3, r3, #2
 800bfd2:	4413      	add	r3, r2
 800bfd4:	881b      	ldrh	r3, [r3, #0]
 800bfd6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800bfda:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800bfde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d01b      	beq.n	800c01e <USB_ActivateEndpoint+0x526>
 800bfe6:	687a      	ldr	r2, [r7, #4]
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	4413      	add	r3, r2
 800bff0:	881b      	ldrh	r3, [r3, #0]
 800bff2:	b29b      	uxth	r3, r3
 800bff4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bff8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bffc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800bffe:	687a      	ldr	r2, [r7, #4]
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	441a      	add	r2, r3
 800c008:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800c00a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c00e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c012:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	009b      	lsls	r3, r3, #2
 800c026:	4413      	add	r3, r2
 800c028:	881b      	ldrh	r3, [r3, #0]
 800c02a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800c02c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800c02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c032:	2b00      	cmp	r3, #0
 800c034:	d01b      	beq.n	800c06e <USB_ActivateEndpoint+0x576>
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	4413      	add	r3, r2
 800c040:	881b      	ldrh	r3, [r3, #0]
 800c042:	b29b      	uxth	r3, r3
 800c044:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c04c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	441a      	add	r2, r3
 800c058:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800c05a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c05e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c066:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c06e:	687a      	ldr	r2, [r7, #4]
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	009b      	lsls	r3, r3, #2
 800c076:	4413      	add	r3, r2
 800c078:	881b      	ldrh	r3, [r3, #0]
 800c07a:	b29b      	uxth	r3, r3
 800c07c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c080:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c084:	873b      	strh	r3, [r7, #56]	; 0x38
 800c086:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c088:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c08c:	873b      	strh	r3, [r7, #56]	; 0x38
 800c08e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c090:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c094:	873b      	strh	r3, [r7, #56]	; 0x38
 800c096:	687a      	ldr	r2, [r7, #4]
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	441a      	add	r2, r3
 800c0a0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c0a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	881b      	ldrh	r3, [r3, #0]
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c0c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c0cc:	86fb      	strh	r3, [r7, #54]	; 0x36
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	781b      	ldrb	r3, [r3, #0]
 800c0d4:	009b      	lsls	r3, r3, #2
 800c0d6:	441a      	add	r2, r3
 800c0d8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c0da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	8013      	strh	r3, [r2, #0]
 800c0ee:	e0bc      	b.n	800c26a <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	009b      	lsls	r3, r3, #2
 800c0f8:	4413      	add	r3, r2
 800c0fa:	881b      	ldrh	r3, [r3, #0]
 800c0fc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800c100:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800c104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d01d      	beq.n	800c148 <USB_ActivateEndpoint+0x650>
 800c10c:	687a      	ldr	r2, [r7, #4]
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	009b      	lsls	r3, r3, #2
 800c114:	4413      	add	r3, r2
 800c116:	881b      	ldrh	r3, [r3, #0]
 800c118:	b29b      	uxth	r3, r3
 800c11a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c11e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c122:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	781b      	ldrb	r3, [r3, #0]
 800c12c:	009b      	lsls	r3, r3, #2
 800c12e:	441a      	add	r2, r3
 800c130:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c134:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c138:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c13c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c144:	b29b      	uxth	r3, r3
 800c146:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4413      	add	r3, r2
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800c158:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800c15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c160:	2b00      	cmp	r3, #0
 800c162:	d01d      	beq.n	800c1a0 <USB_ActivateEndpoint+0x6a8>
 800c164:	687a      	ldr	r2, [r7, #4]
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	009b      	lsls	r3, r3, #2
 800c16c:	4413      	add	r3, r2
 800c16e:	881b      	ldrh	r3, [r3, #0]
 800c170:	b29b      	uxth	r3, r3
 800c172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c17a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800c17e:	687a      	ldr	r2, [r7, #4]
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	441a      	add	r2, r3
 800c188:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800c18c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c190:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c194:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c198:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c19c:	b29b      	uxth	r3, r3
 800c19e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	78db      	ldrb	r3, [r3, #3]
 800c1a4:	2b01      	cmp	r3, #1
 800c1a6:	d024      	beq.n	800c1f2 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c1a8:	687a      	ldr	r2, [r7, #4]
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	4413      	add	r3, r2
 800c1b2:	881b      	ldrh	r3, [r3, #0]
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c1ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c1be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800c1c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800c1c6:	f083 0320 	eor.w	r3, r3, #32
 800c1ca:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	441a      	add	r2, r3
 800c1d8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800c1dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c1e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c1e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c1e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	8013      	strh	r3, [r2, #0]
 800c1f0:	e01d      	b.n	800c22e <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	009b      	lsls	r3, r3, #2
 800c1fa:	4413      	add	r3, r2
 800c1fc:	881b      	ldrh	r3, [r3, #0]
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c204:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c208:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800c20c:	687a      	ldr	r2, [r7, #4]
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	441a      	add	r2, r3
 800c216:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800c21a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c21e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c22a:	b29b      	uxth	r3, r3
 800c22c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	4413      	add	r3, r2
 800c238:	881b      	ldrh	r3, [r3, #0]
 800c23a:	b29b      	uxth	r3, r3
 800c23c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c244:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	009b      	lsls	r3, r3, #2
 800c250:	441a      	add	r2, r3
 800c252:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800c256:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c25a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c25e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c266:	b29b      	uxth	r3, r3
 800c268:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c26a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3774      	adds	r7, #116	; 0x74
 800c272:	46bd      	mov	sp, r7
 800c274:	bc80      	pop	{r7}
 800c276:	4770      	bx	lr

0800c278 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c278:	b480      	push	{r7}
 800c27a:	b08d      	sub	sp, #52	; 0x34
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
 800c280:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	7b1b      	ldrb	r3, [r3, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	f040 808e 	bne.w	800c3a8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	785b      	ldrb	r3, [r3, #1]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d044      	beq.n	800c31e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	4413      	add	r3, r2
 800c29e:	881b      	ldrh	r3, [r3, #0]
 800c2a0:	81bb      	strh	r3, [r7, #12]
 800c2a2:	89bb      	ldrh	r3, [r7, #12]
 800c2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d01b      	beq.n	800c2e4 <USB_DeactivateEndpoint+0x6c>
 800c2ac:	687a      	ldr	r2, [r7, #4]
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	781b      	ldrb	r3, [r3, #0]
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	4413      	add	r3, r2
 800c2b6:	881b      	ldrh	r3, [r3, #0]
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c2be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2c2:	817b      	strh	r3, [r7, #10]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	441a      	add	r2, r3
 800c2ce:	897b      	ldrh	r3, [r7, #10]
 800c2d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2dc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c2e0:	b29b      	uxth	r3, r3
 800c2e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	4413      	add	r3, r2
 800c2ee:	881b      	ldrh	r3, [r3, #0]
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c2f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2fa:	813b      	strh	r3, [r7, #8]
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	009b      	lsls	r3, r3, #2
 800c304:	441a      	add	r2, r3
 800c306:	893b      	ldrh	r3, [r7, #8]
 800c308:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c30c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c310:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c318:	b29b      	uxth	r3, r3
 800c31a:	8013      	strh	r3, [r2, #0]
 800c31c:	e192      	b.n	800c644 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	4413      	add	r3, r2
 800c328:	881b      	ldrh	r3, [r3, #0]
 800c32a:	827b      	strh	r3, [r7, #18]
 800c32c:	8a7b      	ldrh	r3, [r7, #18]
 800c32e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c332:	2b00      	cmp	r3, #0
 800c334:	d01b      	beq.n	800c36e <USB_DeactivateEndpoint+0xf6>
 800c336:	687a      	ldr	r2, [r7, #4]
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	009b      	lsls	r3, r3, #2
 800c33e:	4413      	add	r3, r2
 800c340:	881b      	ldrh	r3, [r3, #0]
 800c342:	b29b      	uxth	r3, r3
 800c344:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c34c:	823b      	strh	r3, [r7, #16]
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	009b      	lsls	r3, r3, #2
 800c356:	441a      	add	r2, r3
 800c358:	8a3b      	ldrh	r3, [r7, #16]
 800c35a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c35e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c362:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	009b      	lsls	r3, r3, #2
 800c376:	4413      	add	r3, r2
 800c378:	881b      	ldrh	r3, [r3, #0]
 800c37a:	b29b      	uxth	r3, r3
 800c37c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c384:	81fb      	strh	r3, [r7, #14]
 800c386:	687a      	ldr	r2, [r7, #4]
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	781b      	ldrb	r3, [r3, #0]
 800c38c:	009b      	lsls	r3, r3, #2
 800c38e:	441a      	add	r2, r3
 800c390:	89fb      	ldrh	r3, [r7, #14]
 800c392:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c396:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c39a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c39e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	8013      	strh	r3, [r2, #0]
 800c3a6:	e14d      	b.n	800c644 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	785b      	ldrb	r3, [r3, #1]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	f040 80a5 	bne.w	800c4fc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c3b2:	687a      	ldr	r2, [r7, #4]
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	781b      	ldrb	r3, [r3, #0]
 800c3b8:	009b      	lsls	r3, r3, #2
 800c3ba:	4413      	add	r3, r2
 800c3bc:	881b      	ldrh	r3, [r3, #0]
 800c3be:	843b      	strh	r3, [r7, #32]
 800c3c0:	8c3b      	ldrh	r3, [r7, #32]
 800c3c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d01b      	beq.n	800c402 <USB_DeactivateEndpoint+0x18a>
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	009b      	lsls	r3, r3, #2
 800c3d2:	4413      	add	r3, r2
 800c3d4:	881b      	ldrh	r3, [r3, #0]
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c3dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c3e0:	83fb      	strh	r3, [r7, #30]
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	441a      	add	r2, r3
 800c3ec:	8bfb      	ldrh	r3, [r7, #30]
 800c3ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c3f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c3f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c3fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c402:	687a      	ldr	r2, [r7, #4]
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	009b      	lsls	r3, r3, #2
 800c40a:	4413      	add	r3, r2
 800c40c:	881b      	ldrh	r3, [r3, #0]
 800c40e:	83bb      	strh	r3, [r7, #28]
 800c410:	8bbb      	ldrh	r3, [r7, #28]
 800c412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c416:	2b00      	cmp	r3, #0
 800c418:	d01b      	beq.n	800c452 <USB_DeactivateEndpoint+0x1da>
 800c41a:	687a      	ldr	r2, [r7, #4]
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	4413      	add	r3, r2
 800c424:	881b      	ldrh	r3, [r3, #0]
 800c426:	b29b      	uxth	r3, r3
 800c428:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c42c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c430:	837b      	strh	r3, [r7, #26]
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	781b      	ldrb	r3, [r3, #0]
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	441a      	add	r2, r3
 800c43c:	8b7b      	ldrh	r3, [r7, #26]
 800c43e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c442:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c44a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c44e:	b29b      	uxth	r3, r3
 800c450:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	4413      	add	r3, r2
 800c45c:	881b      	ldrh	r3, [r3, #0]
 800c45e:	b29b      	uxth	r3, r3
 800c460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c468:	833b      	strh	r3, [r7, #24]
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	441a      	add	r2, r3
 800c474:	8b3b      	ldrh	r3, [r7, #24]
 800c476:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c47a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c47e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c482:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c486:	b29b      	uxth	r3, r3
 800c488:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	781b      	ldrb	r3, [r3, #0]
 800c490:	009b      	lsls	r3, r3, #2
 800c492:	4413      	add	r3, r2
 800c494:	881b      	ldrh	r3, [r3, #0]
 800c496:	b29b      	uxth	r3, r3
 800c498:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c49c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4a0:	82fb      	strh	r3, [r7, #22]
 800c4a2:	687a      	ldr	r2, [r7, #4]
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	441a      	add	r2, r3
 800c4ac:	8afb      	ldrh	r3, [r7, #22]
 800c4ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c4b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c4b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	4413      	add	r3, r2
 800c4cc:	881b      	ldrh	r3, [r3, #0]
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c4d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4d8:	82bb      	strh	r3, [r7, #20]
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	441a      	add	r2, r3
 800c4e4:	8abb      	ldrh	r3, [r7, #20]
 800c4e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c4ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c4ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	8013      	strh	r3, [r2, #0]
 800c4fa:	e0a3      	b.n	800c644 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c4fc:	687a      	ldr	r2, [r7, #4]
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	881b      	ldrh	r3, [r3, #0]
 800c508:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800c50a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c50c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c510:	2b00      	cmp	r3, #0
 800c512:	d01b      	beq.n	800c54c <USB_DeactivateEndpoint+0x2d4>
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	009b      	lsls	r3, r3, #2
 800c51c:	4413      	add	r3, r2
 800c51e:	881b      	ldrh	r3, [r3, #0]
 800c520:	b29b      	uxth	r3, r3
 800c522:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c52a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800c52c:	687a      	ldr	r2, [r7, #4]
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	441a      	add	r2, r3
 800c536:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800c538:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c53c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c540:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c548:	b29b      	uxth	r3, r3
 800c54a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c54c:	687a      	ldr	r2, [r7, #4]
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	4413      	add	r3, r2
 800c556:	881b      	ldrh	r3, [r3, #0]
 800c558:	857b      	strh	r3, [r7, #42]	; 0x2a
 800c55a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800c55c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c560:	2b00      	cmp	r3, #0
 800c562:	d01b      	beq.n	800c59c <USB_DeactivateEndpoint+0x324>
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	009b      	lsls	r3, r3, #2
 800c56c:	4413      	add	r3, r2
 800c56e:	881b      	ldrh	r3, [r3, #0]
 800c570:	b29b      	uxth	r3, r3
 800c572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c57a:	853b      	strh	r3, [r7, #40]	; 0x28
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	441a      	add	r2, r3
 800c586:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c588:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c58c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c594:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c598:	b29b      	uxth	r3, r3
 800c59a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	781b      	ldrb	r3, [r3, #0]
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	4413      	add	r3, r2
 800c5a6:	881b      	ldrh	r3, [r3, #0]
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5b2:	84fb      	strh	r3, [r7, #38]	; 0x26
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	441a      	add	r2, r3
 800c5be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c5c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c5c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c5c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c5cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	781b      	ldrb	r3, [r3, #0]
 800c5da:	009b      	lsls	r3, r3, #2
 800c5dc:	4413      	add	r3, r2
 800c5de:	881b      	ldrh	r3, [r3, #0]
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c5e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c5ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	009b      	lsls	r3, r3, #2
 800c5f4:	441a      	add	r2, r3
 800c5f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c5fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c600:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c608:	b29b      	uxth	r3, r3
 800c60a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c60c:	687a      	ldr	r2, [r7, #4]
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	4413      	add	r3, r2
 800c616:	881b      	ldrh	r3, [r3, #0]
 800c618:	b29b      	uxth	r3, r3
 800c61a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c61e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c622:	847b      	strh	r3, [r7, #34]	; 0x22
 800c624:	687a      	ldr	r2, [r7, #4]
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	009b      	lsls	r3, r3, #2
 800c62c:	441a      	add	r2, r3
 800c62e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c630:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c634:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c638:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c63c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c640:	b29b      	uxth	r3, r3
 800c642:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c644:	2300      	movs	r3, #0
}
 800c646:	4618      	mov	r0, r3
 800c648:	3734      	adds	r7, #52	; 0x34
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bc80      	pop	{r7}
 800c64e:	4770      	bx	lr

0800c650 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b0c2      	sub	sp, #264	; 0x108
 800c654:	af00      	add	r7, sp, #0
 800c656:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c65a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c65e:	6018      	str	r0, [r3, #0]
 800c660:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c668:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c66a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c66e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	785b      	ldrb	r3, [r3, #1]
 800c676:	2b01      	cmp	r3, #1
 800c678:	f040 86b7 	bne.w	800d3ea <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800c67c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c680:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	699a      	ldr	r2, [r3, #24]
 800c688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c68c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	691b      	ldr	r3, [r3, #16]
 800c694:	429a      	cmp	r2, r3
 800c696:	d908      	bls.n	800c6aa <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800c698:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c69c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	691b      	ldr	r3, [r3, #16]
 800c6a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c6a8:	e007      	b.n	800c6ba <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800c6aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	699b      	ldr	r3, [r3, #24]
 800c6b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c6ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	7b1b      	ldrb	r3, [r3, #12]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d13a      	bne.n	800c740 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c6ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	6959      	ldr	r1, [r3, #20]
 800c6d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	88da      	ldrh	r2, [r3, #6]
 800c6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c6ec:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c6f0:	6800      	ldr	r0, [r0, #0]
 800c6f2:	f001 fc9c 	bl	800e02e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c6f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	613b      	str	r3, [r7, #16]
 800c702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c706:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c710:	b29b      	uxth	r3, r3
 800c712:	461a      	mov	r2, r3
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	4413      	add	r3, r2
 800c718:	613b      	str	r3, [r7, #16]
 800c71a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c71e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	011a      	lsls	r2, r3, #4
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	4413      	add	r3, r2
 800c72c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c730:	60fb      	str	r3, [r7, #12]
 800c732:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c736:	b29a      	uxth	r2, r3
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	801a      	strh	r2, [r3, #0]
 800c73c:	f000 be1f 	b.w	800d37e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800c740:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c744:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	78db      	ldrb	r3, [r3, #3]
 800c74c:	2b02      	cmp	r3, #2
 800c74e:	f040 8462 	bne.w	800d016 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800c752:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c756:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	6a1a      	ldr	r2, [r3, #32]
 800c75e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c762:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	691b      	ldr	r3, [r3, #16]
 800c76a:	429a      	cmp	r2, r3
 800c76c:	f240 83df 	bls.w	800cf2e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c774:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c778:	681a      	ldr	r2, [r3, #0]
 800c77a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c77e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	009b      	lsls	r3, r3, #2
 800c788:	4413      	add	r3, r2
 800c78a:	881b      	ldrh	r3, [r3, #0]
 800c78c:	b29b      	uxth	r3, r3
 800c78e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c796:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800c79a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c79e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	009b      	lsls	r3, r3, #2
 800c7b2:	441a      	add	r2, r3
 800c7b4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800c7b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c7bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c7c0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800c7c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800c7cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	6a1a      	ldr	r2, [r3, #32]
 800c7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7dc:	1ad2      	subs	r2, r2, r3
 800c7de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c7ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c7f2:	681a      	ldr	r2, [r3, #0]
 800c7f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	4413      	add	r3, r2
 800c804:	881b      	ldrh	r3, [r3, #0]
 800c806:	b29b      	uxth	r3, r3
 800c808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	f000 81c7 	beq.w	800cba0 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c812:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c816:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	633b      	str	r3, [r7, #48]	; 0x30
 800c81e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c822:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	785b      	ldrb	r3, [r3, #1]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d177      	bne.n	800c91e <USB_EPStartXfer+0x2ce>
 800c82e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c832:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	62bb      	str	r3, [r7, #40]	; 0x28
 800c83a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c83e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c848:	b29b      	uxth	r3, r3
 800c84a:	461a      	mov	r2, r3
 800c84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84e:	4413      	add	r3, r2
 800c850:	62bb      	str	r3, [r7, #40]	; 0x28
 800c852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	011a      	lsls	r2, r3, #4
 800c860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c862:	4413      	add	r3, r2
 800c864:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c868:	627b      	str	r3, [r7, #36]	; 0x24
 800c86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c86c:	881b      	ldrh	r3, [r3, #0]
 800c86e:	b29b      	uxth	r3, r3
 800c870:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c874:	b29a      	uxth	r2, r3
 800c876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c878:	801a      	strh	r2, [r3, #0]
 800c87a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c87e:	2b3e      	cmp	r3, #62	; 0x3e
 800c880:	d921      	bls.n	800c8c6 <USB_EPStartXfer+0x276>
 800c882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c886:	095b      	lsrs	r3, r3, #5
 800c888:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c88c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c890:	f003 031f 	and.w	r3, r3, #31
 800c894:	2b00      	cmp	r3, #0
 800c896:	d104      	bne.n	800c8a2 <USB_EPStartXfer+0x252>
 800c898:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c89c:	3b01      	subs	r3, #1
 800c89e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8a4:	881b      	ldrh	r3, [r3, #0]
 800c8a6:	b29a      	uxth	r2, r3
 800c8a8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c8ac:	b29b      	uxth	r3, r3
 800c8ae:	029b      	lsls	r3, r3, #10
 800c8b0:	b29b      	uxth	r3, r3
 800c8b2:	4313      	orrs	r3, r2
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8be:	b29a      	uxth	r2, r3
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8c2:	801a      	strh	r2, [r3, #0]
 800c8c4:	e050      	b.n	800c968 <USB_EPStartXfer+0x318>
 800c8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d10a      	bne.n	800c8e4 <USB_EPStartXfer+0x294>
 800c8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8d0:	881b      	ldrh	r3, [r3, #0]
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8dc:	b29a      	uxth	r2, r3
 800c8de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8e0:	801a      	strh	r2, [r3, #0]
 800c8e2:	e041      	b.n	800c968 <USB_EPStartXfer+0x318>
 800c8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8e8:	085b      	lsrs	r3, r3, #1
 800c8ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c8ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8f2:	f003 0301 	and.w	r3, r3, #1
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d004      	beq.n	800c904 <USB_EPStartXfer+0x2b4>
 800c8fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c8fe:	3301      	adds	r3, #1
 800c900:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c906:	881b      	ldrh	r3, [r3, #0]
 800c908:	b29a      	uxth	r2, r3
 800c90a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c90e:	b29b      	uxth	r3, r3
 800c910:	029b      	lsls	r3, r3, #10
 800c912:	b29b      	uxth	r3, r3
 800c914:	4313      	orrs	r3, r2
 800c916:	b29a      	uxth	r2, r3
 800c918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c91a:	801a      	strh	r2, [r3, #0]
 800c91c:	e024      	b.n	800c968 <USB_EPStartXfer+0x318>
 800c91e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c922:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	785b      	ldrb	r3, [r3, #1]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d11c      	bne.n	800c968 <USB_EPStartXfer+0x318>
 800c92e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c932:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c93c:	b29b      	uxth	r3, r3
 800c93e:	461a      	mov	r2, r3
 800c940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c942:	4413      	add	r3, r2
 800c944:	633b      	str	r3, [r7, #48]	; 0x30
 800c946:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c94a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	011a      	lsls	r2, r3, #4
 800c954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c956:	4413      	add	r3, r2
 800c958:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c95c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c95e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c962:	b29a      	uxth	r2, r3
 800c964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c966:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c968:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c96c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	895b      	ldrh	r3, [r3, #10]
 800c974:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c978:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c97c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	6959      	ldr	r1, [r3, #20]
 800c984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c988:	b29b      	uxth	r3, r3
 800c98a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c98e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c992:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c996:	6800      	ldr	r0, [r0, #0]
 800c998:	f001 fb49 	bl	800e02e <USB_WritePMA>
            ep->xfer_buff += len;
 800c99c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	695a      	ldr	r2, [r3, #20]
 800c9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9ac:	441a      	add	r2, r3
 800c9ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c9ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	6a1a      	ldr	r2, [r3, #32]
 800c9c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	691b      	ldr	r3, [r3, #16]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d90f      	bls.n	800c9f6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800c9d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	6a1a      	ldr	r2, [r3, #32]
 800c9e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e6:	1ad2      	subs	r2, r2, r3
 800c9e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	621a      	str	r2, [r3, #32]
 800c9f4:	e00e      	b.n	800ca14 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800c9f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	6a1b      	ldr	r3, [r3, #32]
 800ca02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800ca06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	2200      	movs	r2, #0
 800ca12:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ca14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	785b      	ldrb	r3, [r3, #1]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d177      	bne.n	800cb14 <USB_EPStartXfer+0x4c4>
 800ca24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	61bb      	str	r3, [r7, #24]
 800ca30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ca3e:	b29b      	uxth	r3, r3
 800ca40:	461a      	mov	r2, r3
 800ca42:	69bb      	ldr	r3, [r7, #24]
 800ca44:	4413      	add	r3, r2
 800ca46:	61bb      	str	r3, [r7, #24]
 800ca48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	781b      	ldrb	r3, [r3, #0]
 800ca54:	011a      	lsls	r2, r3, #4
 800ca56:	69bb      	ldr	r3, [r7, #24]
 800ca58:	4413      	add	r3, r2
 800ca5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ca5e:	617b      	str	r3, [r7, #20]
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	881b      	ldrh	r3, [r3, #0]
 800ca64:	b29b      	uxth	r3, r3
 800ca66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca6a:	b29a      	uxth	r2, r3
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	801a      	strh	r2, [r3, #0]
 800ca70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca74:	2b3e      	cmp	r3, #62	; 0x3e
 800ca76:	d921      	bls.n	800cabc <USB_EPStartXfer+0x46c>
 800ca78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca7c:	095b      	lsrs	r3, r3, #5
 800ca7e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ca82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca86:	f003 031f 	and.w	r3, r3, #31
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d104      	bne.n	800ca98 <USB_EPStartXfer+0x448>
 800ca8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ca92:	3b01      	subs	r3, #1
 800ca94:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	881b      	ldrh	r3, [r3, #0]
 800ca9c:	b29a      	uxth	r2, r3
 800ca9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800caa2:	b29b      	uxth	r3, r3
 800caa4:	029b      	lsls	r3, r3, #10
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	4313      	orrs	r3, r2
 800caaa:	b29b      	uxth	r3, r3
 800caac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cab4:	b29a      	uxth	r2, r3
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	801a      	strh	r2, [r3, #0]
 800caba:	e056      	b.n	800cb6a <USB_EPStartXfer+0x51a>
 800cabc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10a      	bne.n	800cada <USB_EPStartXfer+0x48a>
 800cac4:	697b      	ldr	r3, [r7, #20]
 800cac6:	881b      	ldrh	r3, [r3, #0]
 800cac8:	b29b      	uxth	r3, r3
 800caca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cace:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cad2:	b29a      	uxth	r2, r3
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	801a      	strh	r2, [r3, #0]
 800cad8:	e047      	b.n	800cb6a <USB_EPStartXfer+0x51a>
 800cada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cade:	085b      	lsrs	r3, r3, #1
 800cae0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cae8:	f003 0301 	and.w	r3, r3, #1
 800caec:	2b00      	cmp	r3, #0
 800caee:	d004      	beq.n	800cafa <USB_EPStartXfer+0x4aa>
 800caf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800caf4:	3301      	adds	r3, #1
 800caf6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	881b      	ldrh	r3, [r3, #0]
 800cafe:	b29a      	uxth	r2, r3
 800cb00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	029b      	lsls	r3, r3, #10
 800cb08:	b29b      	uxth	r3, r3
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	b29a      	uxth	r2, r3
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	801a      	strh	r2, [r3, #0]
 800cb12:	e02a      	b.n	800cb6a <USB_EPStartXfer+0x51a>
 800cb14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	785b      	ldrb	r3, [r3, #1]
 800cb20:	2b01      	cmp	r3, #1
 800cb22:	d122      	bne.n	800cb6a <USB_EPStartXfer+0x51a>
 800cb24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	623b      	str	r3, [r7, #32]
 800cb30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	461a      	mov	r2, r3
 800cb42:	6a3b      	ldr	r3, [r7, #32]
 800cb44:	4413      	add	r3, r2
 800cb46:	623b      	str	r3, [r7, #32]
 800cb48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	011a      	lsls	r2, r3, #4
 800cb56:	6a3b      	ldr	r3, [r7, #32]
 800cb58:	4413      	add	r3, r2
 800cb5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cb5e:	61fb      	str	r3, [r7, #28]
 800cb60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb64:	b29a      	uxth	r2, r3
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cb6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	891b      	ldrh	r3, [r3, #8]
 800cb76:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cb7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	6959      	ldr	r1, [r3, #20]
 800cb86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb8a:	b29b      	uxth	r3, r3
 800cb8c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cb90:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cb94:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cb98:	6800      	ldr	r0, [r0, #0]
 800cb9a:	f001 fa48 	bl	800e02e <USB_WritePMA>
 800cb9e:	e3ee      	b.n	800d37e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800cba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cba4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d177      	bne.n	800cca0 <USB_EPStartXfer+0x650>
 800cbb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbb4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	64bb      	str	r3, [r7, #72]	; 0x48
 800cbbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cbca:	b29b      	uxth	r3, r3
 800cbcc:	461a      	mov	r2, r3
 800cbce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbd0:	4413      	add	r3, r2
 800cbd2:	64bb      	str	r3, [r7, #72]	; 0x48
 800cbd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	011a      	lsls	r2, r3, #4
 800cbe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cbe4:	4413      	add	r3, r2
 800cbe6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cbea:	647b      	str	r3, [r7, #68]	; 0x44
 800cbec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cbee:	881b      	ldrh	r3, [r3, #0]
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cbf6:	b29a      	uxth	r2, r3
 800cbf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cbfa:	801a      	strh	r2, [r3, #0]
 800cbfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc00:	2b3e      	cmp	r3, #62	; 0x3e
 800cc02:	d921      	bls.n	800cc48 <USB_EPStartXfer+0x5f8>
 800cc04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc08:	095b      	lsrs	r3, r3, #5
 800cc0a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc12:	f003 031f 	and.w	r3, r3, #31
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d104      	bne.n	800cc24 <USB_EPStartXfer+0x5d4>
 800cc1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc26:	881b      	ldrh	r3, [r3, #0]
 800cc28:	b29a      	uxth	r2, r3
 800cc2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	029b      	lsls	r3, r3, #10
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	4313      	orrs	r3, r2
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc40:	b29a      	uxth	r2, r3
 800cc42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc44:	801a      	strh	r2, [r3, #0]
 800cc46:	e056      	b.n	800ccf6 <USB_EPStartXfer+0x6a6>
 800cc48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d10a      	bne.n	800cc66 <USB_EPStartXfer+0x616>
 800cc50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc52:	881b      	ldrh	r3, [r3, #0]
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc5e:	b29a      	uxth	r2, r3
 800cc60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc62:	801a      	strh	r2, [r3, #0]
 800cc64:	e047      	b.n	800ccf6 <USB_EPStartXfer+0x6a6>
 800cc66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc6a:	085b      	lsrs	r3, r3, #1
 800cc6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc74:	f003 0301 	and.w	r3, r3, #1
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d004      	beq.n	800cc86 <USB_EPStartXfer+0x636>
 800cc7c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cc80:	3301      	adds	r3, #1
 800cc82:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc88:	881b      	ldrh	r3, [r3, #0]
 800cc8a:	b29a      	uxth	r2, r3
 800cc8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	029b      	lsls	r3, r3, #10
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	4313      	orrs	r3, r2
 800cc98:	b29a      	uxth	r2, r3
 800cc9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc9c:	801a      	strh	r2, [r3, #0]
 800cc9e:	e02a      	b.n	800ccf6 <USB_EPStartXfer+0x6a6>
 800cca0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cca4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	785b      	ldrb	r3, [r3, #1]
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d122      	bne.n	800ccf6 <USB_EPStartXfer+0x6a6>
 800ccb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccb4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	653b      	str	r3, [r7, #80]	; 0x50
 800ccbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ccca:	b29b      	uxth	r3, r3
 800cccc:	461a      	mov	r2, r3
 800ccce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ccd0:	4413      	add	r3, r2
 800ccd2:	653b      	str	r3, [r7, #80]	; 0x50
 800ccd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	011a      	lsls	r2, r3, #4
 800cce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cce4:	4413      	add	r3, r2
 800cce6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ccea:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ccec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ccf0:	b29a      	uxth	r2, r3
 800ccf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccf4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ccf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	891b      	ldrh	r3, [r3, #8]
 800cd02:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cd06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	6959      	ldr	r1, [r3, #20]
 800cd12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd16:	b29b      	uxth	r3, r3
 800cd18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cd1c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cd20:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cd24:	6800      	ldr	r0, [r0, #0]
 800cd26:	f001 f982 	bl	800e02e <USB_WritePMA>
            ep->xfer_buff += len;
 800cd2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	695a      	ldr	r2, [r3, #20]
 800cd36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd3a:	441a      	add	r2, r3
 800cd3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cd48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	6a1a      	ldr	r2, [r3, #32]
 800cd54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	691b      	ldr	r3, [r3, #16]
 800cd60:	429a      	cmp	r2, r3
 800cd62:	d90f      	bls.n	800cd84 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800cd64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	6a1a      	ldr	r2, [r3, #32]
 800cd70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd74:	1ad2      	subs	r2, r2, r3
 800cd76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	621a      	str	r2, [r3, #32]
 800cd82:	e00e      	b.n	800cda2 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800cd84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	6a1b      	ldr	r3, [r3, #32]
 800cd90:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800cd94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	2200      	movs	r2, #0
 800cda0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cda2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cda6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	643b      	str	r3, [r7, #64]	; 0x40
 800cdae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	785b      	ldrb	r3, [r3, #1]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d177      	bne.n	800ceae <USB_EPStartXfer+0x85e>
 800cdbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	63bb      	str	r3, [r7, #56]	; 0x38
 800cdca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	461a      	mov	r2, r3
 800cddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdde:	4413      	add	r3, r2
 800cde0:	63bb      	str	r3, [r7, #56]	; 0x38
 800cde2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cde6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	781b      	ldrb	r3, [r3, #0]
 800cdee:	011a      	lsls	r2, r3, #4
 800cdf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdf2:	4413      	add	r3, r2
 800cdf4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cdf8:	637b      	str	r3, [r7, #52]	; 0x34
 800cdfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdfc:	881b      	ldrh	r3, [r3, #0]
 800cdfe:	b29b      	uxth	r3, r3
 800ce00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce04:	b29a      	uxth	r2, r3
 800ce06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce08:	801a      	strh	r2, [r3, #0]
 800ce0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce0e:	2b3e      	cmp	r3, #62	; 0x3e
 800ce10:	d921      	bls.n	800ce56 <USB_EPStartXfer+0x806>
 800ce12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce16:	095b      	lsrs	r3, r3, #5
 800ce18:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ce1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce20:	f003 031f 	and.w	r3, r3, #31
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d104      	bne.n	800ce32 <USB_EPStartXfer+0x7e2>
 800ce28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ce32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce34:	881b      	ldrh	r3, [r3, #0]
 800ce36:	b29a      	uxth	r2, r3
 800ce38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce3c:	b29b      	uxth	r3, r3
 800ce3e:	029b      	lsls	r3, r3, #10
 800ce40:	b29b      	uxth	r3, r3
 800ce42:	4313      	orrs	r3, r2
 800ce44:	b29b      	uxth	r3, r3
 800ce46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce4e:	b29a      	uxth	r2, r3
 800ce50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce52:	801a      	strh	r2, [r3, #0]
 800ce54:	e050      	b.n	800cef8 <USB_EPStartXfer+0x8a8>
 800ce56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d10a      	bne.n	800ce74 <USB_EPStartXfer+0x824>
 800ce5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce60:	881b      	ldrh	r3, [r3, #0]
 800ce62:	b29b      	uxth	r3, r3
 800ce64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce6c:	b29a      	uxth	r2, r3
 800ce6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce70:	801a      	strh	r2, [r3, #0]
 800ce72:	e041      	b.n	800cef8 <USB_EPStartXfer+0x8a8>
 800ce74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce78:	085b      	lsrs	r3, r3, #1
 800ce7a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ce7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce82:	f003 0301 	and.w	r3, r3, #1
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d004      	beq.n	800ce94 <USB_EPStartXfer+0x844>
 800ce8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce8e:	3301      	adds	r3, #1
 800ce90:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ce94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce96:	881b      	ldrh	r3, [r3, #0]
 800ce98:	b29a      	uxth	r2, r3
 800ce9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	029b      	lsls	r3, r3, #10
 800cea2:	b29b      	uxth	r3, r3
 800cea4:	4313      	orrs	r3, r2
 800cea6:	b29a      	uxth	r2, r3
 800cea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ceaa:	801a      	strh	r2, [r3, #0]
 800ceac:	e024      	b.n	800cef8 <USB_EPStartXfer+0x8a8>
 800ceae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ceb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	785b      	ldrb	r3, [r3, #1]
 800ceba:	2b01      	cmp	r3, #1
 800cebc:	d11c      	bne.n	800cef8 <USB_EPStartXfer+0x8a8>
 800cebe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cec2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cecc:	b29b      	uxth	r3, r3
 800cece:	461a      	mov	r2, r3
 800ced0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ced2:	4413      	add	r3, r2
 800ced4:	643b      	str	r3, [r7, #64]	; 0x40
 800ced6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ceda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	011a      	lsls	r2, r3, #4
 800cee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cee6:	4413      	add	r3, r2
 800cee8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ceec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ceee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cef2:	b29a      	uxth	r2, r3
 800cef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cef6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cef8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cefc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	895b      	ldrh	r3, [r3, #10]
 800cf04:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cf08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	6959      	ldr	r1, [r3, #20]
 800cf14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800cf1e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800cf22:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800cf26:	6800      	ldr	r0, [r0, #0]
 800cf28:	f001 f881 	bl	800e02e <USB_WritePMA>
 800cf2c:	e227      	b.n	800d37e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800cf2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	6a1b      	ldr	r3, [r3, #32]
 800cf3a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800cf3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cf46:	681a      	ldr	r2, [r3, #0]
 800cf48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	4413      	add	r3, r2
 800cf58:	881b      	ldrh	r3, [r3, #0]
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800cf60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf64:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800cf68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cf70:	681a      	ldr	r2, [r3, #0]
 800cf72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	009b      	lsls	r3, r3, #2
 800cf80:	441a      	add	r2, r3
 800cf82:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800cf86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cf9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cfa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfaa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cfb4:	b29b      	uxth	r3, r3
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfba:	4413      	add	r3, r2
 800cfbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cfbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	781b      	ldrb	r3, [r3, #0]
 800cfca:	011a      	lsls	r2, r3, #4
 800cfcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfce:	4413      	add	r3, r2
 800cfd0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cfd4:	65bb      	str	r3, [r7, #88]	; 0x58
 800cfd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cfda:	b29a      	uxth	r2, r3
 800cfdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cfde:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800cfe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfe4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	891b      	ldrh	r3, [r3, #8]
 800cfec:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cff4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	6959      	ldr	r1, [r3, #20]
 800cffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d000:	b29b      	uxth	r3, r3
 800d002:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d006:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d00a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d00e:	6800      	ldr	r0, [r0, #0]
 800d010:	f001 f80d 	bl	800e02e <USB_WritePMA>
 800d014:	e1b3      	b.n	800d37e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d016:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d01a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	6a1a      	ldr	r2, [r3, #32]
 800d022:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d026:	1ad2      	subs	r2, r2, r3
 800d028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d02c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d034:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d038:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d03c:	681a      	ldr	r2, [r3, #0]
 800d03e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d042:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	781b      	ldrb	r3, [r3, #0]
 800d04a:	009b      	lsls	r3, r3, #2
 800d04c:	4413      	add	r3, r2
 800d04e:	881b      	ldrh	r3, [r3, #0]
 800d050:	b29b      	uxth	r3, r3
 800d052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d056:	2b00      	cmp	r3, #0
 800d058:	f000 80c6 	beq.w	800d1e8 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d05c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d060:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	673b      	str	r3, [r7, #112]	; 0x70
 800d068:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d06c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	785b      	ldrb	r3, [r3, #1]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d177      	bne.n	800d168 <USB_EPStartXfer+0xb18>
 800d078:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d07c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	66bb      	str	r3, [r7, #104]	; 0x68
 800d084:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d088:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d092:	b29b      	uxth	r3, r3
 800d094:	461a      	mov	r2, r3
 800d096:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d098:	4413      	add	r3, r2
 800d09a:	66bb      	str	r3, [r7, #104]	; 0x68
 800d09c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	011a      	lsls	r2, r3, #4
 800d0aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d0ac:	4413      	add	r3, r2
 800d0ae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d0b2:	667b      	str	r3, [r7, #100]	; 0x64
 800d0b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d0b6:	881b      	ldrh	r3, [r3, #0]
 800d0b8:	b29b      	uxth	r3, r3
 800d0ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0be:	b29a      	uxth	r2, r3
 800d0c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d0c2:	801a      	strh	r2, [r3, #0]
 800d0c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0c8:	2b3e      	cmp	r3, #62	; 0x3e
 800d0ca:	d921      	bls.n	800d110 <USB_EPStartXfer+0xac0>
 800d0cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0d0:	095b      	lsrs	r3, r3, #5
 800d0d2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d0d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d0da:	f003 031f 	and.w	r3, r3, #31
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d104      	bne.n	800d0ec <USB_EPStartXfer+0xa9c>
 800d0e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d0e6:	3b01      	subs	r3, #1
 800d0e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d0ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d0ee:	881b      	ldrh	r3, [r3, #0]
 800d0f0:	b29a      	uxth	r2, r3
 800d0f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	029b      	lsls	r3, r3, #10
 800d0fa:	b29b      	uxth	r3, r3
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	b29b      	uxth	r3, r3
 800d100:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d104:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d108:	b29a      	uxth	r2, r3
 800d10a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d10c:	801a      	strh	r2, [r3, #0]
 800d10e:	e050      	b.n	800d1b2 <USB_EPStartXfer+0xb62>
 800d110:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d114:	2b00      	cmp	r3, #0
 800d116:	d10a      	bne.n	800d12e <USB_EPStartXfer+0xade>
 800d118:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d11a:	881b      	ldrh	r3, [r3, #0]
 800d11c:	b29b      	uxth	r3, r3
 800d11e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d126:	b29a      	uxth	r2, r3
 800d128:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d12a:	801a      	strh	r2, [r3, #0]
 800d12c:	e041      	b.n	800d1b2 <USB_EPStartXfer+0xb62>
 800d12e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d132:	085b      	lsrs	r3, r3, #1
 800d134:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d138:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d13c:	f003 0301 	and.w	r3, r3, #1
 800d140:	2b00      	cmp	r3, #0
 800d142:	d004      	beq.n	800d14e <USB_EPStartXfer+0xafe>
 800d144:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d148:	3301      	adds	r3, #1
 800d14a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d14e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d150:	881b      	ldrh	r3, [r3, #0]
 800d152:	b29a      	uxth	r2, r3
 800d154:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800d158:	b29b      	uxth	r3, r3
 800d15a:	029b      	lsls	r3, r3, #10
 800d15c:	b29b      	uxth	r3, r3
 800d15e:	4313      	orrs	r3, r2
 800d160:	b29a      	uxth	r2, r3
 800d162:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d164:	801a      	strh	r2, [r3, #0]
 800d166:	e024      	b.n	800d1b2 <USB_EPStartXfer+0xb62>
 800d168:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d16c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	785b      	ldrb	r3, [r3, #1]
 800d174:	2b01      	cmp	r3, #1
 800d176:	d11c      	bne.n	800d1b2 <USB_EPStartXfer+0xb62>
 800d178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d17c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d186:	b29b      	uxth	r3, r3
 800d188:	461a      	mov	r2, r3
 800d18a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d18c:	4413      	add	r3, r2
 800d18e:	673b      	str	r3, [r7, #112]	; 0x70
 800d190:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d194:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	011a      	lsls	r2, r3, #4
 800d19e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d1a0:	4413      	add	r3, r2
 800d1a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d1a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d1a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1ac:	b29a      	uxth	r2, r3
 800d1ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1b0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d1b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d1b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	895b      	ldrh	r3, [r3, #10]
 800d1be:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d1c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d1c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	6959      	ldr	r1, [r3, #20]
 800d1ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d1d8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d1dc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d1e0:	6800      	ldr	r0, [r0, #0]
 800d1e2:	f000 ff24 	bl	800e02e <USB_WritePMA>
 800d1e6:	e0ca      	b.n	800d37e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d1e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d1ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	785b      	ldrb	r3, [r3, #1]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d177      	bne.n	800d2e8 <USB_EPStartXfer+0xc98>
 800d1f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d1fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d208:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d212:	b29b      	uxth	r3, r3
 800d214:	461a      	mov	r2, r3
 800d216:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d218:	4413      	add	r3, r2
 800d21a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d21c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d220:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	781b      	ldrb	r3, [r3, #0]
 800d228:	011a      	lsls	r2, r3, #4
 800d22a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d22c:	4413      	add	r3, r2
 800d22e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d232:	67bb      	str	r3, [r7, #120]	; 0x78
 800d234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d236:	881b      	ldrh	r3, [r3, #0]
 800d238:	b29b      	uxth	r3, r3
 800d23a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d23e:	b29a      	uxth	r2, r3
 800d240:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d242:	801a      	strh	r2, [r3, #0]
 800d244:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d248:	2b3e      	cmp	r3, #62	; 0x3e
 800d24a:	d921      	bls.n	800d290 <USB_EPStartXfer+0xc40>
 800d24c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d250:	095b      	lsrs	r3, r3, #5
 800d252:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d256:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d25a:	f003 031f 	and.w	r3, r3, #31
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d104      	bne.n	800d26c <USB_EPStartXfer+0xc1c>
 800d262:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d266:	3b01      	subs	r3, #1
 800d268:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d26c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d26e:	881b      	ldrh	r3, [r3, #0]
 800d270:	b29a      	uxth	r2, r3
 800d272:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d276:	b29b      	uxth	r3, r3
 800d278:	029b      	lsls	r3, r3, #10
 800d27a:	b29b      	uxth	r3, r3
 800d27c:	4313      	orrs	r3, r2
 800d27e:	b29b      	uxth	r3, r3
 800d280:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d284:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d288:	b29a      	uxth	r2, r3
 800d28a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d28c:	801a      	strh	r2, [r3, #0]
 800d28e:	e05c      	b.n	800d34a <USB_EPStartXfer+0xcfa>
 800d290:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d294:	2b00      	cmp	r3, #0
 800d296:	d10a      	bne.n	800d2ae <USB_EPStartXfer+0xc5e>
 800d298:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d29a:	881b      	ldrh	r3, [r3, #0]
 800d29c:	b29b      	uxth	r3, r3
 800d29e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d2a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d2a6:	b29a      	uxth	r2, r3
 800d2a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2aa:	801a      	strh	r2, [r3, #0]
 800d2ac:	e04d      	b.n	800d34a <USB_EPStartXfer+0xcfa>
 800d2ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2b2:	085b      	lsrs	r3, r3, #1
 800d2b4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d2b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d2bc:	f003 0301 	and.w	r3, r3, #1
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d004      	beq.n	800d2ce <USB_EPStartXfer+0xc7e>
 800d2c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800d2ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2d0:	881b      	ldrh	r3, [r3, #0]
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d2d8:	b29b      	uxth	r3, r3
 800d2da:	029b      	lsls	r3, r3, #10
 800d2dc:	b29b      	uxth	r3, r3
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	b29a      	uxth	r2, r3
 800d2e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2e4:	801a      	strh	r2, [r3, #0]
 800d2e6:	e030      	b.n	800d34a <USB_EPStartXfer+0xcfa>
 800d2e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	785b      	ldrb	r3, [r3, #1]
 800d2f4:	2b01      	cmp	r3, #1
 800d2f6:	d128      	bne.n	800d34a <USB_EPStartXfer+0xcfa>
 800d2f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d306:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d30a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d314:	b29b      	uxth	r3, r3
 800d316:	461a      	mov	r2, r3
 800d318:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d31c:	4413      	add	r3, r2
 800d31e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d322:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d326:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	781b      	ldrb	r3, [r3, #0]
 800d32e:	011a      	lsls	r2, r3, #4
 800d330:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d334:	4413      	add	r3, r2
 800d336:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d33a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d33e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d342:	b29a      	uxth	r2, r3
 800d344:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d348:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d34a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d34e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	891b      	ldrh	r3, [r3, #8]
 800d356:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d35a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d35e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	6959      	ldr	r1, [r3, #20]
 800d366:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d370:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800d374:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800d378:	6800      	ldr	r0, [r0, #0]
 800d37a:	f000 fe58 	bl	800e02e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d37e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d382:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d386:	681a      	ldr	r2, [r3, #0]
 800d388:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d38c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	781b      	ldrb	r3, [r3, #0]
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	4413      	add	r3, r2
 800d398:	881b      	ldrh	r3, [r3, #0]
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d3a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3a4:	817b      	strh	r3, [r7, #10]
 800d3a6:	897b      	ldrh	r3, [r7, #10]
 800d3a8:	f083 0310 	eor.w	r3, r3, #16
 800d3ac:	817b      	strh	r3, [r7, #10]
 800d3ae:	897b      	ldrh	r3, [r7, #10]
 800d3b0:	f083 0320 	eor.w	r3, r3, #32
 800d3b4:	817b      	strh	r3, [r7, #10]
 800d3b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d3be:	681a      	ldr	r2, [r3, #0]
 800d3c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	009b      	lsls	r3, r3, #2
 800d3ce:	441a      	add	r2, r3
 800d3d0:	897b      	ldrh	r3, [r7, #10]
 800d3d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d3d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d3da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d3de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	8013      	strh	r3, [r2, #0]
 800d3e6:	f000 bcde 	b.w	800dda6 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d3ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d3ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	7b1b      	ldrb	r3, [r3, #12]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	f040 80bb 	bne.w	800d572 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d3fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d400:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	699a      	ldr	r2, [r3, #24]
 800d408:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d40c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	691b      	ldr	r3, [r3, #16]
 800d414:	429a      	cmp	r2, r3
 800d416:	d917      	bls.n	800d448 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800d418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d41c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	691b      	ldr	r3, [r3, #16]
 800d424:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800d428:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d42c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	699a      	ldr	r2, [r3, #24]
 800d434:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d438:	1ad2      	subs	r2, r2, r3
 800d43a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d43e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	619a      	str	r2, [r3, #24]
 800d446:	e00e      	b.n	800d466 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800d448:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d44c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	699b      	ldr	r3, [r3, #24]
 800d454:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800d458:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d45c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	2200      	movs	r2, #0
 800d464:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800d466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d46a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d474:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d478:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d482:	b29b      	uxth	r3, r3
 800d484:	461a      	mov	r2, r3
 800d486:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d48a:	4413      	add	r3, r2
 800d48c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d494:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	781b      	ldrb	r3, [r3, #0]
 800d49c:	011a      	lsls	r2, r3, #4
 800d49e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d4a2:	4413      	add	r3, r2
 800d4a4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d4a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d4ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d4b0:	881b      	ldrh	r3, [r3, #0]
 800d4b2:	b29b      	uxth	r3, r3
 800d4b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d4b8:	b29a      	uxth	r2, r3
 800d4ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d4be:	801a      	strh	r2, [r3, #0]
 800d4c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4c4:	2b3e      	cmp	r3, #62	; 0x3e
 800d4c6:	d924      	bls.n	800d512 <USB_EPStartXfer+0xec2>
 800d4c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4cc:	095b      	lsrs	r3, r3, #5
 800d4ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d4d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d4d6:	f003 031f 	and.w	r3, r3, #31
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d104      	bne.n	800d4e8 <USB_EPStartXfer+0xe98>
 800d4de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d4e2:	3b01      	subs	r3, #1
 800d4e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d4e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d4ec:	881b      	ldrh	r3, [r3, #0]
 800d4ee:	b29a      	uxth	r2, r3
 800d4f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	029b      	lsls	r3, r3, #10
 800d4f8:	b29b      	uxth	r3, r3
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d502:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d506:	b29a      	uxth	r2, r3
 800d508:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d50c:	801a      	strh	r2, [r3, #0]
 800d50e:	f000 bc10 	b.w	800dd32 <USB_EPStartXfer+0x16e2>
 800d512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d516:	2b00      	cmp	r3, #0
 800d518:	d10c      	bne.n	800d534 <USB_EPStartXfer+0xee4>
 800d51a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d51e:	881b      	ldrh	r3, [r3, #0]
 800d520:	b29b      	uxth	r3, r3
 800d522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d52a:	b29a      	uxth	r2, r3
 800d52c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d530:	801a      	strh	r2, [r3, #0]
 800d532:	e3fe      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
 800d534:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d538:	085b      	lsrs	r3, r3, #1
 800d53a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d53e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d542:	f003 0301 	and.w	r3, r3, #1
 800d546:	2b00      	cmp	r3, #0
 800d548:	d004      	beq.n	800d554 <USB_EPStartXfer+0xf04>
 800d54a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d54e:	3301      	adds	r3, #1
 800d550:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d554:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d558:	881b      	ldrh	r3, [r3, #0]
 800d55a:	b29a      	uxth	r2, r3
 800d55c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d560:	b29b      	uxth	r3, r3
 800d562:	029b      	lsls	r3, r3, #10
 800d564:	b29b      	uxth	r3, r3
 800d566:	4313      	orrs	r3, r2
 800d568:	b29a      	uxth	r2, r3
 800d56a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d56e:	801a      	strh	r2, [r3, #0]
 800d570:	e3df      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d572:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d576:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	78db      	ldrb	r3, [r3, #3]
 800d57e:	2b02      	cmp	r3, #2
 800d580:	f040 8218 	bne.w	800d9b4 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d588:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	785b      	ldrb	r3, [r3, #1]
 800d590:	2b00      	cmp	r3, #0
 800d592:	f040 809d 	bne.w	800d6d0 <USB_EPStartXfer+0x1080>
 800d596:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d59a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d5a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d5a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	461a      	mov	r2, r3
 800d5b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d5ba:	4413      	add	r3, r2
 800d5bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d5c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d5c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	011a      	lsls	r2, r3, #4
 800d5ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d5d2:	4413      	add	r3, r2
 800d5d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d5d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d5dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d5e0:	881b      	ldrh	r3, [r3, #0]
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5e8:	b29a      	uxth	r2, r3
 800d5ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d5ee:	801a      	strh	r2, [r3, #0]
 800d5f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d5f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	691b      	ldr	r3, [r3, #16]
 800d5fc:	2b3e      	cmp	r3, #62	; 0x3e
 800d5fe:	d92b      	bls.n	800d658 <USB_EPStartXfer+0x1008>
 800d600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d604:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	691b      	ldr	r3, [r3, #16]
 800d60c:	095b      	lsrs	r3, r3, #5
 800d60e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d616:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	691b      	ldr	r3, [r3, #16]
 800d61e:	f003 031f 	and.w	r3, r3, #31
 800d622:	2b00      	cmp	r3, #0
 800d624:	d104      	bne.n	800d630 <USB_EPStartXfer+0xfe0>
 800d626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d62a:	3b01      	subs	r3, #1
 800d62c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d630:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d634:	881b      	ldrh	r3, [r3, #0]
 800d636:	b29a      	uxth	r2, r3
 800d638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	029b      	lsls	r3, r3, #10
 800d640:	b29b      	uxth	r3, r3
 800d642:	4313      	orrs	r3, r2
 800d644:	b29b      	uxth	r3, r3
 800d646:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d64a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d64e:	b29a      	uxth	r2, r3
 800d650:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d654:	801a      	strh	r2, [r3, #0]
 800d656:	e070      	b.n	800d73a <USB_EPStartXfer+0x10ea>
 800d658:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d65c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	691b      	ldr	r3, [r3, #16]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d10c      	bne.n	800d682 <USB_EPStartXfer+0x1032>
 800d668:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d66c:	881b      	ldrh	r3, [r3, #0]
 800d66e:	b29b      	uxth	r3, r3
 800d670:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d674:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d678:	b29a      	uxth	r2, r3
 800d67a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d67e:	801a      	strh	r2, [r3, #0]
 800d680:	e05b      	b.n	800d73a <USB_EPStartXfer+0x10ea>
 800d682:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d686:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	691b      	ldr	r3, [r3, #16]
 800d68e:	085b      	lsrs	r3, r3, #1
 800d690:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d698:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	691b      	ldr	r3, [r3, #16]
 800d6a0:	f003 0301 	and.w	r3, r3, #1
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d004      	beq.n	800d6b2 <USB_EPStartXfer+0x1062>
 800d6a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d6ac:	3301      	adds	r3, #1
 800d6ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d6b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d6b6:	881b      	ldrh	r3, [r3, #0]
 800d6b8:	b29a      	uxth	r2, r3
 800d6ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d6be:	b29b      	uxth	r3, r3
 800d6c0:	029b      	lsls	r3, r3, #10
 800d6c2:	b29b      	uxth	r3, r3
 800d6c4:	4313      	orrs	r3, r2
 800d6c6:	b29a      	uxth	r2, r3
 800d6c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d6cc:	801a      	strh	r2, [r3, #0]
 800d6ce:	e034      	b.n	800d73a <USB_EPStartXfer+0x10ea>
 800d6d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d6d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	785b      	ldrb	r3, [r3, #1]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d12c      	bne.n	800d73a <USB_EPStartXfer+0x10ea>
 800d6e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d6e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d6ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d6f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	461a      	mov	r2, r3
 800d700:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d704:	4413      	add	r3, r2
 800d706:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d70a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d70e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	011a      	lsls	r2, r3, #4
 800d718:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d71c:	4413      	add	r3, r2
 800d71e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d722:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d72a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	691b      	ldr	r3, [r3, #16]
 800d732:	b29a      	uxth	r2, r3
 800d734:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800d738:	801a      	strh	r2, [r3, #0]
 800d73a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d73e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d748:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d74c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	785b      	ldrb	r3, [r3, #1]
 800d754:	2b00      	cmp	r3, #0
 800d756:	f040 809d 	bne.w	800d894 <USB_EPStartXfer+0x1244>
 800d75a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d75e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d768:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d76c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d776:	b29b      	uxth	r3, r3
 800d778:	461a      	mov	r2, r3
 800d77a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d77e:	4413      	add	r3, r2
 800d780:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d784:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d788:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	011a      	lsls	r2, r3, #4
 800d792:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d796:	4413      	add	r3, r2
 800d798:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d79c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d7a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d7a4:	881b      	ldrh	r3, [r3, #0]
 800d7a6:	b29b      	uxth	r3, r3
 800d7a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7ac:	b29a      	uxth	r2, r3
 800d7ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d7b2:	801a      	strh	r2, [r3, #0]
 800d7b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	691b      	ldr	r3, [r3, #16]
 800d7c0:	2b3e      	cmp	r3, #62	; 0x3e
 800d7c2:	d92b      	bls.n	800d81c <USB_EPStartXfer+0x11cc>
 800d7c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	691b      	ldr	r3, [r3, #16]
 800d7d0:	095b      	lsrs	r3, r3, #5
 800d7d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d7d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d7da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	691b      	ldr	r3, [r3, #16]
 800d7e2:	f003 031f 	and.w	r3, r3, #31
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d104      	bne.n	800d7f4 <USB_EPStartXfer+0x11a4>
 800d7ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7ee:	3b01      	subs	r3, #1
 800d7f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d7f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d7f8:	881b      	ldrh	r3, [r3, #0]
 800d7fa:	b29a      	uxth	r2, r3
 800d7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d800:	b29b      	uxth	r3, r3
 800d802:	029b      	lsls	r3, r3, #10
 800d804:	b29b      	uxth	r3, r3
 800d806:	4313      	orrs	r3, r2
 800d808:	b29b      	uxth	r3, r3
 800d80a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d80e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d812:	b29a      	uxth	r2, r3
 800d814:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d818:	801a      	strh	r2, [r3, #0]
 800d81a:	e069      	b.n	800d8f0 <USB_EPStartXfer+0x12a0>
 800d81c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	691b      	ldr	r3, [r3, #16]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10c      	bne.n	800d846 <USB_EPStartXfer+0x11f6>
 800d82c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	b29b      	uxth	r3, r3
 800d834:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d838:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d83c:	b29a      	uxth	r2, r3
 800d83e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d842:	801a      	strh	r2, [r3, #0]
 800d844:	e054      	b.n	800d8f0 <USB_EPStartXfer+0x12a0>
 800d846:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d84a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	691b      	ldr	r3, [r3, #16]
 800d852:	085b      	lsrs	r3, r3, #1
 800d854:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d858:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d85c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	691b      	ldr	r3, [r3, #16]
 800d864:	f003 0301 	and.w	r3, r3, #1
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d004      	beq.n	800d876 <USB_EPStartXfer+0x1226>
 800d86c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d870:	3301      	adds	r3, #1
 800d872:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d876:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d87a:	881b      	ldrh	r3, [r3, #0]
 800d87c:	b29a      	uxth	r2, r3
 800d87e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d882:	b29b      	uxth	r3, r3
 800d884:	029b      	lsls	r3, r3, #10
 800d886:	b29b      	uxth	r3, r3
 800d888:	4313      	orrs	r3, r2
 800d88a:	b29a      	uxth	r2, r3
 800d88c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d890:	801a      	strh	r2, [r3, #0]
 800d892:	e02d      	b.n	800d8f0 <USB_EPStartXfer+0x12a0>
 800d894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d898:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	785b      	ldrb	r3, [r3, #1]
 800d8a0:	2b01      	cmp	r3, #1
 800d8a2:	d125      	bne.n	800d8f0 <USB_EPStartXfer+0x12a0>
 800d8a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d8b2:	b29b      	uxth	r3, r3
 800d8b4:	461a      	mov	r2, r3
 800d8b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d8ba:	4413      	add	r3, r2
 800d8bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d8c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	011a      	lsls	r2, r3, #4
 800d8ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d8d2:	4413      	add	r3, r2
 800d8d4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d8d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d8dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	b29a      	uxth	r2, r3
 800d8ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d8ee:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d8f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d8f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	69db      	ldr	r3, [r3, #28]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	f000 8218 	beq.w	800dd32 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d902:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d906:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d90a:	681a      	ldr	r2, [r3, #0]
 800d90c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d910:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	4413      	add	r3, r2
 800d91c:	881b      	ldrh	r3, [r3, #0]
 800d91e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d922:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d005      	beq.n	800d93a <USB_EPStartXfer+0x12ea>
 800d92e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d936:	2b00      	cmp	r3, #0
 800d938:	d10d      	bne.n	800d956 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d93a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d93e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d942:	2b00      	cmp	r3, #0
 800d944:	f040 81f5 	bne.w	800dd32 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d948:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800d94c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d950:	2b00      	cmp	r3, #0
 800d952:	f040 81ee 	bne.w	800dd32 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d956:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d95a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d95e:	681a      	ldr	r2, [r3, #0]
 800d960:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d964:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4413      	add	r3, r2
 800d970:	881b      	ldrh	r3, [r3, #0]
 800d972:	b29b      	uxth	r3, r3
 800d974:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d97c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800d980:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d984:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d988:	681a      	ldr	r2, [r3, #0]
 800d98a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d98e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	009b      	lsls	r3, r3, #2
 800d998:	441a      	add	r2, r3
 800d99a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800d99e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d9a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d9a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d9aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	8013      	strh	r3, [r2, #0]
 800d9b2:	e1be      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d9b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	78db      	ldrb	r3, [r3, #3]
 800d9c0:	2b01      	cmp	r3, #1
 800d9c2:	f040 81b4 	bne.w	800dd2e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800d9c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	699a      	ldr	r2, [r3, #24]
 800d9d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	691b      	ldr	r3, [r3, #16]
 800d9de:	429a      	cmp	r2, r3
 800d9e0:	d917      	bls.n	800da12 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800d9e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	691b      	ldr	r3, [r3, #16]
 800d9ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800d9f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d9f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	699a      	ldr	r2, [r3, #24]
 800d9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800da02:	1ad2      	subs	r2, r2, r3
 800da04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	619a      	str	r2, [r3, #24]
 800da10:	e00e      	b.n	800da30 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800da12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	699b      	ldr	r3, [r3, #24]
 800da1e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800da22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	2200      	movs	r2, #0
 800da2e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800da30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	785b      	ldrb	r3, [r3, #1]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	f040 8085 	bne.w	800db4c <USB_EPStartXfer+0x14fc>
 800da42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800da50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800da5e:	b29b      	uxth	r3, r3
 800da60:	461a      	mov	r2, r3
 800da62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800da66:	4413      	add	r3, r2
 800da68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800da6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800da70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	011a      	lsls	r2, r3, #4
 800da7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800da7e:	4413      	add	r3, r2
 800da80:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800da84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800da88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800da8c:	881b      	ldrh	r3, [r3, #0]
 800da8e:	b29b      	uxth	r3, r3
 800da90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da94:	b29a      	uxth	r2, r3
 800da96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800da9a:	801a      	strh	r2, [r3, #0]
 800da9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800daa0:	2b3e      	cmp	r3, #62	; 0x3e
 800daa2:	d923      	bls.n	800daec <USB_EPStartXfer+0x149c>
 800daa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800daa8:	095b      	lsrs	r3, r3, #5
 800daaa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800daae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dab2:	f003 031f 	and.w	r3, r3, #31
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d104      	bne.n	800dac4 <USB_EPStartXfer+0x1474>
 800daba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dabe:	3b01      	subs	r3, #1
 800dac0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800dac4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dac8:	881b      	ldrh	r3, [r3, #0]
 800daca:	b29a      	uxth	r2, r3
 800dacc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	029b      	lsls	r3, r3, #10
 800dad4:	b29b      	uxth	r3, r3
 800dad6:	4313      	orrs	r3, r2
 800dad8:	b29b      	uxth	r3, r3
 800dada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dae2:	b29a      	uxth	r2, r3
 800dae4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dae8:	801a      	strh	r2, [r3, #0]
 800daea:	e060      	b.n	800dbae <USB_EPStartXfer+0x155e>
 800daec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d10c      	bne.n	800db0e <USB_EPStartXfer+0x14be>
 800daf4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800daf8:	881b      	ldrh	r3, [r3, #0]
 800dafa:	b29b      	uxth	r3, r3
 800dafc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db04:	b29a      	uxth	r2, r3
 800db06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db0a:	801a      	strh	r2, [r3, #0]
 800db0c:	e04f      	b.n	800dbae <USB_EPStartXfer+0x155e>
 800db0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db12:	085b      	lsrs	r3, r3, #1
 800db14:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800db18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800db1c:	f003 0301 	and.w	r3, r3, #1
 800db20:	2b00      	cmp	r3, #0
 800db22:	d004      	beq.n	800db2e <USB_EPStartXfer+0x14de>
 800db24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db28:	3301      	adds	r3, #1
 800db2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800db2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db32:	881b      	ldrh	r3, [r3, #0]
 800db34:	b29a      	uxth	r2, r3
 800db36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db3a:	b29b      	uxth	r3, r3
 800db3c:	029b      	lsls	r3, r3, #10
 800db3e:	b29b      	uxth	r3, r3
 800db40:	4313      	orrs	r3, r2
 800db42:	b29a      	uxth	r2, r3
 800db44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800db48:	801a      	strh	r2, [r3, #0]
 800db4a:	e030      	b.n	800dbae <USB_EPStartXfer+0x155e>
 800db4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800db50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	785b      	ldrb	r3, [r3, #1]
 800db58:	2b01      	cmp	r3, #1
 800db5a:	d128      	bne.n	800dbae <USB_EPStartXfer+0x155e>
 800db5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800db60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800db6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800db6e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800db78:	b29b      	uxth	r3, r3
 800db7a:	461a      	mov	r2, r3
 800db7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800db80:	4413      	add	r3, r2
 800db82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800db86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800db8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	011a      	lsls	r2, r3, #4
 800db94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800db98:	4413      	add	r3, r2
 800db9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800db9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dba6:	b29a      	uxth	r2, r3
 800dba8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800dbac:	801a      	strh	r2, [r3, #0]
 800dbae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dbbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	785b      	ldrb	r3, [r3, #1]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	f040 8085 	bne.w	800dcd8 <USB_EPStartXfer+0x1688>
 800dbce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800dbdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbe0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	461a      	mov	r2, r3
 800dbee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800dbf2:	4413      	add	r3, r2
 800dbf4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800dbf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dbfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	011a      	lsls	r2, r3, #4
 800dc06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800dc0a:	4413      	add	r3, r2
 800dc0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800dc10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800dc14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc18:	881b      	ldrh	r3, [r3, #0]
 800dc1a:	b29b      	uxth	r3, r3
 800dc1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc20:	b29a      	uxth	r2, r3
 800dc22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc26:	801a      	strh	r2, [r3, #0]
 800dc28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc2c:	2b3e      	cmp	r3, #62	; 0x3e
 800dc2e:	d923      	bls.n	800dc78 <USB_EPStartXfer+0x1628>
 800dc30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc34:	095b      	lsrs	r3, r3, #5
 800dc36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dc3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc3e:	f003 031f 	and.w	r3, r3, #31
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d104      	bne.n	800dc50 <USB_EPStartXfer+0x1600>
 800dc46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dc4a:	3b01      	subs	r3, #1
 800dc4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dc50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc54:	881b      	ldrh	r3, [r3, #0]
 800dc56:	b29a      	uxth	r2, r3
 800dc58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dc5c:	b29b      	uxth	r3, r3
 800dc5e:	029b      	lsls	r3, r3, #10
 800dc60:	b29b      	uxth	r3, r3
 800dc62:	4313      	orrs	r3, r2
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc6e:	b29a      	uxth	r2, r3
 800dc70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc74:	801a      	strh	r2, [r3, #0]
 800dc76:	e05c      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
 800dc78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d10c      	bne.n	800dc9a <USB_EPStartXfer+0x164a>
 800dc80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc84:	881b      	ldrh	r3, [r3, #0]
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc90:	b29a      	uxth	r2, r3
 800dc92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dc96:	801a      	strh	r2, [r3, #0]
 800dc98:	e04b      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
 800dc9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dc9e:	085b      	lsrs	r3, r3, #1
 800dca0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dca8:	f003 0301 	and.w	r3, r3, #1
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d004      	beq.n	800dcba <USB_EPStartXfer+0x166a>
 800dcb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dcb4:	3301      	adds	r3, #1
 800dcb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dcba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dcbe:	881b      	ldrh	r3, [r3, #0]
 800dcc0:	b29a      	uxth	r2, r3
 800dcc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	029b      	lsls	r3, r3, #10
 800dcca:	b29b      	uxth	r3, r3
 800dccc:	4313      	orrs	r3, r2
 800dcce:	b29a      	uxth	r2, r3
 800dcd0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dcd4:	801a      	strh	r2, [r3, #0]
 800dcd6:	e02c      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
 800dcd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dcdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	785b      	ldrb	r3, [r3, #1]
 800dce4:	2b01      	cmp	r3, #1
 800dce6:	d124      	bne.n	800dd32 <USB_EPStartXfer+0x16e2>
 800dce8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dcec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dcf6:	b29b      	uxth	r3, r3
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800dcfe:	4413      	add	r3, r2
 800dd00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dd04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	011a      	lsls	r2, r3, #4
 800dd12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800dd16:	4413      	add	r3, r2
 800dd18:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800dd1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dd20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800dd24:	b29a      	uxth	r2, r3
 800dd26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dd2a:	801a      	strh	r2, [r3, #0]
 800dd2c:	e001      	b.n	800dd32 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800dd2e:	2301      	movs	r3, #1
 800dd30:	e03a      	b.n	800dda8 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dd32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dd3a:	681a      	ldr	r2, [r3, #0]
 800dd3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	781b      	ldrb	r3, [r3, #0]
 800dd48:	009b      	lsls	r3, r3, #2
 800dd4a:	4413      	add	r3, r2
 800dd4c:	881b      	ldrh	r3, [r3, #0]
 800dd4e:	b29b      	uxth	r3, r3
 800dd50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dd54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd58:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800dd5c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800dd60:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800dd64:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800dd68:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800dd6c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800dd70:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800dd74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800dd7c:	681a      	ldr	r2, [r3, #0]
 800dd7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800dd82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	009b      	lsls	r3, r3, #2
 800dd8c:	441a      	add	r2, r3
 800dd8e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800dd92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dd96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dd9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800dda6:	2300      	movs	r3, #0
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}

0800ddb2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ddb2:	b480      	push	{r7}
 800ddb4:	b085      	sub	sp, #20
 800ddb6:	af00      	add	r7, sp, #0
 800ddb8:	6078      	str	r0, [r7, #4]
 800ddba:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	785b      	ldrb	r3, [r3, #1]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d020      	beq.n	800de06 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ddc4:	687a      	ldr	r2, [r7, #4]
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	781b      	ldrb	r3, [r3, #0]
 800ddca:	009b      	lsls	r3, r3, #2
 800ddcc:	4413      	add	r3, r2
 800ddce:	881b      	ldrh	r3, [r3, #0]
 800ddd0:	b29b      	uxth	r3, r3
 800ddd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ddd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddda:	81bb      	strh	r3, [r7, #12]
 800dddc:	89bb      	ldrh	r3, [r7, #12]
 800ddde:	f083 0310 	eor.w	r3, r3, #16
 800dde2:	81bb      	strh	r3, [r7, #12]
 800dde4:	687a      	ldr	r2, [r7, #4]
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	781b      	ldrb	r3, [r3, #0]
 800ddea:	009b      	lsls	r3, r3, #2
 800ddec:	441a      	add	r2, r3
 800ddee:	89bb      	ldrh	r3, [r7, #12]
 800ddf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ddf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ddf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ddfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de00:	b29b      	uxth	r3, r3
 800de02:	8013      	strh	r3, [r2, #0]
 800de04:	e01f      	b.n	800de46 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800de06:	687a      	ldr	r2, [r7, #4]
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	781b      	ldrb	r3, [r3, #0]
 800de0c:	009b      	lsls	r3, r3, #2
 800de0e:	4413      	add	r3, r2
 800de10:	881b      	ldrh	r3, [r3, #0]
 800de12:	b29b      	uxth	r3, r3
 800de14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800de18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de1c:	81fb      	strh	r3, [r7, #14]
 800de1e:	89fb      	ldrh	r3, [r7, #14]
 800de20:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800de24:	81fb      	strh	r3, [r7, #14]
 800de26:	687a      	ldr	r2, [r7, #4]
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	009b      	lsls	r3, r3, #2
 800de2e:	441a      	add	r2, r3
 800de30:	89fb      	ldrh	r3, [r7, #14]
 800de32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de42:	b29b      	uxth	r3, r3
 800de44:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800de46:	2300      	movs	r3, #0
}
 800de48:	4618      	mov	r0, r3
 800de4a:	3714      	adds	r7, #20
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bc80      	pop	{r7}
 800de50:	4770      	bx	lr

0800de52 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800de52:	b480      	push	{r7}
 800de54:	b087      	sub	sp, #28
 800de56:	af00      	add	r7, sp, #0
 800de58:	6078      	str	r0, [r7, #4]
 800de5a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	7b1b      	ldrb	r3, [r3, #12]
 800de60:	2b00      	cmp	r3, #0
 800de62:	f040 809d 	bne.w	800dfa0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	785b      	ldrb	r3, [r3, #1]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d04c      	beq.n	800df08 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	781b      	ldrb	r3, [r3, #0]
 800de74:	009b      	lsls	r3, r3, #2
 800de76:	4413      	add	r3, r2
 800de78:	881b      	ldrh	r3, [r3, #0]
 800de7a:	823b      	strh	r3, [r7, #16]
 800de7c:	8a3b      	ldrh	r3, [r7, #16]
 800de7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de82:	2b00      	cmp	r3, #0
 800de84:	d01b      	beq.n	800debe <USB_EPClearStall+0x6c>
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	009b      	lsls	r3, r3, #2
 800de8e:	4413      	add	r3, r2
 800de90:	881b      	ldrh	r3, [r3, #0]
 800de92:	b29b      	uxth	r3, r3
 800de94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de9c:	81fb      	strh	r3, [r7, #14]
 800de9e:	687a      	ldr	r2, [r7, #4]
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	441a      	add	r2, r3
 800dea8:	89fb      	ldrh	r3, [r7, #14]
 800deaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800deae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800deb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800deb6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800deba:	b29b      	uxth	r3, r3
 800debc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	78db      	ldrb	r3, [r3, #3]
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d06c      	beq.n	800dfa0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dec6:	687a      	ldr	r2, [r7, #4]
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	781b      	ldrb	r3, [r3, #0]
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	4413      	add	r3, r2
 800ded0:	881b      	ldrh	r3, [r3, #0]
 800ded2:	b29b      	uxth	r3, r3
 800ded4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ded8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dedc:	81bb      	strh	r3, [r7, #12]
 800dede:	89bb      	ldrh	r3, [r7, #12]
 800dee0:	f083 0320 	eor.w	r3, r3, #32
 800dee4:	81bb      	strh	r3, [r7, #12]
 800dee6:	687a      	ldr	r2, [r7, #4]
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	781b      	ldrb	r3, [r3, #0]
 800deec:	009b      	lsls	r3, r3, #2
 800deee:	441a      	add	r2, r3
 800def0:	89bb      	ldrh	r3, [r7, #12]
 800def2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800def6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800defa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800defe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df02:	b29b      	uxth	r3, r3
 800df04:	8013      	strh	r3, [r2, #0]
 800df06:	e04b      	b.n	800dfa0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	009b      	lsls	r3, r3, #2
 800df10:	4413      	add	r3, r2
 800df12:	881b      	ldrh	r3, [r3, #0]
 800df14:	82fb      	strh	r3, [r7, #22]
 800df16:	8afb      	ldrh	r3, [r7, #22]
 800df18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d01b      	beq.n	800df58 <USB_EPClearStall+0x106>
 800df20:	687a      	ldr	r2, [r7, #4]
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	009b      	lsls	r3, r3, #2
 800df28:	4413      	add	r3, r2
 800df2a:	881b      	ldrh	r3, [r3, #0]
 800df2c:	b29b      	uxth	r3, r3
 800df2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df36:	82bb      	strh	r3, [r7, #20]
 800df38:	687a      	ldr	r2, [r7, #4]
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	781b      	ldrb	r3, [r3, #0]
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	441a      	add	r2, r3
 800df42:	8abb      	ldrh	r3, [r7, #20]
 800df44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800df50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df54:	b29b      	uxth	r3, r3
 800df56:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800df58:	687a      	ldr	r2, [r7, #4]
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	4413      	add	r3, r2
 800df62:	881b      	ldrh	r3, [r3, #0]
 800df64:	b29b      	uxth	r3, r3
 800df66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800df6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df6e:	827b      	strh	r3, [r7, #18]
 800df70:	8a7b      	ldrh	r3, [r7, #18]
 800df72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800df76:	827b      	strh	r3, [r7, #18]
 800df78:	8a7b      	ldrh	r3, [r7, #18]
 800df7a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800df7e:	827b      	strh	r3, [r7, #18]
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	441a      	add	r2, r3
 800df8a:	8a7b      	ldrh	r3, [r7, #18]
 800df8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800dfa0:	2300      	movs	r3, #0
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	371c      	adds	r7, #28
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bc80      	pop	{r7}
 800dfaa:	4770      	bx	lr

0800dfac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b083      	sub	sp, #12
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
 800dfb4:	460b      	mov	r3, r1
 800dfb6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800dfb8:	78fb      	ldrb	r3, [r7, #3]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d103      	bne.n	800dfc6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2280      	movs	r2, #128	; 0x80
 800dfc2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800dfc6:	2300      	movs	r3, #0
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	370c      	adds	r7, #12
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	bc80      	pop	{r7}
 800dfd0:	4770      	bx	lr

0800dfd2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800dfd2:	b480      	push	{r7}
 800dfd4:	b083      	sub	sp, #12
 800dfd6:	af00      	add	r7, sp, #0
 800dfd8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dfda:	2300      	movs	r3, #0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	370c      	adds	r7, #12
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bc80      	pop	{r7}
 800dfe4:	4770      	bx	lr

0800dfe6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800dfe6:	b480      	push	{r7}
 800dfe8:	b083      	sub	sp, #12
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800dfee:	2300      	movs	r3, #0
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	370c      	adds	r7, #12
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bc80      	pop	{r7}
 800dff8:	4770      	bx	lr

0800dffa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800dffa:	b480      	push	{r7}
 800dffc:	b085      	sub	sp, #20
 800dffe:	af00      	add	r7, sp, #0
 800e000:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800e008:	b29b      	uxth	r3, r3
 800e00a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e00c:	68fb      	ldr	r3, [r7, #12]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3714      	adds	r7, #20
 800e012:	46bd      	mov	sp, r7
 800e014:	bc80      	pop	{r7}
 800e016:	4770      	bx	lr

0800e018 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800e018:	b480      	push	{r7}
 800e01a:	b083      	sub	sp, #12
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800e022:	2300      	movs	r3, #0
}
 800e024:	4618      	mov	r0, r3
 800e026:	370c      	adds	r7, #12
 800e028:	46bd      	mov	sp, r7
 800e02a:	bc80      	pop	{r7}
 800e02c:	4770      	bx	lr

0800e02e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e02e:	b480      	push	{r7}
 800e030:	b08b      	sub	sp, #44	; 0x2c
 800e032:	af00      	add	r7, sp, #0
 800e034:	60f8      	str	r0, [r7, #12]
 800e036:	60b9      	str	r1, [r7, #8]
 800e038:	4611      	mov	r1, r2
 800e03a:	461a      	mov	r2, r3
 800e03c:	460b      	mov	r3, r1
 800e03e:	80fb      	strh	r3, [r7, #6]
 800e040:	4613      	mov	r3, r2
 800e042:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e044:	88bb      	ldrh	r3, [r7, #4]
 800e046:	3301      	adds	r3, #1
 800e048:	085b      	lsrs	r3, r3, #1
 800e04a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e054:	88fb      	ldrh	r3, [r7, #6]
 800e056:	005a      	lsls	r2, r3, #1
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	4413      	add	r3, r2
 800e05c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e060:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e062:	69bb      	ldr	r3, [r7, #24]
 800e064:	627b      	str	r3, [r7, #36]	; 0x24
 800e066:	e01e      	b.n	800e0a6 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800e068:	69fb      	ldr	r3, [r7, #28]
 800e06a:	781b      	ldrb	r3, [r3, #0]
 800e06c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e06e:	69fb      	ldr	r3, [r7, #28]
 800e070:	3301      	adds	r3, #1
 800e072:	781b      	ldrb	r3, [r3, #0]
 800e074:	021b      	lsls	r3, r3, #8
 800e076:	b21a      	sxth	r2, r3
 800e078:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e07c:	4313      	orrs	r3, r2
 800e07e:	b21b      	sxth	r3, r3
 800e080:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e082:	6a3b      	ldr	r3, [r7, #32]
 800e084:	8a7a      	ldrh	r2, [r7, #18]
 800e086:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e088:	6a3b      	ldr	r3, [r7, #32]
 800e08a:	3302      	adds	r3, #2
 800e08c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800e08e:	6a3b      	ldr	r3, [r7, #32]
 800e090:	3302      	adds	r3, #2
 800e092:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800e094:	69fb      	ldr	r3, [r7, #28]
 800e096:	3301      	adds	r3, #1
 800e098:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	3301      	adds	r3, #1
 800e09e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a2:	3b01      	subs	r3, #1
 800e0a4:	627b      	str	r3, [r7, #36]	; 0x24
 800e0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d1dd      	bne.n	800e068 <USB_WritePMA+0x3a>
  }
}
 800e0ac:	bf00      	nop
 800e0ae:	bf00      	nop
 800e0b0:	372c      	adds	r7, #44	; 0x2c
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bc80      	pop	{r7}
 800e0b6:	4770      	bx	lr

0800e0b8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b08b      	sub	sp, #44	; 0x2c
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	60f8      	str	r0, [r7, #12]
 800e0c0:	60b9      	str	r1, [r7, #8]
 800e0c2:	4611      	mov	r1, r2
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	460b      	mov	r3, r1
 800e0c8:	80fb      	strh	r3, [r7, #6]
 800e0ca:	4613      	mov	r3, r2
 800e0cc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e0ce:	88bb      	ldrh	r3, [r7, #4]
 800e0d0:	085b      	lsrs	r3, r3, #1
 800e0d2:	b29b      	uxth	r3, r3
 800e0d4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e0de:	88fb      	ldrh	r3, [r7, #6]
 800e0e0:	005a      	lsls	r2, r3, #1
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	4413      	add	r3, r2
 800e0e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e0ea:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e0ec:	69bb      	ldr	r3, [r7, #24]
 800e0ee:	627b      	str	r3, [r7, #36]	; 0x24
 800e0f0:	e01b      	b.n	800e12a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e0f2:	6a3b      	ldr	r3, [r7, #32]
 800e0f4:	881b      	ldrh	r3, [r3, #0]
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e0fa:	6a3b      	ldr	r3, [r7, #32]
 800e0fc:	3302      	adds	r3, #2
 800e0fe:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e100:	693b      	ldr	r3, [r7, #16]
 800e102:	b2da      	uxtb	r2, r3
 800e104:	69fb      	ldr	r3, [r7, #28]
 800e106:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e108:	69fb      	ldr	r3, [r7, #28]
 800e10a:	3301      	adds	r3, #1
 800e10c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e10e:	693b      	ldr	r3, [r7, #16]
 800e110:	0a1b      	lsrs	r3, r3, #8
 800e112:	b2da      	uxtb	r2, r3
 800e114:	69fb      	ldr	r3, [r7, #28]
 800e116:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e118:	69fb      	ldr	r3, [r7, #28]
 800e11a:	3301      	adds	r3, #1
 800e11c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800e11e:	6a3b      	ldr	r3, [r7, #32]
 800e120:	3302      	adds	r3, #2
 800e122:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800e124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e126:	3b01      	subs	r3, #1
 800e128:	627b      	str	r3, [r7, #36]	; 0x24
 800e12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d1e0      	bne.n	800e0f2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e130:	88bb      	ldrh	r3, [r7, #4]
 800e132:	f003 0301 	and.w	r3, r3, #1
 800e136:	b29b      	uxth	r3, r3
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d007      	beq.n	800e14c <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800e13c:	6a3b      	ldr	r3, [r7, #32]
 800e13e:	881b      	ldrh	r3, [r3, #0]
 800e140:	b29b      	uxth	r3, r3
 800e142:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e144:	693b      	ldr	r3, [r7, #16]
 800e146:	b2da      	uxtb	r2, r3
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	701a      	strb	r2, [r3, #0]
  }
}
 800e14c:	bf00      	nop
 800e14e:	372c      	adds	r7, #44	; 0x2c
 800e150:	46bd      	mov	sp, r7
 800e152:	bc80      	pop	{r7}
 800e154:	4770      	bx	lr
	...

0800e158 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e15c:	4904      	ldr	r1, [pc, #16]	; (800e170 <MX_FATFS_Init+0x18>)
 800e15e:	4805      	ldr	r0, [pc, #20]	; (800e174 <MX_FATFS_Init+0x1c>)
 800e160:	f004 f81e 	bl	80121a0 <FATFS_LinkDriver>
 800e164:	4603      	mov	r3, r0
 800e166:	461a      	mov	r2, r3
 800e168:	4b03      	ldr	r3, [pc, #12]	; (800e178 <MX_FATFS_Init+0x20>)
 800e16a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e16c:	bf00      	nop
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	20000cd0 	.word	0x20000cd0
 800e174:	08030588 	.word	0x08030588
 800e178:	20000ccc 	.word	0x20000ccc

0800e17c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e17c:	b480      	push	{r7}
 800e17e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e180:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e182:	4618      	mov	r0, r3
 800e184:	46bd      	mov	sp, r7
 800e186:	bc80      	pop	{r7}
 800e188:	4770      	bx	lr
	...

0800e18c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b082      	sub	sp, #8
 800e190:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e192:	2300      	movs	r3, #0
 800e194:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e196:	f000 f879 	bl	800e28c <BSP_SD_IsDetected>
 800e19a:	4603      	mov	r3, r0
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d001      	beq.n	800e1a4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	e012      	b.n	800e1ca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800e1a4:	480b      	ldr	r0, [pc, #44]	; (800e1d4 <BSP_SD_Init+0x48>)
 800e1a6:	f7f9 ffd1 	bl	800814c <HAL_SD_Init>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800e1ae:	79fb      	ldrb	r3, [r7, #7]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d109      	bne.n	800e1c8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800e1b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e1b8:	4806      	ldr	r0, [pc, #24]	; (800e1d4 <BSP_SD_Init+0x48>)
 800e1ba:	f7fa fdab 	bl	8008d14 <HAL_SD_ConfigWideBusOperation>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d001      	beq.n	800e1c8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800e1c8:	79fb      	ldrb	r3, [r7, #7]
}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3708      	adds	r7, #8
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	20000a30 	.word	0x20000a30

0800e1d8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b088      	sub	sp, #32
 800e1dc:	af02      	add	r7, sp, #8
 800e1de:	60f8      	str	r0, [r7, #12]
 800e1e0:	60b9      	str	r1, [r7, #8]
 800e1e2:	607a      	str	r2, [r7, #4]
 800e1e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	9300      	str	r3, [sp, #0]
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	68ba      	ldr	r2, [r7, #8]
 800e1f2:	68f9      	ldr	r1, [r7, #12]
 800e1f4:	4806      	ldr	r0, [pc, #24]	; (800e210 <BSP_SD_ReadBlocks+0x38>)
 800e1f6:	f7fa f859 	bl	80082ac <HAL_SD_ReadBlocks>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d001      	beq.n	800e204 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800e200:	2301      	movs	r3, #1
 800e202:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e204:	7dfb      	ldrb	r3, [r7, #23]
}
 800e206:	4618      	mov	r0, r3
 800e208:	3718      	adds	r7, #24
 800e20a:	46bd      	mov	sp, r7
 800e20c:	bd80      	pop	{r7, pc}
 800e20e:	bf00      	nop
 800e210:	20000a30 	.word	0x20000a30

0800e214 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b088      	sub	sp, #32
 800e218:	af02      	add	r7, sp, #8
 800e21a:	60f8      	str	r0, [r7, #12]
 800e21c:	60b9      	str	r1, [r7, #8]
 800e21e:	607a      	str	r2, [r7, #4]
 800e220:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800e222:	2300      	movs	r3, #0
 800e224:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	9300      	str	r3, [sp, #0]
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	68ba      	ldr	r2, [r7, #8]
 800e22e:	68f9      	ldr	r1, [r7, #12]
 800e230:	4806      	ldr	r0, [pc, #24]	; (800e24c <BSP_SD_WriteBlocks+0x38>)
 800e232:	f7fa fa19 	bl	8008668 <HAL_SD_WriteBlocks>
 800e236:	4603      	mov	r3, r0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d001      	beq.n	800e240 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800e23c:	2301      	movs	r3, #1
 800e23e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e240:	7dfb      	ldrb	r3, [r7, #23]
}
 800e242:	4618      	mov	r0, r3
 800e244:	3718      	adds	r7, #24
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
 800e24a:	bf00      	nop
 800e24c:	20000a30 	.word	0x20000a30

0800e250 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e250:	b580      	push	{r7, lr}
 800e252:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e254:	4805      	ldr	r0, [pc, #20]	; (800e26c <BSP_SD_GetCardState+0x1c>)
 800e256:	f7fa fdf7 	bl	8008e48 <HAL_SD_GetCardState>
 800e25a:	4603      	mov	r3, r0
 800e25c:	2b04      	cmp	r3, #4
 800e25e:	bf14      	ite	ne
 800e260:	2301      	movne	r3, #1
 800e262:	2300      	moveq	r3, #0
 800e264:	b2db      	uxtb	r3, r3
}
 800e266:	4618      	mov	r0, r3
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	20000a30 	.word	0x20000a30

0800e270 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b082      	sub	sp, #8
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e278:	6879      	ldr	r1, [r7, #4]
 800e27a:	4803      	ldr	r0, [pc, #12]	; (800e288 <BSP_SD_GetCardInfo+0x18>)
 800e27c:	f7fa fd1e 	bl	8008cbc <HAL_SD_GetCardInfo>
}
 800e280:	bf00      	nop
 800e282:	3708      	adds	r7, #8
 800e284:	46bd      	mov	sp, r7
 800e286:	bd80      	pop	{r7, pc}
 800e288:	20000a30 	.word	0x20000a30

0800e28c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e28c:	b480      	push	{r7}
 800e28e:	b083      	sub	sp, #12
 800e290:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e292:	2301      	movs	r3, #1
 800e294:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800e296:	79fb      	ldrb	r3, [r7, #7]
 800e298:	b2db      	uxtb	r3, r3
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	370c      	adds	r7, #12
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bc80      	pop	{r7}
 800e2a2:	4770      	bx	lr

0800e2a4 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800e2b4:	2340      	movs	r3, #64	; 0x40
 800e2b6:	2203      	movs	r2, #3
 800e2b8:	2181      	movs	r1, #129	; 0x81
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f005 fe87 	bl	8013fce <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800e2c6:	2340      	movs	r3, #64	; 0x40
 800e2c8:	2203      	movs	r2, #3
 800e2ca:	2102      	movs	r1, #2
 800e2cc:	6878      	ldr	r0, [r7, #4]
 800e2ce:	f005 fe7e 	bl	8013fce <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2201      	movs	r2, #1
 800e2d6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800e2da:	2018      	movs	r0, #24
 800e2dc:	f005 ff8c 	bl	80141f8 <USBD_static_malloc>
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d102      	bne.n	800e2f8 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	73fb      	strb	r3, [r7, #15]
 800e2f6:	e011      	b.n	800e31c <USBD_CUSTOM_HID_Init+0x78>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2fe:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	2200      	movs	r2, #0
 800e304:	751a      	strb	r2, [r3, #20]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e30c:	685b      	ldr	r3, [r3, #4]
 800e30e:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800e310:	68ba      	ldr	r2, [r7, #8]
 800e312:	2302      	movs	r3, #2
 800e314:	2102      	movs	r1, #2
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f005 ff4a 	bl	80141b0 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800e31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e31e:	4618      	mov	r0, r3
 800e320:	3710      	adds	r7, #16
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}

0800e326 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800e326:	b580      	push	{r7, lr}
 800e328:	b082      	sub	sp, #8
 800e32a:	af00      	add	r7, sp, #0
 800e32c:	6078      	str	r0, [r7, #4]
 800e32e:	460b      	mov	r3, r1
 800e330:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800e332:	2181      	movs	r1, #129	; 0x81
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f005 fe70 	bl	801401a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2200      	movs	r2, #0
 800e33e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800e340:	2102      	movs	r1, #2
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f005 fe69 	bl	801401a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2200      	movs	r2, #0
 800e34c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e356:	2b00      	cmp	r3, #0
 800e358:	d00e      	beq.n	800e378 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e36a:	4618      	mov	r0, r3
 800e36c:	f005 ff50 	bl	8014210 <USBD_static_free>
    pdev->pClassData = NULL;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2200      	movs	r2, #0
 800e374:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800e378:	2300      	movs	r3, #0
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3708      	adds	r7, #8
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
	...

0800e384 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b088      	sub	sp, #32
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e394:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800e396:	2300      	movs	r3, #0
 800e398:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800e39a:	2300      	movs	r3, #0
 800e39c:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	781b      	ldrb	r3, [r3, #0]
 800e3aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d051      	beq.n	800e456 <USBD_CUSTOM_HID_Setup+0xd2>
 800e3b2:	2b20      	cmp	r3, #32
 800e3b4:	f040 80e1 	bne.w	800e57a <USBD_CUSTOM_HID_Setup+0x1f6>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800e3b8:	683b      	ldr	r3, [r7, #0]
 800e3ba:	785b      	ldrb	r3, [r3, #1]
 800e3bc:	3b02      	subs	r3, #2
 800e3be:	2b09      	cmp	r3, #9
 800e3c0:	d841      	bhi.n	800e446 <USBD_CUSTOM_HID_Setup+0xc2>
 800e3c2:	a201      	add	r2, pc, #4	; (adr r2, 800e3c8 <USBD_CUSTOM_HID_Setup+0x44>)
 800e3c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3c8:	0800e421 	.word	0x0800e421
 800e3cc:	0800e3ff 	.word	0x0800e3ff
 800e3d0:	0800e447 	.word	0x0800e447
 800e3d4:	0800e447 	.word	0x0800e447
 800e3d8:	0800e447 	.word	0x0800e447
 800e3dc:	0800e447 	.word	0x0800e447
 800e3e0:	0800e447 	.word	0x0800e447
 800e3e4:	0800e431 	.word	0x0800e431
 800e3e8:	0800e40f 	.word	0x0800e40f
 800e3ec:	0800e3f1 	.word	0x0800e3f1
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	885b      	ldrh	r3, [r3, #2]
 800e3f4:	b2db      	uxtb	r3, r3
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	605a      	str	r2, [r3, #4]
          break;
 800e3fc:	e02a      	b.n	800e454 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800e3fe:	693b      	ldr	r3, [r7, #16]
 800e400:	3304      	adds	r3, #4
 800e402:	2201      	movs	r2, #1
 800e404:	4619      	mov	r1, r3
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	f001 f9bb 	bl	800f782 <USBD_CtlSendData>
          break;
 800e40c:	e022      	b.n	800e454 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	885b      	ldrh	r3, [r3, #2]
 800e412:	0a1b      	lsrs	r3, r3, #8
 800e414:	b29b      	uxth	r3, r3
 800e416:	b2db      	uxtb	r3, r3
 800e418:	461a      	mov	r2, r3
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	609a      	str	r2, [r3, #8]
          break;
 800e41e:	e019      	b.n	800e454 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800e420:	693b      	ldr	r3, [r7, #16]
 800e422:	3308      	adds	r3, #8
 800e424:	2201      	movs	r2, #1
 800e426:	4619      	mov	r1, r3
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f001 f9aa 	bl	800f782 <USBD_CtlSendData>
          break;
 800e42e:	e011      	b.n	800e454 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800e430:	693b      	ldr	r3, [r7, #16]
 800e432:	2201      	movs	r2, #1
 800e434:	611a      	str	r2, [r3, #16]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800e436:	6939      	ldr	r1, [r7, #16]
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	88db      	ldrh	r3, [r3, #6]
 800e43c:	461a      	mov	r2, r3
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f001 f9cd 	bl	800f7de <USBD_CtlPrepareRx>
          break;
 800e444:	e006      	b.n	800e454 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800e446:	6839      	ldr	r1, [r7, #0]
 800e448:	6878      	ldr	r0, [r7, #4]
 800e44a:	f001 f930 	bl	800f6ae <USBD_CtlError>
          ret = USBD_FAIL;
 800e44e:	2302      	movs	r3, #2
 800e450:	75fb      	strb	r3, [r7, #23]
          break;
 800e452:	bf00      	nop
      }
      break;
 800e454:	e098      	b.n	800e588 <USBD_CUSTOM_HID_Setup+0x204>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	785b      	ldrb	r3, [r3, #1]
 800e45a:	2b0b      	cmp	r3, #11
 800e45c:	f200 8085 	bhi.w	800e56a <USBD_CUSTOM_HID_Setup+0x1e6>
 800e460:	a201      	add	r2, pc, #4	; (adr r2, 800e468 <USBD_CUSTOM_HID_Setup+0xe4>)
 800e462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e466:	bf00      	nop
 800e468:	0800e499 	.word	0x0800e499
 800e46c:	0800e56b 	.word	0x0800e56b
 800e470:	0800e56b 	.word	0x0800e56b
 800e474:	0800e56b 	.word	0x0800e56b
 800e478:	0800e56b 	.word	0x0800e56b
 800e47c:	0800e56b 	.word	0x0800e56b
 800e480:	0800e4c1 	.word	0x0800e4c1
 800e484:	0800e56b 	.word	0x0800e56b
 800e488:	0800e56b 	.word	0x0800e56b
 800e48c:	0800e56b 	.word	0x0800e56b
 800e490:	0800e51d 	.word	0x0800e51d
 800e494:	0800e545 	.word	0x0800e545
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e49e:	2b03      	cmp	r3, #3
 800e4a0:	d107      	bne.n	800e4b2 <USBD_CUSTOM_HID_Setup+0x12e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e4a2:	f107 030e 	add.w	r3, r7, #14
 800e4a6:	2202      	movs	r2, #2
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f001 f969 	bl	800f782 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e4b0:	e062      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>
            USBD_CtlError(pdev, req);
 800e4b2:	6839      	ldr	r1, [r7, #0]
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f001 f8fa 	bl	800f6ae <USBD_CtlError>
            ret = USBD_FAIL;
 800e4ba:	2302      	movs	r3, #2
 800e4bc:	75fb      	strb	r3, [r7, #23]
          break;
 800e4be:	e05b      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	885b      	ldrh	r3, [r3, #2]
 800e4c4:	0a1b      	lsrs	r3, r3, #8
 800e4c6:	b29b      	uxth	r3, r3
 800e4c8:	2b22      	cmp	r3, #34	; 0x22
 800e4ca:	d10d      	bne.n	800e4e8 <USBD_CUSTOM_HID_Setup+0x164>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	88da      	ldrh	r2, [r3, #6]
 800e4d0:	4b30      	ldr	r3, [pc, #192]	; (800e594 <USBD_CUSTOM_HID_Setup+0x210>)
 800e4d2:	881b      	ldrh	r3, [r3, #0]
 800e4d4:	4293      	cmp	r3, r2
 800e4d6:	bf28      	it	cs
 800e4d8:	4613      	movcs	r3, r2
 800e4da:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	61bb      	str	r3, [r7, #24]
 800e4e6:	e012      	b.n	800e50e <USBD_CUSTOM_HID_Setup+0x18a>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	885b      	ldrh	r3, [r3, #2]
 800e4ec:	0a1b      	lsrs	r3, r3, #8
 800e4ee:	b29b      	uxth	r3, r3
 800e4f0:	2b21      	cmp	r3, #33	; 0x21
 800e4f2:	d10c      	bne.n	800e50e <USBD_CUSTOM_HID_Setup+0x18a>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800e4f4:	4b28      	ldr	r3, [pc, #160]	; (800e598 <USBD_CUSTOM_HID_Setup+0x214>)
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	88db      	ldrh	r3, [r3, #6]
 800e4fe:	461a      	mov	r2, r3
 800e500:	4b26      	ldr	r3, [pc, #152]	; (800e59c <USBD_CUSTOM_HID_Setup+0x218>)
 800e502:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e506:	4293      	cmp	r3, r2
 800e508:	bfa8      	it	ge
 800e50a:	4613      	movge	r3, r2
 800e50c:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800e50e:	8bfb      	ldrh	r3, [r7, #30]
 800e510:	461a      	mov	r2, r3
 800e512:	69b9      	ldr	r1, [r7, #24]
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f001 f934 	bl	800f782 <USBD_CtlSendData>
          break;
 800e51a:	e02d      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e522:	2b03      	cmp	r3, #3
 800e524:	d107      	bne.n	800e536 <USBD_CUSTOM_HID_Setup+0x1b2>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800e526:	693b      	ldr	r3, [r7, #16]
 800e528:	330c      	adds	r3, #12
 800e52a:	2201      	movs	r2, #1
 800e52c:	4619      	mov	r1, r3
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f001 f927 	bl	800f782 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e534:	e020      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>
            USBD_CtlError(pdev, req);
 800e536:	6839      	ldr	r1, [r7, #0]
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f001 f8b8 	bl	800f6ae <USBD_CtlError>
            ret = USBD_FAIL;
 800e53e:	2302      	movs	r3, #2
 800e540:	75fb      	strb	r3, [r7, #23]
          break;
 800e542:	e019      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e54a:	2b03      	cmp	r3, #3
 800e54c:	d106      	bne.n	800e55c <USBD_CUSTOM_HID_Setup+0x1d8>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	885b      	ldrh	r3, [r3, #2]
 800e552:	b2db      	uxtb	r3, r3
 800e554:	461a      	mov	r2, r3
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	60da      	str	r2, [r3, #12]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e55a:	e00d      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>
            USBD_CtlError(pdev, req);
 800e55c:	6839      	ldr	r1, [r7, #0]
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f001 f8a5 	bl	800f6ae <USBD_CtlError>
            ret = USBD_FAIL;
 800e564:	2302      	movs	r3, #2
 800e566:	75fb      	strb	r3, [r7, #23]
          break;
 800e568:	e006      	b.n	800e578 <USBD_CUSTOM_HID_Setup+0x1f4>

        default:
          USBD_CtlError(pdev, req);
 800e56a:	6839      	ldr	r1, [r7, #0]
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f001 f89e 	bl	800f6ae <USBD_CtlError>
          ret = USBD_FAIL;
 800e572:	2302      	movs	r3, #2
 800e574:	75fb      	strb	r3, [r7, #23]
          break;
 800e576:	bf00      	nop
      }
      break;
 800e578:	e006      	b.n	800e588 <USBD_CUSTOM_HID_Setup+0x204>

    default:
      USBD_CtlError(pdev, req);
 800e57a:	6839      	ldr	r1, [r7, #0]
 800e57c:	6878      	ldr	r0, [r7, #4]
 800e57e:	f001 f896 	bl	800f6ae <USBD_CtlError>
      ret = USBD_FAIL;
 800e582:	2302      	movs	r3, #2
 800e584:	75fb      	strb	r3, [r7, #23]
      break;
 800e586:	bf00      	nop
  }
  return ret;
 800e588:	7dfb      	ldrb	r3, [r7, #23]
}
 800e58a:	4618      	mov	r0, r3
 800e58c:	3720      	adds	r7, #32
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}
 800e592:	bf00      	nop
 800e594:	200010cc 	.word	0x200010cc
 800e598:	20000ce0 	.word	0x20000ce0
 800e59c:	20000ce6 	.word	0x20000ce6

0800e5a0 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b086      	sub	sp, #24
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	60f8      	str	r0, [r7, #12]
 800e5a8:	60b9      	str	r1, [r7, #8]
 800e5aa:	4613      	mov	r3, r2
 800e5ac:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5b4:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e5bc:	2b03      	cmp	r3, #3
 800e5be:	d10f      	bne.n	800e5e0 <USBD_CUSTOM_HID_SendReport+0x40>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800e5c0:	697b      	ldr	r3, [r7, #20]
 800e5c2:	7d1b      	ldrb	r3, [r3, #20]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d109      	bne.n	800e5dc <USBD_CUSTOM_HID_SendReport+0x3c>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	751a      	strb	r2, [r3, #20]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800e5ce:	88fb      	ldrh	r3, [r7, #6]
 800e5d0:	68ba      	ldr	r2, [r7, #8]
 800e5d2:	2181      	movs	r1, #129	; 0x81
 800e5d4:	68f8      	ldr	r0, [r7, #12]
 800e5d6:	f005 fdc8 	bl	801416a <USBD_LL_Transmit>
 800e5da:	e001      	b.n	800e5e0 <USBD_CUSTOM_HID_SendReport+0x40>
    }
    else
    {
      return USBD_BUSY;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	e000      	b.n	800e5e2 <USBD_CUSTOM_HID_SendReport+0x42>
    }
  }
  return USBD_OK;
 800e5e0:	2300      	movs	r3, #0
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3718      	adds	r7, #24
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
	...

0800e5ec <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800e5ec:	b480      	push	{r7}
 800e5ee:	b083      	sub	sp, #12
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
//  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
  *length = USB_CUSTOM_HID_CONFIG_DESC_SIZ;
 800e5f4:	4b06      	ldr	r3, [pc, #24]	; (800e610 <USBD_CUSTOM_HID_GetFSCfgDesc+0x24>)
 800e5f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e5fa:	b29a      	uxth	r2, r3
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800e600:	4b04      	ldr	r3, [pc, #16]	; (800e614 <USBD_CUSTOM_HID_GetFSCfgDesc+0x28>)
 800e602:	681b      	ldr	r3, [r3, #0]
}
 800e604:	4618      	mov	r0, r3
 800e606:	370c      	adds	r7, #12
 800e608:	46bd      	mov	sp, r7
 800e60a:	bc80      	pop	{r7}
 800e60c:	4770      	bx	lr
 800e60e:	bf00      	nop
 800e610:	20000ce4 	.word	0x20000ce4
 800e614:	20000cd4 	.word	0x20000cd4

0800e618 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800e618:	b480      	push	{r7}
 800e61a:	b083      	sub	sp, #12
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
//  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
  *length = USB_CUSTOM_HID_CONFIG_DESC_SIZ;
 800e620:	4b06      	ldr	r3, [pc, #24]	; (800e63c <USBD_CUSTOM_HID_GetHSCfgDesc+0x24>)
 800e622:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e626:	b29a      	uxth	r2, r3
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800e62c:	4b04      	ldr	r3, [pc, #16]	; (800e640 <USBD_CUSTOM_HID_GetHSCfgDesc+0x28>)
 800e62e:	681b      	ldr	r3, [r3, #0]
}
 800e630:	4618      	mov	r0, r3
 800e632:	370c      	adds	r7, #12
 800e634:	46bd      	mov	sp, r7
 800e636:	bc80      	pop	{r7}
 800e638:	4770      	bx	lr
 800e63a:	bf00      	nop
 800e63c:	20000ce4 	.word	0x20000ce4
 800e640:	20000cd8 	.word	0x20000cd8

0800e644 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e644:	b480      	push	{r7}
 800e646:	b083      	sub	sp, #12
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
//  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
  *length = USB_CUSTOM_HID_CONFIG_DESC_SIZ;
 800e64c:	4b06      	ldr	r3, [pc, #24]	; (800e668 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x24>)
 800e64e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e652:	b29a      	uxth	r2, r3
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800e658:	4b04      	ldr	r3, [pc, #16]	; (800e66c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x28>)
 800e65a:	681b      	ldr	r3, [r3, #0]
}
 800e65c:	4618      	mov	r0, r3
 800e65e:	370c      	adds	r7, #12
 800e660:	46bd      	mov	sp, r7
 800e662:	bc80      	pop	{r7}
 800e664:	4770      	bx	lr
 800e666:	bf00      	nop
 800e668:	20000ce4 	.word	0x20000ce4
 800e66c:	20000cdc 	.word	0x20000cdc

0800e670 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800e670:	b480      	push	{r7}
 800e672:	b083      	sub	sp, #12
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
 800e678:	460b      	mov	r3, r1
 800e67a:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e682:	2200      	movs	r2, #0
 800e684:	751a      	strb	r2, [r3, #20]

  return USBD_OK;
 800e686:	2300      	movs	r3, #0
}
 800e688:	4618      	mov	r0, r3
 800e68a:	370c      	adds	r7, #12
 800e68c:	46bd      	mov	sp, r7
 800e68e:	bc80      	pop	{r7}
 800e690:	4770      	bx	lr

0800e692 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800e692:	b580      	push	{r7, lr}
 800e694:	b084      	sub	sp, #16
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
 800e69a:	460b      	mov	r3, r1
 800e69c:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6a4:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6ac:	68db      	ldr	r3, [r3, #12]
 800e6ae:	68fa      	ldr	r2, [r7, #12]
 800e6b0:	7810      	ldrb	r0, [r2, #0]
 800e6b2:	68fa      	ldr	r2, [r7, #12]
 800e6b4:	7852      	ldrb	r2, [r2, #1]
 800e6b6:	4611      	mov	r1, r2
 800e6b8:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800e6ba:	68fa      	ldr	r2, [r7, #12]
 800e6bc:	2302      	movs	r3, #2
 800e6be:	2102      	movs	r1, #2
 800e6c0:	6878      	ldr	r0, [r7, #4]
 800e6c2:	f005 fd75 	bl	80141b0 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800e6c6:	2300      	movs	r3, #0
}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	3710      	adds	r7, #16
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd80      	pop	{r7, pc}

0800e6d0 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b084      	sub	sp, #16
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6de:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	691b      	ldr	r3, [r3, #16]
 800e6e4:	2b01      	cmp	r3, #1
 800e6e6:	d10c      	bne.n	800e702 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6ee:	68db      	ldr	r3, [r3, #12]
 800e6f0:	68fa      	ldr	r2, [r7, #12]
 800e6f2:	7810      	ldrb	r0, [r2, #0]
 800e6f4:	68fa      	ldr	r2, [r7, #12]
 800e6f6:	7852      	ldrb	r2, [r2, #1]
 800e6f8:	4611      	mov	r1, r2
 800e6fa:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	2200      	movs	r2, #0
 800e700:	611a      	str	r2, [r3, #16]
  }

  return USBD_OK;
 800e702:	2300      	movs	r3, #0
}
 800e704:	4618      	mov	r0, r3
 800e706:	3710      	adds	r7, #16
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}

0800e70c <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800e70c:	b480      	push	{r7}
 800e70e:	b083      	sub	sp, #12
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	220a      	movs	r2, #10
 800e718:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800e71a:	4b03      	ldr	r3, [pc, #12]	; (800e728 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	370c      	adds	r7, #12
 800e720:	46bd      	mov	sp, r7
 800e722:	bc80      	pop	{r7}
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop
 800e728:	200000ac 	.word	0x200000ac

0800e72c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800e72c:	b480      	push	{r7}
 800e72e:	b085      	sub	sp, #20
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800e736:	2302      	movs	r3, #2
 800e738:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d005      	beq.n	800e74c <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	683a      	ldr	r2, [r7, #0]
 800e744:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800e748:	2300      	movs	r3, #0
 800e74a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e74e:	4618      	mov	r0, r3
 800e750:	3714      	adds	r7, #20
 800e752:	46bd      	mov	sp, r7
 800e754:	bc80      	pop	{r7}
 800e756:	4770      	bx	lr

0800e758 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b084      	sub	sp, #16
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	60f8      	str	r0, [r7, #12]
 800e760:	60b9      	str	r1, [r7, #8]
 800e762:	4613      	mov	r3, r2
 800e764:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d101      	bne.n	800e770 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e76c:	2302      	movs	r3, #2
 800e76e:	e01a      	b.n	800e7a6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e776:	2b00      	cmp	r3, #0
 800e778:	d003      	beq.n	800e782 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	2200      	movs	r2, #0
 800e77e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d003      	beq.n	800e790 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	68ba      	ldr	r2, [r7, #8]
 800e78c:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	2201      	movs	r2, #1
 800e794:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	79fa      	ldrb	r2, [r7, #7]
 800e79c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800e79e:	68f8      	ldr	r0, [r7, #12]
 800e7a0:	f005 fbaa 	bl	8013ef8 <USBD_LL_Init>

  return USBD_OK;
 800e7a4:	2300      	movs	r3, #0
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3710      	adds	r7, #16
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}

0800e7ae <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e7ae:	b480      	push	{r7}
 800e7b0:	b085      	sub	sp, #20
 800e7b2:	af00      	add	r7, sp, #0
 800e7b4:	6078      	str	r0, [r7, #4]
 800e7b6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d006      	beq.n	800e7d0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	683a      	ldr	r2, [r7, #0]
 800e7c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	73fb      	strb	r3, [r7, #15]
 800e7ce:	e001      	b.n	800e7d4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800e7d0:	2302      	movs	r3, #2
 800e7d2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	3714      	adds	r7, #20
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bc80      	pop	{r7}
 800e7de:	4770      	bx	lr

0800e7e0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f005 fbd5 	bl	8013f98 <USBD_LL_Start>

  return USBD_OK;
 800e7ee:	2300      	movs	r3, #0
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3708      	adds	r7, #8
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}

0800e7f8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	bc80      	pop	{r7}
 800e80a:	4770      	bx	lr

0800e80c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b084      	sub	sp, #16
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	460b      	mov	r3, r1
 800e816:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e818:	2302      	movs	r3, #2
 800e81a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e822:	2b00      	cmp	r3, #0
 800e824:	d00c      	beq.n	800e840 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	78fa      	ldrb	r2, [r7, #3]
 800e830:	4611      	mov	r1, r2
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	4798      	blx	r3
 800e836:	4603      	mov	r3, r0
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d101      	bne.n	800e840 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800e83c:	2300      	movs	r3, #0
 800e83e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800e840:	7bfb      	ldrb	r3, [r7, #15]
}
 800e842:	4618      	mov	r0, r3
 800e844:	3710      	adds	r7, #16
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}

0800e84a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800e84a:	b580      	push	{r7, lr}
 800e84c:	b082      	sub	sp, #8
 800e84e:	af00      	add	r7, sp, #0
 800e850:	6078      	str	r0, [r7, #4]
 800e852:	460b      	mov	r3, r1
 800e854:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e85c:	685b      	ldr	r3, [r3, #4]
 800e85e:	78fa      	ldrb	r2, [r7, #3]
 800e860:	4611      	mov	r1, r2
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	4798      	blx	r3

  return USBD_OK;
 800e866:	2300      	movs	r3, #0
}
 800e868:	4618      	mov	r0, r3
 800e86a:	3708      	adds	r7, #8
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bd80      	pop	{r7, pc}

0800e870 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b082      	sub	sp, #8
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e880:	6839      	ldr	r1, [r7, #0]
 800e882:	4618      	mov	r0, r3
 800e884:	f000 fed7 	bl	800f636 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2201      	movs	r2, #1
 800e88c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800e896:	461a      	mov	r2, r3
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e8a4:	f003 031f 	and.w	r3, r3, #31
 800e8a8:	2b02      	cmp	r3, #2
 800e8aa:	d016      	beq.n	800e8da <USBD_LL_SetupStage+0x6a>
 800e8ac:	2b02      	cmp	r3, #2
 800e8ae:	d81c      	bhi.n	800e8ea <USBD_LL_SetupStage+0x7a>
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d002      	beq.n	800e8ba <USBD_LL_SetupStage+0x4a>
 800e8b4:	2b01      	cmp	r3, #1
 800e8b6:	d008      	beq.n	800e8ca <USBD_LL_SetupStage+0x5a>
 800e8b8:	e017      	b.n	800e8ea <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	6878      	ldr	r0, [r7, #4]
 800e8c4:	f000 f9ca 	bl	800ec5c <USBD_StdDevReq>
      break;
 800e8c8:	e01a      	b.n	800e900 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8d0:	4619      	mov	r1, r3
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f000 fa2c 	bl	800ed30 <USBD_StdItfReq>
      break;
 800e8d8:	e012      	b.n	800e900 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800e8e0:	4619      	mov	r1, r3
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f000 fa6c 	bl	800edc0 <USBD_StdEPReq>
      break;
 800e8e8:	e00a      	b.n	800e900 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800e8f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e8f4:	b2db      	uxtb	r3, r3
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f005 fbad 	bl	8014058 <USBD_LL_StallEP>
      break;
 800e8fe:	bf00      	nop
  }

  return USBD_OK;
 800e900:	2300      	movs	r3, #0
}
 800e902:	4618      	mov	r0, r3
 800e904:	3708      	adds	r7, #8
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}

0800e90a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e90a:	b580      	push	{r7, lr}
 800e90c:	b086      	sub	sp, #24
 800e90e:	af00      	add	r7, sp, #0
 800e910:	60f8      	str	r0, [r7, #12]
 800e912:	460b      	mov	r3, r1
 800e914:	607a      	str	r2, [r7, #4]
 800e916:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e918:	7afb      	ldrb	r3, [r7, #11]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d14b      	bne.n	800e9b6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e924:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e92c:	2b03      	cmp	r3, #3
 800e92e:	d134      	bne.n	800e99a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	68da      	ldr	r2, [r3, #12]
 800e934:	697b      	ldr	r3, [r7, #20]
 800e936:	691b      	ldr	r3, [r3, #16]
 800e938:	429a      	cmp	r2, r3
 800e93a:	d919      	bls.n	800e970 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	68da      	ldr	r2, [r3, #12]
 800e940:	697b      	ldr	r3, [r7, #20]
 800e942:	691b      	ldr	r3, [r3, #16]
 800e944:	1ad2      	subs	r2, r2, r3
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	68da      	ldr	r2, [r3, #12]
 800e94e:	697b      	ldr	r3, [r7, #20]
 800e950:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e952:	429a      	cmp	r2, r3
 800e954:	d203      	bcs.n	800e95e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800e95a:	b29b      	uxth	r3, r3
 800e95c:	e002      	b.n	800e964 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800e95e:	697b      	ldr	r3, [r7, #20]
 800e960:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800e962:	b29b      	uxth	r3, r3
 800e964:	461a      	mov	r2, r3
 800e966:	6879      	ldr	r1, [r7, #4]
 800e968:	68f8      	ldr	r0, [r7, #12]
 800e96a:	f000 ff56 	bl	800f81a <USBD_CtlContinueRx>
 800e96e:	e038      	b.n	800e9e2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e976:	691b      	ldr	r3, [r3, #16]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d00a      	beq.n	800e992 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e982:	2b03      	cmp	r3, #3
 800e984:	d105      	bne.n	800e992 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e98c:	691b      	ldr	r3, [r3, #16]
 800e98e:	68f8      	ldr	r0, [r7, #12]
 800e990:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800e992:	68f8      	ldr	r0, [r7, #12]
 800e994:	f000 ff53 	bl	800f83e <USBD_CtlSendStatus>
 800e998:	e023      	b.n	800e9e2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e9a0:	2b05      	cmp	r3, #5
 800e9a2:	d11e      	bne.n	800e9e2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800e9ac:	2100      	movs	r1, #0
 800e9ae:	68f8      	ldr	r0, [r7, #12]
 800e9b0:	f005 fb52 	bl	8014058 <USBD_LL_StallEP>
 800e9b4:	e015      	b.n	800e9e2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9bc:	699b      	ldr	r3, [r3, #24]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d00d      	beq.n	800e9de <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e9c8:	2b03      	cmp	r3, #3
 800e9ca:	d108      	bne.n	800e9de <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e9d2:	699b      	ldr	r3, [r3, #24]
 800e9d4:	7afa      	ldrb	r2, [r7, #11]
 800e9d6:	4611      	mov	r1, r2
 800e9d8:	68f8      	ldr	r0, [r7, #12]
 800e9da:	4798      	blx	r3
 800e9dc:	e001      	b.n	800e9e2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e9de:	2302      	movs	r3, #2
 800e9e0:	e000      	b.n	800e9e4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800e9e2:	2300      	movs	r3, #0
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3718      	adds	r7, #24
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}

0800e9ec <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b086      	sub	sp, #24
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	60f8      	str	r0, [r7, #12]
 800e9f4:	460b      	mov	r3, r1
 800e9f6:	607a      	str	r2, [r7, #4]
 800e9f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800e9fa:	7afb      	ldrb	r3, [r7, #11]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d17f      	bne.n	800eb00 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	3314      	adds	r3, #20
 800ea04:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ea0c:	2b02      	cmp	r3, #2
 800ea0e:	d15c      	bne.n	800eaca <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ea10:	697b      	ldr	r3, [r7, #20]
 800ea12:	68da      	ldr	r2, [r3, #12]
 800ea14:	697b      	ldr	r3, [r7, #20]
 800ea16:	691b      	ldr	r3, [r3, #16]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d915      	bls.n	800ea48 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ea1c:	697b      	ldr	r3, [r7, #20]
 800ea1e:	68da      	ldr	r2, [r3, #12]
 800ea20:	697b      	ldr	r3, [r7, #20]
 800ea22:	691b      	ldr	r3, [r3, #16]
 800ea24:	1ad2      	subs	r2, r2, r3
 800ea26:	697b      	ldr	r3, [r7, #20]
 800ea28:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ea2a:	697b      	ldr	r3, [r7, #20]
 800ea2c:	68db      	ldr	r3, [r3, #12]
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	461a      	mov	r2, r3
 800ea32:	6879      	ldr	r1, [r7, #4]
 800ea34:	68f8      	ldr	r0, [r7, #12]
 800ea36:	f000 fec0 	bl	800f7ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	2200      	movs	r2, #0
 800ea3e:	2100      	movs	r1, #0
 800ea40:	68f8      	ldr	r0, [r7, #12]
 800ea42:	f005 fbb5 	bl	80141b0 <USBD_LL_PrepareReceive>
 800ea46:	e04e      	b.n	800eae6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	689b      	ldr	r3, [r3, #8]
 800ea4c:	697a      	ldr	r2, [r7, #20]
 800ea4e:	6912      	ldr	r2, [r2, #16]
 800ea50:	fbb3 f1f2 	udiv	r1, r3, r2
 800ea54:	fb01 f202 	mul.w	r2, r1, r2
 800ea58:	1a9b      	subs	r3, r3, r2
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d11c      	bne.n	800ea98 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ea5e:	697b      	ldr	r3, [r7, #20]
 800ea60:	689a      	ldr	r2, [r3, #8]
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d316      	bcc.n	800ea98 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ea6a:	697b      	ldr	r3, [r7, #20]
 800ea6c:	689a      	ldr	r2, [r3, #8]
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ea74:	429a      	cmp	r2, r3
 800ea76:	d20f      	bcs.n	800ea98 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ea78:	2200      	movs	r2, #0
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	68f8      	ldr	r0, [r7, #12]
 800ea7e:	f000 fe9c 	bl	800f7ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	2200      	movs	r2, #0
 800ea86:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	2100      	movs	r1, #0
 800ea90:	68f8      	ldr	r0, [r7, #12]
 800ea92:	f005 fb8d 	bl	80141b0 <USBD_LL_PrepareReceive>
 800ea96:	e026      	b.n	800eae6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea9e:	68db      	ldr	r3, [r3, #12]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d00a      	beq.n	800eaba <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800eaaa:	2b03      	cmp	r3, #3
 800eaac:	d105      	bne.n	800eaba <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eab4:	68db      	ldr	r3, [r3, #12]
 800eab6:	68f8      	ldr	r0, [r7, #12]
 800eab8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800eaba:	2180      	movs	r1, #128	; 0x80
 800eabc:	68f8      	ldr	r0, [r7, #12]
 800eabe:	f005 facb 	bl	8014058 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800eac2:	68f8      	ldr	r0, [r7, #12]
 800eac4:	f000 fece 	bl	800f864 <USBD_CtlReceiveStatus>
 800eac8:	e00d      	b.n	800eae6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ead0:	2b04      	cmp	r3, #4
 800ead2:	d004      	beq.n	800eade <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d103      	bne.n	800eae6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800eade:	2180      	movs	r1, #128	; 0x80
 800eae0:	68f8      	ldr	r0, [r7, #12]
 800eae2:	f005 fab9 	bl	8014058 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	d11d      	bne.n	800eb2c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800eaf0:	68f8      	ldr	r0, [r7, #12]
 800eaf2:	f7ff fe81 	bl	800e7f8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	2200      	movs	r2, #0
 800eafa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800eafe:	e015      	b.n	800eb2c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb06:	695b      	ldr	r3, [r3, #20]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d00d      	beq.n	800eb28 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800eb12:	2b03      	cmp	r3, #3
 800eb14:	d108      	bne.n	800eb28 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb1c:	695b      	ldr	r3, [r3, #20]
 800eb1e:	7afa      	ldrb	r2, [r7, #11]
 800eb20:	4611      	mov	r1, r2
 800eb22:	68f8      	ldr	r0, [r7, #12]
 800eb24:	4798      	blx	r3
 800eb26:	e001      	b.n	800eb2c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800eb28:	2302      	movs	r3, #2
 800eb2a:	e000      	b.n	800eb2e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800eb2c:	2300      	movs	r3, #0
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3718      	adds	r7, #24
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}

0800eb36 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800eb36:	b580      	push	{r7, lr}
 800eb38:	b082      	sub	sp, #8
 800eb3a:	af00      	add	r7, sp, #0
 800eb3c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb3e:	2340      	movs	r3, #64	; 0x40
 800eb40:	2200      	movs	r2, #0
 800eb42:	2100      	movs	r1, #0
 800eb44:	6878      	ldr	r0, [r7, #4]
 800eb46:	f005 fa42 	bl	8013fce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2201      	movs	r2, #1
 800eb4e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	2240      	movs	r2, #64	; 0x40
 800eb56:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eb5a:	2340      	movs	r3, #64	; 0x40
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	2180      	movs	r1, #128	; 0x80
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f005 fa34 	bl	8013fce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2201      	movs	r2, #1
 800eb6a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2240      	movs	r2, #64	; 0x40
 800eb70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2201      	movs	r2, #1
 800eb76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	2200      	movs	r2, #0
 800eb86:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d009      	beq.n	800ebae <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eba0:	685b      	ldr	r3, [r3, #4]
 800eba2:	687a      	ldr	r2, [r7, #4]
 800eba4:	6852      	ldr	r2, [r2, #4]
 800eba6:	b2d2      	uxtb	r2, r2
 800eba8:	4611      	mov	r1, r2
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	4798      	blx	r3
  }

  return USBD_OK;
 800ebae:	2300      	movs	r3, #0
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3708      	adds	r7, #8
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ebb8:	b480      	push	{r7}
 800ebba:	b083      	sub	sp, #12
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
 800ebc0:	460b      	mov	r3, r1
 800ebc2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	78fa      	ldrb	r2, [r7, #3]
 800ebc8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ebca:	2300      	movs	r3, #0
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	370c      	adds	r7, #12
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bc80      	pop	{r7}
 800ebd4:	4770      	bx	lr

0800ebd6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ebd6:	b480      	push	{r7}
 800ebd8:	b083      	sub	sp, #12
 800ebda:	af00      	add	r7, sp, #0
 800ebdc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	2204      	movs	r2, #4
 800ebee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ebf2:	2300      	movs	r3, #0
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	370c      	adds	r7, #12
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	bc80      	pop	{r7}
 800ebfc:	4770      	bx	lr

0800ebfe <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ebfe:	b480      	push	{r7}
 800ec00:	b083      	sub	sp, #12
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec0c:	2b04      	cmp	r3, #4
 800ec0e:	d105      	bne.n	800ec1c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ec1c:	2300      	movs	r3, #0
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	370c      	adds	r7, #12
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bc80      	pop	{r7}
 800ec26:	4770      	bx	lr

0800ec28 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b082      	sub	sp, #8
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec36:	2b03      	cmp	r3, #3
 800ec38:	d10b      	bne.n	800ec52 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec40:	69db      	ldr	r3, [r3, #28]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d005      	beq.n	800ec52 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec4c:	69db      	ldr	r3, [r3, #28]
 800ec4e:	6878      	ldr	r0, [r7, #4]
 800ec50:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ec52:	2300      	movs	r3, #0
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3708      	adds	r7, #8
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b084      	sub	sp, #16
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
 800ec64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ec66:	2300      	movs	r3, #0
 800ec68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	781b      	ldrb	r3, [r3, #0]
 800ec6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ec72:	2b40      	cmp	r3, #64	; 0x40
 800ec74:	d005      	beq.n	800ec82 <USBD_StdDevReq+0x26>
 800ec76:	2b40      	cmp	r3, #64	; 0x40
 800ec78:	d84f      	bhi.n	800ed1a <USBD_StdDevReq+0xbe>
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d009      	beq.n	800ec92 <USBD_StdDevReq+0x36>
 800ec7e:	2b20      	cmp	r3, #32
 800ec80:	d14b      	bne.n	800ed1a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	6839      	ldr	r1, [r7, #0]
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	4798      	blx	r3
      break;
 800ec90:	e048      	b.n	800ed24 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ec92:	683b      	ldr	r3, [r7, #0]
 800ec94:	785b      	ldrb	r3, [r3, #1]
 800ec96:	2b09      	cmp	r3, #9
 800ec98:	d839      	bhi.n	800ed0e <USBD_StdDevReq+0xb2>
 800ec9a:	a201      	add	r2, pc, #4	; (adr r2, 800eca0 <USBD_StdDevReq+0x44>)
 800ec9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eca0:	0800ecf1 	.word	0x0800ecf1
 800eca4:	0800ed05 	.word	0x0800ed05
 800eca8:	0800ed0f 	.word	0x0800ed0f
 800ecac:	0800ecfb 	.word	0x0800ecfb
 800ecb0:	0800ed0f 	.word	0x0800ed0f
 800ecb4:	0800ecd3 	.word	0x0800ecd3
 800ecb8:	0800ecc9 	.word	0x0800ecc9
 800ecbc:	0800ed0f 	.word	0x0800ed0f
 800ecc0:	0800ece7 	.word	0x0800ece7
 800ecc4:	0800ecdd 	.word	0x0800ecdd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ecc8:	6839      	ldr	r1, [r7, #0]
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f000 f9dc 	bl	800f088 <USBD_GetDescriptor>
          break;
 800ecd0:	e022      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ecd2:	6839      	ldr	r1, [r7, #0]
 800ecd4:	6878      	ldr	r0, [r7, #4]
 800ecd6:	f000 fb3f 	bl	800f358 <USBD_SetAddress>
          break;
 800ecda:	e01d      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ecdc:	6839      	ldr	r1, [r7, #0]
 800ecde:	6878      	ldr	r0, [r7, #4]
 800ece0:	f000 fb7e 	bl	800f3e0 <USBD_SetConfig>
          break;
 800ece4:	e018      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ece6:	6839      	ldr	r1, [r7, #0]
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f000 fc07 	bl	800f4fc <USBD_GetConfig>
          break;
 800ecee:	e013      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ecf0:	6839      	ldr	r1, [r7, #0]
 800ecf2:	6878      	ldr	r0, [r7, #4]
 800ecf4:	f000 fc37 	bl	800f566 <USBD_GetStatus>
          break;
 800ecf8:	e00e      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ecfa:	6839      	ldr	r1, [r7, #0]
 800ecfc:	6878      	ldr	r0, [r7, #4]
 800ecfe:	f000 fc65 	bl	800f5cc <USBD_SetFeature>
          break;
 800ed02:	e009      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ed04:	6839      	ldr	r1, [r7, #0]
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f000 fc74 	bl	800f5f4 <USBD_ClrFeature>
          break;
 800ed0c:	e004      	b.n	800ed18 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ed0e:	6839      	ldr	r1, [r7, #0]
 800ed10:	6878      	ldr	r0, [r7, #4]
 800ed12:	f000 fccc 	bl	800f6ae <USBD_CtlError>
          break;
 800ed16:	bf00      	nop
      }
      break;
 800ed18:	e004      	b.n	800ed24 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ed1a:	6839      	ldr	r1, [r7, #0]
 800ed1c:	6878      	ldr	r0, [r7, #4]
 800ed1e:	f000 fcc6 	bl	800f6ae <USBD_CtlError>
      break;
 800ed22:	bf00      	nop
  }

  return ret;
 800ed24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	3710      	adds	r7, #16
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}
 800ed2e:	bf00      	nop

0800ed30 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b084      	sub	sp, #16
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
 800ed38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	781b      	ldrb	r3, [r3, #0]
 800ed42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ed46:	2b40      	cmp	r3, #64	; 0x40
 800ed48:	d005      	beq.n	800ed56 <USBD_StdItfReq+0x26>
 800ed4a:	2b40      	cmp	r3, #64	; 0x40
 800ed4c:	d82e      	bhi.n	800edac <USBD_StdItfReq+0x7c>
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d001      	beq.n	800ed56 <USBD_StdItfReq+0x26>
 800ed52:	2b20      	cmp	r3, #32
 800ed54:	d12a      	bne.n	800edac <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed5c:	3b01      	subs	r3, #1
 800ed5e:	2b02      	cmp	r3, #2
 800ed60:	d81d      	bhi.n	800ed9e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	889b      	ldrh	r3, [r3, #4]
 800ed66:	b2db      	uxtb	r3, r3
 800ed68:	2b01      	cmp	r3, #1
 800ed6a:	d813      	bhi.n	800ed94 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed72:	689b      	ldr	r3, [r3, #8]
 800ed74:	6839      	ldr	r1, [r7, #0]
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	4798      	blx	r3
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	88db      	ldrh	r3, [r3, #6]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d110      	bne.n	800eda8 <USBD_StdItfReq+0x78>
 800ed86:	7bfb      	ldrb	r3, [r7, #15]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d10d      	bne.n	800eda8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fd56 	bl	800f83e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ed92:	e009      	b.n	800eda8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ed94:	6839      	ldr	r1, [r7, #0]
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f000 fc89 	bl	800f6ae <USBD_CtlError>
          break;
 800ed9c:	e004      	b.n	800eda8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ed9e:	6839      	ldr	r1, [r7, #0]
 800eda0:	6878      	ldr	r0, [r7, #4]
 800eda2:	f000 fc84 	bl	800f6ae <USBD_CtlError>
          break;
 800eda6:	e000      	b.n	800edaa <USBD_StdItfReq+0x7a>
          break;
 800eda8:	bf00      	nop
      }
      break;
 800edaa:	e004      	b.n	800edb6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800edac:	6839      	ldr	r1, [r7, #0]
 800edae:	6878      	ldr	r0, [r7, #4]
 800edb0:	f000 fc7d 	bl	800f6ae <USBD_CtlError>
      break;
 800edb4:	bf00      	nop
  }

  return USBD_OK;
 800edb6:	2300      	movs	r3, #0
}
 800edb8:	4618      	mov	r0, r3
 800edba:	3710      	adds	r7, #16
 800edbc:	46bd      	mov	sp, r7
 800edbe:	bd80      	pop	{r7, pc}

0800edc0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800edca:	2300      	movs	r3, #0
 800edcc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	889b      	ldrh	r3, [r3, #4]
 800edd2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	781b      	ldrb	r3, [r3, #0]
 800edd8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eddc:	2b40      	cmp	r3, #64	; 0x40
 800edde:	d007      	beq.n	800edf0 <USBD_StdEPReq+0x30>
 800ede0:	2b40      	cmp	r3, #64	; 0x40
 800ede2:	f200 8146 	bhi.w	800f072 <USBD_StdEPReq+0x2b2>
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00a      	beq.n	800ee00 <USBD_StdEPReq+0x40>
 800edea:	2b20      	cmp	r3, #32
 800edec:	f040 8141 	bne.w	800f072 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edf6:	689b      	ldr	r3, [r3, #8]
 800edf8:	6839      	ldr	r1, [r7, #0]
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	4798      	blx	r3
      break;
 800edfe:	e13d      	b.n	800f07c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ee00:	683b      	ldr	r3, [r7, #0]
 800ee02:	781b      	ldrb	r3, [r3, #0]
 800ee04:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ee08:	2b20      	cmp	r3, #32
 800ee0a:	d10a      	bne.n	800ee22 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee12:	689b      	ldr	r3, [r3, #8]
 800ee14:	6839      	ldr	r1, [r7, #0]
 800ee16:	6878      	ldr	r0, [r7, #4]
 800ee18:	4798      	blx	r3
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ee1e:	7bfb      	ldrb	r3, [r7, #15]
 800ee20:	e12d      	b.n	800f07e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	785b      	ldrb	r3, [r3, #1]
 800ee26:	2b03      	cmp	r3, #3
 800ee28:	d007      	beq.n	800ee3a <USBD_StdEPReq+0x7a>
 800ee2a:	2b03      	cmp	r3, #3
 800ee2c:	f300 811b 	bgt.w	800f066 <USBD_StdEPReq+0x2a6>
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d072      	beq.n	800ef1a <USBD_StdEPReq+0x15a>
 800ee34:	2b01      	cmp	r3, #1
 800ee36:	d03a      	beq.n	800eeae <USBD_StdEPReq+0xee>
 800ee38:	e115      	b.n	800f066 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee40:	2b02      	cmp	r3, #2
 800ee42:	d002      	beq.n	800ee4a <USBD_StdEPReq+0x8a>
 800ee44:	2b03      	cmp	r3, #3
 800ee46:	d015      	beq.n	800ee74 <USBD_StdEPReq+0xb4>
 800ee48:	e02b      	b.n	800eea2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ee4a:	7bbb      	ldrb	r3, [r7, #14]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d00c      	beq.n	800ee6a <USBD_StdEPReq+0xaa>
 800ee50:	7bbb      	ldrb	r3, [r7, #14]
 800ee52:	2b80      	cmp	r3, #128	; 0x80
 800ee54:	d009      	beq.n	800ee6a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ee56:	7bbb      	ldrb	r3, [r7, #14]
 800ee58:	4619      	mov	r1, r3
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f005 f8fc 	bl	8014058 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ee60:	2180      	movs	r1, #128	; 0x80
 800ee62:	6878      	ldr	r0, [r7, #4]
 800ee64:	f005 f8f8 	bl	8014058 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ee68:	e020      	b.n	800eeac <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ee6a:	6839      	ldr	r1, [r7, #0]
 800ee6c:	6878      	ldr	r0, [r7, #4]
 800ee6e:	f000 fc1e 	bl	800f6ae <USBD_CtlError>
              break;
 800ee72:	e01b      	b.n	800eeac <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	885b      	ldrh	r3, [r3, #2]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d10e      	bne.n	800ee9a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ee7c:	7bbb      	ldrb	r3, [r7, #14]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d00b      	beq.n	800ee9a <USBD_StdEPReq+0xda>
 800ee82:	7bbb      	ldrb	r3, [r7, #14]
 800ee84:	2b80      	cmp	r3, #128	; 0x80
 800ee86:	d008      	beq.n	800ee9a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	88db      	ldrh	r3, [r3, #6]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d104      	bne.n	800ee9a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ee90:	7bbb      	ldrb	r3, [r7, #14]
 800ee92:	4619      	mov	r1, r3
 800ee94:	6878      	ldr	r0, [r7, #4]
 800ee96:	f005 f8df 	bl	8014058 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f000 fccf 	bl	800f83e <USBD_CtlSendStatus>

              break;
 800eea0:	e004      	b.n	800eeac <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800eea2:	6839      	ldr	r1, [r7, #0]
 800eea4:	6878      	ldr	r0, [r7, #4]
 800eea6:	f000 fc02 	bl	800f6ae <USBD_CtlError>
              break;
 800eeaa:	bf00      	nop
          }
          break;
 800eeac:	e0e0      	b.n	800f070 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eeb4:	2b02      	cmp	r3, #2
 800eeb6:	d002      	beq.n	800eebe <USBD_StdEPReq+0xfe>
 800eeb8:	2b03      	cmp	r3, #3
 800eeba:	d015      	beq.n	800eee8 <USBD_StdEPReq+0x128>
 800eebc:	e026      	b.n	800ef0c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eebe:	7bbb      	ldrb	r3, [r7, #14]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d00c      	beq.n	800eede <USBD_StdEPReq+0x11e>
 800eec4:	7bbb      	ldrb	r3, [r7, #14]
 800eec6:	2b80      	cmp	r3, #128	; 0x80
 800eec8:	d009      	beq.n	800eede <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800eeca:	7bbb      	ldrb	r3, [r7, #14]
 800eecc:	4619      	mov	r1, r3
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f005 f8c2 	bl	8014058 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800eed4:	2180      	movs	r1, #128	; 0x80
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f005 f8be 	bl	8014058 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eedc:	e01c      	b.n	800ef18 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800eede:	6839      	ldr	r1, [r7, #0]
 800eee0:	6878      	ldr	r0, [r7, #4]
 800eee2:	f000 fbe4 	bl	800f6ae <USBD_CtlError>
              break;
 800eee6:	e017      	b.n	800ef18 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	885b      	ldrh	r3, [r3, #2]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d112      	bne.n	800ef16 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800eef0:	7bbb      	ldrb	r3, [r7, #14]
 800eef2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d004      	beq.n	800ef04 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800eefa:	7bbb      	ldrb	r3, [r7, #14]
 800eefc:	4619      	mov	r1, r3
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f005 f8c9 	bl	8014096 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f000 fc9a 	bl	800f83e <USBD_CtlSendStatus>
              }
              break;
 800ef0a:	e004      	b.n	800ef16 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ef0c:	6839      	ldr	r1, [r7, #0]
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f000 fbcd 	bl	800f6ae <USBD_CtlError>
              break;
 800ef14:	e000      	b.n	800ef18 <USBD_StdEPReq+0x158>
              break;
 800ef16:	bf00      	nop
          }
          break;
 800ef18:	e0aa      	b.n	800f070 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef20:	2b02      	cmp	r3, #2
 800ef22:	d002      	beq.n	800ef2a <USBD_StdEPReq+0x16a>
 800ef24:	2b03      	cmp	r3, #3
 800ef26:	d032      	beq.n	800ef8e <USBD_StdEPReq+0x1ce>
 800ef28:	e097      	b.n	800f05a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ef2a:	7bbb      	ldrb	r3, [r7, #14]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d007      	beq.n	800ef40 <USBD_StdEPReq+0x180>
 800ef30:	7bbb      	ldrb	r3, [r7, #14]
 800ef32:	2b80      	cmp	r3, #128	; 0x80
 800ef34:	d004      	beq.n	800ef40 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ef36:	6839      	ldr	r1, [r7, #0]
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	f000 fbb8 	bl	800f6ae <USBD_CtlError>
                break;
 800ef3e:	e091      	b.n	800f064 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	da0b      	bge.n	800ef60 <USBD_StdEPReq+0x1a0>
 800ef48:	7bbb      	ldrb	r3, [r7, #14]
 800ef4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ef4e:	4613      	mov	r3, r2
 800ef50:	009b      	lsls	r3, r3, #2
 800ef52:	4413      	add	r3, r2
 800ef54:	009b      	lsls	r3, r3, #2
 800ef56:	3310      	adds	r3, #16
 800ef58:	687a      	ldr	r2, [r7, #4]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	3304      	adds	r3, #4
 800ef5e:	e00b      	b.n	800ef78 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ef60:	7bbb      	ldrb	r3, [r7, #14]
 800ef62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ef66:	4613      	mov	r3, r2
 800ef68:	009b      	lsls	r3, r3, #2
 800ef6a:	4413      	add	r3, r2
 800ef6c:	009b      	lsls	r3, r3, #2
 800ef6e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	4413      	add	r3, r2
 800ef76:	3304      	adds	r3, #4
 800ef78:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ef80:	68bb      	ldr	r3, [r7, #8]
 800ef82:	2202      	movs	r2, #2
 800ef84:	4619      	mov	r1, r3
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 fbfb 	bl	800f782 <USBD_CtlSendData>
              break;
 800ef8c:	e06a      	b.n	800f064 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ef8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	da11      	bge.n	800efba <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ef96:	7bbb      	ldrb	r3, [r7, #14]
 800ef98:	f003 020f 	and.w	r2, r3, #15
 800ef9c:	6879      	ldr	r1, [r7, #4]
 800ef9e:	4613      	mov	r3, r2
 800efa0:	009b      	lsls	r3, r3, #2
 800efa2:	4413      	add	r3, r2
 800efa4:	009b      	lsls	r3, r3, #2
 800efa6:	440b      	add	r3, r1
 800efa8:	3318      	adds	r3, #24
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d117      	bne.n	800efe0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800efb0:	6839      	ldr	r1, [r7, #0]
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f000 fb7b 	bl	800f6ae <USBD_CtlError>
                  break;
 800efb8:	e054      	b.n	800f064 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800efba:	7bbb      	ldrb	r3, [r7, #14]
 800efbc:	f003 020f 	and.w	r2, r3, #15
 800efc0:	6879      	ldr	r1, [r7, #4]
 800efc2:	4613      	mov	r3, r2
 800efc4:	009b      	lsls	r3, r3, #2
 800efc6:	4413      	add	r3, r2
 800efc8:	009b      	lsls	r3, r3, #2
 800efca:	440b      	add	r3, r1
 800efcc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d104      	bne.n	800efe0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800efd6:	6839      	ldr	r1, [r7, #0]
 800efd8:	6878      	ldr	r0, [r7, #4]
 800efda:	f000 fb68 	bl	800f6ae <USBD_CtlError>
                  break;
 800efde:	e041      	b.n	800f064 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800efe0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	da0b      	bge.n	800f000 <USBD_StdEPReq+0x240>
 800efe8:	7bbb      	ldrb	r3, [r7, #14]
 800efea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800efee:	4613      	mov	r3, r2
 800eff0:	009b      	lsls	r3, r3, #2
 800eff2:	4413      	add	r3, r2
 800eff4:	009b      	lsls	r3, r3, #2
 800eff6:	3310      	adds	r3, #16
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	4413      	add	r3, r2
 800effc:	3304      	adds	r3, #4
 800effe:	e00b      	b.n	800f018 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f000:	7bbb      	ldrb	r3, [r7, #14]
 800f002:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f006:	4613      	mov	r3, r2
 800f008:	009b      	lsls	r3, r3, #2
 800f00a:	4413      	add	r3, r2
 800f00c:	009b      	lsls	r3, r3, #2
 800f00e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f012:	687a      	ldr	r2, [r7, #4]
 800f014:	4413      	add	r3, r2
 800f016:	3304      	adds	r3, #4
 800f018:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f01a:	7bbb      	ldrb	r3, [r7, #14]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d002      	beq.n	800f026 <USBD_StdEPReq+0x266>
 800f020:	7bbb      	ldrb	r3, [r7, #14]
 800f022:	2b80      	cmp	r3, #128	; 0x80
 800f024:	d103      	bne.n	800f02e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800f026:	68bb      	ldr	r3, [r7, #8]
 800f028:	2200      	movs	r2, #0
 800f02a:	601a      	str	r2, [r3, #0]
 800f02c:	e00e      	b.n	800f04c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800f02e:	7bbb      	ldrb	r3, [r7, #14]
 800f030:	4619      	mov	r1, r3
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f005 f84e 	bl	80140d4 <USBD_LL_IsStallEP>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d003      	beq.n	800f046 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800f03e:	68bb      	ldr	r3, [r7, #8]
 800f040:	2201      	movs	r2, #1
 800f042:	601a      	str	r2, [r3, #0]
 800f044:	e002      	b.n	800f04c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	2200      	movs	r2, #0
 800f04a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	2202      	movs	r2, #2
 800f050:	4619      	mov	r1, r3
 800f052:	6878      	ldr	r0, [r7, #4]
 800f054:	f000 fb95 	bl	800f782 <USBD_CtlSendData>
              break;
 800f058:	e004      	b.n	800f064 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800f05a:	6839      	ldr	r1, [r7, #0]
 800f05c:	6878      	ldr	r0, [r7, #4]
 800f05e:	f000 fb26 	bl	800f6ae <USBD_CtlError>
              break;
 800f062:	bf00      	nop
          }
          break;
 800f064:	e004      	b.n	800f070 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800f066:	6839      	ldr	r1, [r7, #0]
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f000 fb20 	bl	800f6ae <USBD_CtlError>
          break;
 800f06e:	bf00      	nop
      }
      break;
 800f070:	e004      	b.n	800f07c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800f072:	6839      	ldr	r1, [r7, #0]
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 fb1a 	bl	800f6ae <USBD_CtlError>
      break;
 800f07a:	bf00      	nop
  }

  return ret;
 800f07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f07e:	4618      	mov	r0, r3
 800f080:	3710      	adds	r7, #16
 800f082:	46bd      	mov	sp, r7
 800f084:	bd80      	pop	{r7, pc}
	...

0800f088 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b084      	sub	sp, #16
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
 800f090:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f092:	2300      	movs	r3, #0
 800f094:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f096:	2300      	movs	r3, #0
 800f098:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f09a:	2300      	movs	r3, #0
 800f09c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	885b      	ldrh	r3, [r3, #2]
 800f0a2:	0a1b      	lsrs	r3, r3, #8
 800f0a4:	b29b      	uxth	r3, r3
 800f0a6:	3b01      	subs	r3, #1
 800f0a8:	2b06      	cmp	r3, #6
 800f0aa:	f200 8128 	bhi.w	800f2fe <USBD_GetDescriptor+0x276>
 800f0ae:	a201      	add	r2, pc, #4	; (adr r2, 800f0b4 <USBD_GetDescriptor+0x2c>)
 800f0b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0b4:	0800f0d1 	.word	0x0800f0d1
 800f0b8:	0800f0e9 	.word	0x0800f0e9
 800f0bc:	0800f129 	.word	0x0800f129
 800f0c0:	0800f2ff 	.word	0x0800f2ff
 800f0c4:	0800f2ff 	.word	0x0800f2ff
 800f0c8:	0800f29f 	.word	0x0800f29f
 800f0cc:	0800f2cb 	.word	0x0800f2cb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	7c12      	ldrb	r2, [r2, #16]
 800f0dc:	f107 0108 	add.w	r1, r7, #8
 800f0e0:	4610      	mov	r0, r2
 800f0e2:	4798      	blx	r3
 800f0e4:	60f8      	str	r0, [r7, #12]
      break;
 800f0e6:	e112      	b.n	800f30e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	7c1b      	ldrb	r3, [r3, #16]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d10d      	bne.n	800f10c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f0f8:	f107 0208 	add.w	r2, r7, #8
 800f0fc:	4610      	mov	r0, r2
 800f0fe:	4798      	blx	r3
 800f100:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	3301      	adds	r3, #1
 800f106:	2202      	movs	r2, #2
 800f108:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f10a:	e100      	b.n	800f30e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f114:	f107 0208 	add.w	r2, r7, #8
 800f118:	4610      	mov	r0, r2
 800f11a:	4798      	blx	r3
 800f11c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	3301      	adds	r3, #1
 800f122:	2202      	movs	r2, #2
 800f124:	701a      	strb	r2, [r3, #0]
      break;
 800f126:	e0f2      	b.n	800f30e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	885b      	ldrh	r3, [r3, #2]
 800f12c:	b2db      	uxtb	r3, r3
 800f12e:	2b05      	cmp	r3, #5
 800f130:	f200 80ac 	bhi.w	800f28c <USBD_GetDescriptor+0x204>
 800f134:	a201      	add	r2, pc, #4	; (adr r2, 800f13c <USBD_GetDescriptor+0xb4>)
 800f136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f13a:	bf00      	nop
 800f13c:	0800f155 	.word	0x0800f155
 800f140:	0800f189 	.word	0x0800f189
 800f144:	0800f1bd 	.word	0x0800f1bd
 800f148:	0800f1f1 	.word	0x0800f1f1
 800f14c:	0800f225 	.word	0x0800f225
 800f150:	0800f259 	.word	0x0800f259
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f15a:	685b      	ldr	r3, [r3, #4]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d00b      	beq.n	800f178 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f166:	685b      	ldr	r3, [r3, #4]
 800f168:	687a      	ldr	r2, [r7, #4]
 800f16a:	7c12      	ldrb	r2, [r2, #16]
 800f16c:	f107 0108 	add.w	r1, r7, #8
 800f170:	4610      	mov	r0, r2
 800f172:	4798      	blx	r3
 800f174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f176:	e091      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f178:	6839      	ldr	r1, [r7, #0]
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f000 fa97 	bl	800f6ae <USBD_CtlError>
            err++;
 800f180:	7afb      	ldrb	r3, [r7, #11]
 800f182:	3301      	adds	r3, #1
 800f184:	72fb      	strb	r3, [r7, #11]
          break;
 800f186:	e089      	b.n	800f29c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f18e:	689b      	ldr	r3, [r3, #8]
 800f190:	2b00      	cmp	r3, #0
 800f192:	d00b      	beq.n	800f1ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f19a:	689b      	ldr	r3, [r3, #8]
 800f19c:	687a      	ldr	r2, [r7, #4]
 800f19e:	7c12      	ldrb	r2, [r2, #16]
 800f1a0:	f107 0108 	add.w	r1, r7, #8
 800f1a4:	4610      	mov	r0, r2
 800f1a6:	4798      	blx	r3
 800f1a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1aa:	e077      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1ac:	6839      	ldr	r1, [r7, #0]
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f000 fa7d 	bl	800f6ae <USBD_CtlError>
            err++;
 800f1b4:	7afb      	ldrb	r3, [r7, #11]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f1ba:	e06f      	b.n	800f29c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1c2:	68db      	ldr	r3, [r3, #12]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d00b      	beq.n	800f1e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1ce:	68db      	ldr	r3, [r3, #12]
 800f1d0:	687a      	ldr	r2, [r7, #4]
 800f1d2:	7c12      	ldrb	r2, [r2, #16]
 800f1d4:	f107 0108 	add.w	r1, r7, #8
 800f1d8:	4610      	mov	r0, r2
 800f1da:	4798      	blx	r3
 800f1dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1de:	e05d      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f1e0:	6839      	ldr	r1, [r7, #0]
 800f1e2:	6878      	ldr	r0, [r7, #4]
 800f1e4:	f000 fa63 	bl	800f6ae <USBD_CtlError>
            err++;
 800f1e8:	7afb      	ldrb	r3, [r7, #11]
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	72fb      	strb	r3, [r7, #11]
          break;
 800f1ee:	e055      	b.n	800f29c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f1f6:	691b      	ldr	r3, [r3, #16]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00b      	beq.n	800f214 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f202:	691b      	ldr	r3, [r3, #16]
 800f204:	687a      	ldr	r2, [r7, #4]
 800f206:	7c12      	ldrb	r2, [r2, #16]
 800f208:	f107 0108 	add.w	r1, r7, #8
 800f20c:	4610      	mov	r0, r2
 800f20e:	4798      	blx	r3
 800f210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f212:	e043      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f214:	6839      	ldr	r1, [r7, #0]
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f000 fa49 	bl	800f6ae <USBD_CtlError>
            err++;
 800f21c:	7afb      	ldrb	r3, [r7, #11]
 800f21e:	3301      	adds	r3, #1
 800f220:	72fb      	strb	r3, [r7, #11]
          break;
 800f222:	e03b      	b.n	800f29c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f22a:	695b      	ldr	r3, [r3, #20]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d00b      	beq.n	800f248 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f236:	695b      	ldr	r3, [r3, #20]
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	7c12      	ldrb	r2, [r2, #16]
 800f23c:	f107 0108 	add.w	r1, r7, #8
 800f240:	4610      	mov	r0, r2
 800f242:	4798      	blx	r3
 800f244:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f246:	e029      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f248:	6839      	ldr	r1, [r7, #0]
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	f000 fa2f 	bl	800f6ae <USBD_CtlError>
            err++;
 800f250:	7afb      	ldrb	r3, [r7, #11]
 800f252:	3301      	adds	r3, #1
 800f254:	72fb      	strb	r3, [r7, #11]
          break;
 800f256:	e021      	b.n	800f29c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f25e:	699b      	ldr	r3, [r3, #24]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d00b      	beq.n	800f27c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f26a:	699b      	ldr	r3, [r3, #24]
 800f26c:	687a      	ldr	r2, [r7, #4]
 800f26e:	7c12      	ldrb	r2, [r2, #16]
 800f270:	f107 0108 	add.w	r1, r7, #8
 800f274:	4610      	mov	r0, r2
 800f276:	4798      	blx	r3
 800f278:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f27a:	e00f      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f27c:	6839      	ldr	r1, [r7, #0]
 800f27e:	6878      	ldr	r0, [r7, #4]
 800f280:	f000 fa15 	bl	800f6ae <USBD_CtlError>
            err++;
 800f284:	7afb      	ldrb	r3, [r7, #11]
 800f286:	3301      	adds	r3, #1
 800f288:	72fb      	strb	r3, [r7, #11]
          break;
 800f28a:	e007      	b.n	800f29c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f28c:	6839      	ldr	r1, [r7, #0]
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f000 fa0d 	bl	800f6ae <USBD_CtlError>
          err++;
 800f294:	7afb      	ldrb	r3, [r7, #11]
 800f296:	3301      	adds	r3, #1
 800f298:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f29a:	e038      	b.n	800f30e <USBD_GetDescriptor+0x286>
 800f29c:	e037      	b.n	800f30e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	7c1b      	ldrb	r3, [r3, #16]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d109      	bne.n	800f2ba <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2ae:	f107 0208 	add.w	r2, r7, #8
 800f2b2:	4610      	mov	r0, r2
 800f2b4:	4798      	blx	r3
 800f2b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f2b8:	e029      	b.n	800f30e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f2ba:	6839      	ldr	r1, [r7, #0]
 800f2bc:	6878      	ldr	r0, [r7, #4]
 800f2be:	f000 f9f6 	bl	800f6ae <USBD_CtlError>
        err++;
 800f2c2:	7afb      	ldrb	r3, [r7, #11]
 800f2c4:	3301      	adds	r3, #1
 800f2c6:	72fb      	strb	r3, [r7, #11]
      break;
 800f2c8:	e021      	b.n	800f30e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	7c1b      	ldrb	r3, [r3, #16]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d10d      	bne.n	800f2ee <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2da:	f107 0208 	add.w	r2, r7, #8
 800f2de:	4610      	mov	r0, r2
 800f2e0:	4798      	blx	r3
 800f2e2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	3301      	adds	r3, #1
 800f2e8:	2207      	movs	r2, #7
 800f2ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f2ec:	e00f      	b.n	800f30e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f2ee:	6839      	ldr	r1, [r7, #0]
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f000 f9dc 	bl	800f6ae <USBD_CtlError>
        err++;
 800f2f6:	7afb      	ldrb	r3, [r7, #11]
 800f2f8:	3301      	adds	r3, #1
 800f2fa:	72fb      	strb	r3, [r7, #11]
      break;
 800f2fc:	e007      	b.n	800f30e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f2fe:	6839      	ldr	r1, [r7, #0]
 800f300:	6878      	ldr	r0, [r7, #4]
 800f302:	f000 f9d4 	bl	800f6ae <USBD_CtlError>
      err++;
 800f306:	7afb      	ldrb	r3, [r7, #11]
 800f308:	3301      	adds	r3, #1
 800f30a:	72fb      	strb	r3, [r7, #11]
      break;
 800f30c:	bf00      	nop
  }

  if (err != 0U)
 800f30e:	7afb      	ldrb	r3, [r7, #11]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d11c      	bne.n	800f34e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f314:	893b      	ldrh	r3, [r7, #8]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d011      	beq.n	800f33e <USBD_GetDescriptor+0x2b6>
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	88db      	ldrh	r3, [r3, #6]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d00d      	beq.n	800f33e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	88da      	ldrh	r2, [r3, #6]
 800f326:	893b      	ldrh	r3, [r7, #8]
 800f328:	4293      	cmp	r3, r2
 800f32a:	bf28      	it	cs
 800f32c:	4613      	movcs	r3, r2
 800f32e:	b29b      	uxth	r3, r3
 800f330:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f332:	893b      	ldrh	r3, [r7, #8]
 800f334:	461a      	mov	r2, r3
 800f336:	68f9      	ldr	r1, [r7, #12]
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	f000 fa22 	bl	800f782 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	88db      	ldrh	r3, [r3, #6]
 800f342:	2b00      	cmp	r3, #0
 800f344:	d104      	bne.n	800f350 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f000 fa79 	bl	800f83e <USBD_CtlSendStatus>
 800f34c:	e000      	b.n	800f350 <USBD_GetDescriptor+0x2c8>
    return;
 800f34e:	bf00      	nop
    }
  }
}
 800f350:	3710      	adds	r7, #16
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}
 800f356:	bf00      	nop

0800f358 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
 800f360:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	889b      	ldrh	r3, [r3, #4]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d130      	bne.n	800f3cc <USBD_SetAddress+0x74>
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	88db      	ldrh	r3, [r3, #6]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d12c      	bne.n	800f3cc <USBD_SetAddress+0x74>
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	885b      	ldrh	r3, [r3, #2]
 800f376:	2b7f      	cmp	r3, #127	; 0x7f
 800f378:	d828      	bhi.n	800f3cc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	885b      	ldrh	r3, [r3, #2]
 800f37e:	b2db      	uxtb	r3, r3
 800f380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f384:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f38c:	2b03      	cmp	r3, #3
 800f38e:	d104      	bne.n	800f39a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f390:	6839      	ldr	r1, [r7, #0]
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	f000 f98b 	bl	800f6ae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f398:	e01d      	b.n	800f3d6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	7bfa      	ldrb	r2, [r7, #15]
 800f39e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f3a2:	7bfb      	ldrb	r3, [r7, #15]
 800f3a4:	4619      	mov	r1, r3
 800f3a6:	6878      	ldr	r0, [r7, #4]
 800f3a8:	f004 fec0 	bl	801412c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f3ac:	6878      	ldr	r0, [r7, #4]
 800f3ae:	f000 fa46 	bl	800f83e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f3b2:	7bfb      	ldrb	r3, [r7, #15]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d004      	beq.n	800f3c2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2202      	movs	r2, #2
 800f3bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3c0:	e009      	b.n	800f3d6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2201      	movs	r2, #1
 800f3c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f3ca:	e004      	b.n	800f3d6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f3cc:	6839      	ldr	r1, [r7, #0]
 800f3ce:	6878      	ldr	r0, [r7, #4]
 800f3d0:	f000 f96d 	bl	800f6ae <USBD_CtlError>
  }
}
 800f3d4:	bf00      	nop
 800f3d6:	bf00      	nop
 800f3d8:	3710      	adds	r7, #16
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}
	...

0800f3e0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b082      	sub	sp, #8
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
 800f3e8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	885b      	ldrh	r3, [r3, #2]
 800f3ee:	b2da      	uxtb	r2, r3
 800f3f0:	4b41      	ldr	r3, [pc, #260]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f3f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f3f4:	4b40      	ldr	r3, [pc, #256]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f3f6:	781b      	ldrb	r3, [r3, #0]
 800f3f8:	2b01      	cmp	r3, #1
 800f3fa:	d904      	bls.n	800f406 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f3fc:	6839      	ldr	r1, [r7, #0]
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f000 f955 	bl	800f6ae <USBD_CtlError>
 800f404:	e075      	b.n	800f4f2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f40c:	2b02      	cmp	r3, #2
 800f40e:	d002      	beq.n	800f416 <USBD_SetConfig+0x36>
 800f410:	2b03      	cmp	r3, #3
 800f412:	d023      	beq.n	800f45c <USBD_SetConfig+0x7c>
 800f414:	e062      	b.n	800f4dc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f416:	4b38      	ldr	r3, [pc, #224]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f418:	781b      	ldrb	r3, [r3, #0]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d01a      	beq.n	800f454 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f41e:	4b36      	ldr	r3, [pc, #216]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f420:	781b      	ldrb	r3, [r3, #0]
 800f422:	461a      	mov	r2, r3
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2203      	movs	r2, #3
 800f42c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f430:	4b31      	ldr	r3, [pc, #196]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f432:	781b      	ldrb	r3, [r3, #0]
 800f434:	4619      	mov	r1, r3
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f7ff f9e8 	bl	800e80c <USBD_SetClassConfig>
 800f43c:	4603      	mov	r3, r0
 800f43e:	2b02      	cmp	r3, #2
 800f440:	d104      	bne.n	800f44c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f442:	6839      	ldr	r1, [r7, #0]
 800f444:	6878      	ldr	r0, [r7, #4]
 800f446:	f000 f932 	bl	800f6ae <USBD_CtlError>
            return;
 800f44a:	e052      	b.n	800f4f2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f44c:	6878      	ldr	r0, [r7, #4]
 800f44e:	f000 f9f6 	bl	800f83e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f452:	e04e      	b.n	800f4f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f000 f9f2 	bl	800f83e <USBD_CtlSendStatus>
        break;
 800f45a:	e04a      	b.n	800f4f2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f45c:	4b26      	ldr	r3, [pc, #152]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d112      	bne.n	800f48a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2202      	movs	r2, #2
 800f468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f46c:	4b22      	ldr	r3, [pc, #136]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	461a      	mov	r2, r3
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f476:	4b20      	ldr	r3, [pc, #128]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f478:	781b      	ldrb	r3, [r3, #0]
 800f47a:	4619      	mov	r1, r3
 800f47c:	6878      	ldr	r0, [r7, #4]
 800f47e:	f7ff f9e4 	bl	800e84a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 f9db 	bl	800f83e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f488:	e033      	b.n	800f4f2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f48a:	4b1b      	ldr	r3, [pc, #108]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	461a      	mov	r2, r3
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	429a      	cmp	r2, r3
 800f496:	d01d      	beq.n	800f4d4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	685b      	ldr	r3, [r3, #4]
 800f49c:	b2db      	uxtb	r3, r3
 800f49e:	4619      	mov	r1, r3
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f7ff f9d2 	bl	800e84a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f4a6:	4b14      	ldr	r3, [pc, #80]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	461a      	mov	r2, r3
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f4b0:	4b11      	ldr	r3, [pc, #68]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f4b2:	781b      	ldrb	r3, [r3, #0]
 800f4b4:	4619      	mov	r1, r3
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f7ff f9a8 	bl	800e80c <USBD_SetClassConfig>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	2b02      	cmp	r3, #2
 800f4c0:	d104      	bne.n	800f4cc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f4c2:	6839      	ldr	r1, [r7, #0]
 800f4c4:	6878      	ldr	r0, [r7, #4]
 800f4c6:	f000 f8f2 	bl	800f6ae <USBD_CtlError>
            return;
 800f4ca:	e012      	b.n	800f4f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f000 f9b6 	bl	800f83e <USBD_CtlSendStatus>
        break;
 800f4d2:	e00e      	b.n	800f4f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f4d4:	6878      	ldr	r0, [r7, #4]
 800f4d6:	f000 f9b2 	bl	800f83e <USBD_CtlSendStatus>
        break;
 800f4da:	e00a      	b.n	800f4f2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f4dc:	6839      	ldr	r1, [r7, #0]
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 f8e5 	bl	800f6ae <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f4e4:	4b04      	ldr	r3, [pc, #16]	; (800f4f8 <USBD_SetConfig+0x118>)
 800f4e6:	781b      	ldrb	r3, [r3, #0]
 800f4e8:	4619      	mov	r1, r3
 800f4ea:	6878      	ldr	r0, [r7, #4]
 800f4ec:	f7ff f9ad 	bl	800e84a <USBD_ClrClassConfig>
        break;
 800f4f0:	bf00      	nop
    }
  }
}
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	20000ce8 	.word	0x20000ce8

0800f4fc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b082      	sub	sp, #8
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
 800f504:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	88db      	ldrh	r3, [r3, #6]
 800f50a:	2b01      	cmp	r3, #1
 800f50c:	d004      	beq.n	800f518 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f50e:	6839      	ldr	r1, [r7, #0]
 800f510:	6878      	ldr	r0, [r7, #4]
 800f512:	f000 f8cc 	bl	800f6ae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f516:	e022      	b.n	800f55e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f51e:	2b02      	cmp	r3, #2
 800f520:	dc02      	bgt.n	800f528 <USBD_GetConfig+0x2c>
 800f522:	2b00      	cmp	r3, #0
 800f524:	dc03      	bgt.n	800f52e <USBD_GetConfig+0x32>
 800f526:	e015      	b.n	800f554 <USBD_GetConfig+0x58>
 800f528:	2b03      	cmp	r3, #3
 800f52a:	d00b      	beq.n	800f544 <USBD_GetConfig+0x48>
 800f52c:	e012      	b.n	800f554 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2200      	movs	r2, #0
 800f532:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	3308      	adds	r3, #8
 800f538:	2201      	movs	r2, #1
 800f53a:	4619      	mov	r1, r3
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 f920 	bl	800f782 <USBD_CtlSendData>
        break;
 800f542:	e00c      	b.n	800f55e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	3304      	adds	r3, #4
 800f548:	2201      	movs	r2, #1
 800f54a:	4619      	mov	r1, r3
 800f54c:	6878      	ldr	r0, [r7, #4]
 800f54e:	f000 f918 	bl	800f782 <USBD_CtlSendData>
        break;
 800f552:	e004      	b.n	800f55e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800f554:	6839      	ldr	r1, [r7, #0]
 800f556:	6878      	ldr	r0, [r7, #4]
 800f558:	f000 f8a9 	bl	800f6ae <USBD_CtlError>
        break;
 800f55c:	bf00      	nop
}
 800f55e:	bf00      	nop
 800f560:	3708      	adds	r7, #8
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}

0800f566 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f566:	b580      	push	{r7, lr}
 800f568:	b082      	sub	sp, #8
 800f56a:	af00      	add	r7, sp, #0
 800f56c:	6078      	str	r0, [r7, #4]
 800f56e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f576:	3b01      	subs	r3, #1
 800f578:	2b02      	cmp	r3, #2
 800f57a:	d81e      	bhi.n	800f5ba <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	88db      	ldrh	r3, [r3, #6]
 800f580:	2b02      	cmp	r3, #2
 800f582:	d004      	beq.n	800f58e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800f584:	6839      	ldr	r1, [r7, #0]
 800f586:	6878      	ldr	r0, [r7, #4]
 800f588:	f000 f891 	bl	800f6ae <USBD_CtlError>
        break;
 800f58c:	e01a      	b.n	800f5c4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2201      	movs	r2, #1
 800f592:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d005      	beq.n	800f5aa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	68db      	ldr	r3, [r3, #12]
 800f5a2:	f043 0202 	orr.w	r2, r3, #2
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	330c      	adds	r3, #12
 800f5ae:	2202      	movs	r2, #2
 800f5b0:	4619      	mov	r1, r3
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f000 f8e5 	bl	800f782 <USBD_CtlSendData>
      break;
 800f5b8:	e004      	b.n	800f5c4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800f5ba:	6839      	ldr	r1, [r7, #0]
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 f876 	bl	800f6ae <USBD_CtlError>
      break;
 800f5c2:	bf00      	nop
  }
}
 800f5c4:	bf00      	nop
 800f5c6:	3708      	adds	r7, #8
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b082      	sub	sp, #8
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	885b      	ldrh	r3, [r3, #2]
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d106      	bne.n	800f5ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	2201      	movs	r2, #1
 800f5e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f000 f929 	bl	800f83e <USBD_CtlSendStatus>
  }
}
 800f5ec:	bf00      	nop
 800f5ee:	3708      	adds	r7, #8
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}

0800f5f4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b082      	sub	sp, #8
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	6078      	str	r0, [r7, #4]
 800f5fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f604:	3b01      	subs	r3, #1
 800f606:	2b02      	cmp	r3, #2
 800f608:	d80b      	bhi.n	800f622 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f60a:	683b      	ldr	r3, [r7, #0]
 800f60c:	885b      	ldrh	r3, [r3, #2]
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d10c      	bne.n	800f62c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2200      	movs	r2, #0
 800f616:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f000 f90f 	bl	800f83e <USBD_CtlSendStatus>
      }
      break;
 800f620:	e004      	b.n	800f62c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f622:	6839      	ldr	r1, [r7, #0]
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f000 f842 	bl	800f6ae <USBD_CtlError>
      break;
 800f62a:	e000      	b.n	800f62e <USBD_ClrFeature+0x3a>
      break;
 800f62c:	bf00      	nop
  }
}
 800f62e:	bf00      	nop
 800f630:	3708      	adds	r7, #8
 800f632:	46bd      	mov	sp, r7
 800f634:	bd80      	pop	{r7, pc}

0800f636 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f636:	b480      	push	{r7}
 800f638:	b083      	sub	sp, #12
 800f63a:	af00      	add	r7, sp, #0
 800f63c:	6078      	str	r0, [r7, #4]
 800f63e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	781a      	ldrb	r2, [r3, #0]
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	785a      	ldrb	r2, [r3, #1]
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	3302      	adds	r3, #2
 800f654:	781b      	ldrb	r3, [r3, #0]
 800f656:	b29a      	uxth	r2, r3
 800f658:	683b      	ldr	r3, [r7, #0]
 800f65a:	3303      	adds	r3, #3
 800f65c:	781b      	ldrb	r3, [r3, #0]
 800f65e:	b29b      	uxth	r3, r3
 800f660:	021b      	lsls	r3, r3, #8
 800f662:	b29b      	uxth	r3, r3
 800f664:	4413      	add	r3, r2
 800f666:	b29a      	uxth	r2, r3
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	3304      	adds	r3, #4
 800f670:	781b      	ldrb	r3, [r3, #0]
 800f672:	b29a      	uxth	r2, r3
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	3305      	adds	r3, #5
 800f678:	781b      	ldrb	r3, [r3, #0]
 800f67a:	b29b      	uxth	r3, r3
 800f67c:	021b      	lsls	r3, r3, #8
 800f67e:	b29b      	uxth	r3, r3
 800f680:	4413      	add	r3, r2
 800f682:	b29a      	uxth	r2, r3
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	3306      	adds	r3, #6
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	b29a      	uxth	r2, r3
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	3307      	adds	r3, #7
 800f694:	781b      	ldrb	r3, [r3, #0]
 800f696:	b29b      	uxth	r3, r3
 800f698:	021b      	lsls	r3, r3, #8
 800f69a:	b29b      	uxth	r3, r3
 800f69c:	4413      	add	r3, r2
 800f69e:	b29a      	uxth	r2, r3
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	80da      	strh	r2, [r3, #6]

}
 800f6a4:	bf00      	nop
 800f6a6:	370c      	adds	r7, #12
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bc80      	pop	{r7}
 800f6ac:	4770      	bx	lr

0800f6ae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800f6ae:	b580      	push	{r7, lr}
 800f6b0:	b082      	sub	sp, #8
 800f6b2:	af00      	add	r7, sp, #0
 800f6b4:	6078      	str	r0, [r7, #4]
 800f6b6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800f6b8:	2180      	movs	r1, #128	; 0x80
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f004 fccc 	bl	8014058 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800f6c0:	2100      	movs	r1, #0
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f004 fcc8 	bl	8014058 <USBD_LL_StallEP>
}
 800f6c8:	bf00      	nop
 800f6ca:	3708      	adds	r7, #8
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b086      	sub	sp, #24
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f6dc:	2300      	movs	r3, #0
 800f6de:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d032      	beq.n	800f74c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800f6e6:	68f8      	ldr	r0, [r7, #12]
 800f6e8:	f000 f834 	bl	800f754 <USBD_GetLen>
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	005b      	lsls	r3, r3, #1
 800f6f4:	b29a      	uxth	r2, r3
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800f6fa:	7dfb      	ldrb	r3, [r7, #23]
 800f6fc:	1c5a      	adds	r2, r3, #1
 800f6fe:	75fa      	strb	r2, [r7, #23]
 800f700:	461a      	mov	r2, r3
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	4413      	add	r3, r2
 800f706:	687a      	ldr	r2, [r7, #4]
 800f708:	7812      	ldrb	r2, [r2, #0]
 800f70a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800f70c:	7dfb      	ldrb	r3, [r7, #23]
 800f70e:	1c5a      	adds	r2, r3, #1
 800f710:	75fa      	strb	r2, [r7, #23]
 800f712:	461a      	mov	r2, r3
 800f714:	68bb      	ldr	r3, [r7, #8]
 800f716:	4413      	add	r3, r2
 800f718:	2203      	movs	r2, #3
 800f71a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800f71c:	e012      	b.n	800f744 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	1c5a      	adds	r2, r3, #1
 800f722:	60fa      	str	r2, [r7, #12]
 800f724:	7dfa      	ldrb	r2, [r7, #23]
 800f726:	1c51      	adds	r1, r2, #1
 800f728:	75f9      	strb	r1, [r7, #23]
 800f72a:	4611      	mov	r1, r2
 800f72c:	68ba      	ldr	r2, [r7, #8]
 800f72e:	440a      	add	r2, r1
 800f730:	781b      	ldrb	r3, [r3, #0]
 800f732:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800f734:	7dfb      	ldrb	r3, [r7, #23]
 800f736:	1c5a      	adds	r2, r3, #1
 800f738:	75fa      	strb	r2, [r7, #23]
 800f73a:	461a      	mov	r2, r3
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	4413      	add	r3, r2
 800f740:	2200      	movs	r2, #0
 800f742:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d1e8      	bne.n	800f71e <USBD_GetString+0x4e>
    }
  }
}
 800f74c:	bf00      	nop
 800f74e:	3718      	adds	r7, #24
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f754:	b480      	push	{r7}
 800f756:	b085      	sub	sp, #20
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f75c:	2300      	movs	r3, #0
 800f75e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800f760:	e005      	b.n	800f76e <USBD_GetLen+0x1a>
  {
    len++;
 800f762:	7bfb      	ldrb	r3, [r7, #15]
 800f764:	3301      	adds	r3, #1
 800f766:	73fb      	strb	r3, [r7, #15]
    buf++;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	3301      	adds	r3, #1
 800f76c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	781b      	ldrb	r3, [r3, #0]
 800f772:	2b00      	cmp	r3, #0
 800f774:	d1f5      	bne.n	800f762 <USBD_GetLen+0xe>
  }

  return len;
 800f776:	7bfb      	ldrb	r3, [r7, #15]
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3714      	adds	r7, #20
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bc80      	pop	{r7}
 800f780:	4770      	bx	lr

0800f782 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800f782:	b580      	push	{r7, lr}
 800f784:	b084      	sub	sp, #16
 800f786:	af00      	add	r7, sp, #0
 800f788:	60f8      	str	r0, [r7, #12]
 800f78a:	60b9      	str	r1, [r7, #8]
 800f78c:	4613      	mov	r3, r2
 800f78e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	2202      	movs	r2, #2
 800f794:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f798:	88fa      	ldrh	r2, [r7, #6]
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800f79e:	88fa      	ldrh	r2, [r7, #6]
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f7a4:	88fb      	ldrh	r3, [r7, #6]
 800f7a6:	68ba      	ldr	r2, [r7, #8]
 800f7a8:	2100      	movs	r1, #0
 800f7aa:	68f8      	ldr	r0, [r7, #12]
 800f7ac:	f004 fcdd 	bl	801416a <USBD_LL_Transmit>

  return USBD_OK;
 800f7b0:	2300      	movs	r3, #0
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	3710      	adds	r7, #16
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}

0800f7ba <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800f7ba:	b580      	push	{r7, lr}
 800f7bc:	b084      	sub	sp, #16
 800f7be:	af00      	add	r7, sp, #0
 800f7c0:	60f8      	str	r0, [r7, #12]
 800f7c2:	60b9      	str	r1, [r7, #8]
 800f7c4:	4613      	mov	r3, r2
 800f7c6:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f7c8:	88fb      	ldrh	r3, [r7, #6]
 800f7ca:	68ba      	ldr	r2, [r7, #8]
 800f7cc:	2100      	movs	r1, #0
 800f7ce:	68f8      	ldr	r0, [r7, #12]
 800f7d0:	f004 fccb 	bl	801416a <USBD_LL_Transmit>

  return USBD_OK;
 800f7d4:	2300      	movs	r3, #0
}
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	3710      	adds	r7, #16
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}

0800f7de <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800f7de:	b580      	push	{r7, lr}
 800f7e0:	b084      	sub	sp, #16
 800f7e2:	af00      	add	r7, sp, #0
 800f7e4:	60f8      	str	r0, [r7, #12]
 800f7e6:	60b9      	str	r1, [r7, #8]
 800f7e8:	4613      	mov	r3, r2
 800f7ea:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	2203      	movs	r2, #3
 800f7f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f7f4:	88fa      	ldrh	r2, [r7, #6]
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800f7fc:	88fa      	ldrh	r2, [r7, #6]
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f804:	88fb      	ldrh	r3, [r7, #6]
 800f806:	68ba      	ldr	r2, [r7, #8]
 800f808:	2100      	movs	r1, #0
 800f80a:	68f8      	ldr	r0, [r7, #12]
 800f80c:	f004 fcd0 	bl	80141b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f810:	2300      	movs	r3, #0
}
 800f812:	4618      	mov	r0, r3
 800f814:	3710      	adds	r7, #16
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}

0800f81a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800f81a:	b580      	push	{r7, lr}
 800f81c:	b084      	sub	sp, #16
 800f81e:	af00      	add	r7, sp, #0
 800f820:	60f8      	str	r0, [r7, #12]
 800f822:	60b9      	str	r1, [r7, #8]
 800f824:	4613      	mov	r3, r2
 800f826:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f828:	88fb      	ldrh	r3, [r7, #6]
 800f82a:	68ba      	ldr	r2, [r7, #8]
 800f82c:	2100      	movs	r1, #0
 800f82e:	68f8      	ldr	r0, [r7, #12]
 800f830:	f004 fcbe 	bl	80141b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f834:	2300      	movs	r3, #0
}
 800f836:	4618      	mov	r0, r3
 800f838:	3710      	adds	r7, #16
 800f83a:	46bd      	mov	sp, r7
 800f83c:	bd80      	pop	{r7, pc}

0800f83e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f83e:	b580      	push	{r7, lr}
 800f840:	b082      	sub	sp, #8
 800f842:	af00      	add	r7, sp, #0
 800f844:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2204      	movs	r2, #4
 800f84a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f84e:	2300      	movs	r3, #0
 800f850:	2200      	movs	r2, #0
 800f852:	2100      	movs	r1, #0
 800f854:	6878      	ldr	r0, [r7, #4]
 800f856:	f004 fc88 	bl	801416a <USBD_LL_Transmit>

  return USBD_OK;
 800f85a:	2300      	movs	r3, #0
}
 800f85c:	4618      	mov	r0, r3
 800f85e:	3708      	adds	r7, #8
 800f860:	46bd      	mov	sp, r7
 800f862:	bd80      	pop	{r7, pc}

0800f864 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2205      	movs	r2, #5
 800f870:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f874:	2300      	movs	r3, #0
 800f876:	2200      	movs	r2, #0
 800f878:	2100      	movs	r1, #0
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f004 fc98 	bl	80141b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f880:	2300      	movs	r3, #0
}
 800f882:	4618      	mov	r0, r3
 800f884:	3708      	adds	r7, #8
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
	...

0800f88c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b084      	sub	sp, #16
 800f890:	af00      	add	r7, sp, #0
 800f892:	4603      	mov	r3, r0
 800f894:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f896:	79fb      	ldrb	r3, [r7, #7]
 800f898:	4a08      	ldr	r2, [pc, #32]	; (800f8bc <disk_status+0x30>)
 800f89a:	009b      	lsls	r3, r3, #2
 800f89c:	4413      	add	r3, r2
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	685b      	ldr	r3, [r3, #4]
 800f8a2:	79fa      	ldrb	r2, [r7, #7]
 800f8a4:	4905      	ldr	r1, [pc, #20]	; (800f8bc <disk_status+0x30>)
 800f8a6:	440a      	add	r2, r1
 800f8a8:	7a12      	ldrb	r2, [r2, #8]
 800f8aa:	4610      	mov	r0, r2
 800f8ac:	4798      	blx	r3
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3710      	adds	r7, #16
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}
 800f8bc:	20000d0c 	.word	0x20000d0c

0800f8c0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800f8ce:	79fb      	ldrb	r3, [r7, #7]
 800f8d0:	4a0d      	ldr	r2, [pc, #52]	; (800f908 <disk_initialize+0x48>)
 800f8d2:	5cd3      	ldrb	r3, [r2, r3]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d111      	bne.n	800f8fc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800f8d8:	79fb      	ldrb	r3, [r7, #7]
 800f8da:	4a0b      	ldr	r2, [pc, #44]	; (800f908 <disk_initialize+0x48>)
 800f8dc:	2101      	movs	r1, #1
 800f8de:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f8e0:	79fb      	ldrb	r3, [r7, #7]
 800f8e2:	4a09      	ldr	r2, [pc, #36]	; (800f908 <disk_initialize+0x48>)
 800f8e4:	009b      	lsls	r3, r3, #2
 800f8e6:	4413      	add	r3, r2
 800f8e8:	685b      	ldr	r3, [r3, #4]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	79fa      	ldrb	r2, [r7, #7]
 800f8ee:	4906      	ldr	r1, [pc, #24]	; (800f908 <disk_initialize+0x48>)
 800f8f0:	440a      	add	r2, r1
 800f8f2:	7a12      	ldrb	r2, [r2, #8]
 800f8f4:	4610      	mov	r0, r2
 800f8f6:	4798      	blx	r3
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8fe:	4618      	mov	r0, r3
 800f900:	3710      	adds	r7, #16
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}
 800f906:	bf00      	nop
 800f908:	20000d0c 	.word	0x20000d0c

0800f90c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f90c:	b590      	push	{r4, r7, lr}
 800f90e:	b087      	sub	sp, #28
 800f910:	af00      	add	r7, sp, #0
 800f912:	60b9      	str	r1, [r7, #8]
 800f914:	607a      	str	r2, [r7, #4]
 800f916:	603b      	str	r3, [r7, #0]
 800f918:	4603      	mov	r3, r0
 800f91a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f91c:	7bfb      	ldrb	r3, [r7, #15]
 800f91e:	4a0a      	ldr	r2, [pc, #40]	; (800f948 <disk_read+0x3c>)
 800f920:	009b      	lsls	r3, r3, #2
 800f922:	4413      	add	r3, r2
 800f924:	685b      	ldr	r3, [r3, #4]
 800f926:	689c      	ldr	r4, [r3, #8]
 800f928:	7bfb      	ldrb	r3, [r7, #15]
 800f92a:	4a07      	ldr	r2, [pc, #28]	; (800f948 <disk_read+0x3c>)
 800f92c:	4413      	add	r3, r2
 800f92e:	7a18      	ldrb	r0, [r3, #8]
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	687a      	ldr	r2, [r7, #4]
 800f934:	68b9      	ldr	r1, [r7, #8]
 800f936:	47a0      	blx	r4
 800f938:	4603      	mov	r3, r0
 800f93a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	371c      	adds	r7, #28
 800f942:	46bd      	mov	sp, r7
 800f944:	bd90      	pop	{r4, r7, pc}
 800f946:	bf00      	nop
 800f948:	20000d0c 	.word	0x20000d0c

0800f94c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f94c:	b590      	push	{r4, r7, lr}
 800f94e:	b087      	sub	sp, #28
 800f950:	af00      	add	r7, sp, #0
 800f952:	60b9      	str	r1, [r7, #8]
 800f954:	607a      	str	r2, [r7, #4]
 800f956:	603b      	str	r3, [r7, #0]
 800f958:	4603      	mov	r3, r0
 800f95a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f95c:	7bfb      	ldrb	r3, [r7, #15]
 800f95e:	4a0a      	ldr	r2, [pc, #40]	; (800f988 <disk_write+0x3c>)
 800f960:	009b      	lsls	r3, r3, #2
 800f962:	4413      	add	r3, r2
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	68dc      	ldr	r4, [r3, #12]
 800f968:	7bfb      	ldrb	r3, [r7, #15]
 800f96a:	4a07      	ldr	r2, [pc, #28]	; (800f988 <disk_write+0x3c>)
 800f96c:	4413      	add	r3, r2
 800f96e:	7a18      	ldrb	r0, [r3, #8]
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	687a      	ldr	r2, [r7, #4]
 800f974:	68b9      	ldr	r1, [r7, #8]
 800f976:	47a0      	blx	r4
 800f978:	4603      	mov	r3, r0
 800f97a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f97c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f97e:	4618      	mov	r0, r3
 800f980:	371c      	adds	r7, #28
 800f982:	46bd      	mov	sp, r7
 800f984:	bd90      	pop	{r4, r7, pc}
 800f986:	bf00      	nop
 800f988:	20000d0c 	.word	0x20000d0c

0800f98c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	4603      	mov	r3, r0
 800f994:	603a      	str	r2, [r7, #0]
 800f996:	71fb      	strb	r3, [r7, #7]
 800f998:	460b      	mov	r3, r1
 800f99a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f99c:	79fb      	ldrb	r3, [r7, #7]
 800f99e:	4a09      	ldr	r2, [pc, #36]	; (800f9c4 <disk_ioctl+0x38>)
 800f9a0:	009b      	lsls	r3, r3, #2
 800f9a2:	4413      	add	r3, r2
 800f9a4:	685b      	ldr	r3, [r3, #4]
 800f9a6:	691b      	ldr	r3, [r3, #16]
 800f9a8:	79fa      	ldrb	r2, [r7, #7]
 800f9aa:	4906      	ldr	r1, [pc, #24]	; (800f9c4 <disk_ioctl+0x38>)
 800f9ac:	440a      	add	r2, r1
 800f9ae:	7a10      	ldrb	r0, [r2, #8]
 800f9b0:	79b9      	ldrb	r1, [r7, #6]
 800f9b2:	683a      	ldr	r2, [r7, #0]
 800f9b4:	4798      	blx	r3
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	73fb      	strb	r3, [r7, #15]
  return res;
 800f9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3710      	adds	r7, #16
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	20000d0c 	.word	0x20000d0c

0800f9c8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f9c8:	b480      	push	{r7}
 800f9ca:	b087      	sub	sp, #28
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	60f8      	str	r0, [r7, #12]
 800f9d0:	60b9      	str	r1, [r7, #8]
 800f9d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800f9dc:	e007      	b.n	800f9ee <mem_cpy+0x26>
		*d++ = *s++;
 800f9de:	693a      	ldr	r2, [r7, #16]
 800f9e0:	1c53      	adds	r3, r2, #1
 800f9e2:	613b      	str	r3, [r7, #16]
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	1c59      	adds	r1, r3, #1
 800f9e8:	6179      	str	r1, [r7, #20]
 800f9ea:	7812      	ldrb	r2, [r2, #0]
 800f9ec:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	1e5a      	subs	r2, r3, #1
 800f9f2:	607a      	str	r2, [r7, #4]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d1f2      	bne.n	800f9de <mem_cpy+0x16>
}
 800f9f8:	bf00      	nop
 800f9fa:	bf00      	nop
 800f9fc:	371c      	adds	r7, #28
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bc80      	pop	{r7}
 800fa02:	4770      	bx	lr

0800fa04 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800fa04:	b480      	push	{r7}
 800fa06:	b087      	sub	sp, #28
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	60f8      	str	r0, [r7, #12]
 800fa0c:	60b9      	str	r1, [r7, #8]
 800fa0e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800fa14:	e005      	b.n	800fa22 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800fa16:	697b      	ldr	r3, [r7, #20]
 800fa18:	1c5a      	adds	r2, r3, #1
 800fa1a:	617a      	str	r2, [r7, #20]
 800fa1c:	68ba      	ldr	r2, [r7, #8]
 800fa1e:	b2d2      	uxtb	r2, r2
 800fa20:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	1e5a      	subs	r2, r3, #1
 800fa26:	607a      	str	r2, [r7, #4]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d1f4      	bne.n	800fa16 <mem_set+0x12>
}
 800fa2c:	bf00      	nop
 800fa2e:	bf00      	nop
 800fa30:	371c      	adds	r7, #28
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bc80      	pop	{r7}
 800fa36:	4770      	bx	lr

0800fa38 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800fa38:	b480      	push	{r7}
 800fa3a:	b089      	sub	sp, #36	; 0x24
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	60f8      	str	r0, [r7, #12]
 800fa40:	60b9      	str	r1, [r7, #8]
 800fa42:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	61fb      	str	r3, [r7, #28]
 800fa48:	68bb      	ldr	r3, [r7, #8]
 800fa4a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800fa50:	bf00      	nop
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	1e5a      	subs	r2, r3, #1
 800fa56:	607a      	str	r2, [r7, #4]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d00d      	beq.n	800fa78 <mem_cmp+0x40>
 800fa5c:	69fb      	ldr	r3, [r7, #28]
 800fa5e:	1c5a      	adds	r2, r3, #1
 800fa60:	61fa      	str	r2, [r7, #28]
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	4619      	mov	r1, r3
 800fa66:	69bb      	ldr	r3, [r7, #24]
 800fa68:	1c5a      	adds	r2, r3, #1
 800fa6a:	61ba      	str	r2, [r7, #24]
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	1acb      	subs	r3, r1, r3
 800fa70:	617b      	str	r3, [r7, #20]
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d0ec      	beq.n	800fa52 <mem_cmp+0x1a>
	return r;
 800fa78:	697b      	ldr	r3, [r7, #20]
}
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	3724      	adds	r7, #36	; 0x24
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	bc80      	pop	{r7}
 800fa82:	4770      	bx	lr

0800fa84 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800fa84:	b480      	push	{r7}
 800fa86:	b083      	sub	sp, #12
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800fa8e:	e002      	b.n	800fa96 <chk_chr+0x12>
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	3301      	adds	r3, #1
 800fa94:	607b      	str	r3, [r7, #4]
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	781b      	ldrb	r3, [r3, #0]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d005      	beq.n	800faaa <chk_chr+0x26>
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	781b      	ldrb	r3, [r3, #0]
 800faa2:	461a      	mov	r2, r3
 800faa4:	683b      	ldr	r3, [r7, #0]
 800faa6:	4293      	cmp	r3, r2
 800faa8:	d1f2      	bne.n	800fa90 <chk_chr+0xc>
	return *str;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	781b      	ldrb	r3, [r3, #0]
}
 800faae:	4618      	mov	r0, r3
 800fab0:	370c      	adds	r7, #12
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bc80      	pop	{r7}
 800fab6:	4770      	bx	lr

0800fab8 <lock_fs>:
#if _FS_REENTRANT
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b082      	sub	sp, #8
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
	return ff_req_grant(fs->sobj);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fac6:	4618      	mov	r0, r3
 800fac8:	f002 fc68 	bl	801239c <ff_req_grant>
 800facc:	4603      	mov	r3, r0
}
 800face:	4618      	mov	r0, r3
 800fad0:	3708      	adds	r7, #8
 800fad2:	46bd      	mov	sp, r7
 800fad4:	bd80      	pop	{r7, pc}

0800fad6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800fad6:	b580      	push	{r7, lr}
 800fad8:	b082      	sub	sp, #8
 800fada:	af00      	add	r7, sp, #0
 800fadc:	6078      	str	r0, [r7, #4]
 800fade:	460b      	mov	r3, r1
 800fae0:	70fb      	strb	r3, [r7, #3]
	if (fs &&
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d011      	beq.n	800fb0c <unlock_fs+0x36>
 800fae8:	78fb      	ldrb	r3, [r7, #3]
 800faea:	2b0c      	cmp	r3, #12
 800faec:	d00e      	beq.n	800fb0c <unlock_fs+0x36>
		res != FR_NOT_ENABLED &&
 800faee:	78fb      	ldrb	r3, [r7, #3]
 800faf0:	2b0b      	cmp	r3, #11
 800faf2:	d00b      	beq.n	800fb0c <unlock_fs+0x36>
		res != FR_INVALID_DRIVE &&
 800faf4:	78fb      	ldrb	r3, [r7, #3]
 800faf6:	2b09      	cmp	r3, #9
 800faf8:	d008      	beq.n	800fb0c <unlock_fs+0x36>
		res != FR_INVALID_OBJECT &&
 800fafa:	78fb      	ldrb	r3, [r7, #3]
 800fafc:	2b0f      	cmp	r3, #15
 800fafe:	d005      	beq.n	800fb0c <unlock_fs+0x36>
		res != FR_TIMEOUT) {
		ff_rel_grant(fs->sobj);
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fb06:	4618      	mov	r0, r3
 800fb08:	f002 fc5d 	bl	80123c6 <ff_rel_grant>
	}
}
 800fb0c:	bf00      	nop
 800fb0e:	3708      	adds	r7, #8
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}

0800fb14 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b085      	sub	sp, #20
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fb1e:	2300      	movs	r3, #0
 800fb20:	60bb      	str	r3, [r7, #8]
 800fb22:	68bb      	ldr	r3, [r7, #8]
 800fb24:	60fb      	str	r3, [r7, #12]
 800fb26:	e038      	b.n	800fb9a <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800fb28:	492f      	ldr	r1, [pc, #188]	; (800fbe8 <chk_lock+0xd4>)
 800fb2a:	68fa      	ldr	r2, [r7, #12]
 800fb2c:	4613      	mov	r3, r2
 800fb2e:	005b      	lsls	r3, r3, #1
 800fb30:	4413      	add	r3, r2
 800fb32:	009b      	lsls	r3, r3, #2
 800fb34:	440b      	add	r3, r1
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d029      	beq.n	800fb90 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800fb3c:	492a      	ldr	r1, [pc, #168]	; (800fbe8 <chk_lock+0xd4>)
 800fb3e:	68fa      	ldr	r2, [r7, #12]
 800fb40:	4613      	mov	r3, r2
 800fb42:	005b      	lsls	r3, r3, #1
 800fb44:	4413      	add	r3, r2
 800fb46:	009b      	lsls	r3, r3, #2
 800fb48:	440b      	add	r3, r1
 800fb4a:	681a      	ldr	r2, [r3, #0]
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb52:	429a      	cmp	r2, r3
 800fb54:	d11e      	bne.n	800fb94 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800fb56:	4924      	ldr	r1, [pc, #144]	; (800fbe8 <chk_lock+0xd4>)
 800fb58:	68fa      	ldr	r2, [r7, #12]
 800fb5a:	4613      	mov	r3, r2
 800fb5c:	005b      	lsls	r3, r3, #1
 800fb5e:	4413      	add	r3, r2
 800fb60:	009b      	lsls	r3, r3, #2
 800fb62:	440b      	add	r3, r1
 800fb64:	3304      	adds	r3, #4
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d110      	bne.n	800fb94 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800fb72:	491d      	ldr	r1, [pc, #116]	; (800fbe8 <chk_lock+0xd4>)
 800fb74:	68fa      	ldr	r2, [r7, #12]
 800fb76:	4613      	mov	r3, r2
 800fb78:	005b      	lsls	r3, r3, #1
 800fb7a:	4413      	add	r3, r2
 800fb7c:	009b      	lsls	r3, r3, #2
 800fb7e:	440b      	add	r3, r1
 800fb80:	3308      	adds	r3, #8
 800fb82:	881a      	ldrh	r2, [r3, #0]
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800fb8a:	429a      	cmp	r2, r3
 800fb8c:	d102      	bne.n	800fb94 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800fb8e:	e007      	b.n	800fba0 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800fb90:	2301      	movs	r3, #1
 800fb92:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	3301      	adds	r3, #1
 800fb98:	60fb      	str	r3, [r7, #12]
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2b01      	cmp	r3, #1
 800fb9e:	d9c3      	bls.n	800fb28 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	2b02      	cmp	r3, #2
 800fba4:	d109      	bne.n	800fbba <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d102      	bne.n	800fbb2 <chk_lock+0x9e>
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	2b02      	cmp	r3, #2
 800fbb0:	d101      	bne.n	800fbb6 <chk_lock+0xa2>
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	e013      	b.n	800fbde <chk_lock+0xca>
 800fbb6:	2312      	movs	r3, #18
 800fbb8:	e011      	b.n	800fbde <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800fbba:	683b      	ldr	r3, [r7, #0]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d10b      	bne.n	800fbd8 <chk_lock+0xc4>
 800fbc0:	4909      	ldr	r1, [pc, #36]	; (800fbe8 <chk_lock+0xd4>)
 800fbc2:	68fa      	ldr	r2, [r7, #12]
 800fbc4:	4613      	mov	r3, r2
 800fbc6:	005b      	lsls	r3, r3, #1
 800fbc8:	4413      	add	r3, r2
 800fbca:	009b      	lsls	r3, r3, #2
 800fbcc:	440b      	add	r3, r1
 800fbce:	330a      	adds	r3, #10
 800fbd0:	881b      	ldrh	r3, [r3, #0]
 800fbd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fbd6:	d101      	bne.n	800fbdc <chk_lock+0xc8>
 800fbd8:	2310      	movs	r3, #16
 800fbda:	e000      	b.n	800fbde <chk_lock+0xca>
 800fbdc:	2300      	movs	r3, #0
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	3714      	adds	r7, #20
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bc80      	pop	{r7}
 800fbe6:	4770      	bx	lr
 800fbe8:	20000cf4 	.word	0x20000cf4

0800fbec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800fbec:	b480      	push	{r7}
 800fbee:	b083      	sub	sp, #12
 800fbf0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	607b      	str	r3, [r7, #4]
 800fbf6:	e002      	b.n	800fbfe <enq_lock+0x12>
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	607b      	str	r3, [r7, #4]
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2b01      	cmp	r3, #1
 800fc02:	d809      	bhi.n	800fc18 <enq_lock+0x2c>
 800fc04:	490a      	ldr	r1, [pc, #40]	; (800fc30 <enq_lock+0x44>)
 800fc06:	687a      	ldr	r2, [r7, #4]
 800fc08:	4613      	mov	r3, r2
 800fc0a:	005b      	lsls	r3, r3, #1
 800fc0c:	4413      	add	r3, r2
 800fc0e:	009b      	lsls	r3, r3, #2
 800fc10:	440b      	add	r3, r1
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d1ef      	bne.n	800fbf8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2b02      	cmp	r3, #2
 800fc1c:	bf14      	ite	ne
 800fc1e:	2301      	movne	r3, #1
 800fc20:	2300      	moveq	r3, #0
 800fc22:	b2db      	uxtb	r3, r3
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	370c      	adds	r7, #12
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bc80      	pop	{r7}
 800fc2c:	4770      	bx	lr
 800fc2e:	bf00      	nop
 800fc30:	20000cf4 	.word	0x20000cf4

0800fc34 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fc34:	b480      	push	{r7}
 800fc36:	b085      	sub	sp, #20
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
 800fc3c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fc3e:	2300      	movs	r3, #0
 800fc40:	60fb      	str	r3, [r7, #12]
 800fc42:	e02b      	b.n	800fc9c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800fc44:	4955      	ldr	r1, [pc, #340]	; (800fd9c <inc_lock+0x168>)
 800fc46:	68fa      	ldr	r2, [r7, #12]
 800fc48:	4613      	mov	r3, r2
 800fc4a:	005b      	lsls	r3, r3, #1
 800fc4c:	4413      	add	r3, r2
 800fc4e:	009b      	lsls	r3, r3, #2
 800fc50:	440b      	add	r3, r1
 800fc52:	681a      	ldr	r2, [r3, #0]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc5a:	429a      	cmp	r2, r3
 800fc5c:	d11b      	bne.n	800fc96 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800fc5e:	494f      	ldr	r1, [pc, #316]	; (800fd9c <inc_lock+0x168>)
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	4613      	mov	r3, r2
 800fc64:	005b      	lsls	r3, r3, #1
 800fc66:	4413      	add	r3, r2
 800fc68:	009b      	lsls	r3, r3, #2
 800fc6a:	440b      	add	r3, r1
 800fc6c:	3304      	adds	r3, #4
 800fc6e:	681a      	ldr	r2, [r3, #0]
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800fc76:	429a      	cmp	r2, r3
 800fc78:	d10d      	bne.n	800fc96 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800fc7a:	4948      	ldr	r1, [pc, #288]	; (800fd9c <inc_lock+0x168>)
 800fc7c:	68fa      	ldr	r2, [r7, #12]
 800fc7e:	4613      	mov	r3, r2
 800fc80:	005b      	lsls	r3, r3, #1
 800fc82:	4413      	add	r3, r2
 800fc84:	009b      	lsls	r3, r3, #2
 800fc86:	440b      	add	r3, r1
 800fc88:	3308      	adds	r3, #8
 800fc8a:	881a      	ldrh	r2, [r3, #0]
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800fc92:	429a      	cmp	r2, r3
 800fc94:	d006      	beq.n	800fca4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	3301      	adds	r3, #1
 800fc9a:	60fb      	str	r3, [r7, #12]
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	2b01      	cmp	r3, #1
 800fca0:	d9d0      	bls.n	800fc44 <inc_lock+0x10>
 800fca2:	e000      	b.n	800fca6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800fca4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	2b02      	cmp	r3, #2
 800fcaa:	d145      	bne.n	800fd38 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fcac:	2300      	movs	r3, #0
 800fcae:	60fb      	str	r3, [r7, #12]
 800fcb0:	e002      	b.n	800fcb8 <inc_lock+0x84>
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	3301      	adds	r3, #1
 800fcb6:	60fb      	str	r3, [r7, #12]
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	2b01      	cmp	r3, #1
 800fcbc:	d809      	bhi.n	800fcd2 <inc_lock+0x9e>
 800fcbe:	4937      	ldr	r1, [pc, #220]	; (800fd9c <inc_lock+0x168>)
 800fcc0:	68fa      	ldr	r2, [r7, #12]
 800fcc2:	4613      	mov	r3, r2
 800fcc4:	005b      	lsls	r3, r3, #1
 800fcc6:	4413      	add	r3, r2
 800fcc8:	009b      	lsls	r3, r3, #2
 800fcca:	440b      	add	r3, r1
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d1ef      	bne.n	800fcb2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	2b02      	cmp	r3, #2
 800fcd6:	d101      	bne.n	800fcdc <inc_lock+0xa8>
 800fcd8:	2300      	movs	r3, #0
 800fcda:	e05a      	b.n	800fd92 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800fce2:	482e      	ldr	r0, [pc, #184]	; (800fd9c <inc_lock+0x168>)
 800fce4:	68fa      	ldr	r2, [r7, #12]
 800fce6:	4613      	mov	r3, r2
 800fce8:	005b      	lsls	r3, r3, #1
 800fcea:	4413      	add	r3, r2
 800fcec:	009b      	lsls	r3, r3, #2
 800fcee:	4403      	add	r3, r0
 800fcf0:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800fcf8:	4828      	ldr	r0, [pc, #160]	; (800fd9c <inc_lock+0x168>)
 800fcfa:	68fa      	ldr	r2, [r7, #12]
 800fcfc:	4613      	mov	r3, r2
 800fcfe:	005b      	lsls	r3, r3, #1
 800fd00:	4413      	add	r3, r2
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	4403      	add	r3, r0
 800fd06:	3304      	adds	r3, #4
 800fd08:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800fd10:	4922      	ldr	r1, [pc, #136]	; (800fd9c <inc_lock+0x168>)
 800fd12:	68fa      	ldr	r2, [r7, #12]
 800fd14:	4613      	mov	r3, r2
 800fd16:	005b      	lsls	r3, r3, #1
 800fd18:	4413      	add	r3, r2
 800fd1a:	009b      	lsls	r3, r3, #2
 800fd1c:	440b      	add	r3, r1
 800fd1e:	3308      	adds	r3, #8
 800fd20:	4602      	mov	r2, r0
 800fd22:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800fd24:	491d      	ldr	r1, [pc, #116]	; (800fd9c <inc_lock+0x168>)
 800fd26:	68fa      	ldr	r2, [r7, #12]
 800fd28:	4613      	mov	r3, r2
 800fd2a:	005b      	lsls	r3, r3, #1
 800fd2c:	4413      	add	r3, r2
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	440b      	add	r3, r1
 800fd32:	330a      	adds	r3, #10
 800fd34:	2200      	movs	r2, #0
 800fd36:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d00c      	beq.n	800fd58 <inc_lock+0x124>
 800fd3e:	4917      	ldr	r1, [pc, #92]	; (800fd9c <inc_lock+0x168>)
 800fd40:	68fa      	ldr	r2, [r7, #12]
 800fd42:	4613      	mov	r3, r2
 800fd44:	005b      	lsls	r3, r3, #1
 800fd46:	4413      	add	r3, r2
 800fd48:	009b      	lsls	r3, r3, #2
 800fd4a:	440b      	add	r3, r1
 800fd4c:	330a      	adds	r3, #10
 800fd4e:	881b      	ldrh	r3, [r3, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d001      	beq.n	800fd58 <inc_lock+0x124>
 800fd54:	2300      	movs	r3, #0
 800fd56:	e01c      	b.n	800fd92 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d10b      	bne.n	800fd76 <inc_lock+0x142>
 800fd5e:	490f      	ldr	r1, [pc, #60]	; (800fd9c <inc_lock+0x168>)
 800fd60:	68fa      	ldr	r2, [r7, #12]
 800fd62:	4613      	mov	r3, r2
 800fd64:	005b      	lsls	r3, r3, #1
 800fd66:	4413      	add	r3, r2
 800fd68:	009b      	lsls	r3, r3, #2
 800fd6a:	440b      	add	r3, r1
 800fd6c:	330a      	adds	r3, #10
 800fd6e:	881b      	ldrh	r3, [r3, #0]
 800fd70:	3301      	adds	r3, #1
 800fd72:	b299      	uxth	r1, r3
 800fd74:	e001      	b.n	800fd7a <inc_lock+0x146>
 800fd76:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fd7a:	4808      	ldr	r0, [pc, #32]	; (800fd9c <inc_lock+0x168>)
 800fd7c:	68fa      	ldr	r2, [r7, #12]
 800fd7e:	4613      	mov	r3, r2
 800fd80:	005b      	lsls	r3, r3, #1
 800fd82:	4413      	add	r3, r2
 800fd84:	009b      	lsls	r3, r3, #2
 800fd86:	4403      	add	r3, r0
 800fd88:	330a      	adds	r3, #10
 800fd8a:	460a      	mov	r2, r1
 800fd8c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	3301      	adds	r3, #1
}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3714      	adds	r7, #20
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bc80      	pop	{r7}
 800fd9a:	4770      	bx	lr
 800fd9c:	20000cf4 	.word	0x20000cf4

0800fda0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fda0:	b480      	push	{r7}
 800fda2:	b085      	sub	sp, #20
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	3b01      	subs	r3, #1
 800fdac:	607b      	str	r3, [r7, #4]
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2b01      	cmp	r3, #1
 800fdb2:	d82e      	bhi.n	800fe12 <dec_lock+0x72>
		n = Files[i].ctr;
 800fdb4:	491b      	ldr	r1, [pc, #108]	; (800fe24 <dec_lock+0x84>)
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	4613      	mov	r3, r2
 800fdba:	005b      	lsls	r3, r3, #1
 800fdbc:	4413      	add	r3, r2
 800fdbe:	009b      	lsls	r3, r3, #2
 800fdc0:	440b      	add	r3, r1
 800fdc2:	330a      	adds	r3, #10
 800fdc4:	881b      	ldrh	r3, [r3, #0]
 800fdc6:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fdc8:	89fb      	ldrh	r3, [r7, #14]
 800fdca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fdce:	d101      	bne.n	800fdd4 <dec_lock+0x34>
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800fdd4:	89fb      	ldrh	r3, [r7, #14]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d002      	beq.n	800fde0 <dec_lock+0x40>
 800fdda:	89fb      	ldrh	r3, [r7, #14]
 800fddc:	3b01      	subs	r3, #1
 800fdde:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fde0:	4910      	ldr	r1, [pc, #64]	; (800fe24 <dec_lock+0x84>)
 800fde2:	687a      	ldr	r2, [r7, #4]
 800fde4:	4613      	mov	r3, r2
 800fde6:	005b      	lsls	r3, r3, #1
 800fde8:	4413      	add	r3, r2
 800fdea:	009b      	lsls	r3, r3, #2
 800fdec:	440b      	add	r3, r1
 800fdee:	330a      	adds	r3, #10
 800fdf0:	89fa      	ldrh	r2, [r7, #14]
 800fdf2:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fdf4:	89fb      	ldrh	r3, [r7, #14]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d108      	bne.n	800fe0c <dec_lock+0x6c>
 800fdfa:	490a      	ldr	r1, [pc, #40]	; (800fe24 <dec_lock+0x84>)
 800fdfc:	687a      	ldr	r2, [r7, #4]
 800fdfe:	4613      	mov	r3, r2
 800fe00:	005b      	lsls	r3, r3, #1
 800fe02:	4413      	add	r3, r2
 800fe04:	009b      	lsls	r3, r3, #2
 800fe06:	440b      	add	r3, r1
 800fe08:	2200      	movs	r2, #0
 800fe0a:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	737b      	strb	r3, [r7, #13]
 800fe10:	e001      	b.n	800fe16 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fe12:	2302      	movs	r3, #2
 800fe14:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fe16:	7b7b      	ldrb	r3, [r7, #13]
}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	3714      	adds	r7, #20
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bc80      	pop	{r7}
 800fe20:	4770      	bx	lr
 800fe22:	bf00      	nop
 800fe24:	20000cf4 	.word	0x20000cf4

0800fe28 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b085      	sub	sp, #20
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fe30:	2300      	movs	r3, #0
 800fe32:	60fb      	str	r3, [r7, #12]
 800fe34:	e016      	b.n	800fe64 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fe36:	4910      	ldr	r1, [pc, #64]	; (800fe78 <clear_lock+0x50>)
 800fe38:	68fa      	ldr	r2, [r7, #12]
 800fe3a:	4613      	mov	r3, r2
 800fe3c:	005b      	lsls	r3, r3, #1
 800fe3e:	4413      	add	r3, r2
 800fe40:	009b      	lsls	r3, r3, #2
 800fe42:	440b      	add	r3, r1
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	687a      	ldr	r2, [r7, #4]
 800fe48:	429a      	cmp	r2, r3
 800fe4a:	d108      	bne.n	800fe5e <clear_lock+0x36>
 800fe4c:	490a      	ldr	r1, [pc, #40]	; (800fe78 <clear_lock+0x50>)
 800fe4e:	68fa      	ldr	r2, [r7, #12]
 800fe50:	4613      	mov	r3, r2
 800fe52:	005b      	lsls	r3, r3, #1
 800fe54:	4413      	add	r3, r2
 800fe56:	009b      	lsls	r3, r3, #2
 800fe58:	440b      	add	r3, r1
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	3301      	adds	r3, #1
 800fe62:	60fb      	str	r3, [r7, #12]
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	2b01      	cmp	r3, #1
 800fe68:	d9e5      	bls.n	800fe36 <clear_lock+0xe>
	}
}
 800fe6a:	bf00      	nop
 800fe6c:	bf00      	nop
 800fe6e:	3714      	adds	r7, #20
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bc80      	pop	{r7}
 800fe74:	4770      	bx	lr
 800fe76:	bf00      	nop
 800fe78:	20000cf4 	.word	0x20000cf4

0800fe7c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b086      	sub	sp, #24
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fe84:	2300      	movs	r3, #0
 800fe86:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d038      	beq.n	800ff04 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800fe98:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800fea0:	6879      	ldr	r1, [r7, #4]
 800fea2:	2301      	movs	r3, #1
 800fea4:	697a      	ldr	r2, [r7, #20]
 800fea6:	f7ff fd51 	bl	800f94c <disk_write>
 800feaa:	4603      	mov	r3, r0
 800feac:	2b00      	cmp	r3, #0
 800feae:	d002      	beq.n	800feb6 <sync_window+0x3a>
			res = FR_DISK_ERR;
 800feb0:	2301      	movs	r3, #1
 800feb2:	73fb      	strb	r3, [r7, #15]
 800feb4:	e026      	b.n	800ff04 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	2200      	movs	r2, #0
 800feba:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800fec4:	697a      	ldr	r2, [r7, #20]
 800fec6:	1ad2      	subs	r2, r2, r3
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fece:	429a      	cmp	r2, r3
 800fed0:	d218      	bcs.n	800ff04 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800fed8:	613b      	str	r3, [r7, #16]
 800feda:	e010      	b.n	800fefe <sync_window+0x82>
					wsect += fs->fsize;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fee2:	697a      	ldr	r2, [r7, #20]
 800fee4:	4413      	add	r3, r2
 800fee6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800feee:	6879      	ldr	r1, [r7, #4]
 800fef0:	2301      	movs	r3, #1
 800fef2:	697a      	ldr	r2, [r7, #20]
 800fef4:	f7ff fd2a 	bl	800f94c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fef8:	693b      	ldr	r3, [r7, #16]
 800fefa:	3b01      	subs	r3, #1
 800fefc:	613b      	str	r3, [r7, #16]
 800fefe:	693b      	ldr	r3, [r7, #16]
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d8eb      	bhi.n	800fedc <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800ff04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	3718      	adds	r7, #24
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	bd80      	pop	{r7, pc}

0800ff0e <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800ff0e:	b580      	push	{r7, lr}
 800ff10:	b084      	sub	sp, #16
 800ff12:	af00      	add	r7, sp, #0
 800ff14:	6078      	str	r0, [r7, #4]
 800ff16:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ff18:	2300      	movs	r3, #0
 800ff1a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800ff22:	683a      	ldr	r2, [r7, #0]
 800ff24:	429a      	cmp	r2, r3
 800ff26:	d01b      	beq.n	800ff60 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f7ff ffa7 	bl	800fe7c <sync_window>
 800ff2e:	4603      	mov	r3, r0
 800ff30:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ff32:	7bfb      	ldrb	r3, [r7, #15]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d113      	bne.n	800ff60 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ff3e:	6879      	ldr	r1, [r7, #4]
 800ff40:	2301      	movs	r3, #1
 800ff42:	683a      	ldr	r2, [r7, #0]
 800ff44:	f7ff fce2 	bl	800f90c <disk_read>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d004      	beq.n	800ff58 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ff4e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff52:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ff54:	2301      	movs	r3, #1
 800ff56:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	683a      	ldr	r2, [r7, #0]
 800ff5c:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
		}
	}
	return res;
 800ff60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3710      	adds	r7, #16
 800ff66:	46bd      	mov	sp, r7
 800ff68:	bd80      	pop	{r7, pc}

0800ff6a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800ff6a:	b580      	push	{r7, lr}
 800ff6c:	b084      	sub	sp, #16
 800ff6e:	af00      	add	r7, sp, #0
 800ff70:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f7ff ff82 	bl	800fe7c <sync_window>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ff7c:	7bfb      	ldrb	r3, [r7, #15]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	f040 809b 	bne.w	80100ba <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ff8a:	2b03      	cmp	r3, #3
 800ff8c:	f040 8088 	bne.w	80100a0 <sync_fs+0x136>
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800ff96:	2b01      	cmp	r3, #1
 800ff98:	f040 8082 	bne.w	80100a0 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ffa2:	2100      	movs	r1, #0
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f7ff fd2d 	bl	800fa04 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	2255      	movs	r2, #85	; 0x55
 800ffae:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	22aa      	movs	r2, #170	; 0xaa
 800ffb6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2252      	movs	r2, #82	; 0x52
 800ffbe:	701a      	strb	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2252      	movs	r2, #82	; 0x52
 800ffc4:	705a      	strb	r2, [r3, #1]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	2261      	movs	r2, #97	; 0x61
 800ffca:	709a      	strb	r2, [r3, #2]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	2241      	movs	r2, #65	; 0x41
 800ffd0:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2272      	movs	r2, #114	; 0x72
 800ffd6:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	2272      	movs	r2, #114	; 0x72
 800ffde:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2241      	movs	r2, #65	; 0x41
 800ffe6:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2261      	movs	r2, #97	; 0x61
 800ffee:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fff8:	b2da      	uxtb	r2, r3
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010006:	b29b      	uxth	r3, r3
 8010008:	0a1b      	lsrs	r3, r3, #8
 801000a:	b29b      	uxth	r3, r3
 801000c:	b2da      	uxtb	r2, r3
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801001a:	0c1b      	lsrs	r3, r3, #16
 801001c:	b2da      	uxtb	r2, r3
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801002a:	0e1b      	lsrs	r3, r3, #24
 801002c:	b2da      	uxtb	r2, r3
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801003a:	b2da      	uxtb	r2, r3
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010048:	b29b      	uxth	r3, r3
 801004a:	0a1b      	lsrs	r3, r3, #8
 801004c:	b29b      	uxth	r3, r3
 801004e:	b2da      	uxtb	r2, r3
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801005c:	0c1b      	lsrs	r3, r3, #16
 801005e:	b2da      	uxtb	r2, r3
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801006c:	0e1b      	lsrs	r3, r3, #24
 801006e:	b2da      	uxtb	r2, r3
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801007c:	1c5a      	adds	r2, r3, #1
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801008a:	6879      	ldr	r1, [r7, #4]
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8010092:	2301      	movs	r3, #1
 8010094:	f7ff fc5a 	bl	800f94c <disk_write>
			fs->fsi_flag = 0;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	2200      	movs	r2, #0
 801009c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80100a6:	2200      	movs	r2, #0
 80100a8:	2100      	movs	r1, #0
 80100aa:	4618      	mov	r0, r3
 80100ac:	f7ff fc6e 	bl	800f98c <disk_ioctl>
 80100b0:	4603      	mov	r3, r0
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <sync_fs+0x150>
			res = FR_DISK_ERR;
 80100b6:	2301      	movs	r3, #1
 80100b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80100ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3710      	adds	r7, #16
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80100c4:	b480      	push	{r7}
 80100c6:	b083      	sub	sp, #12
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	3b02      	subs	r3, #2
 80100d2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80100da:	3b02      	subs	r3, #2
 80100dc:	683a      	ldr	r2, [r7, #0]
 80100de:	429a      	cmp	r2, r3
 80100e0:	d301      	bcc.n	80100e6 <clust2sect+0x22>
 80100e2:	2300      	movs	r3, #0
 80100e4:	e00a      	b.n	80100fc <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80100ec:	461a      	mov	r2, r3
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	fb03 f202 	mul.w	r2, r3, r2
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80100fa:	4413      	add	r3, r2
}
 80100fc:	4618      	mov	r0, r3
 80100fe:	370c      	adds	r7, #12
 8010100:	46bd      	mov	sp, r7
 8010102:	bc80      	pop	{r7}
 8010104:	4770      	bx	lr

08010106 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8010106:	b580      	push	{r7, lr}
 8010108:	b086      	sub	sp, #24
 801010a:	af00      	add	r7, sp, #0
 801010c:	6078      	str	r0, [r7, #4]
 801010e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	2b01      	cmp	r3, #1
 8010114:	d905      	bls.n	8010122 <get_fat+0x1c>
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801011c:	683a      	ldr	r2, [r7, #0]
 801011e:	429a      	cmp	r2, r3
 8010120:	d302      	bcc.n	8010128 <get_fat+0x22>
		val = 1;	/* Internal error */
 8010122:	2301      	movs	r3, #1
 8010124:	617b      	str	r3, [r7, #20]
 8010126:	e0a3      	b.n	8010270 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8010128:	f04f 33ff 	mov.w	r3, #4294967295
 801012c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010134:	2b03      	cmp	r3, #3
 8010136:	d068      	beq.n	801020a <get_fat+0x104>
 8010138:	2b03      	cmp	r3, #3
 801013a:	f300 808f 	bgt.w	801025c <get_fat+0x156>
 801013e:	2b01      	cmp	r3, #1
 8010140:	d002      	beq.n	8010148 <get_fat+0x42>
 8010142:	2b02      	cmp	r3, #2
 8010144:	d040      	beq.n	80101c8 <get_fat+0xc2>
 8010146:	e089      	b.n	801025c <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	60fb      	str	r3, [r7, #12]
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	085b      	lsrs	r3, r3, #1
 8010150:	68fa      	ldr	r2, [r7, #12]
 8010152:	4413      	add	r3, r2
 8010154:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	0a5b      	lsrs	r3, r3, #9
 8010160:	4413      	add	r3, r2
 8010162:	4619      	mov	r1, r3
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f7ff fed2 	bl	800ff0e <move_window>
 801016a:	4603      	mov	r3, r0
 801016c:	2b00      	cmp	r3, #0
 801016e:	d178      	bne.n	8010262 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	1c5a      	adds	r2, r3, #1
 8010174:	60fa      	str	r2, [r7, #12]
 8010176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801017a:	687a      	ldr	r2, [r7, #4]
 801017c:	5cd3      	ldrb	r3, [r2, r3]
 801017e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	0a5b      	lsrs	r3, r3, #9
 801018a:	4413      	add	r3, r2
 801018c:	4619      	mov	r1, r3
 801018e:	6878      	ldr	r0, [r7, #4]
 8010190:	f7ff febd 	bl	800ff0e <move_window>
 8010194:	4603      	mov	r3, r0
 8010196:	2b00      	cmp	r3, #0
 8010198:	d165      	bne.n	8010266 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101a0:	687a      	ldr	r2, [r7, #4]
 80101a2:	5cd3      	ldrb	r3, [r2, r3]
 80101a4:	021b      	lsls	r3, r3, #8
 80101a6:	461a      	mov	r2, r3
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	4313      	orrs	r3, r2
 80101ac:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	f003 0301 	and.w	r3, r3, #1
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d002      	beq.n	80101be <get_fat+0xb8>
 80101b8:	68bb      	ldr	r3, [r7, #8]
 80101ba:	091b      	lsrs	r3, r3, #4
 80101bc:	e002      	b.n	80101c4 <get_fat+0xbe>
 80101be:	68bb      	ldr	r3, [r7, #8]
 80101c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80101c4:	617b      	str	r3, [r7, #20]
			break;
 80101c6:	e053      	b.n	8010270 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80101ce:	683b      	ldr	r3, [r7, #0]
 80101d0:	0a1b      	lsrs	r3, r3, #8
 80101d2:	4413      	add	r3, r2
 80101d4:	4619      	mov	r1, r3
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f7ff fe99 	bl	800ff0e <move_window>
 80101dc:	4603      	mov	r3, r0
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d143      	bne.n	801026a <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	005b      	lsls	r3, r3, #1
 80101e6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	4413      	add	r3, r2
 80101ee:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80101f0:	693b      	ldr	r3, [r7, #16]
 80101f2:	3301      	adds	r3, #1
 80101f4:	781b      	ldrb	r3, [r3, #0]
 80101f6:	021b      	lsls	r3, r3, #8
 80101f8:	b21a      	sxth	r2, r3
 80101fa:	693b      	ldr	r3, [r7, #16]
 80101fc:	781b      	ldrb	r3, [r3, #0]
 80101fe:	b21b      	sxth	r3, r3
 8010200:	4313      	orrs	r3, r2
 8010202:	b21b      	sxth	r3, r3
 8010204:	b29b      	uxth	r3, r3
 8010206:	617b      	str	r3, [r7, #20]
			break;
 8010208:	e032      	b.n	8010270 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	09db      	lsrs	r3, r3, #7
 8010214:	4413      	add	r3, r2
 8010216:	4619      	mov	r1, r3
 8010218:	6878      	ldr	r0, [r7, #4]
 801021a:	f7ff fe78 	bl	800ff0e <move_window>
 801021e:	4603      	mov	r3, r0
 8010220:	2b00      	cmp	r3, #0
 8010222:	d124      	bne.n	801026e <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8010224:	683b      	ldr	r3, [r7, #0]
 8010226:	009b      	lsls	r3, r3, #2
 8010228:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801022c:	687a      	ldr	r2, [r7, #4]
 801022e:	4413      	add	r3, r2
 8010230:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8010232:	693b      	ldr	r3, [r7, #16]
 8010234:	3303      	adds	r3, #3
 8010236:	781b      	ldrb	r3, [r3, #0]
 8010238:	061a      	lsls	r2, r3, #24
 801023a:	693b      	ldr	r3, [r7, #16]
 801023c:	3302      	adds	r3, #2
 801023e:	781b      	ldrb	r3, [r3, #0]
 8010240:	041b      	lsls	r3, r3, #16
 8010242:	4313      	orrs	r3, r2
 8010244:	693a      	ldr	r2, [r7, #16]
 8010246:	3201      	adds	r2, #1
 8010248:	7812      	ldrb	r2, [r2, #0]
 801024a:	0212      	lsls	r2, r2, #8
 801024c:	4313      	orrs	r3, r2
 801024e:	693a      	ldr	r2, [r7, #16]
 8010250:	7812      	ldrb	r2, [r2, #0]
 8010252:	4313      	orrs	r3, r2
 8010254:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010258:	617b      	str	r3, [r7, #20]
			break;
 801025a:	e009      	b.n	8010270 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 801025c:	2301      	movs	r3, #1
 801025e:	617b      	str	r3, [r7, #20]
 8010260:	e006      	b.n	8010270 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010262:	bf00      	nop
 8010264:	e004      	b.n	8010270 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010266:	bf00      	nop
 8010268:	e002      	b.n	8010270 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801026a:	bf00      	nop
 801026c:	e000      	b.n	8010270 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801026e:	bf00      	nop
		}
	}

	return val;
 8010270:	697b      	ldr	r3, [r7, #20]
}
 8010272:	4618      	mov	r0, r3
 8010274:	3718      	adds	r7, #24
 8010276:	46bd      	mov	sp, r7
 8010278:	bd80      	pop	{r7, pc}

0801027a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 801027a:	b580      	push	{r7, lr}
 801027c:	b088      	sub	sp, #32
 801027e:	af00      	add	r7, sp, #0
 8010280:	60f8      	str	r0, [r7, #12]
 8010282:	60b9      	str	r1, [r7, #8]
 8010284:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	2b01      	cmp	r3, #1
 801028a:	d905      	bls.n	8010298 <put_fat+0x1e>
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010292:	68ba      	ldr	r2, [r7, #8]
 8010294:	429a      	cmp	r2, r3
 8010296:	d302      	bcc.n	801029e <put_fat+0x24>
		res = FR_INT_ERR;
 8010298:	2302      	movs	r3, #2
 801029a:	77fb      	strb	r3, [r7, #31]
 801029c:	e0f6      	b.n	801048c <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80102a4:	2b03      	cmp	r3, #3
 80102a6:	f000 809e 	beq.w	80103e6 <put_fat+0x16c>
 80102aa:	2b03      	cmp	r3, #3
 80102ac:	f300 80e4 	bgt.w	8010478 <put_fat+0x1fe>
 80102b0:	2b01      	cmp	r3, #1
 80102b2:	d002      	beq.n	80102ba <put_fat+0x40>
 80102b4:	2b02      	cmp	r3, #2
 80102b6:	d06f      	beq.n	8010398 <put_fat+0x11e>
 80102b8:	e0de      	b.n	8010478 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	617b      	str	r3, [r7, #20]
 80102be:	697b      	ldr	r3, [r7, #20]
 80102c0:	085b      	lsrs	r3, r3, #1
 80102c2:	697a      	ldr	r2, [r7, #20]
 80102c4:	4413      	add	r3, r2
 80102c6:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80102ce:	697b      	ldr	r3, [r7, #20]
 80102d0:	0a5b      	lsrs	r3, r3, #9
 80102d2:	4413      	add	r3, r2
 80102d4:	4619      	mov	r1, r3
 80102d6:	68f8      	ldr	r0, [r7, #12]
 80102d8:	f7ff fe19 	bl	800ff0e <move_window>
 80102dc:	4603      	mov	r3, r0
 80102de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80102e0:	7ffb      	ldrb	r3, [r7, #31]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	f040 80cb 	bne.w	801047e <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	1c5a      	adds	r2, r3, #1
 80102ec:	617a      	str	r2, [r7, #20]
 80102ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102f2:	68fa      	ldr	r2, [r7, #12]
 80102f4:	4413      	add	r3, r2
 80102f6:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80102f8:	68bb      	ldr	r3, [r7, #8]
 80102fa:	f003 0301 	and.w	r3, r3, #1
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d00d      	beq.n	801031e <put_fat+0xa4>
 8010302:	69bb      	ldr	r3, [r7, #24]
 8010304:	781b      	ldrb	r3, [r3, #0]
 8010306:	b25b      	sxtb	r3, r3
 8010308:	f003 030f 	and.w	r3, r3, #15
 801030c:	b25a      	sxtb	r2, r3
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	b2db      	uxtb	r3, r3
 8010312:	011b      	lsls	r3, r3, #4
 8010314:	b25b      	sxtb	r3, r3
 8010316:	4313      	orrs	r3, r2
 8010318:	b25b      	sxtb	r3, r3
 801031a:	b2db      	uxtb	r3, r3
 801031c:	e001      	b.n	8010322 <put_fat+0xa8>
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	b2db      	uxtb	r3, r3
 8010322:	69ba      	ldr	r2, [r7, #24]
 8010324:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2201      	movs	r2, #1
 801032a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	0a5b      	lsrs	r3, r3, #9
 8010338:	4413      	add	r3, r2
 801033a:	4619      	mov	r1, r3
 801033c:	68f8      	ldr	r0, [r7, #12]
 801033e:	f7ff fde6 	bl	800ff0e <move_window>
 8010342:	4603      	mov	r3, r0
 8010344:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010346:	7ffb      	ldrb	r3, [r7, #31]
 8010348:	2b00      	cmp	r3, #0
 801034a:	f040 809a 	bne.w	8010482 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 801034e:	697b      	ldr	r3, [r7, #20]
 8010350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010354:	68fa      	ldr	r2, [r7, #12]
 8010356:	4413      	add	r3, r2
 8010358:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	f003 0301 	and.w	r3, r3, #1
 8010360:	2b00      	cmp	r3, #0
 8010362:	d003      	beq.n	801036c <put_fat+0xf2>
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	091b      	lsrs	r3, r3, #4
 8010368:	b2db      	uxtb	r3, r3
 801036a:	e00e      	b.n	801038a <put_fat+0x110>
 801036c:	69bb      	ldr	r3, [r7, #24]
 801036e:	781b      	ldrb	r3, [r3, #0]
 8010370:	b25b      	sxtb	r3, r3
 8010372:	f023 030f 	bic.w	r3, r3, #15
 8010376:	b25a      	sxtb	r2, r3
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	0a1b      	lsrs	r3, r3, #8
 801037c:	b25b      	sxtb	r3, r3
 801037e:	f003 030f 	and.w	r3, r3, #15
 8010382:	b25b      	sxtb	r3, r3
 8010384:	4313      	orrs	r3, r2
 8010386:	b25b      	sxtb	r3, r3
 8010388:	b2db      	uxtb	r3, r3
 801038a:	69ba      	ldr	r2, [r7, #24]
 801038c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	2201      	movs	r2, #1
 8010392:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8010396:	e079      	b.n	801048c <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	0a1b      	lsrs	r3, r3, #8
 80103a2:	4413      	add	r3, r2
 80103a4:	4619      	mov	r1, r3
 80103a6:	68f8      	ldr	r0, [r7, #12]
 80103a8:	f7ff fdb1 	bl	800ff0e <move_window>
 80103ac:	4603      	mov	r3, r0
 80103ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80103b0:	7ffb      	ldrb	r3, [r7, #31]
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d167      	bne.n	8010486 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	005b      	lsls	r3, r3, #1
 80103ba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80103be:	68fa      	ldr	r2, [r7, #12]
 80103c0:	4413      	add	r3, r2
 80103c2:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	b2da      	uxtb	r2, r3
 80103c8:	69bb      	ldr	r3, [r7, #24]
 80103ca:	701a      	strb	r2, [r3, #0]
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	b29b      	uxth	r3, r3
 80103d0:	0a1b      	lsrs	r3, r3, #8
 80103d2:	b29a      	uxth	r2, r3
 80103d4:	69bb      	ldr	r3, [r7, #24]
 80103d6:	3301      	adds	r3, #1
 80103d8:	b2d2      	uxtb	r2, r2
 80103da:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	2201      	movs	r2, #1
 80103e0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80103e4:	e052      	b.n	801048c <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80103ec:	68bb      	ldr	r3, [r7, #8]
 80103ee:	09db      	lsrs	r3, r3, #7
 80103f0:	4413      	add	r3, r2
 80103f2:	4619      	mov	r1, r3
 80103f4:	68f8      	ldr	r0, [r7, #12]
 80103f6:	f7ff fd8a 	bl	800ff0e <move_window>
 80103fa:	4603      	mov	r3, r0
 80103fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80103fe:	7ffb      	ldrb	r3, [r7, #31]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d142      	bne.n	801048a <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	009b      	lsls	r3, r3, #2
 8010408:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801040c:	68fa      	ldr	r2, [r7, #12]
 801040e:	4413      	add	r3, r2
 8010410:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8010412:	69bb      	ldr	r3, [r7, #24]
 8010414:	3303      	adds	r3, #3
 8010416:	781b      	ldrb	r3, [r3, #0]
 8010418:	061a      	lsls	r2, r3, #24
 801041a:	69bb      	ldr	r3, [r7, #24]
 801041c:	3302      	adds	r3, #2
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	041b      	lsls	r3, r3, #16
 8010422:	4313      	orrs	r3, r2
 8010424:	69ba      	ldr	r2, [r7, #24]
 8010426:	3201      	adds	r2, #1
 8010428:	7812      	ldrb	r2, [r2, #0]
 801042a:	0212      	lsls	r2, r2, #8
 801042c:	4313      	orrs	r3, r2
 801042e:	69ba      	ldr	r2, [r7, #24]
 8010430:	7812      	ldrb	r2, [r2, #0]
 8010432:	4313      	orrs	r3, r2
 8010434:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010438:	687a      	ldr	r2, [r7, #4]
 801043a:	4313      	orrs	r3, r2
 801043c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	b2da      	uxtb	r2, r3
 8010442:	69bb      	ldr	r3, [r7, #24]
 8010444:	701a      	strb	r2, [r3, #0]
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	b29b      	uxth	r3, r3
 801044a:	0a1b      	lsrs	r3, r3, #8
 801044c:	b29a      	uxth	r2, r3
 801044e:	69bb      	ldr	r3, [r7, #24]
 8010450:	3301      	adds	r3, #1
 8010452:	b2d2      	uxtb	r2, r2
 8010454:	701a      	strb	r2, [r3, #0]
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	0c1a      	lsrs	r2, r3, #16
 801045a:	69bb      	ldr	r3, [r7, #24]
 801045c:	3302      	adds	r3, #2
 801045e:	b2d2      	uxtb	r2, r2
 8010460:	701a      	strb	r2, [r3, #0]
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	0e1a      	lsrs	r2, r3, #24
 8010466:	69bb      	ldr	r3, [r7, #24]
 8010468:	3303      	adds	r3, #3
 801046a:	b2d2      	uxtb	r2, r2
 801046c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	2201      	movs	r2, #1
 8010472:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8010476:	e009      	b.n	801048c <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 8010478:	2302      	movs	r3, #2
 801047a:	77fb      	strb	r3, [r7, #31]
 801047c:	e006      	b.n	801048c <put_fat+0x212>
			if (res != FR_OK) break;
 801047e:	bf00      	nop
 8010480:	e004      	b.n	801048c <put_fat+0x212>
			if (res != FR_OK) break;
 8010482:	bf00      	nop
 8010484:	e002      	b.n	801048c <put_fat+0x212>
			if (res != FR_OK) break;
 8010486:	bf00      	nop
 8010488:	e000      	b.n	801048c <put_fat+0x212>
			if (res != FR_OK) break;
 801048a:	bf00      	nop
		}
	}

	return res;
 801048c:	7ffb      	ldrb	r3, [r7, #31]
}
 801048e:	4618      	mov	r0, r3
 8010490:	3720      	adds	r7, #32
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}

08010496 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8010496:	b580      	push	{r7, lr}
 8010498:	b084      	sub	sp, #16
 801049a:	af00      	add	r7, sp, #0
 801049c:	6078      	str	r0, [r7, #4]
 801049e:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	2b01      	cmp	r3, #1
 80104a4:	d905      	bls.n	80104b2 <remove_chain+0x1c>
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80104ac:	683a      	ldr	r2, [r7, #0]
 80104ae:	429a      	cmp	r2, r3
 80104b0:	d302      	bcc.n	80104b8 <remove_chain+0x22>
		res = FR_INT_ERR;
 80104b2:	2302      	movs	r3, #2
 80104b4:	73fb      	strb	r3, [r7, #15]
 80104b6:	e043      	b.n	8010540 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80104b8:	2300      	movs	r3, #0
 80104ba:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80104bc:	e036      	b.n	801052c <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80104be:	6839      	ldr	r1, [r7, #0]
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f7ff fe20 	bl	8010106 <get_fat>
 80104c6:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80104c8:	68bb      	ldr	r3, [r7, #8]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d035      	beq.n	801053a <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	2b01      	cmp	r3, #1
 80104d2:	d102      	bne.n	80104da <remove_chain+0x44>
 80104d4:	2302      	movs	r3, #2
 80104d6:	73fb      	strb	r3, [r7, #15]
 80104d8:	e032      	b.n	8010540 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104e0:	d102      	bne.n	80104e8 <remove_chain+0x52>
 80104e2:	2301      	movs	r3, #1
 80104e4:	73fb      	strb	r3, [r7, #15]
 80104e6:	e02b      	b.n	8010540 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80104e8:	2200      	movs	r2, #0
 80104ea:	6839      	ldr	r1, [r7, #0]
 80104ec:	6878      	ldr	r0, [r7, #4]
 80104ee:	f7ff fec4 	bl	801027a <put_fat>
 80104f2:	4603      	mov	r3, r0
 80104f4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80104f6:	7bfb      	ldrb	r3, [r7, #15]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d120      	bne.n	801053e <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010506:	d00f      	beq.n	8010528 <remove_chain+0x92>
				fs->free_clust++;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801050e:	1c5a      	adds	r2, r3, #1
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				fs->fsi_flag |= 1;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 801051c:	f043 0301 	orr.w	r3, r3, #1
 8010520:	b2da      	uxtb	r2, r3
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010532:	683a      	ldr	r2, [r7, #0]
 8010534:	429a      	cmp	r2, r3
 8010536:	d3c2      	bcc.n	80104be <remove_chain+0x28>
 8010538:	e002      	b.n	8010540 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 801053a:	bf00      	nop
 801053c:	e000      	b.n	8010540 <remove_chain+0xaa>
			if (res != FR_OK) break;
 801053e:	bf00      	nop
		}
	}

	return res;
 8010540:	7bfb      	ldrb	r3, [r7, #15]
}
 8010542:	4618      	mov	r0, r3
 8010544:	3710      	adds	r7, #16
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}

0801054a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 801054a:	b580      	push	{r7, lr}
 801054c:	b086      	sub	sp, #24
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
 8010552:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d10f      	bne.n	801057a <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010560:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d005      	beq.n	8010574 <create_chain+0x2a>
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801056e:	693a      	ldr	r2, [r7, #16]
 8010570:	429a      	cmp	r2, r3
 8010572:	d31c      	bcc.n	80105ae <create_chain+0x64>
 8010574:	2301      	movs	r3, #1
 8010576:	613b      	str	r3, [r7, #16]
 8010578:	e019      	b.n	80105ae <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 801057a:	6839      	ldr	r1, [r7, #0]
 801057c:	6878      	ldr	r0, [r7, #4]
 801057e:	f7ff fdc2 	bl	8010106 <get_fat>
 8010582:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	2b01      	cmp	r3, #1
 8010588:	d801      	bhi.n	801058e <create_chain+0x44>
 801058a:	2301      	movs	r3, #1
 801058c:	e076      	b.n	801067c <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010594:	d101      	bne.n	801059a <create_chain+0x50>
 8010596:	68bb      	ldr	r3, [r7, #8]
 8010598:	e070      	b.n	801067c <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80105a0:	68ba      	ldr	r2, [r7, #8]
 80105a2:	429a      	cmp	r2, r3
 80105a4:	d201      	bcs.n	80105aa <create_chain+0x60>
 80105a6:	68bb      	ldr	r3, [r7, #8]
 80105a8:	e068      	b.n	801067c <create_chain+0x132>
		scl = clst;
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80105ae:	693b      	ldr	r3, [r7, #16]
 80105b0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80105b2:	697b      	ldr	r3, [r7, #20]
 80105b4:	3301      	adds	r3, #1
 80105b6:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80105be:	697a      	ldr	r2, [r7, #20]
 80105c0:	429a      	cmp	r2, r3
 80105c2:	d307      	bcc.n	80105d4 <create_chain+0x8a>
			ncl = 2;
 80105c4:	2302      	movs	r3, #2
 80105c6:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80105c8:	697a      	ldr	r2, [r7, #20]
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d901      	bls.n	80105d4 <create_chain+0x8a>
 80105d0:	2300      	movs	r3, #0
 80105d2:	e053      	b.n	801067c <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80105d4:	6979      	ldr	r1, [r7, #20]
 80105d6:	6878      	ldr	r0, [r7, #4]
 80105d8:	f7ff fd95 	bl	8010106 <get_fat>
 80105dc:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d00e      	beq.n	8010602 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80105e4:	68bb      	ldr	r3, [r7, #8]
 80105e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105ea:	d002      	beq.n	80105f2 <create_chain+0xa8>
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b01      	cmp	r3, #1
 80105f0:	d101      	bne.n	80105f6 <create_chain+0xac>
			return cs;
 80105f2:	68bb      	ldr	r3, [r7, #8]
 80105f4:	e042      	b.n	801067c <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80105f6:	697a      	ldr	r2, [r7, #20]
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d1d9      	bne.n	80105b2 <create_chain+0x68>
 80105fe:	2300      	movs	r3, #0
 8010600:	e03c      	b.n	801067c <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8010602:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8010604:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8010608:	6979      	ldr	r1, [r7, #20]
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f7ff fe35 	bl	801027a <put_fat>
 8010610:	4603      	mov	r3, r0
 8010612:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8010614:	7bfb      	ldrb	r3, [r7, #15]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d109      	bne.n	801062e <create_chain+0xe4>
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d006      	beq.n	801062e <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8010620:	697a      	ldr	r2, [r7, #20]
 8010622:	6839      	ldr	r1, [r7, #0]
 8010624:	6878      	ldr	r0, [r7, #4]
 8010626:	f7ff fe28 	bl	801027a <put_fat>
 801062a:	4603      	mov	r3, r0
 801062c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 801062e:	7bfb      	ldrb	r3, [r7, #15]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d11a      	bne.n	801066a <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	697a      	ldr	r2, [r7, #20]
 8010638:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
		if (fs->free_clust != 0xFFFFFFFF) {
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010646:	d018      	beq.n	801067a <create_chain+0x130>
			fs->free_clust--;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801064e:	1e5a      	subs	r2, r3, #1
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			fs->fsi_flag |= 1;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 801065c:	f043 0301 	orr.w	r3, r3, #1
 8010660:	b2da      	uxtb	r2, r3
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8010668:	e007      	b.n	801067a <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 801066a:	7bfb      	ldrb	r3, [r7, #15]
 801066c:	2b01      	cmp	r3, #1
 801066e:	d102      	bne.n	8010676 <create_chain+0x12c>
 8010670:	f04f 33ff 	mov.w	r3, #4294967295
 8010674:	e000      	b.n	8010678 <create_chain+0x12e>
 8010676:	2301      	movs	r3, #1
 8010678:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 801067a:	697b      	ldr	r3, [r7, #20]
}
 801067c:	4618      	mov	r0, r3
 801067e:	3718      	adds	r7, #24
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}

08010684 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8010684:	b480      	push	{r7}
 8010686:	b087      	sub	sp, #28
 8010688:	af00      	add	r7, sp, #0
 801068a:	6078      	str	r0, [r7, #4]
 801068c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8010694:	3304      	adds	r3, #4
 8010696:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	0a5b      	lsrs	r3, r3, #9
 801069c:	687a      	ldr	r2, [r7, #4]
 801069e:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80106a2:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80106a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80106aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80106ac:	693b      	ldr	r3, [r7, #16]
 80106ae:	1d1a      	adds	r2, r3, #4
 80106b0:	613a      	str	r2, [r7, #16]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d101      	bne.n	80106c0 <clmt_clust+0x3c>
 80106bc:	2300      	movs	r3, #0
 80106be:	e010      	b.n	80106e2 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80106c0:	697a      	ldr	r2, [r7, #20]
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	429a      	cmp	r2, r3
 80106c6:	d307      	bcc.n	80106d8 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80106c8:	697a      	ldr	r2, [r7, #20]
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	1ad3      	subs	r3, r2, r3
 80106ce:	617b      	str	r3, [r7, #20]
 80106d0:	693b      	ldr	r3, [r7, #16]
 80106d2:	3304      	adds	r3, #4
 80106d4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80106d6:	e7e9      	b.n	80106ac <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80106d8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80106da:	693b      	ldr	r3, [r7, #16]
 80106dc:	681a      	ldr	r2, [r3, #0]
 80106de:	697b      	ldr	r3, [r7, #20]
 80106e0:	4413      	add	r3, r2
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	371c      	adds	r7, #28
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bc80      	pop	{r7}
 80106ea:	4770      	bx	lr

080106ec <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b086      	sub	sp, #24
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	b29a      	uxth	r2, r3
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010706:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8010708:	697b      	ldr	r3, [r7, #20]
 801070a:	2b01      	cmp	r3, #1
 801070c:	d007      	beq.n	801071e <dir_sdi+0x32>
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010714:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010718:	697a      	ldr	r2, [r7, #20]
 801071a:	429a      	cmp	r2, r3
 801071c:	d301      	bcc.n	8010722 <dir_sdi+0x36>
		return FR_INT_ERR;
 801071e:	2302      	movs	r3, #2
 8010720:	e074      	b.n	801080c <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8010722:	697b      	ldr	r3, [r7, #20]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d10c      	bne.n	8010742 <dir_sdi+0x56>
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801072e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010732:	2b03      	cmp	r3, #3
 8010734:	d105      	bne.n	8010742 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801073c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010740:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010742:	697b      	ldr	r3, [r7, #20]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d111      	bne.n	801076c <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801074e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8010752:	461a      	mov	r2, r3
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	4293      	cmp	r3, r2
 8010758:	d301      	bcc.n	801075e <dir_sdi+0x72>
			return FR_INT_ERR;
 801075a:	2302      	movs	r3, #2
 801075c:	e056      	b.n	801080c <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010764:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010768:	613b      	str	r3, [r7, #16]
 801076a:	e032      	b.n	80107d2 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010772:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010776:	011b      	lsls	r3, r3, #4
 8010778:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 801077a:	e01e      	b.n	80107ba <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010782:	6979      	ldr	r1, [r7, #20]
 8010784:	4618      	mov	r0, r3
 8010786:	f7ff fcbe 	bl	8010106 <get_fat>
 801078a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801078c:	697b      	ldr	r3, [r7, #20]
 801078e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010792:	d101      	bne.n	8010798 <dir_sdi+0xac>
 8010794:	2301      	movs	r3, #1
 8010796:	e039      	b.n	801080c <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8010798:	697b      	ldr	r3, [r7, #20]
 801079a:	2b01      	cmp	r3, #1
 801079c:	d907      	bls.n	80107ae <dir_sdi+0xc2>
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80107a4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80107a8:	697a      	ldr	r2, [r7, #20]
 80107aa:	429a      	cmp	r2, r3
 80107ac:	d301      	bcc.n	80107b2 <dir_sdi+0xc6>
				return FR_INT_ERR;
 80107ae:	2302      	movs	r3, #2
 80107b0:	e02c      	b.n	801080c <dir_sdi+0x120>
			idx -= ic;
 80107b2:	683a      	ldr	r2, [r7, #0]
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	1ad3      	subs	r3, r2, r3
 80107b8:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80107ba:	683a      	ldr	r2, [r7, #0]
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	429a      	cmp	r2, r3
 80107c0:	d2dc      	bcs.n	801077c <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80107c8:	6979      	ldr	r1, [r7, #20]
 80107ca:	4618      	mov	r0, r3
 80107cc:	f7ff fc7a 	bl	80100c4 <clust2sect>
 80107d0:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	697a      	ldr	r2, [r7, #20]
 80107d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d101      	bne.n	80107e4 <dir_sdi+0xf8>
 80107e0:	2302      	movs	r3, #2
 80107e2:	e013      	b.n	801080c <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	091a      	lsrs	r2, r3, #4
 80107e8:	693b      	ldr	r3, [r7, #16]
 80107ea:	441a      	add	r2, r3
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80107f8:	461a      	mov	r2, r3
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	f003 030f 	and.w	r3, r3, #15
 8010800:	015b      	lsls	r3, r3, #5
 8010802:	441a      	add	r2, r3
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 801080a:	2300      	movs	r3, #0
}
 801080c:	4618      	mov	r0, r3
 801080e:	3718      	adds	r7, #24
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}

08010814 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010814:	b590      	push	{r4, r7, lr}
 8010816:	b087      	sub	sp, #28
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
 801081c:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8010824:	3301      	adds	r3, #1
 8010826:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	b29b      	uxth	r3, r3
 801082c:	2b00      	cmp	r3, #0
 801082e:	d004      	beq.n	801083a <dir_next+0x26>
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010836:	2b00      	cmp	r3, #0
 8010838:	d101      	bne.n	801083e <dir_next+0x2a>
		return FR_NO_FILE;
 801083a:	2304      	movs	r3, #4
 801083c:	e0dd      	b.n	80109fa <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	f003 030f 	and.w	r3, r3, #15
 8010844:	2b00      	cmp	r3, #0
 8010846:	f040 80c6 	bne.w	80109d6 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010850:	1c5a      	adds	r2, r3, #1
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801085e:	2b00      	cmp	r3, #0
 8010860:	d10b      	bne.n	801087a <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010868:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 801086c:	461a      	mov	r2, r3
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	4293      	cmp	r3, r2
 8010872:	f0c0 80b0 	bcc.w	80109d6 <dir_next+0x1c2>
				return FR_NO_FILE;
 8010876:	2304      	movs	r3, #4
 8010878:	e0bf      	b.n	80109fa <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	091b      	lsrs	r3, r3, #4
 801087e:	687a      	ldr	r2, [r7, #4]
 8010880:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8010884:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8010888:	3a01      	subs	r2, #1
 801088a:	4013      	ands	r3, r2
 801088c:	2b00      	cmp	r3, #0
 801088e:	f040 80a2 	bne.w	80109d6 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801089e:	4619      	mov	r1, r3
 80108a0:	4610      	mov	r0, r2
 80108a2:	f7ff fc30 	bl	8010106 <get_fat>
 80108a6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d801      	bhi.n	80108b2 <dir_next+0x9e>
 80108ae:	2302      	movs	r3, #2
 80108b0:	e0a3      	b.n	80109fa <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108b8:	d101      	bne.n	80108be <dir_next+0xaa>
 80108ba:	2301      	movs	r3, #1
 80108bc:	e09d      	b.n	80109fa <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108c4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80108c8:	697a      	ldr	r2, [r7, #20]
 80108ca:	429a      	cmp	r2, r3
 80108cc:	d374      	bcc.n	80109b8 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d101      	bne.n	80108d8 <dir_next+0xc4>
 80108d4:	2304      	movs	r3, #4
 80108d6:	e090      	b.n	80109fa <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80108e4:	4619      	mov	r1, r3
 80108e6:	4610      	mov	r0, r2
 80108e8:	f7ff fe2f 	bl	801054a <create_chain>
 80108ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80108ee:	697b      	ldr	r3, [r7, #20]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d101      	bne.n	80108f8 <dir_next+0xe4>
 80108f4:	2307      	movs	r3, #7
 80108f6:	e080      	b.n	80109fa <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80108f8:	697b      	ldr	r3, [r7, #20]
 80108fa:	2b01      	cmp	r3, #1
 80108fc:	d101      	bne.n	8010902 <dir_next+0xee>
 80108fe:	2302      	movs	r3, #2
 8010900:	e07b      	b.n	80109fa <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8010902:	697b      	ldr	r3, [r7, #20]
 8010904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010908:	d101      	bne.n	801090e <dir_next+0xfa>
 801090a:	2301      	movs	r3, #1
 801090c:	e075      	b.n	80109fa <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010914:	4618      	mov	r0, r3
 8010916:	f7ff fab1 	bl	800fe7c <sync_window>
 801091a:	4603      	mov	r3, r0
 801091c:	2b00      	cmp	r3, #0
 801091e:	d001      	beq.n	8010924 <dir_next+0x110>
 8010920:	2301      	movs	r3, #1
 8010922:	e06a      	b.n	80109fa <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801092a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801092e:	2100      	movs	r1, #0
 8010930:	4618      	mov	r0, r3
 8010932:	f7ff f867 	bl	800fa04 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8010942:	6979      	ldr	r1, [r7, #20]
 8010944:	4610      	mov	r0, r2
 8010946:	f7ff fbbd 	bl	80100c4 <clust2sect>
 801094a:	4603      	mov	r3, r0
 801094c:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8010950:	2300      	movs	r3, #0
 8010952:	613b      	str	r3, [r7, #16]
 8010954:	e01b      	b.n	801098e <dir_next+0x17a>
						dp->fs->wflag = 1;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801095c:	2201      	movs	r2, #1
 801095e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010968:	4618      	mov	r0, r3
 801096a:	f7ff fa87 	bl	800fe7c <sync_window>
 801096e:	4603      	mov	r3, r0
 8010970:	2b00      	cmp	r3, #0
 8010972:	d001      	beq.n	8010978 <dir_next+0x164>
 8010974:	2301      	movs	r3, #1
 8010976:	e040      	b.n	80109fa <dir_next+0x1e6>
						dp->fs->winsect++;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801097e:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8010982:	3201      	adds	r2, #1
 8010984:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8010988:	693b      	ldr	r3, [r7, #16]
 801098a:	3301      	adds	r3, #1
 801098c:	613b      	str	r3, [r7, #16]
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010994:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010998:	461a      	mov	r2, r3
 801099a:	693b      	ldr	r3, [r7, #16]
 801099c:	4293      	cmp	r3, r2
 801099e:	d3da      	bcc.n	8010956 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109a6:	f8d3 1230 	ldr.w	r1, [r3, #560]	; 0x230
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109b0:	693a      	ldr	r2, [r7, #16]
 80109b2:	1a8a      	subs	r2, r1, r2
 80109b4:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	697a      	ldr	r2, [r7, #20]
 80109bc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109c6:	6979      	ldr	r1, [r7, #20]
 80109c8:	4618      	mov	r0, r3
 80109ca:	f7ff fb7b 	bl	80100c4 <clust2sect>
 80109ce:	4602      	mov	r2, r0
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	b29a      	uxth	r2, r3
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109e6:	461a      	mov	r2, r3
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	f003 030f 	and.w	r3, r3, #15
 80109ee:	015b      	lsls	r3, r3, #5
 80109f0:	441a      	add	r2, r3
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80109f8:	2300      	movs	r3, #0
}
 80109fa:	4618      	mov	r0, r3
 80109fc:	371c      	adds	r7, #28
 80109fe:	46bd      	mov	sp, r7
 8010a00:	bd90      	pop	{r4, r7, pc}

08010a02 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8010a02:	b580      	push	{r7, lr}
 8010a04:	b084      	sub	sp, #16
 8010a06:	af00      	add	r7, sp, #0
 8010a08:	6078      	str	r0, [r7, #4]
 8010a0a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8010a0c:	2100      	movs	r1, #0
 8010a0e:	6878      	ldr	r0, [r7, #4]
 8010a10:	f7ff fe6c 	bl	80106ec <dir_sdi>
 8010a14:	4603      	mov	r3, r0
 8010a16:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010a18:	7bfb      	ldrb	r3, [r7, #15]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d131      	bne.n	8010a82 <dir_alloc+0x80>
		n = 0;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010a2e:	4619      	mov	r1, r3
 8010a30:	4610      	mov	r0, r2
 8010a32:	f7ff fa6c 	bl	800ff0e <move_window>
 8010a36:	4603      	mov	r3, r0
 8010a38:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8010a3a:	7bfb      	ldrb	r3, [r7, #15]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d11f      	bne.n	8010a80 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a46:	781b      	ldrb	r3, [r3, #0]
 8010a48:	2be5      	cmp	r3, #229	; 0xe5
 8010a4a:	d005      	beq.n	8010a58 <dir_alloc+0x56>
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a52:	781b      	ldrb	r3, [r3, #0]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d107      	bne.n	8010a68 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	3301      	adds	r3, #1
 8010a5c:	60bb      	str	r3, [r7, #8]
 8010a5e:	68ba      	ldr	r2, [r7, #8]
 8010a60:	683b      	ldr	r3, [r7, #0]
 8010a62:	429a      	cmp	r2, r3
 8010a64:	d102      	bne.n	8010a6c <dir_alloc+0x6a>
 8010a66:	e00c      	b.n	8010a82 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010a68:	2300      	movs	r3, #0
 8010a6a:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8010a6c:	2101      	movs	r1, #1
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f7ff fed0 	bl	8010814 <dir_next>
 8010a74:	4603      	mov	r3, r0
 8010a76:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8010a78:	7bfb      	ldrb	r3, [r7, #15]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d0d1      	beq.n	8010a22 <dir_alloc+0x20>
 8010a7e:	e000      	b.n	8010a82 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8010a80:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010a82:	7bfb      	ldrb	r3, [r7, #15]
 8010a84:	2b04      	cmp	r3, #4
 8010a86:	d101      	bne.n	8010a8c <dir_alloc+0x8a>
 8010a88:	2307      	movs	r3, #7
 8010a8a:	73fb      	strb	r3, [r7, #15]
	return res;
 8010a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a8e:	4618      	mov	r0, r3
 8010a90:	3710      	adds	r7, #16
 8010a92:	46bd      	mov	sp, r7
 8010a94:	bd80      	pop	{r7, pc}

08010a96 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8010a96:	b480      	push	{r7}
 8010a98:	b085      	sub	sp, #20
 8010a9a:	af00      	add	r7, sp, #0
 8010a9c:	6078      	str	r0, [r7, #4]
 8010a9e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	331b      	adds	r3, #27
 8010aa4:	781b      	ldrb	r3, [r3, #0]
 8010aa6:	021b      	lsls	r3, r3, #8
 8010aa8:	b21a      	sxth	r2, r3
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	331a      	adds	r3, #26
 8010aae:	781b      	ldrb	r3, [r3, #0]
 8010ab0:	b21b      	sxth	r3, r3
 8010ab2:	4313      	orrs	r3, r2
 8010ab4:	b21b      	sxth	r3, r3
 8010ab6:	b29b      	uxth	r3, r3
 8010ab8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010ac0:	2b03      	cmp	r3, #3
 8010ac2:	d10f      	bne.n	8010ae4 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8010ac4:	683b      	ldr	r3, [r7, #0]
 8010ac6:	3315      	adds	r3, #21
 8010ac8:	781b      	ldrb	r3, [r3, #0]
 8010aca:	021b      	lsls	r3, r3, #8
 8010acc:	b21a      	sxth	r2, r3
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	3314      	adds	r3, #20
 8010ad2:	781b      	ldrb	r3, [r3, #0]
 8010ad4:	b21b      	sxth	r3, r3
 8010ad6:	4313      	orrs	r3, r2
 8010ad8:	b21b      	sxth	r3, r3
 8010ada:	b29b      	uxth	r3, r3
 8010adc:	041b      	lsls	r3, r3, #16
 8010ade:	68fa      	ldr	r2, [r7, #12]
 8010ae0:	4313      	orrs	r3, r2
 8010ae2:	60fb      	str	r3, [r7, #12]

	return cl;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	3714      	adds	r7, #20
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bc80      	pop	{r7}
 8010aee:	4770      	bx	lr

08010af0 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8010af0:	b480      	push	{r7}
 8010af2:	b083      	sub	sp, #12
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
 8010af8:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	331a      	adds	r3, #26
 8010afe:	683a      	ldr	r2, [r7, #0]
 8010b00:	b2d2      	uxtb	r2, r2
 8010b02:	701a      	strb	r2, [r3, #0]
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	0a1b      	lsrs	r3, r3, #8
 8010b0a:	b29a      	uxth	r2, r3
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	331b      	adds	r3, #27
 8010b10:	b2d2      	uxtb	r2, r2
 8010b12:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8010b14:	683b      	ldr	r3, [r7, #0]
 8010b16:	0c1a      	lsrs	r2, r3, #16
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	3314      	adds	r3, #20
 8010b1c:	b2d2      	uxtb	r2, r2
 8010b1e:	701a      	strb	r2, [r3, #0]
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	0c1b      	lsrs	r3, r3, #16
 8010b24:	b29b      	uxth	r3, r3
 8010b26:	0a1b      	lsrs	r3, r3, #8
 8010b28:	b29a      	uxth	r2, r3
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	3315      	adds	r3, #21
 8010b2e:	b2d2      	uxtb	r2, r2
 8010b30:	701a      	strb	r2, [r3, #0]
}
 8010b32:	bf00      	nop
 8010b34:	370c      	adds	r7, #12
 8010b36:	46bd      	mov	sp, r7
 8010b38:	bc80      	pop	{r7}
 8010b3a:	4770      	bx	lr

08010b3c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b086      	sub	sp, #24
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010b44:	2100      	movs	r1, #0
 8010b46:	6878      	ldr	r0, [r7, #4]
 8010b48:	f7ff fdd0 	bl	80106ec <dir_sdi>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010b50:	7dfb      	ldrb	r3, [r7, #23]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d001      	beq.n	8010b5a <dir_find+0x1e>
 8010b56:	7dfb      	ldrb	r3, [r7, #23]
 8010b58:	e03b      	b.n	8010bd2 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010b66:	4619      	mov	r1, r3
 8010b68:	4610      	mov	r0, r2
 8010b6a:	f7ff f9d0 	bl	800ff0e <move_window>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010b72:	7dfb      	ldrb	r3, [r7, #23]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d128      	bne.n	8010bca <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b7e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8010b80:	693b      	ldr	r3, [r7, #16]
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010b86:	7bfb      	ldrb	r3, [r7, #15]
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d102      	bne.n	8010b92 <dir_find+0x56>
 8010b8c:	2304      	movs	r3, #4
 8010b8e:	75fb      	strb	r3, [r7, #23]
 8010b90:	e01e      	b.n	8010bd0 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	330b      	adds	r3, #11
 8010b96:	781b      	ldrb	r3, [r3, #0]
 8010b98:	f003 0308 	and.w	r3, r3, #8
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d10a      	bne.n	8010bb6 <dir_find+0x7a>
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010ba6:	220b      	movs	r2, #11
 8010ba8:	4619      	mov	r1, r3
 8010baa:	6938      	ldr	r0, [r7, #16]
 8010bac:	f7fe ff44 	bl	800fa38 <mem_cmp>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d00b      	beq.n	8010bce <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8010bb6:	2100      	movs	r1, #0
 8010bb8:	6878      	ldr	r0, [r7, #4]
 8010bba:	f7ff fe2b 	bl	8010814 <dir_next>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010bc2:	7dfb      	ldrb	r3, [r7, #23]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d0c8      	beq.n	8010b5a <dir_find+0x1e>
 8010bc8:	e002      	b.n	8010bd0 <dir_find+0x94>
		if (res != FR_OK) break;
 8010bca:	bf00      	nop
 8010bcc:	e000      	b.n	8010bd0 <dir_find+0x94>
			break;
 8010bce:	bf00      	nop

	return res;
 8010bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	3718      	adds	r7, #24
 8010bd6:	46bd      	mov	sp, r7
 8010bd8:	bd80      	pop	{r7, pc}

08010bda <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010bda:	b580      	push	{r7, lr}
 8010bdc:	b084      	sub	sp, #16
 8010bde:	af00      	add	r7, sp, #0
 8010be0:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010be2:	2101      	movs	r1, #1
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f7ff ff0c 	bl	8010a02 <dir_alloc>
 8010bea:	4603      	mov	r3, r0
 8010bec:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8010bee:	7bfb      	ldrb	r3, [r7, #15]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d126      	bne.n	8010c42 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010c00:	4619      	mov	r1, r3
 8010c02:	4610      	mov	r0, r2
 8010c04:	f7ff f983 	bl	800ff0e <move_window>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010c0c:	7bfb      	ldrb	r3, [r7, #15]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d117      	bne.n	8010c42 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010c18:	2220      	movs	r2, #32
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	f7fe fef1 	bl	800fa04 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010c2e:	220b      	movs	r2, #11
 8010c30:	4619      	mov	r1, r3
 8010c32:	f7fe fec9 	bl	800f9c8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010c3c:	2201      	movs	r2, #1
 8010c3e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8010c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c44:	4618      	mov	r0, r3
 8010c46:	3710      	adds	r7, #16
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	bd80      	pop	{r7, pc}

08010c4c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	b088      	sub	sp, #32
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
 8010c54:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	60fb      	str	r3, [r7, #12]
 8010c5c:	e002      	b.n	8010c64 <create_name+0x18>
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	3301      	adds	r3, #1
 8010c62:	60fb      	str	r3, [r7, #12]
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	781b      	ldrb	r3, [r3, #0]
 8010c68:	2b2f      	cmp	r3, #47	; 0x2f
 8010c6a:	d0f8      	beq.n	8010c5e <create_name+0x12>
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	781b      	ldrb	r3, [r3, #0]
 8010c70:	2b5c      	cmp	r3, #92	; 0x5c
 8010c72:	d0f4      	beq.n	8010c5e <create_name+0x12>
	sfn = dp->fn;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010c7a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010c7c:	220b      	movs	r2, #11
 8010c7e:	2120      	movs	r1, #32
 8010c80:	68b8      	ldr	r0, [r7, #8]
 8010c82:	f7fe febf 	bl	800fa04 <mem_set>
	si = i = b = 0; ni = 8;
 8010c86:	2300      	movs	r3, #0
 8010c88:	77fb      	strb	r3, [r7, #31]
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	613b      	str	r3, [r7, #16]
 8010c8e:	693b      	ldr	r3, [r7, #16]
 8010c90:	617b      	str	r3, [r7, #20]
 8010c92:	2308      	movs	r3, #8
 8010c94:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010c96:	697b      	ldr	r3, [r7, #20]
 8010c98:	1c5a      	adds	r2, r3, #1
 8010c9a:	617a      	str	r2, [r7, #20]
 8010c9c:	68fa      	ldr	r2, [r7, #12]
 8010c9e:	4413      	add	r3, r2
 8010ca0:	781b      	ldrb	r3, [r3, #0]
 8010ca2:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8010ca4:	7fbb      	ldrb	r3, [r7, #30]
 8010ca6:	2b20      	cmp	r3, #32
 8010ca8:	d953      	bls.n	8010d52 <create_name+0x106>
 8010caa:	7fbb      	ldrb	r3, [r7, #30]
 8010cac:	2b2f      	cmp	r3, #47	; 0x2f
 8010cae:	d050      	beq.n	8010d52 <create_name+0x106>
 8010cb0:	7fbb      	ldrb	r3, [r7, #30]
 8010cb2:	2b5c      	cmp	r3, #92	; 0x5c
 8010cb4:	d04d      	beq.n	8010d52 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8010cb6:	7fbb      	ldrb	r3, [r7, #30]
 8010cb8:	2b2e      	cmp	r3, #46	; 0x2e
 8010cba:	d003      	beq.n	8010cc4 <create_name+0x78>
 8010cbc:	693a      	ldr	r2, [r7, #16]
 8010cbe:	69bb      	ldr	r3, [r7, #24]
 8010cc0:	429a      	cmp	r2, r3
 8010cc2:	d30f      	bcc.n	8010ce4 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8010cc4:	69bb      	ldr	r3, [r7, #24]
 8010cc6:	2b08      	cmp	r3, #8
 8010cc8:	d102      	bne.n	8010cd0 <create_name+0x84>
 8010cca:	7fbb      	ldrb	r3, [r7, #30]
 8010ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8010cce:	d001      	beq.n	8010cd4 <create_name+0x88>
 8010cd0:	2306      	movs	r3, #6
 8010cd2:	e073      	b.n	8010dbc <create_name+0x170>
			i = 8; ni = 11;
 8010cd4:	2308      	movs	r3, #8
 8010cd6:	613b      	str	r3, [r7, #16]
 8010cd8:	230b      	movs	r3, #11
 8010cda:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8010cdc:	7ffb      	ldrb	r3, [r7, #31]
 8010cde:	009b      	lsls	r3, r3, #2
 8010ce0:	77fb      	strb	r3, [r7, #31]
 8010ce2:	e035      	b.n	8010d50 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010ce4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	da08      	bge.n	8010cfe <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8010cec:	7ffb      	ldrb	r3, [r7, #31]
 8010cee:	f043 0303 	orr.w	r3, r3, #3
 8010cf2:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010cf4:	7fbb      	ldrb	r3, [r7, #30]
 8010cf6:	3b80      	subs	r3, #128	; 0x80
 8010cf8:	4a32      	ldr	r2, [pc, #200]	; (8010dc4 <create_name+0x178>)
 8010cfa:	5cd3      	ldrb	r3, [r2, r3]
 8010cfc:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8010cfe:	7fbb      	ldrb	r3, [r7, #30]
 8010d00:	4619      	mov	r1, r3
 8010d02:	4831      	ldr	r0, [pc, #196]	; (8010dc8 <create_name+0x17c>)
 8010d04:	f7fe febe 	bl	800fa84 <chk_chr>
 8010d08:	4603      	mov	r3, r0
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d001      	beq.n	8010d12 <create_name+0xc6>
				return FR_INVALID_NAME;
 8010d0e:	2306      	movs	r3, #6
 8010d10:	e054      	b.n	8010dbc <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8010d12:	7fbb      	ldrb	r3, [r7, #30]
 8010d14:	2b40      	cmp	r3, #64	; 0x40
 8010d16:	d907      	bls.n	8010d28 <create_name+0xdc>
 8010d18:	7fbb      	ldrb	r3, [r7, #30]
 8010d1a:	2b5a      	cmp	r3, #90	; 0x5a
 8010d1c:	d804      	bhi.n	8010d28 <create_name+0xdc>
				b |= 2;
 8010d1e:	7ffb      	ldrb	r3, [r7, #31]
 8010d20:	f043 0302 	orr.w	r3, r3, #2
 8010d24:	77fb      	strb	r3, [r7, #31]
 8010d26:	e00c      	b.n	8010d42 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8010d28:	7fbb      	ldrb	r3, [r7, #30]
 8010d2a:	2b60      	cmp	r3, #96	; 0x60
 8010d2c:	d909      	bls.n	8010d42 <create_name+0xf6>
 8010d2e:	7fbb      	ldrb	r3, [r7, #30]
 8010d30:	2b7a      	cmp	r3, #122	; 0x7a
 8010d32:	d806      	bhi.n	8010d42 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8010d34:	7ffb      	ldrb	r3, [r7, #31]
 8010d36:	f043 0301 	orr.w	r3, r3, #1
 8010d3a:	77fb      	strb	r3, [r7, #31]
 8010d3c:	7fbb      	ldrb	r3, [r7, #30]
 8010d3e:	3b20      	subs	r3, #32
 8010d40:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8010d42:	693b      	ldr	r3, [r7, #16]
 8010d44:	1c5a      	adds	r2, r3, #1
 8010d46:	613a      	str	r2, [r7, #16]
 8010d48:	68ba      	ldr	r2, [r7, #8]
 8010d4a:	4413      	add	r3, r2
 8010d4c:	7fba      	ldrb	r2, [r7, #30]
 8010d4e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8010d50:	e7a1      	b.n	8010c96 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8010d52:	68fa      	ldr	r2, [r7, #12]
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	441a      	add	r2, r3
 8010d58:	683b      	ldr	r3, [r7, #0]
 8010d5a:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8010d5c:	7fbb      	ldrb	r3, [r7, #30]
 8010d5e:	2b20      	cmp	r3, #32
 8010d60:	d801      	bhi.n	8010d66 <create_name+0x11a>
 8010d62:	2304      	movs	r3, #4
 8010d64:	e000      	b.n	8010d68 <create_name+0x11c>
 8010d66:	2300      	movs	r3, #0
 8010d68:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8010d6a:	693b      	ldr	r3, [r7, #16]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d101      	bne.n	8010d74 <create_name+0x128>
 8010d70:	2306      	movs	r3, #6
 8010d72:	e023      	b.n	8010dbc <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	781b      	ldrb	r3, [r3, #0]
 8010d78:	2be5      	cmp	r3, #229	; 0xe5
 8010d7a:	d102      	bne.n	8010d82 <create_name+0x136>
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	2205      	movs	r2, #5
 8010d80:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8010d82:	69bb      	ldr	r3, [r7, #24]
 8010d84:	2b08      	cmp	r3, #8
 8010d86:	d102      	bne.n	8010d8e <create_name+0x142>
 8010d88:	7ffb      	ldrb	r3, [r7, #31]
 8010d8a:	009b      	lsls	r3, r3, #2
 8010d8c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8010d8e:	7ffb      	ldrb	r3, [r7, #31]
 8010d90:	f003 0303 	and.w	r3, r3, #3
 8010d94:	2b01      	cmp	r3, #1
 8010d96:	d103      	bne.n	8010da0 <create_name+0x154>
 8010d98:	7fbb      	ldrb	r3, [r7, #30]
 8010d9a:	f043 0310 	orr.w	r3, r3, #16
 8010d9e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8010da0:	7ffb      	ldrb	r3, [r7, #31]
 8010da2:	f003 030c 	and.w	r3, r3, #12
 8010da6:	2b04      	cmp	r3, #4
 8010da8:	d103      	bne.n	8010db2 <create_name+0x166>
 8010daa:	7fbb      	ldrb	r3, [r7, #30]
 8010dac:	f043 0308 	orr.w	r3, r3, #8
 8010db0:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8010db2:	68bb      	ldr	r3, [r7, #8]
 8010db4:	330b      	adds	r3, #11
 8010db6:	7fba      	ldrb	r2, [r7, #30]
 8010db8:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010dba:	2300      	movs	r3, #0
#endif
}
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	3720      	adds	r7, #32
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	bd80      	pop	{r7, pc}
 8010dc4:	08030508 	.word	0x08030508
 8010dc8:	0801721c 	.word	0x0801721c

08010dcc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010dcc:	b580      	push	{r7, lr}
 8010dce:	b084      	sub	sp, #16
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
 8010dd4:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	781b      	ldrb	r3, [r3, #0]
 8010dda:	2b2f      	cmp	r3, #47	; 0x2f
 8010ddc:	d003      	beq.n	8010de6 <follow_path+0x1a>
 8010dde:	683b      	ldr	r3, [r7, #0]
 8010de0:	781b      	ldrb	r3, [r3, #0]
 8010de2:	2b5c      	cmp	r3, #92	; 0x5c
 8010de4:	d102      	bne.n	8010dec <follow_path+0x20>
		path++;
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	3301      	adds	r3, #1
 8010dea:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010df4:	683b      	ldr	r3, [r7, #0]
 8010df6:	781b      	ldrb	r3, [r3, #0]
 8010df8:	2b1f      	cmp	r3, #31
 8010dfa:	d80a      	bhi.n	8010e12 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8010dfc:	2100      	movs	r1, #0
 8010dfe:	6878      	ldr	r0, [r7, #4]
 8010e00:	f7ff fc74 	bl	80106ec <dir_sdi>
 8010e04:	4603      	mov	r3, r0
 8010e06:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8010e10:	e045      	b.n	8010e9e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010e12:	463b      	mov	r3, r7
 8010e14:	4619      	mov	r1, r3
 8010e16:	6878      	ldr	r0, [r7, #4]
 8010e18:	f7ff ff18 	bl	8010c4c <create_name>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8010e20:	7bfb      	ldrb	r3, [r7, #15]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d136      	bne.n	8010e94 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	f7ff fe88 	bl	8010b3c <dir_find>
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010e36:	7adb      	ldrb	r3, [r3, #11]
 8010e38:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8010e3a:	7bfb      	ldrb	r3, [r7, #15]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d00a      	beq.n	8010e56 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010e40:	7bfb      	ldrb	r3, [r7, #15]
 8010e42:	2b04      	cmp	r3, #4
 8010e44:	d128      	bne.n	8010e98 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010e46:	7bbb      	ldrb	r3, [r7, #14]
 8010e48:	f003 0304 	and.w	r3, r3, #4
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d123      	bne.n	8010e98 <follow_path+0xcc>
 8010e50:	2305      	movs	r3, #5
 8010e52:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8010e54:	e020      	b.n	8010e98 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010e56:	7bbb      	ldrb	r3, [r7, #14]
 8010e58:	f003 0304 	and.w	r3, r3, #4
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d11d      	bne.n	8010e9c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010e66:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	330b      	adds	r3, #11
 8010e6c:	781b      	ldrb	r3, [r3, #0]
 8010e6e:	f003 0310 	and.w	r3, r3, #16
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d102      	bne.n	8010e7c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8010e76:	2305      	movs	r3, #5
 8010e78:	73fb      	strb	r3, [r7, #15]
 8010e7a:	e010      	b.n	8010e9e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010e82:	68b9      	ldr	r1, [r7, #8]
 8010e84:	4618      	mov	r0, r3
 8010e86:	f7ff fe06 	bl	8010a96 <ld_clust>
 8010e8a:	4602      	mov	r2, r0
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010e92:	e7be      	b.n	8010e12 <follow_path+0x46>
			if (res != FR_OK) break;
 8010e94:	bf00      	nop
 8010e96:	e002      	b.n	8010e9e <follow_path+0xd2>
				break;
 8010e98:	bf00      	nop
 8010e9a:	e000      	b.n	8010e9e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010e9c:	bf00      	nop
		}
	}

	return res;
 8010e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	3710      	adds	r7, #16
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bd80      	pop	{r7, pc}

08010ea8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010ea8:	b480      	push	{r7}
 8010eaa:	b087      	sub	sp, #28
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8010eb4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d031      	beq.n	8010f22 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	617b      	str	r3, [r7, #20]
 8010ec4:	e002      	b.n	8010ecc <get_ldnumber+0x24>
 8010ec6:	697b      	ldr	r3, [r7, #20]
 8010ec8:	3301      	adds	r3, #1
 8010eca:	617b      	str	r3, [r7, #20]
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	2b20      	cmp	r3, #32
 8010ed2:	d903      	bls.n	8010edc <get_ldnumber+0x34>
 8010ed4:	697b      	ldr	r3, [r7, #20]
 8010ed6:	781b      	ldrb	r3, [r3, #0]
 8010ed8:	2b3a      	cmp	r3, #58	; 0x3a
 8010eda:	d1f4      	bne.n	8010ec6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010edc:	697b      	ldr	r3, [r7, #20]
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	2b3a      	cmp	r3, #58	; 0x3a
 8010ee2:	d11c      	bne.n	8010f1e <get_ldnumber+0x76>
			tp = *path;
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	1c5a      	adds	r2, r3, #1
 8010eee:	60fa      	str	r2, [r7, #12]
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	3b30      	subs	r3, #48	; 0x30
 8010ef4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010ef6:	68bb      	ldr	r3, [r7, #8]
 8010ef8:	2b09      	cmp	r3, #9
 8010efa:	d80e      	bhi.n	8010f1a <get_ldnumber+0x72>
 8010efc:	68fa      	ldr	r2, [r7, #12]
 8010efe:	697b      	ldr	r3, [r7, #20]
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d10a      	bne.n	8010f1a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010f04:	68bb      	ldr	r3, [r7, #8]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d107      	bne.n	8010f1a <get_ldnumber+0x72>
					vol = (int)i;
 8010f0a:	68bb      	ldr	r3, [r7, #8]
 8010f0c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010f0e:	697b      	ldr	r3, [r7, #20]
 8010f10:	3301      	adds	r3, #1
 8010f12:	617b      	str	r3, [r7, #20]
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	697a      	ldr	r2, [r7, #20]
 8010f18:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010f1a:	693b      	ldr	r3, [r7, #16]
 8010f1c:	e002      	b.n	8010f24 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010f1e:	2300      	movs	r3, #0
 8010f20:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010f22:	693b      	ldr	r3, [r7, #16]
}
 8010f24:	4618      	mov	r0, r3
 8010f26:	371c      	adds	r7, #28
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bc80      	pop	{r7}
 8010f2c:	4770      	bx	lr
	...

08010f30 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b082      	sub	sp, #8
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
 8010f38:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2200      	movs	r2, #0
 8010f3e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	f04f 32ff 	mov.w	r2, #4294967295
 8010f48:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8010f4c:	6839      	ldr	r1, [r7, #0]
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f7fe ffdd 	bl	800ff0e <move_window>
 8010f54:	4603      	mov	r3, r0
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d001      	beq.n	8010f5e <check_fs+0x2e>
		return 3;
 8010f5a:	2303      	movs	r3, #3
 8010f5c:	e04a      	b.n	8010ff4 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010f64:	3301      	adds	r3, #1
 8010f66:	781b      	ldrb	r3, [r3, #0]
 8010f68:	021b      	lsls	r3, r3, #8
 8010f6a:	b21a      	sxth	r2, r3
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8010f72:	b21b      	sxth	r3, r3
 8010f74:	4313      	orrs	r3, r2
 8010f76:	b21b      	sxth	r3, r3
 8010f78:	4a20      	ldr	r2, [pc, #128]	; (8010ffc <check_fs+0xcc>)
 8010f7a:	4293      	cmp	r3, r2
 8010f7c:	d001      	beq.n	8010f82 <check_fs+0x52>
		return 2;
 8010f7e:	2302      	movs	r3, #2
 8010f80:	e038      	b.n	8010ff4 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	3336      	adds	r3, #54	; 0x36
 8010f86:	3303      	adds	r3, #3
 8010f88:	781b      	ldrb	r3, [r3, #0]
 8010f8a:	061a      	lsls	r2, r3, #24
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	3336      	adds	r3, #54	; 0x36
 8010f90:	3302      	adds	r3, #2
 8010f92:	781b      	ldrb	r3, [r3, #0]
 8010f94:	041b      	lsls	r3, r3, #16
 8010f96:	4313      	orrs	r3, r2
 8010f98:	687a      	ldr	r2, [r7, #4]
 8010f9a:	3236      	adds	r2, #54	; 0x36
 8010f9c:	3201      	adds	r2, #1
 8010f9e:	7812      	ldrb	r2, [r2, #0]
 8010fa0:	0212      	lsls	r2, r2, #8
 8010fa2:	4313      	orrs	r3, r2
 8010fa4:	687a      	ldr	r2, [r7, #4]
 8010fa6:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8010faa:	4313      	orrs	r3, r2
 8010fac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010fb0:	4a13      	ldr	r2, [pc, #76]	; (8011000 <check_fs+0xd0>)
 8010fb2:	4293      	cmp	r3, r2
 8010fb4:	d101      	bne.n	8010fba <check_fs+0x8a>
		return 0;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	e01c      	b.n	8010ff4 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	3352      	adds	r3, #82	; 0x52
 8010fbe:	3303      	adds	r3, #3
 8010fc0:	781b      	ldrb	r3, [r3, #0]
 8010fc2:	061a      	lsls	r2, r3, #24
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	3352      	adds	r3, #82	; 0x52
 8010fc8:	3302      	adds	r3, #2
 8010fca:	781b      	ldrb	r3, [r3, #0]
 8010fcc:	041b      	lsls	r3, r3, #16
 8010fce:	4313      	orrs	r3, r2
 8010fd0:	687a      	ldr	r2, [r7, #4]
 8010fd2:	3252      	adds	r2, #82	; 0x52
 8010fd4:	3201      	adds	r2, #1
 8010fd6:	7812      	ldrb	r2, [r2, #0]
 8010fd8:	0212      	lsls	r2, r2, #8
 8010fda:	4313      	orrs	r3, r2
 8010fdc:	687a      	ldr	r2, [r7, #4]
 8010fde:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8010fe2:	4313      	orrs	r3, r2
 8010fe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010fe8:	4a05      	ldr	r2, [pc, #20]	; (8011000 <check_fs+0xd0>)
 8010fea:	4293      	cmp	r3, r2
 8010fec:	d101      	bne.n	8010ff2 <check_fs+0xc2>
		return 0;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	e000      	b.n	8010ff4 <check_fs+0xc4>

	return 1;
 8010ff2:	2301      	movs	r3, #1
}
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	3708      	adds	r7, #8
 8010ff8:	46bd      	mov	sp, r7
 8010ffa:	bd80      	pop	{r7, pc}
 8010ffc:	ffffaa55 	.word	0xffffaa55
 8011000:	00544146 	.word	0x00544146

08011004 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b096      	sub	sp, #88	; 0x58
 8011008:	af00      	add	r7, sp, #0
 801100a:	60f8      	str	r0, [r7, #12]
 801100c:	60b9      	str	r1, [r7, #8]
 801100e:	4613      	mov	r3, r2
 8011010:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	2200      	movs	r2, #0
 8011016:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011018:	68b8      	ldr	r0, [r7, #8]
 801101a:	f7ff ff45 	bl	8010ea8 <get_ldnumber>
 801101e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011022:	2b00      	cmp	r3, #0
 8011024:	da01      	bge.n	801102a <find_volume+0x26>
 8011026:	230b      	movs	r3, #11
 8011028:	e2b0      	b.n	801158c <find_volume+0x588>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801102a:	4aa1      	ldr	r2, [pc, #644]	; (80112b0 <find_volume+0x2ac>)
 801102c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011032:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011036:	2b00      	cmp	r3, #0
 8011038:	d101      	bne.n	801103e <find_volume+0x3a>
 801103a:	230c      	movs	r3, #12
 801103c:	e2a6      	b.n	801158c <find_volume+0x588>

	ENTER_FF(fs);						/* Lock the volume */
 801103e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011040:	f7fe fd3a 	bl	800fab8 <lock_fs>
 8011044:	4603      	mov	r3, r0
 8011046:	2b00      	cmp	r3, #0
 8011048:	d101      	bne.n	801104e <find_volume+0x4a>
 801104a:	230f      	movs	r3, #15
 801104c:	e29e      	b.n	801158c <find_volume+0x588>
	*rfs = fs;							/* Return pointer to the file system object */
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011052:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8011054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011056:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801105a:	2b00      	cmp	r3, #0
 801105c:	d01b      	beq.n	8011096 <find_volume+0x92>
		stat = disk_status(fs->drv);
 801105e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011060:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8011064:	4618      	mov	r0, r3
 8011066:	f7fe fc11 	bl	800f88c <disk_status>
 801106a:	4603      	mov	r3, r0
 801106c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011070:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011074:	f003 0301 	and.w	r3, r3, #1
 8011078:	2b00      	cmp	r3, #0
 801107a:	d10c      	bne.n	8011096 <find_volume+0x92>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 801107c:	79fb      	ldrb	r3, [r7, #7]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d007      	beq.n	8011092 <find_volume+0x8e>
 8011082:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011086:	f003 0304 	and.w	r3, r3, #4
 801108a:	2b00      	cmp	r3, #0
 801108c:	d001      	beq.n	8011092 <find_volume+0x8e>
				return FR_WRITE_PROTECTED;
 801108e:	230a      	movs	r3, #10
 8011090:	e27c      	b.n	801158c <find_volume+0x588>
			return FR_OK;				/* The file system object is valid */
 8011092:	2300      	movs	r3, #0
 8011094:	e27a      	b.n	801158c <find_volume+0x588>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011098:	2200      	movs	r2, #0
 801109a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801109e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110a0:	b2da      	uxtb	r2, r3
 80110a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110a4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80110a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110aa:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80110ae:	4618      	mov	r0, r3
 80110b0:	f7fe fc06 	bl	800f8c0 <disk_initialize>
 80110b4:	4603      	mov	r3, r0
 80110b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80110ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80110be:	f003 0301 	and.w	r3, r3, #1
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d001      	beq.n	80110ca <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80110c6:	2303      	movs	r3, #3
 80110c8:	e260      	b.n	801158c <find_volume+0x588>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80110ca:	79fb      	ldrb	r3, [r7, #7]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d007      	beq.n	80110e0 <find_volume+0xdc>
 80110d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80110d4:	f003 0304 	and.w	r3, r3, #4
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d001      	beq.n	80110e0 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 80110dc:	230a      	movs	r3, #10
 80110de:	e255      	b.n	801158c <find_volume+0x588>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80110e0:	2300      	movs	r3, #0
 80110e2:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80110e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80110e6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80110e8:	f7ff ff22 	bl	8010f30 <check_fs>
 80110ec:	4603      	mov	r3, r0
 80110ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80110f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80110f6:	2b01      	cmp	r3, #1
 80110f8:	d153      	bne.n	80111a2 <find_volume+0x19e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80110fa:	2300      	movs	r3, #0
 80110fc:	643b      	str	r3, [r7, #64]	; 0x40
 80110fe:	e028      	b.n	8011152 <find_volume+0x14e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8011100:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011102:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011104:	011b      	lsls	r3, r3, #4
 8011106:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801110a:	4413      	add	r3, r2
 801110c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 801110e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011110:	3304      	adds	r3, #4
 8011112:	781b      	ldrb	r3, [r3, #0]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d012      	beq.n	801113e <find_volume+0x13a>
 8011118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801111a:	330b      	adds	r3, #11
 801111c:	781b      	ldrb	r3, [r3, #0]
 801111e:	061a      	lsls	r2, r3, #24
 8011120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011122:	330a      	adds	r3, #10
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	041b      	lsls	r3, r3, #16
 8011128:	4313      	orrs	r3, r2
 801112a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801112c:	3209      	adds	r2, #9
 801112e:	7812      	ldrb	r2, [r2, #0]
 8011130:	0212      	lsls	r2, r2, #8
 8011132:	4313      	orrs	r3, r2
 8011134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011136:	3208      	adds	r2, #8
 8011138:	7812      	ldrb	r2, [r2, #0]
 801113a:	431a      	orrs	r2, r3
 801113c:	e000      	b.n	8011140 <find_volume+0x13c>
 801113e:	2200      	movs	r2, #0
 8011140:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011142:	009b      	lsls	r3, r3, #2
 8011144:	3358      	adds	r3, #88	; 0x58
 8011146:	443b      	add	r3, r7
 8011148:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 801114c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801114e:	3301      	adds	r3, #1
 8011150:	643b      	str	r3, [r7, #64]	; 0x40
 8011152:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011154:	2b03      	cmp	r3, #3
 8011156:	d9d3      	bls.n	8011100 <find_volume+0xfc>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8011158:	2300      	movs	r3, #0
 801115a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801115c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801115e:	2b00      	cmp	r3, #0
 8011160:	d002      	beq.n	8011168 <find_volume+0x164>
 8011162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011164:	3b01      	subs	r3, #1
 8011166:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8011168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801116a:	009b      	lsls	r3, r3, #2
 801116c:	3358      	adds	r3, #88	; 0x58
 801116e:	443b      	add	r3, r7
 8011170:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011174:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8011176:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011178:	2b00      	cmp	r3, #0
 801117a:	d005      	beq.n	8011188 <find_volume+0x184>
 801117c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801117e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011180:	f7ff fed6 	bl	8010f30 <check_fs>
 8011184:	4603      	mov	r3, r0
 8011186:	e000      	b.n	801118a <find_volume+0x186>
 8011188:	2302      	movs	r3, #2
 801118a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 801118e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011192:	2b00      	cmp	r3, #0
 8011194:	d005      	beq.n	80111a2 <find_volume+0x19e>
 8011196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011198:	3301      	adds	r3, #1
 801119a:	643b      	str	r3, [r7, #64]	; 0x40
 801119c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801119e:	2b03      	cmp	r3, #3
 80111a0:	d9e2      	bls.n	8011168 <find_volume+0x164>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80111a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80111a6:	2b03      	cmp	r3, #3
 80111a8:	d101      	bne.n	80111ae <find_volume+0x1aa>
 80111aa:	2301      	movs	r3, #1
 80111ac:	e1ee      	b.n	801158c <find_volume+0x588>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80111ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d001      	beq.n	80111ba <find_volume+0x1b6>
 80111b6:	230d      	movs	r3, #13
 80111b8:	e1e8      	b.n	801158c <find_volume+0x588>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80111ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111bc:	7b1b      	ldrb	r3, [r3, #12]
 80111be:	021b      	lsls	r3, r3, #8
 80111c0:	b21a      	sxth	r2, r3
 80111c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111c4:	7adb      	ldrb	r3, [r3, #11]
 80111c6:	b21b      	sxth	r3, r3
 80111c8:	4313      	orrs	r3, r2
 80111ca:	b21b      	sxth	r3, r3
 80111cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80111d0:	d001      	beq.n	80111d6 <find_volume+0x1d2>
		return FR_NO_FILESYSTEM;
 80111d2:	230d      	movs	r3, #13
 80111d4:	e1da      	b.n	801158c <find_volume+0x588>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80111d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d8:	7ddb      	ldrb	r3, [r3, #23]
 80111da:	021b      	lsls	r3, r3, #8
 80111dc:	b21a      	sxth	r2, r3
 80111de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111e0:	7d9b      	ldrb	r3, [r3, #22]
 80111e2:	b21b      	sxth	r3, r3
 80111e4:	4313      	orrs	r3, r2
 80111e6:	b21b      	sxth	r3, r3
 80111e8:	b29b      	uxth	r3, r3
 80111ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80111ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d112      	bne.n	8011218 <find_volume+0x214>
 80111f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111f4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80111f8:	061a      	lsls	r2, r3, #24
 80111fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111fc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8011200:	041b      	lsls	r3, r3, #16
 8011202:	4313      	orrs	r3, r2
 8011204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011206:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 801120a:	0212      	lsls	r2, r2, #8
 801120c:	4313      	orrs	r3, r2
 801120e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011210:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8011214:	4313      	orrs	r3, r2
 8011216:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8011218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801121a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801121c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8011220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011222:	7c1a      	ldrb	r2, [r3, #16]
 8011224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011226:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 801122a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801122c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8011230:	2b01      	cmp	r3, #1
 8011232:	d006      	beq.n	8011242 <find_volume+0x23e>
 8011234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011236:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 801123a:	2b02      	cmp	r3, #2
 801123c:	d001      	beq.n	8011242 <find_volume+0x23e>
		return FR_NO_FILESYSTEM;
 801123e:	230d      	movs	r3, #13
 8011240:	e1a4      	b.n	801158c <find_volume+0x588>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8011242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011244:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8011248:	461a      	mov	r2, r3
 801124a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801124c:	fb02 f303 	mul.w	r3, r2, r3
 8011250:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8011252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011254:	7b5a      	ldrb	r2, [r3, #13]
 8011256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011258:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 801125c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801125e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011262:	2b00      	cmp	r3, #0
 8011264:	d00a      	beq.n	801127c <find_volume+0x278>
 8011266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011268:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 801126c:	461a      	mov	r2, r3
 801126e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011270:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011274:	3b01      	subs	r3, #1
 8011276:	4013      	ands	r3, r2
 8011278:	2b00      	cmp	r3, #0
 801127a:	d001      	beq.n	8011280 <find_volume+0x27c>
		return FR_NO_FILESYSTEM;
 801127c:	230d      	movs	r3, #13
 801127e:	e185      	b.n	801158c <find_volume+0x588>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8011280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011282:	7c9b      	ldrb	r3, [r3, #18]
 8011284:	021b      	lsls	r3, r3, #8
 8011286:	b21a      	sxth	r2, r3
 8011288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801128a:	7c5b      	ldrb	r3, [r3, #17]
 801128c:	b21b      	sxth	r3, r3
 801128e:	4313      	orrs	r3, r2
 8011290:	b21b      	sxth	r3, r3
 8011292:	b29a      	uxth	r2, r3
 8011294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011296:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 801129a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801129c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80112a0:	f003 030f 	and.w	r3, r3, #15
 80112a4:	b29b      	uxth	r3, r3
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d004      	beq.n	80112b4 <find_volume+0x2b0>
		return FR_NO_FILESYSTEM;
 80112aa:	230d      	movs	r3, #13
 80112ac:	e16e      	b.n	801158c <find_volume+0x588>
 80112ae:	bf00      	nop
 80112b0:	20000cec 	.word	0x20000cec

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80112b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112b6:	7d1b      	ldrb	r3, [r3, #20]
 80112b8:	021b      	lsls	r3, r3, #8
 80112ba:	b21a      	sxth	r2, r3
 80112bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112be:	7cdb      	ldrb	r3, [r3, #19]
 80112c0:	b21b      	sxth	r3, r3
 80112c2:	4313      	orrs	r3, r2
 80112c4:	b21b      	sxth	r3, r3
 80112c6:	b29b      	uxth	r3, r3
 80112c8:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80112ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d112      	bne.n	80112f6 <find_volume+0x2f2>
 80112d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112d2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80112d6:	061a      	lsls	r2, r3, #24
 80112d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112da:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80112de:	041b      	lsls	r3, r3, #16
 80112e0:	4313      	orrs	r3, r2
 80112e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112e4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80112e8:	0212      	lsls	r2, r2, #8
 80112ea:	4313      	orrs	r3, r2
 80112ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112ee:	f892 2020 	ldrb.w	r2, [r2, #32]
 80112f2:	4313      	orrs	r3, r2
 80112f4:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80112f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112f8:	7bdb      	ldrb	r3, [r3, #15]
 80112fa:	021b      	lsls	r3, r3, #8
 80112fc:	b21a      	sxth	r2, r3
 80112fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011300:	7b9b      	ldrb	r3, [r3, #14]
 8011302:	b21b      	sxth	r3, r3
 8011304:	4313      	orrs	r3, r2
 8011306:	b21b      	sxth	r3, r3
 8011308:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 801130a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801130c:	2b00      	cmp	r3, #0
 801130e:	d101      	bne.n	8011314 <find_volume+0x310>
 8011310:	230d      	movs	r3, #13
 8011312:	e13b      	b.n	801158c <find_volume+0x588>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8011314:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011318:	4413      	add	r3, r2
 801131a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801131c:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8011320:	0912      	lsrs	r2, r2, #4
 8011322:	b292      	uxth	r2, r2
 8011324:	4413      	add	r3, r2
 8011326:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011328:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801132a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801132c:	429a      	cmp	r2, r3
 801132e:	d201      	bcs.n	8011334 <find_volume+0x330>
 8011330:	230d      	movs	r3, #13
 8011332:	e12b      	b.n	801158c <find_volume+0x588>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8011334:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011338:	1ad3      	subs	r3, r2, r3
 801133a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801133c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8011340:	fbb3 f3f2 	udiv	r3, r3, r2
 8011344:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8011346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011348:	2b00      	cmp	r3, #0
 801134a:	d101      	bne.n	8011350 <find_volume+0x34c>
 801134c:	230d      	movs	r3, #13
 801134e:	e11d      	b.n	801158c <find_volume+0x588>
	fmt = FS_FAT12;
 8011350:	2301      	movs	r3, #1
 8011352:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8011356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011358:	f640 72f5 	movw	r2, #4085	; 0xff5
 801135c:	4293      	cmp	r3, r2
 801135e:	d902      	bls.n	8011366 <find_volume+0x362>
 8011360:	2302      	movs	r3, #2
 8011362:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8011366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011368:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801136c:	4293      	cmp	r3, r2
 801136e:	d902      	bls.n	8011376 <find_volume+0x372>
 8011370:	2303      	movs	r3, #3
 8011372:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8011376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011378:	1c9a      	adds	r2, r3, #2
 801137a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801137c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	fs->volbase = bsect;								/* Volume start sector */
 8011380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011382:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011384:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8011388:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801138a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801138c:	441a      	add	r2, r3
 801138e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011390:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	fs->database = bsect + sysect;						/* Data start sector */
 8011394:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011398:	441a      	add	r2, r3
 801139a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801139c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (fmt == FS_FAT32) {
 80113a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113a4:	2b03      	cmp	r3, #3
 80113a6:	d121      	bne.n	80113ec <find_volume+0x3e8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80113a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113aa:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d001      	beq.n	80113b6 <find_volume+0x3b2>
 80113b2:	230d      	movs	r3, #13
 80113b4:	e0ea      	b.n	801158c <find_volume+0x588>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80113b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113b8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80113bc:	061a      	lsls	r2, r3, #24
 80113be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113c0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80113c4:	041b      	lsls	r3, r3, #16
 80113c6:	4313      	orrs	r3, r2
 80113c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113ca:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80113ce:	0212      	lsls	r2, r2, #8
 80113d0:	4313      	orrs	r3, r2
 80113d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113d4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80113d8:	431a      	orrs	r2, r3
 80113da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113dc:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80113e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80113e6:	009b      	lsls	r3, r3, #2
 80113e8:	647b      	str	r3, [r7, #68]	; 0x44
 80113ea:	e025      	b.n	8011438 <find_volume+0x434>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80113ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ee:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d101      	bne.n	80113fa <find_volume+0x3f6>
 80113f6:	230d      	movs	r3, #13
 80113f8:	e0c8      	b.n	801158c <find_volume+0x588>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80113fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113fc:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8011400:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011402:	441a      	add	r2, r3
 8011404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011406:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801140a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801140e:	2b02      	cmp	r3, #2
 8011410:	d104      	bne.n	801141c <find_volume+0x418>
 8011412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011414:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011418:	005b      	lsls	r3, r3, #1
 801141a:	e00c      	b.n	8011436 <find_volume+0x432>
 801141c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801141e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011422:	4613      	mov	r3, r2
 8011424:	005b      	lsls	r3, r3, #1
 8011426:	4413      	add	r3, r2
 8011428:	085a      	lsrs	r2, r3, #1
 801142a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801142c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011430:	f003 0301 	and.w	r3, r3, #1
 8011434:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8011436:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8011438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801143a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 801143e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011440:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8011444:	0a5b      	lsrs	r3, r3, #9
 8011446:	429a      	cmp	r2, r3
 8011448:	d201      	bcs.n	801144e <find_volume+0x44a>
		return FR_NO_FILESYSTEM;
 801144a:	230d      	movs	r3, #13
 801144c:	e09e      	b.n	801158c <find_volume+0x588>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 801144e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011450:	f04f 32ff 	mov.w	r2, #4294967295
 8011454:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8011458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801145a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 801145e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011460:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8011464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011466:	2280      	movs	r2, #128	; 0x80
 8011468:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 801146c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011470:	2b03      	cmp	r3, #3
 8011472:	d177      	bne.n	8011564 <find_volume+0x560>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8011474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011476:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801147a:	021b      	lsls	r3, r3, #8
 801147c:	b21a      	sxth	r2, r3
 801147e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011480:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011484:	b21b      	sxth	r3, r3
 8011486:	4313      	orrs	r3, r2
 8011488:	b21b      	sxth	r3, r3
 801148a:	2b01      	cmp	r3, #1
 801148c:	d16a      	bne.n	8011564 <find_volume+0x560>
		&& move_window(fs, bsect + 1) == FR_OK)
 801148e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011490:	3301      	adds	r3, #1
 8011492:	4619      	mov	r1, r3
 8011494:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011496:	f7fe fd3a 	bl	800ff0e <move_window>
 801149a:	4603      	mov	r3, r0
 801149c:	2b00      	cmp	r3, #0
 801149e:	d161      	bne.n	8011564 <find_volume+0x560>
	{
		fs->fsi_flag = 0;
 80114a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114a2:	2200      	movs	r2, #0
 80114a4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80114a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114aa:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 80114ae:	021b      	lsls	r3, r3, #8
 80114b0:	b21a      	sxth	r2, r3
 80114b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114b4:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80114b8:	b21b      	sxth	r3, r3
 80114ba:	4313      	orrs	r3, r2
 80114bc:	b21b      	sxth	r3, r3
 80114be:	4a35      	ldr	r2, [pc, #212]	; (8011594 <find_volume+0x590>)
 80114c0:	4293      	cmp	r3, r2
 80114c2:	d14f      	bne.n	8011564 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80114c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114c6:	78db      	ldrb	r3, [r3, #3]
 80114c8:	061a      	lsls	r2, r3, #24
 80114ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114cc:	789b      	ldrb	r3, [r3, #2]
 80114ce:	041b      	lsls	r3, r3, #16
 80114d0:	4313      	orrs	r3, r2
 80114d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80114d4:	7852      	ldrb	r2, [r2, #1]
 80114d6:	0212      	lsls	r2, r2, #8
 80114d8:	4313      	orrs	r3, r2
 80114da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80114dc:	7812      	ldrb	r2, [r2, #0]
 80114de:	4313      	orrs	r3, r2
 80114e0:	4a2d      	ldr	r2, [pc, #180]	; (8011598 <find_volume+0x594>)
 80114e2:	4293      	cmp	r3, r2
 80114e4:	d13e      	bne.n	8011564 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80114e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114e8:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80114ec:	061a      	lsls	r2, r3, #24
 80114ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f0:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80114f4:	041b      	lsls	r3, r3, #16
 80114f6:	4313      	orrs	r3, r2
 80114f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80114fa:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80114fe:	0212      	lsls	r2, r2, #8
 8011500:	4313      	orrs	r3, r2
 8011502:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011504:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8011508:	4313      	orrs	r3, r2
 801150a:	4a24      	ldr	r2, [pc, #144]	; (801159c <find_volume+0x598>)
 801150c:	4293      	cmp	r3, r2
 801150e:	d129      	bne.n	8011564 <find_volume+0x560>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8011510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011512:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8011516:	061a      	lsls	r2, r3, #24
 8011518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801151a:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 801151e:	041b      	lsls	r3, r3, #16
 8011520:	4313      	orrs	r3, r2
 8011522:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011524:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8011528:	0212      	lsls	r2, r2, #8
 801152a:	4313      	orrs	r3, r2
 801152c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801152e:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8011532:	431a      	orrs	r2, r3
 8011534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011536:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 801153a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801153c:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8011540:	061a      	lsls	r2, r3, #24
 8011542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011544:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8011548:	041b      	lsls	r3, r3, #16
 801154a:	4313      	orrs	r3, r2
 801154c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801154e:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8011552:	0212      	lsls	r2, r2, #8
 8011554:	4313      	orrs	r3, r2
 8011556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011558:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 801155c:	431a      	orrs	r2, r3
 801155e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011560:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8011564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011566:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801156a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 801156e:	4b0c      	ldr	r3, [pc, #48]	; (80115a0 <find_volume+0x59c>)
 8011570:	881b      	ldrh	r3, [r3, #0]
 8011572:	3301      	adds	r3, #1
 8011574:	b29a      	uxth	r2, r3
 8011576:	4b0a      	ldr	r3, [pc, #40]	; (80115a0 <find_volume+0x59c>)
 8011578:	801a      	strh	r2, [r3, #0]
 801157a:	4b09      	ldr	r3, [pc, #36]	; (80115a0 <find_volume+0x59c>)
 801157c:	881a      	ldrh	r2, [r3, #0]
 801157e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011580:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8011584:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011586:	f7fe fc4f 	bl	800fe28 <clear_lock>
#endif

	return FR_OK;
 801158a:	2300      	movs	r3, #0
}
 801158c:	4618      	mov	r0, r3
 801158e:	3758      	adds	r7, #88	; 0x58
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}
 8011594:	ffffaa55 	.word	0xffffaa55
 8011598:	41615252 	.word	0x41615252
 801159c:	61417272 	.word	0x61417272
 80115a0:	20000cf0 	.word	0x20000cf0

080115a4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b084      	sub	sp, #16
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d022      	beq.n	80115fc <validate+0x58>
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d01d      	beq.n	80115fc <validate+0x58>
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80115c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d016      	beq.n	80115fc <validate+0x58>
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80115d4:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80115de:	429a      	cmp	r2, r3
 80115e0:	d10c      	bne.n	80115fc <validate+0x58>
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80115e8:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80115ec:	4618      	mov	r0, r3
 80115ee:	f7fe f94d 	bl	800f88c <disk_status>
 80115f2:	4603      	mov	r3, r0
 80115f4:	f003 0301 	and.w	r3, r3, #1
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d001      	beq.n	8011600 <validate+0x5c>
		return FR_INVALID_OBJECT;
 80115fc:	2309      	movs	r3, #9
 80115fe:	e00b      	b.n	8011618 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011606:	4618      	mov	r0, r3
 8011608:	f7fe fa56 	bl	800fab8 <lock_fs>
 801160c:	4603      	mov	r3, r0
 801160e:	2b00      	cmp	r3, #0
 8011610:	d101      	bne.n	8011616 <validate+0x72>
 8011612:	230f      	movs	r3, #15
 8011614:	e000      	b.n	8011618 <validate+0x74>

	return FR_OK;
 8011616:	2300      	movs	r3, #0
}
 8011618:	4618      	mov	r0, r3
 801161a:	3710      	adds	r7, #16
 801161c:	46bd      	mov	sp, r7
 801161e:	bd80      	pop	{r7, pc}

08011620 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8011626:	af00      	add	r7, sp, #0
 8011628:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801162c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011630:	6018      	str	r0, [r3, #0]
 8011632:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011636:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801163a:	6019      	str	r1, [r3, #0]
 801163c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011640:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8011644:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8011646:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801164a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d101      	bne.n	8011658 <f_open+0x38>
 8011654:	2309      	movs	r3, #9
 8011656:	e263      	b.n	8011b20 <f_open+0x500>
	fp->fs = 0;			/* Clear file object */
 8011658:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801165c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	2200      	movs	r2, #0
 8011664:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8011668:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801166c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8011670:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8011674:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8011678:	7812      	ldrb	r2, [r2, #0]
 801167a:	f002 021f 	and.w	r2, r2, #31
 801167e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8011680:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011684:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8011688:	781b      	ldrb	r3, [r3, #0]
 801168a:	f023 0301 	bic.w	r3, r3, #1
 801168e:	b2da      	uxtb	r2, r3
 8011690:	f107 0108 	add.w	r1, r7, #8
 8011694:	f107 0320 	add.w	r3, r7, #32
 8011698:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801169c:	4618      	mov	r0, r3
 801169e:	f7ff fcb1 	bl	8011004 <find_volume>
 80116a2:	4603      	mov	r3, r0
 80116a4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80116a8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	f040 8229 	bne.w	8011b04 <f_open+0x4e4>
		INIT_BUF(dj);
 80116b2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80116b6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80116ba:	f107 0214 	add.w	r2, r7, #20
 80116be:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80116c2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80116c6:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80116ca:	681a      	ldr	r2, [r3, #0]
 80116cc:	f107 0320 	add.w	r3, r7, #32
 80116d0:	4611      	mov	r1, r2
 80116d2:	4618      	mov	r0, r3
 80116d4:	f7ff fb7a 	bl	8010dcc <follow_path>
 80116d8:	4603      	mov	r3, r0
 80116da:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80116de:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80116e2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80116e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80116ea:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80116ee:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d11d      	bne.n	8011732 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 80116f6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d103      	bne.n	8011706 <f_open+0xe6>
				res = FR_INVALID_NAME;
 80116fe:	2306      	movs	r3, #6
 8011700:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011704:	e015      	b.n	8011732 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011706:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801170a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801170e:	781b      	ldrb	r3, [r3, #0]
 8011710:	f023 0301 	bic.w	r3, r3, #1
 8011714:	2b00      	cmp	r3, #0
 8011716:	bf14      	ite	ne
 8011718:	2301      	movne	r3, #1
 801171a:	2300      	moveq	r3, #0
 801171c:	b2db      	uxtb	r3, r3
 801171e:	461a      	mov	r2, r3
 8011720:	f107 0320 	add.w	r3, r7, #32
 8011724:	4611      	mov	r1, r2
 8011726:	4618      	mov	r0, r3
 8011728:	f7fe f9f4 	bl	800fb14 <chk_lock>
 801172c:	4603      	mov	r3, r0
 801172e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011732:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011736:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801173a:	781b      	ldrb	r3, [r3, #0]
 801173c:	f003 031c 	and.w	r3, r3, #28
 8011740:	2b00      	cmp	r3, #0
 8011742:	f000 80e6 	beq.w	8011912 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8011746:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 801174a:	2b00      	cmp	r3, #0
 801174c:	d027      	beq.n	801179e <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 801174e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011752:	2b04      	cmp	r3, #4
 8011754:	d10e      	bne.n	8011774 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011756:	f7fe fa49 	bl	800fbec <enq_lock>
 801175a:	4603      	mov	r3, r0
 801175c:	2b00      	cmp	r3, #0
 801175e:	d006      	beq.n	801176e <f_open+0x14e>
 8011760:	f107 0320 	add.w	r3, r7, #32
 8011764:	4618      	mov	r0, r3
 8011766:	f7ff fa38 	bl	8010bda <dir_register>
 801176a:	4603      	mov	r3, r0
 801176c:	e000      	b.n	8011770 <f_open+0x150>
 801176e:	2312      	movs	r3, #18
 8011770:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011774:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011778:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801177c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8011780:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8011784:	7812      	ldrb	r2, [r2, #0]
 8011786:	f042 0208 	orr.w	r2, r2, #8
 801178a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 801178c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011790:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011794:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011798:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 801179c:	e017      	b.n	80117ce <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801179e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80117a2:	330b      	adds	r3, #11
 80117a4:	781b      	ldrb	r3, [r3, #0]
 80117a6:	f003 0311 	and.w	r3, r3, #17
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d003      	beq.n	80117b6 <f_open+0x196>
					res = FR_DENIED;
 80117ae:	2307      	movs	r3, #7
 80117b0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80117b4:	e00b      	b.n	80117ce <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80117b6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80117ba:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80117be:	781b      	ldrb	r3, [r3, #0]
 80117c0:	f003 0304 	and.w	r3, r3, #4
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d002      	beq.n	80117ce <f_open+0x1ae>
						res = FR_EXIST;
 80117c8:	2308      	movs	r3, #8
 80117ca:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80117ce:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	f040 80c1 	bne.w	801195a <f_open+0x33a>
 80117d8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80117dc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80117e0:	781b      	ldrb	r3, [r3, #0]
 80117e2:	f003 0308 	and.w	r3, r3, #8
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	f000 80b7 	beq.w	801195a <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 80117ec:	f7fc fcc6 	bl	800e17c <get_fattime>
 80117f0:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80117f4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80117f8:	330e      	adds	r3, #14
 80117fa:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80117fe:	b2d2      	uxtb	r2, r2
 8011800:	701a      	strb	r2, [r3, #0]
 8011802:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8011806:	b29b      	uxth	r3, r3
 8011808:	0a1b      	lsrs	r3, r3, #8
 801180a:	b29a      	uxth	r2, r3
 801180c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011810:	330f      	adds	r3, #15
 8011812:	b2d2      	uxtb	r2, r2
 8011814:	701a      	strb	r2, [r3, #0]
 8011816:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801181a:	0c1a      	lsrs	r2, r3, #16
 801181c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011820:	3310      	adds	r3, #16
 8011822:	b2d2      	uxtb	r2, r2
 8011824:	701a      	strb	r2, [r3, #0]
 8011826:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801182a:	0e1a      	lsrs	r2, r3, #24
 801182c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011830:	3311      	adds	r3, #17
 8011832:	b2d2      	uxtb	r2, r2
 8011834:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8011836:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801183a:	330b      	adds	r3, #11
 801183c:	2200      	movs	r2, #0
 801183e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8011840:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011844:	331c      	adds	r3, #28
 8011846:	2200      	movs	r2, #0
 8011848:	701a      	strb	r2, [r3, #0]
 801184a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801184e:	331d      	adds	r3, #29
 8011850:	2200      	movs	r2, #0
 8011852:	701a      	strb	r2, [r3, #0]
 8011854:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011858:	331e      	adds	r3, #30
 801185a:	2200      	movs	r2, #0
 801185c:	701a      	strb	r2, [r3, #0]
 801185e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011862:	331f      	adds	r3, #31
 8011864:	2200      	movs	r2, #0
 8011866:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8011868:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801186c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011870:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011874:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011878:	4618      	mov	r0, r3
 801187a:	f7ff f90c 	bl	8010a96 <ld_clust>
 801187e:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8011882:	2100      	movs	r1, #0
 8011884:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8011888:	f7ff f932 	bl	8010af0 <st_clust>
				dj.fs->wflag = 1;
 801188c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011890:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011894:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011898:	2201      	movs	r2, #1
 801189a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 801189e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d059      	beq.n	801195a <f_open+0x33a>
					dw = dj.fs->winsect;
 80118a6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80118aa:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80118ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118b2:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 80118b6:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 80118ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80118be:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80118c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118c6:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80118ca:	4618      	mov	r0, r3
 80118cc:	f7fe fde3 	bl	8010496 <remove_chain>
 80118d0:	4603      	mov	r3, r0
 80118d2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80118d6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d13d      	bne.n	801195a <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80118de:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80118e2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80118e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80118ea:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80118ee:	3a01      	subs	r2, #1
 80118f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
						res = move_window(dj.fs, dw);
 80118f4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80118f8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80118fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011900:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8011904:	4618      	mov	r0, r3
 8011906:	f7fe fb02 	bl	800ff0e <move_window>
 801190a:	4603      	mov	r3, r0
 801190c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011910:	e023      	b.n	801195a <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8011912:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011916:	2b00      	cmp	r3, #0
 8011918:	d11f      	bne.n	801195a <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 801191a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801191e:	330b      	adds	r3, #11
 8011920:	781b      	ldrb	r3, [r3, #0]
 8011922:	f003 0310 	and.w	r3, r3, #16
 8011926:	2b00      	cmp	r3, #0
 8011928:	d003      	beq.n	8011932 <f_open+0x312>
					res = FR_NO_FILE;
 801192a:	2304      	movs	r3, #4
 801192c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8011930:	e013      	b.n	801195a <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8011932:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011936:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801193a:	781b      	ldrb	r3, [r3, #0]
 801193c:	f003 0302 	and.w	r3, r3, #2
 8011940:	2b00      	cmp	r3, #0
 8011942:	d00a      	beq.n	801195a <f_open+0x33a>
 8011944:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011948:	330b      	adds	r3, #11
 801194a:	781b      	ldrb	r3, [r3, #0]
 801194c:	f003 0301 	and.w	r3, r3, #1
 8011950:	2b00      	cmp	r3, #0
 8011952:	d002      	beq.n	801195a <f_open+0x33a>
						res = FR_DENIED;
 8011954:	2307      	movs	r3, #7
 8011956:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 801195a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 801195e:	2b00      	cmp	r3, #0
 8011960:	d153      	bne.n	8011a0a <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011962:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011966:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801196a:	781b      	ldrb	r3, [r3, #0]
 801196c:	f003 0308 	and.w	r3, r3, #8
 8011970:	2b00      	cmp	r3, #0
 8011972:	d00b      	beq.n	801198c <f_open+0x36c>
				mode |= FA__WRITTEN;
 8011974:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011978:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801197c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8011980:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8011984:	7812      	ldrb	r2, [r2, #0]
 8011986:	f042 0220 	orr.w	r2, r2, #32
 801198a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 801198c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011990:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011994:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011998:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 801199c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80119a0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 80119aa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80119ae:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80119b8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80119bc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80119c0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80119c4:	781b      	ldrb	r3, [r3, #0]
 80119c6:	f023 0301 	bic.w	r3, r3, #1
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	bf14      	ite	ne
 80119ce:	2301      	movne	r3, #1
 80119d0:	2300      	moveq	r3, #0
 80119d2:	b2db      	uxtb	r3, r3
 80119d4:	461a      	mov	r2, r3
 80119d6:	f107 0320 	add.w	r3, r7, #32
 80119da:	4611      	mov	r1, r2
 80119dc:	4618      	mov	r0, r3
 80119de:	f7fe f929 	bl	800fc34 <inc_lock>
 80119e2:	4602      	mov	r2, r0
 80119e4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80119e8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80119f2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80119f6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d102      	bne.n	8011a0a <f_open+0x3ea>
 8011a04:	2302      	movs	r3, #2
 8011a06:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8011a0a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d178      	bne.n	8011b04 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8011a12:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a16:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8011a20:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8011a24:	7812      	ldrb	r2, [r2, #0]
 8011a26:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8011a2a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a2e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	2200      	movs	r2, #0
 8011a36:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8011a3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a3e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011a42:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011a46:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	f7ff f823 	bl	8010a96 <ld_clust>
 8011a50:	4602      	mov	r2, r0
 8011a52:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a56:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8011a60:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011a64:	331f      	adds	r3, #31
 8011a66:	781b      	ldrb	r3, [r3, #0]
 8011a68:	061a      	lsls	r2, r3, #24
 8011a6a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8011a6e:	331e      	adds	r3, #30
 8011a70:	781b      	ldrb	r3, [r3, #0]
 8011a72:	041b      	lsls	r3, r3, #16
 8011a74:	4313      	orrs	r3, r2
 8011a76:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8011a7a:	321d      	adds	r2, #29
 8011a7c:	7812      	ldrb	r2, [r2, #0]
 8011a7e:	0212      	lsls	r2, r2, #8
 8011a80:	4313      	orrs	r3, r2
 8011a82:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8011a86:	321c      	adds	r2, #28
 8011a88:	7812      	ldrb	r2, [r2, #0]
 8011a8a:	431a      	orrs	r2, r3
 8011a8c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a90:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8011a9a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011a9e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8011aaa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011aae:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8011aba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011abe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8011aca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011ace:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011ad2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011ad6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011ada:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8011ae4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011ae8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011af2:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8011af6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011afa:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8011b04:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8011b08:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8011b0c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011b10:	f897 224f 	ldrb.w	r2, [r7, #591]	; 0x24f
 8011b14:	4611      	mov	r1, r2
 8011b16:	4618      	mov	r0, r3
 8011b18:	f7fd ffdd 	bl	800fad6 <unlock_fs>
 8011b1c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8011b26:	46bd      	mov	sp, r7
 8011b28:	bd80      	pop	{r7, pc}

08011b2a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011b2a:	b580      	push	{r7, lr}
 8011b2c:	b08a      	sub	sp, #40	; 0x28
 8011b2e:	af00      	add	r7, sp, #0
 8011b30:	60f8      	str	r0, [r7, #12]
 8011b32:	60b9      	str	r1, [r7, #8]
 8011b34:	607a      	str	r2, [r7, #4]
 8011b36:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	2200      	movs	r2, #0
 8011b40:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8011b42:	68f8      	ldr	r0, [r7, #12]
 8011b44:	f7ff fd2e 	bl	80115a4 <validate>
 8011b48:	4603      	mov	r3, r0
 8011b4a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8011b4c:	7dfb      	ldrb	r3, [r7, #23]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d009      	beq.n	8011b66 <f_write+0x3c>
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011b58:	7dfa      	ldrb	r2, [r7, #23]
 8011b5a:	4611      	mov	r1, r2
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	f7fd ffba 	bl	800fad6 <unlock_fs>
 8011b62:	7dfb      	ldrb	r3, [r7, #23]
 8011b64:	e1d4      	b.n	8011f10 <f_write+0x3e6>
	if (fp->err)							/* Check error */
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d00d      	beq.n	8011b8c <f_write+0x62>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011b7c:	4619      	mov	r1, r3
 8011b7e:	4610      	mov	r0, r2
 8011b80:	f7fd ffa9 	bl	800fad6 <unlock_fs>
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8011b8a:	e1c1      	b.n	8011f10 <f_write+0x3e6>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011b92:	f003 0302 	and.w	r3, r3, #2
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d108      	bne.n	8011bac <f_write+0x82>
		LEAVE_FF(fp->fs, FR_DENIED);
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011ba0:	2107      	movs	r1, #7
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7fd ff97 	bl	800fad6 <unlock_fs>
 8011ba8:	2307      	movs	r3, #7
 8011baa:	e1b1      	b.n	8011f10 <f_write+0x3e6>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	441a      	add	r2, r3
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011bbc:	429a      	cmp	r2, r3
 8011bbe:	f080 8182 	bcs.w	8011ec6 <f_write+0x39c>
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8011bc6:	e17e      	b.n	8011ec6 <f_write+0x39c>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	f040 813e 	bne.w	8011e54 <f_write+0x32a>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011bde:	0a5b      	lsrs	r3, r3, #9
 8011be0:	b2da      	uxtb	r2, r3
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011be8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011bec:	3b01      	subs	r3, #1
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	4013      	ands	r3, r2
 8011bf2:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8011bf4:	7dbb      	ldrb	r3, [r7, #22]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d15f      	bne.n	8011cba <f_write+0x190>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d10f      	bne.n	8011c24 <f_write+0xfa>
					clst = fp->sclust;		/* Follow from the origin */
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011c0a:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8011c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d121      	bne.n	8011c56 <f_write+0x12c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c18:	2100      	movs	r1, #0
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f7fe fc95 	bl	801054a <create_chain>
 8011c20:	6278      	str	r0, [r7, #36]	; 0x24
 8011c22:	e018      	b.n	8011c56 <f_write+0x12c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d008      	beq.n	8011c40 <f_write+0x116>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011c34:	4619      	mov	r1, r3
 8011c36:	68f8      	ldr	r0, [r7, #12]
 8011c38:	f7fe fd24 	bl	8010684 <clmt_clust>
 8011c3c:	6278      	str	r0, [r7, #36]	; 0x24
 8011c3e:	e00a      	b.n	8011c56 <f_write+0x12c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	4610      	mov	r0, r2
 8011c50:	f7fe fc7b 	bl	801054a <create_chain>
 8011c54:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	f000 8139 	beq.w	8011ed0 <f_write+0x3a6>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8011c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c60:	2b01      	cmp	r3, #1
 8011c62:	d10c      	bne.n	8011c7e <f_write+0x154>
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	2202      	movs	r2, #2
 8011c68:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c72:	2102      	movs	r1, #2
 8011c74:	4618      	mov	r0, r3
 8011c76:	f7fd ff2e 	bl	800fad6 <unlock_fs>
 8011c7a:	2302      	movs	r3, #2
 8011c7c:	e148      	b.n	8011f10 <f_write+0x3e6>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8011c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c84:	d10c      	bne.n	8011ca0 <f_write+0x176>
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	2201      	movs	r2, #1
 8011c8a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011c94:	2101      	movs	r1, #1
 8011c96:	4618      	mov	r0, r3
 8011c98:	f7fd ff1d 	bl	800fad6 <unlock_fs>
 8011c9c:	2301      	movs	r3, #1
 8011c9e:	e137      	b.n	8011f10 <f_write+0x3e6>
				fp->clust = clst;			/* Update current cluster */
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ca4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d103      	bne.n	8011cba <f_write+0x190>
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011cb6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d024      	beq.n	8011d12 <f_write+0x1e8>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011cce:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011cd2:	68f9      	ldr	r1, [r7, #12]
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011cda:	2301      	movs	r3, #1
 8011cdc:	f7fd fe36 	bl	800f94c <disk_write>
 8011ce0:	4603      	mov	r3, r0
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d00c      	beq.n	8011d00 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	2201      	movs	r2, #1
 8011cea:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011cf4:	2101      	movs	r1, #1
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	f7fd feed 	bl	800fad6 <unlock_fs>
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	e107      	b.n	8011f10 <f_write+0x3e6>
				fp->flag &= ~FA__DIRTY;
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011d06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011d0a:	b2da      	uxtb	r2, r3
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011d1e:	4619      	mov	r1, r3
 8011d20:	4610      	mov	r0, r2
 8011d22:	f7fe f9cf 	bl	80100c4 <clust2sect>
 8011d26:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8011d28:	693b      	ldr	r3, [r7, #16]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d10c      	bne.n	8011d48 <f_write+0x21e>
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	2202      	movs	r2, #2
 8011d32:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011d3c:	2102      	movs	r1, #2
 8011d3e:	4618      	mov	r0, r3
 8011d40:	f7fd fec9 	bl	800fad6 <unlock_fs>
 8011d44:	2302      	movs	r3, #2
 8011d46:	e0e3      	b.n	8011f10 <f_write+0x3e6>
			sect += csect;
 8011d48:	7dbb      	ldrb	r3, [r7, #22]
 8011d4a:	693a      	ldr	r2, [r7, #16]
 8011d4c:	4413      	add	r3, r2
 8011d4e:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	0a5b      	lsrs	r3, r3, #9
 8011d54:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011d56:	69fb      	ldr	r3, [r7, #28]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d04f      	beq.n	8011dfc <f_write+0x2d2>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8011d5c:	7dba      	ldrb	r2, [r7, #22]
 8011d5e:	69fb      	ldr	r3, [r7, #28]
 8011d60:	4413      	add	r3, r2
 8011d62:	68fa      	ldr	r2, [r7, #12]
 8011d64:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8011d68:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8011d6c:	4293      	cmp	r3, r2
 8011d6e:	d908      	bls.n	8011d82 <f_write+0x258>
					cc = fp->fs->csize - csect;
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011d76:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011d7a:	461a      	mov	r2, r3
 8011d7c:	7dbb      	ldrb	r3, [r7, #22]
 8011d7e:	1ad3      	subs	r3, r2, r3
 8011d80:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011d88:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011d8c:	69fb      	ldr	r3, [r7, #28]
 8011d8e:	693a      	ldr	r2, [r7, #16]
 8011d90:	69b9      	ldr	r1, [r7, #24]
 8011d92:	f7fd fddb 	bl	800f94c <disk_write>
 8011d96:	4603      	mov	r3, r0
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d00c      	beq.n	8011db6 <f_write+0x28c>
					ABORT(fp->fs, FR_DISK_ERR);
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	2201      	movs	r2, #1
 8011da0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011daa:	2101      	movs	r1, #1
 8011dac:	4618      	mov	r0, r3
 8011dae:	f7fd fe92 	bl	800fad6 <unlock_fs>
 8011db2:	2301      	movs	r3, #1
 8011db4:	e0ac      	b.n	8011f10 <f_write+0x3e6>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011dbc:	693b      	ldr	r3, [r7, #16]
 8011dbe:	1ad3      	subs	r3, r2, r3
 8011dc0:	69fa      	ldr	r2, [r7, #28]
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	d916      	bls.n	8011df4 <f_write+0x2ca>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8011dc6:	68f8      	ldr	r0, [r7, #12]
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011dce:	693b      	ldr	r3, [r7, #16]
 8011dd0:	1ad3      	subs	r3, r2, r3
 8011dd2:	025b      	lsls	r3, r3, #9
 8011dd4:	69ba      	ldr	r2, [r7, #24]
 8011dd6:	4413      	add	r3, r2
 8011dd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011ddc:	4619      	mov	r1, r3
 8011dde:	f7fd fdf3 	bl	800f9c8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011de8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011dec:	b2da      	uxtb	r2, r3
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8011df4:	69fb      	ldr	r3, [r7, #28]
 8011df6:	025b      	lsls	r3, r3, #9
 8011df8:	623b      	str	r3, [r7, #32]
				continue;
 8011dfa:	e04e      	b.n	8011e9a <f_write+0x370>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011e02:	693a      	ldr	r2, [r7, #16]
 8011e04:	429a      	cmp	r2, r3
 8011e06:	d021      	beq.n	8011e4c <f_write+0x322>
				if (fp->fptr < fp->fsize &&
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011e14:	429a      	cmp	r2, r3
 8011e16:	d219      	bcs.n	8011e4c <f_write+0x322>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011e1e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011e22:	68f9      	ldr	r1, [r7, #12]
 8011e24:	2301      	movs	r3, #1
 8011e26:	693a      	ldr	r2, [r7, #16]
 8011e28:	f7fd fd70 	bl	800f90c <disk_read>
 8011e2c:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d00c      	beq.n	8011e4c <f_write+0x322>
						ABORT(fp->fs, FR_DISK_ERR);
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	2201      	movs	r2, #1
 8011e36:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011e40:	2101      	movs	r1, #1
 8011e42:	4618      	mov	r0, r3
 8011e44:	f7fd fe47 	bl	800fad6 <unlock_fs>
 8011e48:	2301      	movs	r3, #1
 8011e4a:	e061      	b.n	8011f10 <f_write+0x3e6>
			}
#endif
			fp->dsect = sect;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	693a      	ldr	r2, [r7, #16]
 8011e50:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e5e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011e62:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8011e64:	6a3a      	ldr	r2, [r7, #32]
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	429a      	cmp	r2, r3
 8011e6a:	d901      	bls.n	8011e70 <f_write+0x346>
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8011e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e7a:	68fa      	ldr	r2, [r7, #12]
 8011e7c:	4413      	add	r3, r2
 8011e7e:	6a3a      	ldr	r2, [r7, #32]
 8011e80:	69b9      	ldr	r1, [r7, #24]
 8011e82:	4618      	mov	r0, r3
 8011e84:	f7fd fda0 	bl	800f9c8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e92:	b2da      	uxtb	r2, r3
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8011e9a:	69ba      	ldr	r2, [r7, #24]
 8011e9c:	6a3b      	ldr	r3, [r7, #32]
 8011e9e:	4413      	add	r3, r2
 8011ea0:	61bb      	str	r3, [r7, #24]
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011ea8:	6a3b      	ldr	r3, [r7, #32]
 8011eaa:	441a      	add	r2, r3
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8011eb2:	683b      	ldr	r3, [r7, #0]
 8011eb4:	681a      	ldr	r2, [r3, #0]
 8011eb6:	6a3b      	ldr	r3, [r7, #32]
 8011eb8:	441a      	add	r2, r3
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	601a      	str	r2, [r3, #0]
 8011ebe:	687a      	ldr	r2, [r7, #4]
 8011ec0:	6a3b      	ldr	r3, [r7, #32]
 8011ec2:	1ad3      	subs	r3, r2, r3
 8011ec4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	f47f ae7d 	bne.w	8011bc8 <f_write+0x9e>
 8011ece:	e000      	b.n	8011ed2 <f_write+0x3a8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011ed0:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011ede:	429a      	cmp	r2, r3
 8011ee0:	d905      	bls.n	8011eee <f_write+0x3c4>
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011ef4:	f043 0320 	orr.w	r3, r3, #32
 8011ef8:	b2da      	uxtb	r2, r3
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f06:	2100      	movs	r1, #0
 8011f08:	4618      	mov	r0, r3
 8011f0a:	f7fd fde4 	bl	800fad6 <unlock_fs>
 8011f0e:	2300      	movs	r3, #0
}
 8011f10:	4618      	mov	r0, r3
 8011f12:	3728      	adds	r7, #40	; 0x28
 8011f14:	46bd      	mov	sp, r7
 8011f16:	bd80      	pop	{r7, pc}

08011f18 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b086      	sub	sp, #24
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8011f20:	6878      	ldr	r0, [r7, #4]
 8011f22:	f7ff fb3f 	bl	80115a4 <validate>
 8011f26:	4603      	mov	r3, r0
 8011f28:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011f2a:	7dfb      	ldrb	r3, [r7, #23]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	f040 80af 	bne.w	8012090 <f_sync+0x178>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011f38:	f003 0320 	and.w	r3, r3, #32
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	f000 80a7 	beq.w	8012090 <f_sync+0x178>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d020      	beq.n	8011f92 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f56:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011f5a:	6879      	ldr	r1, [r7, #4]
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011f62:	2301      	movs	r3, #1
 8011f64:	f7fd fcf2 	bl	800f94c <disk_write>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d008      	beq.n	8011f80 <f_sync+0x68>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011f74:	2101      	movs	r1, #1
 8011f76:	4618      	mov	r0, r3
 8011f78:	f7fd fdad 	bl	800fad6 <unlock_fs>
 8011f7c:	2301      	movs	r3, #1
 8011f7e:	e090      	b.n	80120a2 <f_sync+0x18a>
				fp->flag &= ~FA__DIRTY;
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011f8a:	b2da      	uxtb	r2, r3
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8011f9e:	4619      	mov	r1, r3
 8011fa0:	4610      	mov	r0, r2
 8011fa2:	f7fd ffb4 	bl	800ff0e <move_window>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8011faa:	7dfb      	ldrb	r3, [r7, #23]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d16f      	bne.n	8012090 <f_sync+0x178>
				dir = fp->dir_ptr;
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011fb6:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	330b      	adds	r3, #11
 8011fbc:	781a      	ldrb	r2, [r3, #0]
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	330b      	adds	r3, #11
 8011fc2:	f042 0220 	orr.w	r2, r2, #32
 8011fc6:	b2d2      	uxtb	r2, r2
 8011fc8:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8011fd0:	693b      	ldr	r3, [r7, #16]
 8011fd2:	331c      	adds	r3, #28
 8011fd4:	b2d2      	uxtb	r2, r2
 8011fd6:	701a      	strb	r2, [r3, #0]
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011fde:	b29b      	uxth	r3, r3
 8011fe0:	0a1b      	lsrs	r3, r3, #8
 8011fe2:	b29a      	uxth	r2, r3
 8011fe4:	693b      	ldr	r3, [r7, #16]
 8011fe6:	331d      	adds	r3, #29
 8011fe8:	b2d2      	uxtb	r2, r2
 8011fea:	701a      	strb	r2, [r3, #0]
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011ff2:	0c1a      	lsrs	r2, r3, #16
 8011ff4:	693b      	ldr	r3, [r7, #16]
 8011ff6:	331e      	adds	r3, #30
 8011ff8:	b2d2      	uxtb	r2, r2
 8011ffa:	701a      	strb	r2, [r3, #0]
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8012002:	0e1a      	lsrs	r2, r3, #24
 8012004:	693b      	ldr	r3, [r7, #16]
 8012006:	331f      	adds	r3, #31
 8012008:	b2d2      	uxtb	r2, r2
 801200a:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012012:	4619      	mov	r1, r3
 8012014:	6938      	ldr	r0, [r7, #16]
 8012016:	f7fe fd6b 	bl	8010af0 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 801201a:	f7fc f8af 	bl	800e17c <get_fattime>
 801201e:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8012020:	693b      	ldr	r3, [r7, #16]
 8012022:	3316      	adds	r3, #22
 8012024:	68fa      	ldr	r2, [r7, #12]
 8012026:	b2d2      	uxtb	r2, r2
 8012028:	701a      	strb	r2, [r3, #0]
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	b29b      	uxth	r3, r3
 801202e:	0a1b      	lsrs	r3, r3, #8
 8012030:	b29a      	uxth	r2, r3
 8012032:	693b      	ldr	r3, [r7, #16]
 8012034:	3317      	adds	r3, #23
 8012036:	b2d2      	uxtb	r2, r2
 8012038:	701a      	strb	r2, [r3, #0]
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	0c1a      	lsrs	r2, r3, #16
 801203e:	693b      	ldr	r3, [r7, #16]
 8012040:	3318      	adds	r3, #24
 8012042:	b2d2      	uxtb	r2, r2
 8012044:	701a      	strb	r2, [r3, #0]
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	0e1a      	lsrs	r2, r3, #24
 801204a:	693b      	ldr	r3, [r7, #16]
 801204c:	3319      	adds	r3, #25
 801204e:	b2d2      	uxtb	r2, r2
 8012050:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8012052:	693b      	ldr	r3, [r7, #16]
 8012054:	3312      	adds	r3, #18
 8012056:	2200      	movs	r2, #0
 8012058:	701a      	strb	r2, [r3, #0]
 801205a:	693b      	ldr	r3, [r7, #16]
 801205c:	3313      	adds	r3, #19
 801205e:	2200      	movs	r2, #0
 8012060:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8012068:	f023 0320 	bic.w	r3, r3, #32
 801206c:	b2da      	uxtb	r2, r3
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801207a:	2201      	movs	r2, #1
 801207c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012086:	4618      	mov	r0, r3
 8012088:	f7fd ff6f 	bl	800ff6a <sync_fs>
 801208c:	4603      	mov	r3, r0
 801208e:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8012096:	7dfa      	ldrb	r2, [r7, #23]
 8012098:	4611      	mov	r1, r2
 801209a:	4618      	mov	r0, r3
 801209c:	f7fd fd1b 	bl	800fad6 <unlock_fs>
 80120a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3718      	adds	r7, #24
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}

080120aa <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80120aa:	b580      	push	{r7, lr}
 80120ac:	b084      	sub	sp, #16
 80120ae:	af00      	add	r7, sp, #0
 80120b0:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80120b2:	6878      	ldr	r0, [r7, #4]
 80120b4:	f7ff ff30 	bl	8011f18 <f_sync>
 80120b8:	4603      	mov	r3, r0
 80120ba:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80120bc:	7bfb      	ldrb	r3, [r7, #15]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d11e      	bne.n	8012100 <f_close+0x56>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80120c2:	6878      	ldr	r0, [r7, #4]
 80120c4:	f7ff fa6e 	bl	80115a4 <validate>
 80120c8:	4603      	mov	r3, r0
 80120ca:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80120cc:	7bfb      	ldrb	r3, [r7, #15]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d116      	bne.n	8012100 <f_close+0x56>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80120d8:	60bb      	str	r3, [r7, #8]
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80120e0:	4618      	mov	r0, r3
 80120e2:	f7fd fe5d 	bl	800fda0 <dec_lock>
 80120e6:	4603      	mov	r3, r0
 80120e8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80120ea:	7bfb      	ldrb	r3, [r7, #15]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d103      	bne.n	80120f8 <f_close+0x4e>
#endif
				fp->fs = 0;				/* Invalidate file object */
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2200      	movs	r2, #0
 80120f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80120f8:	2100      	movs	r1, #0
 80120fa:	68b8      	ldr	r0, [r7, #8]
 80120fc:	f7fd fceb 	bl	800fad6 <unlock_fs>
#endif
		}
	}
	return res;
 8012100:	7bfb      	ldrb	r3, [r7, #15]
}
 8012102:	4618      	mov	r0, r3
 8012104:	3710      	adds	r7, #16
 8012106:	46bd      	mov	sp, r7
 8012108:	bd80      	pop	{r7, pc}
	...

0801210c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801210c:	b480      	push	{r7}
 801210e:	b087      	sub	sp, #28
 8012110:	af00      	add	r7, sp, #0
 8012112:	60f8      	str	r0, [r7, #12]
 8012114:	60b9      	str	r1, [r7, #8]
 8012116:	4613      	mov	r3, r2
 8012118:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801211a:	2301      	movs	r3, #1
 801211c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801211e:	2300      	movs	r3, #0
 8012120:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8012122:	4b1e      	ldr	r3, [pc, #120]	; (801219c <FATFS_LinkDriverEx+0x90>)
 8012124:	7a5b      	ldrb	r3, [r3, #9]
 8012126:	b2db      	uxtb	r3, r3
 8012128:	2b01      	cmp	r3, #1
 801212a:	d831      	bhi.n	8012190 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801212c:	4b1b      	ldr	r3, [pc, #108]	; (801219c <FATFS_LinkDriverEx+0x90>)
 801212e:	7a5b      	ldrb	r3, [r3, #9]
 8012130:	b2db      	uxtb	r3, r3
 8012132:	461a      	mov	r2, r3
 8012134:	4b19      	ldr	r3, [pc, #100]	; (801219c <FATFS_LinkDriverEx+0x90>)
 8012136:	2100      	movs	r1, #0
 8012138:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 801213a:	4b18      	ldr	r3, [pc, #96]	; (801219c <FATFS_LinkDriverEx+0x90>)
 801213c:	7a5b      	ldrb	r3, [r3, #9]
 801213e:	b2db      	uxtb	r3, r3
 8012140:	4a16      	ldr	r2, [pc, #88]	; (801219c <FATFS_LinkDriverEx+0x90>)
 8012142:	009b      	lsls	r3, r3, #2
 8012144:	4413      	add	r3, r2
 8012146:	68fa      	ldr	r2, [r7, #12]
 8012148:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 801214a:	4b14      	ldr	r3, [pc, #80]	; (801219c <FATFS_LinkDriverEx+0x90>)
 801214c:	7a5b      	ldrb	r3, [r3, #9]
 801214e:	b2db      	uxtb	r3, r3
 8012150:	461a      	mov	r2, r3
 8012152:	4b12      	ldr	r3, [pc, #72]	; (801219c <FATFS_LinkDriverEx+0x90>)
 8012154:	4413      	add	r3, r2
 8012156:	79fa      	ldrb	r2, [r7, #7]
 8012158:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801215a:	4b10      	ldr	r3, [pc, #64]	; (801219c <FATFS_LinkDriverEx+0x90>)
 801215c:	7a5b      	ldrb	r3, [r3, #9]
 801215e:	b2db      	uxtb	r3, r3
 8012160:	1c5a      	adds	r2, r3, #1
 8012162:	b2d1      	uxtb	r1, r2
 8012164:	4a0d      	ldr	r2, [pc, #52]	; (801219c <FATFS_LinkDriverEx+0x90>)
 8012166:	7251      	strb	r1, [r2, #9]
 8012168:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801216a:	7dbb      	ldrb	r3, [r7, #22]
 801216c:	3330      	adds	r3, #48	; 0x30
 801216e:	b2da      	uxtb	r2, r3
 8012170:	68bb      	ldr	r3, [r7, #8]
 8012172:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012174:	68bb      	ldr	r3, [r7, #8]
 8012176:	3301      	adds	r3, #1
 8012178:	223a      	movs	r2, #58	; 0x3a
 801217a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	3302      	adds	r3, #2
 8012180:	222f      	movs	r2, #47	; 0x2f
 8012182:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012184:	68bb      	ldr	r3, [r7, #8]
 8012186:	3303      	adds	r3, #3
 8012188:	2200      	movs	r2, #0
 801218a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801218c:	2300      	movs	r3, #0
 801218e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8012190:	7dfb      	ldrb	r3, [r7, #23]
}
 8012192:	4618      	mov	r0, r3
 8012194:	371c      	adds	r7, #28
 8012196:	46bd      	mov	sp, r7
 8012198:	bc80      	pop	{r7}
 801219a:	4770      	bx	lr
 801219c:	20000d0c 	.word	0x20000d0c

080121a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b082      	sub	sp, #8
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	6078      	str	r0, [r7, #4]
 80121a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80121aa:	2200      	movs	r2, #0
 80121ac:	6839      	ldr	r1, [r7, #0]
 80121ae:	6878      	ldr	r0, [r7, #4]
 80121b0:	f7ff ffac 	bl	801210c <FATFS_LinkDriverEx>
 80121b4:	4603      	mov	r3, r0
}
 80121b6:	4618      	mov	r0, r3
 80121b8:	3708      	adds	r7, #8
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}
	...

080121c0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b082      	sub	sp, #8
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	4603      	mov	r3, r0
 80121c8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80121ca:	4b0b      	ldr	r3, [pc, #44]	; (80121f8 <SD_initialize+0x38>)
 80121cc:	2201      	movs	r2, #1
 80121ce:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80121d0:	f7fb ffdc 	bl	800e18c <BSP_SD_Init>
 80121d4:	4603      	mov	r3, r0
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d107      	bne.n	80121ea <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80121da:	4b07      	ldr	r3, [pc, #28]	; (80121f8 <SD_initialize+0x38>)
 80121dc:	781b      	ldrb	r3, [r3, #0]
 80121de:	b2db      	uxtb	r3, r3
 80121e0:	f023 0301 	bic.w	r3, r3, #1
 80121e4:	b2da      	uxtb	r2, r3
 80121e6:	4b04      	ldr	r3, [pc, #16]	; (80121f8 <SD_initialize+0x38>)
 80121e8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80121ea:	4b03      	ldr	r3, [pc, #12]	; (80121f8 <SD_initialize+0x38>)
 80121ec:	781b      	ldrb	r3, [r3, #0]
 80121ee:	b2db      	uxtb	r3, r3
}
 80121f0:	4618      	mov	r0, r3
 80121f2:	3708      	adds	r7, #8
 80121f4:	46bd      	mov	sp, r7
 80121f6:	bd80      	pop	{r7, pc}
 80121f8:	200000f0 	.word	0x200000f0

080121fc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80121fc:	b580      	push	{r7, lr}
 80121fe:	b082      	sub	sp, #8
 8012200:	af00      	add	r7, sp, #0
 8012202:	4603      	mov	r3, r0
 8012204:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8012206:	4b0b      	ldr	r3, [pc, #44]	; (8012234 <SD_status+0x38>)
 8012208:	2201      	movs	r2, #1
 801220a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 801220c:	f7fc f820 	bl	800e250 <BSP_SD_GetCardState>
 8012210:	4603      	mov	r3, r0
 8012212:	2b00      	cmp	r3, #0
 8012214:	d107      	bne.n	8012226 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8012216:	4b07      	ldr	r3, [pc, #28]	; (8012234 <SD_status+0x38>)
 8012218:	781b      	ldrb	r3, [r3, #0]
 801221a:	b2db      	uxtb	r3, r3
 801221c:	f023 0301 	bic.w	r3, r3, #1
 8012220:	b2da      	uxtb	r2, r3
 8012222:	4b04      	ldr	r3, [pc, #16]	; (8012234 <SD_status+0x38>)
 8012224:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8012226:	4b03      	ldr	r3, [pc, #12]	; (8012234 <SD_status+0x38>)
 8012228:	781b      	ldrb	r3, [r3, #0]
 801222a:	b2db      	uxtb	r3, r3
}
 801222c:	4618      	mov	r0, r3
 801222e:	3708      	adds	r7, #8
 8012230:	46bd      	mov	sp, r7
 8012232:	bd80      	pop	{r7, pc}
 8012234:	200000f0 	.word	0x200000f0

08012238 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b086      	sub	sp, #24
 801223c:	af00      	add	r7, sp, #0
 801223e:	60b9      	str	r1, [r7, #8]
 8012240:	607a      	str	r2, [r7, #4]
 8012242:	603b      	str	r3, [r7, #0]
 8012244:	4603      	mov	r3, r0
 8012246:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012248:	2301      	movs	r3, #1
 801224a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 801224c:	4b0f      	ldr	r3, [pc, #60]	; (801228c <SD_read+0x54>)
 801224e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8012250:	4b0f      	ldr	r3, [pc, #60]	; (8012290 <SD_read+0x58>)
 8012252:	683a      	ldr	r2, [r7, #0]
 8012254:	6879      	ldr	r1, [r7, #4]
 8012256:	68b8      	ldr	r0, [r7, #8]
 8012258:	f7fb ffbe 	bl	800e1d8 <BSP_SD_ReadBlocks>
 801225c:	4603      	mov	r3, r0
 801225e:	2b00      	cmp	r3, #0
 8012260:	d10e      	bne.n	8012280 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8012262:	e006      	b.n	8012272 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8012264:	693b      	ldr	r3, [r7, #16]
 8012266:	1e5a      	subs	r2, r3, #1
 8012268:	613a      	str	r2, [r7, #16]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d101      	bne.n	8012272 <SD_read+0x3a>
      {
        return RES_ERROR;
 801226e:	2301      	movs	r3, #1
 8012270:	e007      	b.n	8012282 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8012272:	f7fb ffed 	bl	800e250 <BSP_SD_GetCardState>
 8012276:	4603      	mov	r3, r0
 8012278:	2b00      	cmp	r3, #0
 801227a:	d1f3      	bne.n	8012264 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 801227c:	2300      	movs	r3, #0
 801227e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8012280:	7dfb      	ldrb	r3, [r7, #23]
}
 8012282:	4618      	mov	r0, r3
 8012284:	3718      	adds	r7, #24
 8012286:	46bd      	mov	sp, r7
 8012288:	bd80      	pop	{r7, pc}
 801228a:	bf00      	nop
 801228c:	000186a0 	.word	0x000186a0
 8012290:	05f5e100 	.word	0x05f5e100

08012294 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b086      	sub	sp, #24
 8012298:	af00      	add	r7, sp, #0
 801229a:	60b9      	str	r1, [r7, #8]
 801229c:	607a      	str	r2, [r7, #4]
 801229e:	603b      	str	r3, [r7, #0]
 80122a0:	4603      	mov	r3, r0
 80122a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80122a4:	2301      	movs	r3, #1
 80122a6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80122a8:	4b0f      	ldr	r3, [pc, #60]	; (80122e8 <SD_write+0x54>)
 80122aa:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80122ac:	4b0f      	ldr	r3, [pc, #60]	; (80122ec <SD_write+0x58>)
 80122ae:	683a      	ldr	r2, [r7, #0]
 80122b0:	6879      	ldr	r1, [r7, #4]
 80122b2:	68b8      	ldr	r0, [r7, #8]
 80122b4:	f7fb ffae 	bl	800e214 <BSP_SD_WriteBlocks>
 80122b8:	4603      	mov	r3, r0
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d10e      	bne.n	80122dc <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80122be:	e006      	b.n	80122ce <SD_write+0x3a>
    {
      if (timeout-- == 0)
 80122c0:	693b      	ldr	r3, [r7, #16]
 80122c2:	1e5a      	subs	r2, r3, #1
 80122c4:	613a      	str	r2, [r7, #16]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d101      	bne.n	80122ce <SD_write+0x3a>
      {
        return RES_ERROR;
 80122ca:	2301      	movs	r3, #1
 80122cc:	e007      	b.n	80122de <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80122ce:	f7fb ffbf 	bl	800e250 <BSP_SD_GetCardState>
 80122d2:	4603      	mov	r3, r0
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d1f3      	bne.n	80122c0 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 80122d8:	2300      	movs	r3, #0
 80122da:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80122dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80122de:	4618      	mov	r0, r3
 80122e0:	3718      	adds	r7, #24
 80122e2:	46bd      	mov	sp, r7
 80122e4:	bd80      	pop	{r7, pc}
 80122e6:	bf00      	nop
 80122e8:	000186a0 	.word	0x000186a0
 80122ec:	05f5e100 	.word	0x05f5e100

080122f0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b08c      	sub	sp, #48	; 0x30
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	4603      	mov	r3, r0
 80122f8:	603a      	str	r2, [r7, #0]
 80122fa:	71fb      	strb	r3, [r7, #7]
 80122fc:	460b      	mov	r3, r1
 80122fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012300:	2301      	movs	r3, #1
 8012302:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012306:	4b24      	ldr	r3, [pc, #144]	; (8012398 <SD_ioctl+0xa8>)
 8012308:	781b      	ldrb	r3, [r3, #0]
 801230a:	b2db      	uxtb	r3, r3
 801230c:	f003 0301 	and.w	r3, r3, #1
 8012310:	2b00      	cmp	r3, #0
 8012312:	d001      	beq.n	8012318 <SD_ioctl+0x28>
 8012314:	2303      	movs	r3, #3
 8012316:	e03b      	b.n	8012390 <SD_ioctl+0xa0>
  
  switch (cmd)
 8012318:	79bb      	ldrb	r3, [r7, #6]
 801231a:	2b03      	cmp	r3, #3
 801231c:	d833      	bhi.n	8012386 <SD_ioctl+0x96>
 801231e:	a201      	add	r2, pc, #4	; (adr r2, 8012324 <SD_ioctl+0x34>)
 8012320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012324:	08012335 	.word	0x08012335
 8012328:	0801233d 	.word	0x0801233d
 801232c:	08012355 	.word	0x08012355
 8012330:	0801236f 	.word	0x0801236f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012334:	2300      	movs	r3, #0
 8012336:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801233a:	e027      	b.n	801238c <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 801233c:	f107 030c 	add.w	r3, r7, #12
 8012340:	4618      	mov	r0, r3
 8012342:	f7fb ff95 	bl	800e270 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801234c:	2300      	movs	r3, #0
 801234e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012352:	e01b      	b.n	801238c <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012354:	f107 030c 	add.w	r3, r7, #12
 8012358:	4618      	mov	r0, r3
 801235a:	f7fb ff89 	bl	800e270 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801235e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012360:	b29a      	uxth	r2, r3
 8012362:	683b      	ldr	r3, [r7, #0]
 8012364:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012366:	2300      	movs	r3, #0
 8012368:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801236c:	e00e      	b.n	801238c <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801236e:	f107 030c 	add.w	r3, r7, #12
 8012372:	4618      	mov	r0, r3
 8012374:	f7fb ff7c 	bl	800e270 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8012378:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801237e:	2300      	movs	r3, #0
 8012380:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8012384:	e002      	b.n	801238c <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 8012386:	2304      	movs	r3, #4
 8012388:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 801238c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8012390:	4618      	mov	r0, r3
 8012392:	3730      	adds	r7, #48	; 0x30
 8012394:	46bd      	mov	sp, r7
 8012396:	bd80      	pop	{r7, pc}
 8012398:	200000f0 	.word	0x200000f0

0801239c <ff_req_grant>:
*/

int ff_req_grant (	/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 801239c:	b580      	push	{r7, lr}
 801239e:	b084      	sub	sp, #16
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80123a4:	2300      	movs	r3, #0
 80123a6:	60fb      	str	r3, [r7, #12]
  
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80123a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80123ac:	6878      	ldr	r0, [r7, #4]
 80123ae:	f000 f827 	bl	8012400 <osSemaphoreWait>
 80123b2:	4603      	mov	r3, r0
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d101      	bne.n	80123bc <ff_req_grant+0x20>
  {
    ret = 1;
 80123b8:	2301      	movs	r3, #1
 80123ba:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 80123bc:	68fb      	ldr	r3, [r7, #12]
}
 80123be:	4618      	mov	r0, r3
 80123c0:	3710      	adds	r7, #16
 80123c2:	46bd      	mov	sp, r7
 80123c4:	bd80      	pop	{r7, pc}

080123c6 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80123c6:	b580      	push	{r7, lr}
 80123c8:	b082      	sub	sp, #8
 80123ca:	af00      	add	r7, sp, #0
 80123cc:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(sobj);
 80123ce:	6878      	ldr	r0, [r7, #4]
 80123d0:	f000 f864 	bl	801249c <osSemaphoreRelease>
}
 80123d4:	bf00      	nop
 80123d6:	3708      	adds	r7, #8
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}

080123dc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80123dc:	b480      	push	{r7}
 80123de:	b083      	sub	sp, #12
 80123e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80123e2:	f3ef 8305 	mrs	r3, IPSR
 80123e6:	607b      	str	r3, [r7, #4]
  return(result);
 80123e8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	bf14      	ite	ne
 80123ee:	2301      	movne	r3, #1
 80123f0:	2300      	moveq	r3, #0
 80123f2:	b2db      	uxtb	r3, r3
}
 80123f4:	4618      	mov	r0, r3
 80123f6:	370c      	adds	r7, #12
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bc80      	pop	{r7}
 80123fc:	4770      	bx	lr
	...

08012400 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b084      	sub	sp, #16
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
 8012408:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801240a:	2300      	movs	r3, #0
 801240c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d101      	bne.n	8012418 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8012414:	2380      	movs	r3, #128	; 0x80
 8012416:	e03a      	b.n	801248e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8012418:	2300      	movs	r3, #0
 801241a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012422:	d103      	bne.n	801242c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8012424:	f04f 33ff 	mov.w	r3, #4294967295
 8012428:	60fb      	str	r3, [r7, #12]
 801242a:	e009      	b.n	8012440 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 801242c:	683b      	ldr	r3, [r7, #0]
 801242e:	2b00      	cmp	r3, #0
 8012430:	d006      	beq.n	8012440 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8012432:	683b      	ldr	r3, [r7, #0]
 8012434:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d101      	bne.n	8012440 <osSemaphoreWait+0x40>
      ticks = 1;
 801243c:	2301      	movs	r3, #1
 801243e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8012440:	f7ff ffcc 	bl	80123dc <inHandlerMode>
 8012444:	4603      	mov	r3, r0
 8012446:	2b00      	cmp	r3, #0
 8012448:	d017      	beq.n	801247a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801244a:	f107 0308 	add.w	r3, r7, #8
 801244e:	461a      	mov	r2, r3
 8012450:	2100      	movs	r1, #0
 8012452:	6878      	ldr	r0, [r7, #4]
 8012454:	f000 fb74 	bl	8012b40 <xQueueReceiveFromISR>
 8012458:	4603      	mov	r3, r0
 801245a:	2b01      	cmp	r3, #1
 801245c:	d001      	beq.n	8012462 <osSemaphoreWait+0x62>
      return osErrorOS;
 801245e:	23ff      	movs	r3, #255	; 0xff
 8012460:	e015      	b.n	801248e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8012462:	68bb      	ldr	r3, [r7, #8]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d011      	beq.n	801248c <osSemaphoreWait+0x8c>
 8012468:	4b0b      	ldr	r3, [pc, #44]	; (8012498 <osSemaphoreWait+0x98>)
 801246a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801246e:	601a      	str	r2, [r3, #0]
 8012470:	f3bf 8f4f 	dsb	sy
 8012474:	f3bf 8f6f 	isb	sy
 8012478:	e008      	b.n	801248c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 801247a:	68f9      	ldr	r1, [r7, #12]
 801247c:	6878      	ldr	r0, [r7, #4]
 801247e:	f000 fa53 	bl	8012928 <xQueueSemaphoreTake>
 8012482:	4603      	mov	r3, r0
 8012484:	2b01      	cmp	r3, #1
 8012486:	d001      	beq.n	801248c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8012488:	23ff      	movs	r3, #255	; 0xff
 801248a:	e000      	b.n	801248e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 801248c:	2300      	movs	r3, #0
}
 801248e:	4618      	mov	r0, r3
 8012490:	3710      	adds	r7, #16
 8012492:	46bd      	mov	sp, r7
 8012494:	bd80      	pop	{r7, pc}
 8012496:	bf00      	nop
 8012498:	e000ed04 	.word	0xe000ed04

0801249c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 801249c:	b580      	push	{r7, lr}
 801249e:	b084      	sub	sp, #16
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80124a4:	2300      	movs	r3, #0
 80124a6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80124a8:	2300      	movs	r3, #0
 80124aa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80124ac:	f7ff ff96 	bl	80123dc <inHandlerMode>
 80124b0:	4603      	mov	r3, r0
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d016      	beq.n	80124e4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80124b6:	f107 0308 	add.w	r3, r7, #8
 80124ba:	4619      	mov	r1, r3
 80124bc:	6878      	ldr	r0, [r7, #4]
 80124be:	f000 f9a5 	bl	801280c <xQueueGiveFromISR>
 80124c2:	4603      	mov	r3, r0
 80124c4:	2b01      	cmp	r3, #1
 80124c6:	d001      	beq.n	80124cc <osSemaphoreRelease+0x30>
      return osErrorOS;
 80124c8:	23ff      	movs	r3, #255	; 0xff
 80124ca:	e017      	b.n	80124fc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d013      	beq.n	80124fa <osSemaphoreRelease+0x5e>
 80124d2:	4b0c      	ldr	r3, [pc, #48]	; (8012504 <osSemaphoreRelease+0x68>)
 80124d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124d8:	601a      	str	r2, [r3, #0]
 80124da:	f3bf 8f4f 	dsb	sy
 80124de:	f3bf 8f6f 	isb	sy
 80124e2:	e00a      	b.n	80124fa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80124e4:	2300      	movs	r3, #0
 80124e6:	2200      	movs	r2, #0
 80124e8:	2100      	movs	r1, #0
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f000 f890 	bl	8012610 <xQueueGenericSend>
 80124f0:	4603      	mov	r3, r0
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	d001      	beq.n	80124fa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80124f6:	23ff      	movs	r3, #255	; 0xff
 80124f8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80124fa:	68fb      	ldr	r3, [r7, #12]
}
 80124fc:	4618      	mov	r0, r3
 80124fe:	3710      	adds	r7, #16
 8012500:	46bd      	mov	sp, r7
 8012502:	bd80      	pop	{r7, pc}
 8012504:	e000ed04 	.word	0xe000ed04

08012508 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012508:	b480      	push	{r7}
 801250a:	b085      	sub	sp, #20
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	685b      	ldr	r3, [r3, #4]
 8012516:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012518:	683b      	ldr	r3, [r7, #0]
 801251a:	68fa      	ldr	r2, [r7, #12]
 801251c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	689a      	ldr	r2, [r3, #8]
 8012522:	683b      	ldr	r3, [r7, #0]
 8012524:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	689b      	ldr	r3, [r3, #8]
 801252a:	683a      	ldr	r2, [r7, #0]
 801252c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	683a      	ldr	r2, [r7, #0]
 8012532:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	1c5a      	adds	r2, r3, #1
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	601a      	str	r2, [r3, #0]
}
 8012544:	bf00      	nop
 8012546:	3714      	adds	r7, #20
 8012548:	46bd      	mov	sp, r7
 801254a:	bc80      	pop	{r7}
 801254c:	4770      	bx	lr

0801254e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801254e:	b480      	push	{r7}
 8012550:	b085      	sub	sp, #20
 8012552:	af00      	add	r7, sp, #0
 8012554:	6078      	str	r0, [r7, #4]
 8012556:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012564:	d103      	bne.n	801256e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	691b      	ldr	r3, [r3, #16]
 801256a:	60fb      	str	r3, [r7, #12]
 801256c:	e00c      	b.n	8012588 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	3308      	adds	r3, #8
 8012572:	60fb      	str	r3, [r7, #12]
 8012574:	e002      	b.n	801257c <vListInsert+0x2e>
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	685b      	ldr	r3, [r3, #4]
 801257a:	60fb      	str	r3, [r7, #12]
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	685b      	ldr	r3, [r3, #4]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	68ba      	ldr	r2, [r7, #8]
 8012584:	429a      	cmp	r2, r3
 8012586:	d2f6      	bcs.n	8012576 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	685a      	ldr	r2, [r3, #4]
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012590:	683b      	ldr	r3, [r7, #0]
 8012592:	685b      	ldr	r3, [r3, #4]
 8012594:	683a      	ldr	r2, [r7, #0]
 8012596:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012598:	683b      	ldr	r3, [r7, #0]
 801259a:	68fa      	ldr	r2, [r7, #12]
 801259c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	683a      	ldr	r2, [r7, #0]
 80125a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	687a      	ldr	r2, [r7, #4]
 80125a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	1c5a      	adds	r2, r3, #1
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	601a      	str	r2, [r3, #0]
}
 80125b4:	bf00      	nop
 80125b6:	3714      	adds	r7, #20
 80125b8:	46bd      	mov	sp, r7
 80125ba:	bc80      	pop	{r7}
 80125bc:	4770      	bx	lr

080125be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80125be:	b480      	push	{r7}
 80125c0:	b085      	sub	sp, #20
 80125c2:	af00      	add	r7, sp, #0
 80125c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	691b      	ldr	r3, [r3, #16]
 80125ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	685b      	ldr	r3, [r3, #4]
 80125d0:	687a      	ldr	r2, [r7, #4]
 80125d2:	6892      	ldr	r2, [r2, #8]
 80125d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	689b      	ldr	r3, [r3, #8]
 80125da:	687a      	ldr	r2, [r7, #4]
 80125dc:	6852      	ldr	r2, [r2, #4]
 80125de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	685b      	ldr	r3, [r3, #4]
 80125e4:	687a      	ldr	r2, [r7, #4]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	d103      	bne.n	80125f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	689a      	ldr	r2, [r3, #8]
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	2200      	movs	r2, #0
 80125f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	1e5a      	subs	r2, r3, #1
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	681b      	ldr	r3, [r3, #0]
}
 8012606:	4618      	mov	r0, r3
 8012608:	3714      	adds	r7, #20
 801260a:	46bd      	mov	sp, r7
 801260c:	bc80      	pop	{r7}
 801260e:	4770      	bx	lr

08012610 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b08e      	sub	sp, #56	; 0x38
 8012614:	af00      	add	r7, sp, #0
 8012616:	60f8      	str	r0, [r7, #12]
 8012618:	60b9      	str	r1, [r7, #8]
 801261a:	607a      	str	r2, [r7, #4]
 801261c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801261e:	2300      	movs	r3, #0
 8012620:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012628:	2b00      	cmp	r3, #0
 801262a:	d10a      	bne.n	8012642 <xQueueGenericSend+0x32>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801262c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012630:	f383 8811 	msr	BASEPRI, r3
 8012634:	f3bf 8f6f 	isb	sy
 8012638:	f3bf 8f4f 	dsb	sy
 801263c:	62bb      	str	r3, [r7, #40]	; 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801263e:	bf00      	nop
 8012640:	e7fe      	b.n	8012640 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	2b00      	cmp	r3, #0
 8012646:	d103      	bne.n	8012650 <xQueueGenericSend+0x40>
 8012648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801264c:	2b00      	cmp	r3, #0
 801264e:	d101      	bne.n	8012654 <xQueueGenericSend+0x44>
 8012650:	2301      	movs	r3, #1
 8012652:	e000      	b.n	8012656 <xQueueGenericSend+0x46>
 8012654:	2300      	movs	r3, #0
 8012656:	2b00      	cmp	r3, #0
 8012658:	d10a      	bne.n	8012670 <xQueueGenericSend+0x60>
	__asm volatile
 801265a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801265e:	f383 8811 	msr	BASEPRI, r3
 8012662:	f3bf 8f6f 	isb	sy
 8012666:	f3bf 8f4f 	dsb	sy
 801266a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801266c:	bf00      	nop
 801266e:	e7fe      	b.n	801266e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012670:	683b      	ldr	r3, [r7, #0]
 8012672:	2b02      	cmp	r3, #2
 8012674:	d103      	bne.n	801267e <xQueueGenericSend+0x6e>
 8012676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801267a:	2b01      	cmp	r3, #1
 801267c:	d101      	bne.n	8012682 <xQueueGenericSend+0x72>
 801267e:	2301      	movs	r3, #1
 8012680:	e000      	b.n	8012684 <xQueueGenericSend+0x74>
 8012682:	2300      	movs	r3, #0
 8012684:	2b00      	cmp	r3, #0
 8012686:	d10a      	bne.n	801269e <xQueueGenericSend+0x8e>
	__asm volatile
 8012688:	f04f 0350 	mov.w	r3, #80	; 0x50
 801268c:	f383 8811 	msr	BASEPRI, r3
 8012690:	f3bf 8f6f 	isb	sy
 8012694:	f3bf 8f4f 	dsb	sy
 8012698:	623b      	str	r3, [r7, #32]
}
 801269a:	bf00      	nop
 801269c:	e7fe      	b.n	801269c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801269e:	f000 feef 	bl	8013480 <xTaskGetSchedulerState>
 80126a2:	4603      	mov	r3, r0
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d102      	bne.n	80126ae <xQueueGenericSend+0x9e>
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d101      	bne.n	80126b2 <xQueueGenericSend+0xa2>
 80126ae:	2301      	movs	r3, #1
 80126b0:	e000      	b.n	80126b4 <xQueueGenericSend+0xa4>
 80126b2:	2300      	movs	r3, #0
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d10a      	bne.n	80126ce <xQueueGenericSend+0xbe>
	__asm volatile
 80126b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126bc:	f383 8811 	msr	BASEPRI, r3
 80126c0:	f3bf 8f6f 	isb	sy
 80126c4:	f3bf 8f4f 	dsb	sy
 80126c8:	61fb      	str	r3, [r7, #28]
}
 80126ca:	bf00      	nop
 80126cc:	e7fe      	b.n	80126cc <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80126ce:	f001 f933 	bl	8013938 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80126d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80126d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80126da:	429a      	cmp	r2, r3
 80126dc:	d302      	bcc.n	80126e4 <xQueueGenericSend+0xd4>
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	2b02      	cmp	r3, #2
 80126e2:	d129      	bne.n	8012738 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80126e4:	683a      	ldr	r2, [r7, #0]
 80126e6:	68b9      	ldr	r1, [r7, #8]
 80126e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80126ea:	f000 fac0 	bl	8012c6e <prvCopyDataToQueue>
 80126ee:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80126f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d010      	beq.n	801271a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80126f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126fa:	3324      	adds	r3, #36	; 0x24
 80126fc:	4618      	mov	r0, r3
 80126fe:	f000 fdb5 	bl	801326c <xTaskRemoveFromEventList>
 8012702:	4603      	mov	r3, r0
 8012704:	2b00      	cmp	r3, #0
 8012706:	d013      	beq.n	8012730 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012708:	4b3f      	ldr	r3, [pc, #252]	; (8012808 <xQueueGenericSend+0x1f8>)
 801270a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801270e:	601a      	str	r2, [r3, #0]
 8012710:	f3bf 8f4f 	dsb	sy
 8012714:	f3bf 8f6f 	isb	sy
 8012718:	e00a      	b.n	8012730 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801271a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801271c:	2b00      	cmp	r3, #0
 801271e:	d007      	beq.n	8012730 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012720:	4b39      	ldr	r3, [pc, #228]	; (8012808 <xQueueGenericSend+0x1f8>)
 8012722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012726:	601a      	str	r2, [r3, #0]
 8012728:	f3bf 8f4f 	dsb	sy
 801272c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012730:	f001 f932 	bl	8013998 <vPortExitCritical>
				return pdPASS;
 8012734:	2301      	movs	r3, #1
 8012736:	e063      	b.n	8012800 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d103      	bne.n	8012746 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801273e:	f001 f92b 	bl	8013998 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8012742:	2300      	movs	r3, #0
 8012744:	e05c      	b.n	8012800 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012748:	2b00      	cmp	r3, #0
 801274a:	d106      	bne.n	801275a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801274c:	f107 0314 	add.w	r3, r7, #20
 8012750:	4618      	mov	r0, r3
 8012752:	f000 fded 	bl	8013330 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012756:	2301      	movs	r3, #1
 8012758:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801275a:	f001 f91d 	bl	8013998 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801275e:	f000 fb97 	bl	8012e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012762:	f001 f8e9 	bl	8013938 <vPortEnterCritical>
 8012766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012768:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801276c:	b25b      	sxtb	r3, r3
 801276e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012772:	d103      	bne.n	801277c <xQueueGenericSend+0x16c>
 8012774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012776:	2200      	movs	r2, #0
 8012778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801277e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012782:	b25b      	sxtb	r3, r3
 8012784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012788:	d103      	bne.n	8012792 <xQueueGenericSend+0x182>
 801278a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801278c:	2200      	movs	r2, #0
 801278e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012792:	f001 f901 	bl	8013998 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012796:	1d3a      	adds	r2, r7, #4
 8012798:	f107 0314 	add.w	r3, r7, #20
 801279c:	4611      	mov	r1, r2
 801279e:	4618      	mov	r0, r3
 80127a0:	f000 fddc 	bl	801335c <xTaskCheckForTimeOut>
 80127a4:	4603      	mov	r3, r0
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d124      	bne.n	80127f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80127aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80127ac:	f000 fb57 	bl	8012e5e <prvIsQueueFull>
 80127b0:	4603      	mov	r3, r0
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d018      	beq.n	80127e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80127b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127b8:	3310      	adds	r3, #16
 80127ba:	687a      	ldr	r2, [r7, #4]
 80127bc:	4611      	mov	r1, r2
 80127be:	4618      	mov	r0, r3
 80127c0:	f000 fd30 	bl	8013224 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80127c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80127c6:	f000 fae2 	bl	8012d8e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80127ca:	f000 fb6f 	bl	8012eac <xTaskResumeAll>
 80127ce:	4603      	mov	r3, r0
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	f47f af7c 	bne.w	80126ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80127d6:	4b0c      	ldr	r3, [pc, #48]	; (8012808 <xQueueGenericSend+0x1f8>)
 80127d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80127dc:	601a      	str	r2, [r3, #0]
 80127de:	f3bf 8f4f 	dsb	sy
 80127e2:	f3bf 8f6f 	isb	sy
 80127e6:	e772      	b.n	80126ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80127e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80127ea:	f000 fad0 	bl	8012d8e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80127ee:	f000 fb5d 	bl	8012eac <xTaskResumeAll>
 80127f2:	e76c      	b.n	80126ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80127f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80127f6:	f000 faca 	bl	8012d8e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80127fa:	f000 fb57 	bl	8012eac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80127fe:	2300      	movs	r3, #0
		}
	}
}
 8012800:	4618      	mov	r0, r3
 8012802:	3738      	adds	r7, #56	; 0x38
 8012804:	46bd      	mov	sp, r7
 8012806:	bd80      	pop	{r7, pc}
 8012808:	e000ed04 	.word	0xe000ed04

0801280c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b08e      	sub	sp, #56	; 0x38
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
 8012814:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801281a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801281c:	2b00      	cmp	r3, #0
 801281e:	d10a      	bne.n	8012836 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8012820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012824:	f383 8811 	msr	BASEPRI, r3
 8012828:	f3bf 8f6f 	isb	sy
 801282c:	f3bf 8f4f 	dsb	sy
 8012830:	623b      	str	r3, [r7, #32]
}
 8012832:	bf00      	nop
 8012834:	e7fe      	b.n	8012834 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801283a:	2b00      	cmp	r3, #0
 801283c:	d00a      	beq.n	8012854 <xQueueGiveFromISR+0x48>
	__asm volatile
 801283e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012842:	f383 8811 	msr	BASEPRI, r3
 8012846:	f3bf 8f6f 	isb	sy
 801284a:	f3bf 8f4f 	dsb	sy
 801284e:	61fb      	str	r3, [r7, #28]
}
 8012850:	bf00      	nop
 8012852:	e7fe      	b.n	8012852 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8012854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	2b00      	cmp	r3, #0
 801285a:	d103      	bne.n	8012864 <xQueueGiveFromISR+0x58>
 801285c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801285e:	685b      	ldr	r3, [r3, #4]
 8012860:	2b00      	cmp	r3, #0
 8012862:	d101      	bne.n	8012868 <xQueueGiveFromISR+0x5c>
 8012864:	2301      	movs	r3, #1
 8012866:	e000      	b.n	801286a <xQueueGiveFromISR+0x5e>
 8012868:	2300      	movs	r3, #0
 801286a:	2b00      	cmp	r3, #0
 801286c:	d10a      	bne.n	8012884 <xQueueGiveFromISR+0x78>
	__asm volatile
 801286e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012872:	f383 8811 	msr	BASEPRI, r3
 8012876:	f3bf 8f6f 	isb	sy
 801287a:	f3bf 8f4f 	dsb	sy
 801287e:	61bb      	str	r3, [r7, #24]
}
 8012880:	bf00      	nop
 8012882:	e7fe      	b.n	8012882 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012884:	f001 f8fa 	bl	8013a7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012888:	f3ef 8211 	mrs	r2, BASEPRI
 801288c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012890:	f383 8811 	msr	BASEPRI, r3
 8012894:	f3bf 8f6f 	isb	sy
 8012898:	f3bf 8f4f 	dsb	sy
 801289c:	617a      	str	r2, [r7, #20]
 801289e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80128a0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80128a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80128a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128a8:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80128aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80128ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80128b0:	429a      	cmp	r2, r3
 80128b2:	d22b      	bcs.n	801290c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80128b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80128ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80128be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128c0:	1c5a      	adds	r2, r3, #1
 80128c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128c4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80128c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80128ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128ce:	d112      	bne.n	80128f6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80128d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d016      	beq.n	8012906 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80128d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128da:	3324      	adds	r3, #36	; 0x24
 80128dc:	4618      	mov	r0, r3
 80128de:	f000 fcc5 	bl	801326c <xTaskRemoveFromEventList>
 80128e2:	4603      	mov	r3, r0
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d00e      	beq.n	8012906 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80128e8:	683b      	ldr	r3, [r7, #0]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d00b      	beq.n	8012906 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	2201      	movs	r2, #1
 80128f2:	601a      	str	r2, [r3, #0]
 80128f4:	e007      	b.n	8012906 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80128f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80128fa:	3301      	adds	r3, #1
 80128fc:	b2db      	uxtb	r3, r3
 80128fe:	b25a      	sxtb	r2, r3
 8012900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8012906:	2301      	movs	r3, #1
 8012908:	637b      	str	r3, [r7, #52]	; 0x34
 801290a:	e001      	b.n	8012910 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801290c:	2300      	movs	r3, #0
 801290e:	637b      	str	r3, [r7, #52]	; 0x34
 8012910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012912:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801291a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801291c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801291e:	4618      	mov	r0, r3
 8012920:	3738      	adds	r7, #56	; 0x38
 8012922:	46bd      	mov	sp, r7
 8012924:	bd80      	pop	{r7, pc}
	...

08012928 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b08e      	sub	sp, #56	; 0x38
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
 8012930:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012932:	2300      	movs	r3, #0
 8012934:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801293a:	2300      	movs	r3, #0
 801293c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801293e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012940:	2b00      	cmp	r3, #0
 8012942:	d10a      	bne.n	801295a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8012944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012948:	f383 8811 	msr	BASEPRI, r3
 801294c:	f3bf 8f6f 	isb	sy
 8012950:	f3bf 8f4f 	dsb	sy
 8012954:	623b      	str	r3, [r7, #32]
}
 8012956:	bf00      	nop
 8012958:	e7fe      	b.n	8012958 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801295a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801295e:	2b00      	cmp	r3, #0
 8012960:	d00a      	beq.n	8012978 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8012962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012966:	f383 8811 	msr	BASEPRI, r3
 801296a:	f3bf 8f6f 	isb	sy
 801296e:	f3bf 8f4f 	dsb	sy
 8012972:	61fb      	str	r3, [r7, #28]
}
 8012974:	bf00      	nop
 8012976:	e7fe      	b.n	8012976 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012978:	f000 fd82 	bl	8013480 <xTaskGetSchedulerState>
 801297c:	4603      	mov	r3, r0
 801297e:	2b00      	cmp	r3, #0
 8012980:	d102      	bne.n	8012988 <xQueueSemaphoreTake+0x60>
 8012982:	683b      	ldr	r3, [r7, #0]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d101      	bne.n	801298c <xQueueSemaphoreTake+0x64>
 8012988:	2301      	movs	r3, #1
 801298a:	e000      	b.n	801298e <xQueueSemaphoreTake+0x66>
 801298c:	2300      	movs	r3, #0
 801298e:	2b00      	cmp	r3, #0
 8012990:	d10a      	bne.n	80129a8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8012992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012996:	f383 8811 	msr	BASEPRI, r3
 801299a:	f3bf 8f6f 	isb	sy
 801299e:	f3bf 8f4f 	dsb	sy
 80129a2:	61bb      	str	r3, [r7, #24]
}
 80129a4:	bf00      	nop
 80129a6:	e7fe      	b.n	80129a6 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80129a8:	f000 ffc6 	bl	8013938 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80129ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80129b0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80129b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d024      	beq.n	8012a02 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80129b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ba:	1e5a      	subs	r2, r3, #1
 80129bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129be:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80129c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d104      	bne.n	80129d2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80129c8:	f000 ff24 	bl	8013814 <pvTaskIncrementMutexHeldCount>
 80129cc:	4602      	mov	r2, r0
 80129ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129d0:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80129d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129d4:	691b      	ldr	r3, [r3, #16]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d00f      	beq.n	80129fa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80129da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129dc:	3310      	adds	r3, #16
 80129de:	4618      	mov	r0, r3
 80129e0:	f000 fc44 	bl	801326c <xTaskRemoveFromEventList>
 80129e4:	4603      	mov	r3, r0
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d007      	beq.n	80129fa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80129ea:	4b54      	ldr	r3, [pc, #336]	; (8012b3c <xQueueSemaphoreTake+0x214>)
 80129ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80129f0:	601a      	str	r2, [r3, #0]
 80129f2:	f3bf 8f4f 	dsb	sy
 80129f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80129fa:	f000 ffcd 	bl	8013998 <vPortExitCritical>
				return pdPASS;
 80129fe:	2301      	movs	r3, #1
 8012a00:	e097      	b.n	8012b32 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012a02:	683b      	ldr	r3, [r7, #0]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d111      	bne.n	8012a2c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d00a      	beq.n	8012a24 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8012a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a12:	f383 8811 	msr	BASEPRI, r3
 8012a16:	f3bf 8f6f 	isb	sy
 8012a1a:	f3bf 8f4f 	dsb	sy
 8012a1e:	617b      	str	r3, [r7, #20]
}
 8012a20:	bf00      	nop
 8012a22:	e7fe      	b.n	8012a22 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012a24:	f000 ffb8 	bl	8013998 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	e082      	b.n	8012b32 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d106      	bne.n	8012a40 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012a32:	f107 030c 	add.w	r3, r7, #12
 8012a36:	4618      	mov	r0, r3
 8012a38:	f000 fc7a 	bl	8013330 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012a3c:	2301      	movs	r3, #1
 8012a3e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012a40:	f000 ffaa 	bl	8013998 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012a44:	f000 fa24 	bl	8012e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012a48:	f000 ff76 	bl	8013938 <vPortEnterCritical>
 8012a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012a52:	b25b      	sxtb	r3, r3
 8012a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a58:	d103      	bne.n	8012a62 <xQueueSemaphoreTake+0x13a>
 8012a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012a68:	b25b      	sxtb	r3, r3
 8012a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a6e:	d103      	bne.n	8012a78 <xQueueSemaphoreTake+0x150>
 8012a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a72:	2200      	movs	r2, #0
 8012a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012a78:	f000 ff8e 	bl	8013998 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012a7c:	463a      	mov	r2, r7
 8012a7e:	f107 030c 	add.w	r3, r7, #12
 8012a82:	4611      	mov	r1, r2
 8012a84:	4618      	mov	r0, r3
 8012a86:	f000 fc69 	bl	801335c <xTaskCheckForTimeOut>
 8012a8a:	4603      	mov	r3, r0
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d132      	bne.n	8012af6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012a90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012a92:	f000 f9ce 	bl	8012e32 <prvIsQueueEmpty>
 8012a96:	4603      	mov	r3, r0
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d026      	beq.n	8012aea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d109      	bne.n	8012ab8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8012aa4:	f000 ff48 	bl	8013938 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8012aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aaa:	685b      	ldr	r3, [r3, #4]
 8012aac:	4618      	mov	r0, r3
 8012aae:	f000 fd05 	bl	80134bc <xTaskPriorityInherit>
 8012ab2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8012ab4:	f000 ff70 	bl	8013998 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aba:	3324      	adds	r3, #36	; 0x24
 8012abc:	683a      	ldr	r2, [r7, #0]
 8012abe:	4611      	mov	r1, r2
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f000 fbaf 	bl	8013224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012ac6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012ac8:	f000 f961 	bl	8012d8e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012acc:	f000 f9ee 	bl	8012eac <xTaskResumeAll>
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	f47f af68 	bne.w	80129a8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8012ad8:	4b18      	ldr	r3, [pc, #96]	; (8012b3c <xQueueSemaphoreTake+0x214>)
 8012ada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ade:	601a      	str	r2, [r3, #0]
 8012ae0:	f3bf 8f4f 	dsb	sy
 8012ae4:	f3bf 8f6f 	isb	sy
 8012ae8:	e75e      	b.n	80129a8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012aea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012aec:	f000 f94f 	bl	8012d8e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012af0:	f000 f9dc 	bl	8012eac <xTaskResumeAll>
 8012af4:	e758      	b.n	80129a8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012af6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012af8:	f000 f949 	bl	8012d8e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012afc:	f000 f9d6 	bl	8012eac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012b00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012b02:	f000 f996 	bl	8012e32 <prvIsQueueEmpty>
 8012b06:	4603      	mov	r3, r0
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	f43f af4d 	beq.w	80129a8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d00d      	beq.n	8012b30 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8012b14:	f000 ff10 	bl	8013938 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012b18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012b1a:	f000 f891 	bl	8012c40 <prvGetDisinheritPriorityAfterTimeout>
 8012b1e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8012b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b22:	685b      	ldr	r3, [r3, #4]
 8012b24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012b26:	4618      	mov	r0, r3
 8012b28:	f000 fdd4 	bl	80136d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012b2c:	f000 ff34 	bl	8013998 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012b30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	3738      	adds	r7, #56	; 0x38
 8012b36:	46bd      	mov	sp, r7
 8012b38:	bd80      	pop	{r7, pc}
 8012b3a:	bf00      	nop
 8012b3c:	e000ed04 	.word	0xe000ed04

08012b40 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b08e      	sub	sp, #56	; 0x38
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	60f8      	str	r0, [r7, #12]
 8012b48:	60b9      	str	r1, [r7, #8]
 8012b4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d10a      	bne.n	8012b6c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8012b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b5a:	f383 8811 	msr	BASEPRI, r3
 8012b5e:	f3bf 8f6f 	isb	sy
 8012b62:	f3bf 8f4f 	dsb	sy
 8012b66:	623b      	str	r3, [r7, #32]
}
 8012b68:	bf00      	nop
 8012b6a:	e7fe      	b.n	8012b6a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012b6c:	68bb      	ldr	r3, [r7, #8]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d103      	bne.n	8012b7a <xQueueReceiveFromISR+0x3a>
 8012b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d101      	bne.n	8012b7e <xQueueReceiveFromISR+0x3e>
 8012b7a:	2301      	movs	r3, #1
 8012b7c:	e000      	b.n	8012b80 <xQueueReceiveFromISR+0x40>
 8012b7e:	2300      	movs	r3, #0
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d10a      	bne.n	8012b9a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8012b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b88:	f383 8811 	msr	BASEPRI, r3
 8012b8c:	f3bf 8f6f 	isb	sy
 8012b90:	f3bf 8f4f 	dsb	sy
 8012b94:	61fb      	str	r3, [r7, #28]
}
 8012b96:	bf00      	nop
 8012b98:	e7fe      	b.n	8012b98 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012b9a:	f000 ff6f 	bl	8013a7c <vPortValidateInterruptPriority>
	__asm volatile
 8012b9e:	f3ef 8211 	mrs	r2, BASEPRI
 8012ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ba6:	f383 8811 	msr	BASEPRI, r3
 8012baa:	f3bf 8f6f 	isb	sy
 8012bae:	f3bf 8f4f 	dsb	sy
 8012bb2:	61ba      	str	r2, [r7, #24]
 8012bb4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012bb6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012bbe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d02f      	beq.n	8012c26 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012bd0:	68b9      	ldr	r1, [r7, #8]
 8012bd2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012bd4:	f000 f8b5 	bl	8012d42 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bda:	1e5a      	subs	r2, r3, #1
 8012bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bde:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012be0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012be8:	d112      	bne.n	8012c10 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bec:	691b      	ldr	r3, [r3, #16]
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d016      	beq.n	8012c20 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bf4:	3310      	adds	r3, #16
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	f000 fb38 	bl	801326c <xTaskRemoveFromEventList>
 8012bfc:	4603      	mov	r3, r0
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d00e      	beq.n	8012c20 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d00b      	beq.n	8012c20 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	2201      	movs	r2, #1
 8012c0c:	601a      	str	r2, [r3, #0]
 8012c0e:	e007      	b.n	8012c20 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012c10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c14:	3301      	adds	r3, #1
 8012c16:	b2db      	uxtb	r3, r3
 8012c18:	b25a      	sxtb	r2, r3
 8012c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8012c20:	2301      	movs	r3, #1
 8012c22:	637b      	str	r3, [r7, #52]	; 0x34
 8012c24:	e001      	b.n	8012c2a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8012c26:	2300      	movs	r3, #0
 8012c28:	637b      	str	r3, [r7, #52]	; 0x34
 8012c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012c2e:	693b      	ldr	r3, [r7, #16]
 8012c30:	f383 8811 	msr	BASEPRI, r3
}
 8012c34:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012c38:	4618      	mov	r0, r3
 8012c3a:	3738      	adds	r7, #56	; 0x38
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	bd80      	pop	{r7, pc}

08012c40 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012c40:	b480      	push	{r7}
 8012c42:	b085      	sub	sp, #20
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d006      	beq.n	8012c5e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	f1c3 0307 	rsb	r3, r3, #7
 8012c5a:	60fb      	str	r3, [r7, #12]
 8012c5c:	e001      	b.n	8012c62 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8012c62:	68fb      	ldr	r3, [r7, #12]
	}
 8012c64:	4618      	mov	r0, r3
 8012c66:	3714      	adds	r7, #20
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bc80      	pop	{r7}
 8012c6c:	4770      	bx	lr

08012c6e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012c6e:	b580      	push	{r7, lr}
 8012c70:	b086      	sub	sp, #24
 8012c72:	af00      	add	r7, sp, #0
 8012c74:	60f8      	str	r0, [r7, #12]
 8012c76:	60b9      	str	r1, [r7, #8]
 8012c78:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012c82:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d10d      	bne.n	8012ca8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d14d      	bne.n	8012d30 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	685b      	ldr	r3, [r3, #4]
 8012c98:	4618      	mov	r0, r3
 8012c9a:	f000 fc95 	bl	80135c8 <xTaskPriorityDisinherit>
 8012c9e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	605a      	str	r2, [r3, #4]
 8012ca6:	e043      	b.n	8012d30 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d119      	bne.n	8012ce2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	6898      	ldr	r0, [r3, #8]
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cb6:	461a      	mov	r2, r3
 8012cb8:	68b9      	ldr	r1, [r7, #8]
 8012cba:	f001 fc1d 	bl	80144f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	689a      	ldr	r2, [r3, #8]
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cc6:	441a      	add	r2, r3
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	689a      	ldr	r2, [r3, #8]
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	685b      	ldr	r3, [r3, #4]
 8012cd4:	429a      	cmp	r2, r3
 8012cd6:	d32b      	bcc.n	8012d30 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	681a      	ldr	r2, [r3, #0]
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	609a      	str	r2, [r3, #8]
 8012ce0:	e026      	b.n	8012d30 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	68d8      	ldr	r0, [r3, #12]
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cea:	461a      	mov	r2, r3
 8012cec:	68b9      	ldr	r1, [r7, #8]
 8012cee:	f001 fc03 	bl	80144f8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	68da      	ldr	r2, [r3, #12]
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cfa:	425b      	negs	r3, r3
 8012cfc:	441a      	add	r2, r3
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	68da      	ldr	r2, [r3, #12]
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	429a      	cmp	r2, r3
 8012d0c:	d207      	bcs.n	8012d1e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	685a      	ldr	r2, [r3, #4]
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d16:	425b      	negs	r3, r3
 8012d18:	441a      	add	r2, r3
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	2b02      	cmp	r3, #2
 8012d22:	d105      	bne.n	8012d30 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012d24:	693b      	ldr	r3, [r7, #16]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d002      	beq.n	8012d30 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012d2a:	693b      	ldr	r3, [r7, #16]
 8012d2c:	3b01      	subs	r3, #1
 8012d2e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012d30:	693b      	ldr	r3, [r7, #16]
 8012d32:	1c5a      	adds	r2, r3, #1
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8012d38:	697b      	ldr	r3, [r7, #20]
}
 8012d3a:	4618      	mov	r0, r3
 8012d3c:	3718      	adds	r7, #24
 8012d3e:	46bd      	mov	sp, r7
 8012d40:	bd80      	pop	{r7, pc}

08012d42 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012d42:	b580      	push	{r7, lr}
 8012d44:	b082      	sub	sp, #8
 8012d46:	af00      	add	r7, sp, #0
 8012d48:	6078      	str	r0, [r7, #4]
 8012d4a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d018      	beq.n	8012d86 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	68da      	ldr	r2, [r3, #12]
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d5c:	441a      	add	r2, r3
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	68da      	ldr	r2, [r3, #12]
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	685b      	ldr	r3, [r3, #4]
 8012d6a:	429a      	cmp	r2, r3
 8012d6c:	d303      	bcc.n	8012d76 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681a      	ldr	r2, [r3, #0]
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	68d9      	ldr	r1, [r3, #12]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d7e:	461a      	mov	r2, r3
 8012d80:	6838      	ldr	r0, [r7, #0]
 8012d82:	f001 fbb9 	bl	80144f8 <memcpy>
	}
}
 8012d86:	bf00      	nop
 8012d88:	3708      	adds	r7, #8
 8012d8a:	46bd      	mov	sp, r7
 8012d8c:	bd80      	pop	{r7, pc}

08012d8e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012d8e:	b580      	push	{r7, lr}
 8012d90:	b084      	sub	sp, #16
 8012d92:	af00      	add	r7, sp, #0
 8012d94:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012d96:	f000 fdcf 	bl	8013938 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012da0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012da2:	e011      	b.n	8012dc8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d012      	beq.n	8012dd2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	3324      	adds	r3, #36	; 0x24
 8012db0:	4618      	mov	r0, r3
 8012db2:	f000 fa5b 	bl	801326c <xTaskRemoveFromEventList>
 8012db6:	4603      	mov	r3, r0
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d001      	beq.n	8012dc0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012dbc:	f000 fb30 	bl	8013420 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012dc0:	7bfb      	ldrb	r3, [r7, #15]
 8012dc2:	3b01      	subs	r3, #1
 8012dc4:	b2db      	uxtb	r3, r3
 8012dc6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	dce9      	bgt.n	8012da4 <prvUnlockQueue+0x16>
 8012dd0:	e000      	b.n	8012dd4 <prvUnlockQueue+0x46>
					break;
 8012dd2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	22ff      	movs	r2, #255	; 0xff
 8012dd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8012ddc:	f000 fddc 	bl	8013998 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012de0:	f000 fdaa 	bl	8013938 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012dea:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012dec:	e011      	b.n	8012e12 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	691b      	ldr	r3, [r3, #16]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d012      	beq.n	8012e1c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	3310      	adds	r3, #16
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	f000 fa36 	bl	801326c <xTaskRemoveFromEventList>
 8012e00:	4603      	mov	r3, r0
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d001      	beq.n	8012e0a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012e06:	f000 fb0b 	bl	8013420 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012e0a:	7bbb      	ldrb	r3, [r7, #14]
 8012e0c:	3b01      	subs	r3, #1
 8012e0e:	b2db      	uxtb	r3, r3
 8012e10:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012e12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	dce9      	bgt.n	8012dee <prvUnlockQueue+0x60>
 8012e1a:	e000      	b.n	8012e1e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012e1c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	22ff      	movs	r2, #255	; 0xff
 8012e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8012e26:	f000 fdb7 	bl	8013998 <vPortExitCritical>
}
 8012e2a:	bf00      	nop
 8012e2c:	3710      	adds	r7, #16
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	bd80      	pop	{r7, pc}

08012e32 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012e32:	b580      	push	{r7, lr}
 8012e34:	b084      	sub	sp, #16
 8012e36:	af00      	add	r7, sp, #0
 8012e38:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012e3a:	f000 fd7d 	bl	8013938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d102      	bne.n	8012e4c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012e46:	2301      	movs	r3, #1
 8012e48:	60fb      	str	r3, [r7, #12]
 8012e4a:	e001      	b.n	8012e50 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012e50:	f000 fda2 	bl	8013998 <vPortExitCritical>

	return xReturn;
 8012e54:	68fb      	ldr	r3, [r7, #12]
}
 8012e56:	4618      	mov	r0, r3
 8012e58:	3710      	adds	r7, #16
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd80      	pop	{r7, pc}

08012e5e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012e5e:	b580      	push	{r7, lr}
 8012e60:	b084      	sub	sp, #16
 8012e62:	af00      	add	r7, sp, #0
 8012e64:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012e66:	f000 fd67 	bl	8013938 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012e72:	429a      	cmp	r2, r3
 8012e74:	d102      	bne.n	8012e7c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012e76:	2301      	movs	r3, #1
 8012e78:	60fb      	str	r3, [r7, #12]
 8012e7a:	e001      	b.n	8012e80 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012e80:	f000 fd8a 	bl	8013998 <vPortExitCritical>

	return xReturn;
 8012e84:	68fb      	ldr	r3, [r7, #12]
}
 8012e86:	4618      	mov	r0, r3
 8012e88:	3710      	adds	r7, #16
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	bd80      	pop	{r7, pc}
	...

08012e90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012e90:	b480      	push	{r7}
 8012e92:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012e94:	4b04      	ldr	r3, [pc, #16]	; (8012ea8 <vTaskSuspendAll+0x18>)
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	3301      	adds	r3, #1
 8012e9a:	4a03      	ldr	r2, [pc, #12]	; (8012ea8 <vTaskSuspendAll+0x18>)
 8012e9c:	6013      	str	r3, [r2, #0]
}
 8012e9e:	bf00      	nop
 8012ea0:	46bd      	mov	sp, r7
 8012ea2:	bc80      	pop	{r7}
 8012ea4:	4770      	bx	lr
 8012ea6:	bf00      	nop
 8012ea8:	20000df8 	.word	0x20000df8

08012eac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012eac:	b580      	push	{r7, lr}
 8012eae:	b084      	sub	sp, #16
 8012eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012eb6:	2300      	movs	r3, #0
 8012eb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012eba:	4b41      	ldr	r3, [pc, #260]	; (8012fc0 <xTaskResumeAll+0x114>)
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d10a      	bne.n	8012ed8 <xTaskResumeAll+0x2c>
	__asm volatile
 8012ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ec6:	f383 8811 	msr	BASEPRI, r3
 8012eca:	f3bf 8f6f 	isb	sy
 8012ece:	f3bf 8f4f 	dsb	sy
 8012ed2:	603b      	str	r3, [r7, #0]
}
 8012ed4:	bf00      	nop
 8012ed6:	e7fe      	b.n	8012ed6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012ed8:	f000 fd2e 	bl	8013938 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012edc:	4b38      	ldr	r3, [pc, #224]	; (8012fc0 <xTaskResumeAll+0x114>)
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	3b01      	subs	r3, #1
 8012ee2:	4a37      	ldr	r2, [pc, #220]	; (8012fc0 <xTaskResumeAll+0x114>)
 8012ee4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ee6:	4b36      	ldr	r3, [pc, #216]	; (8012fc0 <xTaskResumeAll+0x114>)
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d161      	bne.n	8012fb2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012eee:	4b35      	ldr	r3, [pc, #212]	; (8012fc4 <xTaskResumeAll+0x118>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d05d      	beq.n	8012fb2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012ef6:	e02e      	b.n	8012f56 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8012ef8:	4b33      	ldr	r3, [pc, #204]	; (8012fc8 <xTaskResumeAll+0x11c>)
 8012efa:	68db      	ldr	r3, [r3, #12]
 8012efc:	68db      	ldr	r3, [r3, #12]
 8012efe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	3318      	adds	r3, #24
 8012f04:	4618      	mov	r0, r3
 8012f06:	f7ff fb5a 	bl	80125be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	3304      	adds	r3, #4
 8012f0e:	4618      	mov	r0, r3
 8012f10:	f7ff fb55 	bl	80125be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f18:	2201      	movs	r2, #1
 8012f1a:	409a      	lsls	r2, r3
 8012f1c:	4b2b      	ldr	r3, [pc, #172]	; (8012fcc <xTaskResumeAll+0x120>)
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	4313      	orrs	r3, r2
 8012f22:	4a2a      	ldr	r2, [pc, #168]	; (8012fcc <xTaskResumeAll+0x120>)
 8012f24:	6013      	str	r3, [r2, #0]
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f2a:	4613      	mov	r3, r2
 8012f2c:	009b      	lsls	r3, r3, #2
 8012f2e:	4413      	add	r3, r2
 8012f30:	009b      	lsls	r3, r3, #2
 8012f32:	4a27      	ldr	r2, [pc, #156]	; (8012fd0 <xTaskResumeAll+0x124>)
 8012f34:	441a      	add	r2, r3
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	3304      	adds	r3, #4
 8012f3a:	4619      	mov	r1, r3
 8012f3c:	4610      	mov	r0, r2
 8012f3e:	f7ff fae3 	bl	8012508 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f46:	4b23      	ldr	r3, [pc, #140]	; (8012fd4 <xTaskResumeAll+0x128>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f4c:	429a      	cmp	r2, r3
 8012f4e:	d302      	bcc.n	8012f56 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8012f50:	4b21      	ldr	r3, [pc, #132]	; (8012fd8 <xTaskResumeAll+0x12c>)
 8012f52:	2201      	movs	r2, #1
 8012f54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f56:	4b1c      	ldr	r3, [pc, #112]	; (8012fc8 <xTaskResumeAll+0x11c>)
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d1cc      	bne.n	8012ef8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d001      	beq.n	8012f68 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012f64:	f000 fa68 	bl	8013438 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012f68:	4b1c      	ldr	r3, [pc, #112]	; (8012fdc <xTaskResumeAll+0x130>)
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d010      	beq.n	8012f96 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012f74:	f000 f836 	bl	8012fe4 <xTaskIncrementTick>
 8012f78:	4603      	mov	r3, r0
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d002      	beq.n	8012f84 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8012f7e:	4b16      	ldr	r3, [pc, #88]	; (8012fd8 <xTaskResumeAll+0x12c>)
 8012f80:	2201      	movs	r2, #1
 8012f82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	3b01      	subs	r3, #1
 8012f88:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d1f1      	bne.n	8012f74 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8012f90:	4b12      	ldr	r3, [pc, #72]	; (8012fdc <xTaskResumeAll+0x130>)
 8012f92:	2200      	movs	r2, #0
 8012f94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012f96:	4b10      	ldr	r3, [pc, #64]	; (8012fd8 <xTaskResumeAll+0x12c>)
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d009      	beq.n	8012fb2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012f9e:	2301      	movs	r3, #1
 8012fa0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012fa2:	4b0f      	ldr	r3, [pc, #60]	; (8012fe0 <xTaskResumeAll+0x134>)
 8012fa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fa8:	601a      	str	r2, [r3, #0]
 8012faa:	f3bf 8f4f 	dsb	sy
 8012fae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012fb2:	f000 fcf1 	bl	8013998 <vPortExitCritical>

	return xAlreadyYielded;
 8012fb6:	68bb      	ldr	r3, [r7, #8]
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3710      	adds	r7, #16
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}
 8012fc0:	20000df8 	.word	0x20000df8
 8012fc4:	20000dd8 	.word	0x20000dd8
 8012fc8:	20000db0 	.word	0x20000db0
 8012fcc:	20000de0 	.word	0x20000de0
 8012fd0:	20000d1c 	.word	0x20000d1c
 8012fd4:	20000d18 	.word	0x20000d18
 8012fd8:	20000dec 	.word	0x20000dec
 8012fdc:	20000de8 	.word	0x20000de8
 8012fe0:	e000ed04 	.word	0xe000ed04

08012fe4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b086      	sub	sp, #24
 8012fe8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012fea:	2300      	movs	r3, #0
 8012fec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fee:	4b51      	ldr	r3, [pc, #324]	; (8013134 <xTaskIncrementTick+0x150>)
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	f040 808d 	bne.w	8013112 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012ff8:	4b4f      	ldr	r3, [pc, #316]	; (8013138 <xTaskIncrementTick+0x154>)
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	3301      	adds	r3, #1
 8012ffe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013000:	4a4d      	ldr	r2, [pc, #308]	; (8013138 <xTaskIncrementTick+0x154>)
 8013002:	693b      	ldr	r3, [r7, #16]
 8013004:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013006:	693b      	ldr	r3, [r7, #16]
 8013008:	2b00      	cmp	r3, #0
 801300a:	d120      	bne.n	801304e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801300c:	4b4b      	ldr	r3, [pc, #300]	; (801313c <xTaskIncrementTick+0x158>)
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d00a      	beq.n	801302c <xTaskIncrementTick+0x48>
	__asm volatile
 8013016:	f04f 0350 	mov.w	r3, #80	; 0x50
 801301a:	f383 8811 	msr	BASEPRI, r3
 801301e:	f3bf 8f6f 	isb	sy
 8013022:	f3bf 8f4f 	dsb	sy
 8013026:	603b      	str	r3, [r7, #0]
}
 8013028:	bf00      	nop
 801302a:	e7fe      	b.n	801302a <xTaskIncrementTick+0x46>
 801302c:	4b43      	ldr	r3, [pc, #268]	; (801313c <xTaskIncrementTick+0x158>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	60fb      	str	r3, [r7, #12]
 8013032:	4b43      	ldr	r3, [pc, #268]	; (8013140 <xTaskIncrementTick+0x15c>)
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	4a41      	ldr	r2, [pc, #260]	; (801313c <xTaskIncrementTick+0x158>)
 8013038:	6013      	str	r3, [r2, #0]
 801303a:	4a41      	ldr	r2, [pc, #260]	; (8013140 <xTaskIncrementTick+0x15c>)
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	6013      	str	r3, [r2, #0]
 8013040:	4b40      	ldr	r3, [pc, #256]	; (8013144 <xTaskIncrementTick+0x160>)
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	3301      	adds	r3, #1
 8013046:	4a3f      	ldr	r2, [pc, #252]	; (8013144 <xTaskIncrementTick+0x160>)
 8013048:	6013      	str	r3, [r2, #0]
 801304a:	f000 f9f5 	bl	8013438 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801304e:	4b3e      	ldr	r3, [pc, #248]	; (8013148 <xTaskIncrementTick+0x164>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	693a      	ldr	r2, [r7, #16]
 8013054:	429a      	cmp	r2, r3
 8013056:	d34d      	bcc.n	80130f4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013058:	4b38      	ldr	r3, [pc, #224]	; (801313c <xTaskIncrementTick+0x158>)
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d101      	bne.n	8013066 <xTaskIncrementTick+0x82>
 8013062:	2301      	movs	r3, #1
 8013064:	e000      	b.n	8013068 <xTaskIncrementTick+0x84>
 8013066:	2300      	movs	r3, #0
 8013068:	2b00      	cmp	r3, #0
 801306a:	d004      	beq.n	8013076 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801306c:	4b36      	ldr	r3, [pc, #216]	; (8013148 <xTaskIncrementTick+0x164>)
 801306e:	f04f 32ff 	mov.w	r2, #4294967295
 8013072:	601a      	str	r2, [r3, #0]
					break;
 8013074:	e03e      	b.n	80130f4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8013076:	4b31      	ldr	r3, [pc, #196]	; (801313c <xTaskIncrementTick+0x158>)
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	68db      	ldr	r3, [r3, #12]
 801307c:	68db      	ldr	r3, [r3, #12]
 801307e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013080:	68bb      	ldr	r3, [r7, #8]
 8013082:	685b      	ldr	r3, [r3, #4]
 8013084:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013086:	693a      	ldr	r2, [r7, #16]
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	429a      	cmp	r2, r3
 801308c:	d203      	bcs.n	8013096 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801308e:	4a2e      	ldr	r2, [pc, #184]	; (8013148 <xTaskIncrementTick+0x164>)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	6013      	str	r3, [r2, #0]
						break;
 8013094:	e02e      	b.n	80130f4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013096:	68bb      	ldr	r3, [r7, #8]
 8013098:	3304      	adds	r3, #4
 801309a:	4618      	mov	r0, r3
 801309c:	f7ff fa8f 	bl	80125be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80130a0:	68bb      	ldr	r3, [r7, #8]
 80130a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d004      	beq.n	80130b2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80130a8:	68bb      	ldr	r3, [r7, #8]
 80130aa:	3318      	adds	r3, #24
 80130ac:	4618      	mov	r0, r3
 80130ae:	f7ff fa86 	bl	80125be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80130b2:	68bb      	ldr	r3, [r7, #8]
 80130b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130b6:	2201      	movs	r2, #1
 80130b8:	409a      	lsls	r2, r3
 80130ba:	4b24      	ldr	r3, [pc, #144]	; (801314c <xTaskIncrementTick+0x168>)
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	4313      	orrs	r3, r2
 80130c0:	4a22      	ldr	r2, [pc, #136]	; (801314c <xTaskIncrementTick+0x168>)
 80130c2:	6013      	str	r3, [r2, #0]
 80130c4:	68bb      	ldr	r3, [r7, #8]
 80130c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80130c8:	4613      	mov	r3, r2
 80130ca:	009b      	lsls	r3, r3, #2
 80130cc:	4413      	add	r3, r2
 80130ce:	009b      	lsls	r3, r3, #2
 80130d0:	4a1f      	ldr	r2, [pc, #124]	; (8013150 <xTaskIncrementTick+0x16c>)
 80130d2:	441a      	add	r2, r3
 80130d4:	68bb      	ldr	r3, [r7, #8]
 80130d6:	3304      	adds	r3, #4
 80130d8:	4619      	mov	r1, r3
 80130da:	4610      	mov	r0, r2
 80130dc:	f7ff fa14 	bl	8012508 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80130e4:	4b1b      	ldr	r3, [pc, #108]	; (8013154 <xTaskIncrementTick+0x170>)
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d3b4      	bcc.n	8013058 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80130ee:	2301      	movs	r3, #1
 80130f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80130f2:	e7b1      	b.n	8013058 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80130f4:	4b17      	ldr	r3, [pc, #92]	; (8013154 <xTaskIncrementTick+0x170>)
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80130fa:	4915      	ldr	r1, [pc, #84]	; (8013150 <xTaskIncrementTick+0x16c>)
 80130fc:	4613      	mov	r3, r2
 80130fe:	009b      	lsls	r3, r3, #2
 8013100:	4413      	add	r3, r2
 8013102:	009b      	lsls	r3, r3, #2
 8013104:	440b      	add	r3, r1
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	2b01      	cmp	r3, #1
 801310a:	d907      	bls.n	801311c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 801310c:	2301      	movs	r3, #1
 801310e:	617b      	str	r3, [r7, #20]
 8013110:	e004      	b.n	801311c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8013112:	4b11      	ldr	r3, [pc, #68]	; (8013158 <xTaskIncrementTick+0x174>)
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	3301      	adds	r3, #1
 8013118:	4a0f      	ldr	r2, [pc, #60]	; (8013158 <xTaskIncrementTick+0x174>)
 801311a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801311c:	4b0f      	ldr	r3, [pc, #60]	; (801315c <xTaskIncrementTick+0x178>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d001      	beq.n	8013128 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8013124:	2301      	movs	r3, #1
 8013126:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013128:	697b      	ldr	r3, [r7, #20]
}
 801312a:	4618      	mov	r0, r3
 801312c:	3718      	adds	r7, #24
 801312e:	46bd      	mov	sp, r7
 8013130:	bd80      	pop	{r7, pc}
 8013132:	bf00      	nop
 8013134:	20000df8 	.word	0x20000df8
 8013138:	20000ddc 	.word	0x20000ddc
 801313c:	20000da8 	.word	0x20000da8
 8013140:	20000dac 	.word	0x20000dac
 8013144:	20000df0 	.word	0x20000df0
 8013148:	20000df4 	.word	0x20000df4
 801314c:	20000de0 	.word	0x20000de0
 8013150:	20000d1c 	.word	0x20000d1c
 8013154:	20000d18 	.word	0x20000d18
 8013158:	20000de8 	.word	0x20000de8
 801315c:	20000dec 	.word	0x20000dec

08013160 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013160:	b480      	push	{r7}
 8013162:	b087      	sub	sp, #28
 8013164:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013166:	4b29      	ldr	r3, [pc, #164]	; (801320c <vTaskSwitchContext+0xac>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d003      	beq.n	8013176 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801316e:	4b28      	ldr	r3, [pc, #160]	; (8013210 <vTaskSwitchContext+0xb0>)
 8013170:	2201      	movs	r2, #1
 8013172:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013174:	e044      	b.n	8013200 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8013176:	4b26      	ldr	r3, [pc, #152]	; (8013210 <vTaskSwitchContext+0xb0>)
 8013178:	2200      	movs	r2, #0
 801317a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 801317c:	4b25      	ldr	r3, [pc, #148]	; (8013214 <vTaskSwitchContext+0xb4>)
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	fab3 f383 	clz	r3, r3
 8013188:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801318a:	7afb      	ldrb	r3, [r7, #11]
 801318c:	f1c3 031f 	rsb	r3, r3, #31
 8013190:	617b      	str	r3, [r7, #20]
 8013192:	4921      	ldr	r1, [pc, #132]	; (8013218 <vTaskSwitchContext+0xb8>)
 8013194:	697a      	ldr	r2, [r7, #20]
 8013196:	4613      	mov	r3, r2
 8013198:	009b      	lsls	r3, r3, #2
 801319a:	4413      	add	r3, r2
 801319c:	009b      	lsls	r3, r3, #2
 801319e:	440b      	add	r3, r1
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d10a      	bne.n	80131bc <vTaskSwitchContext+0x5c>
	__asm volatile
 80131a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131aa:	f383 8811 	msr	BASEPRI, r3
 80131ae:	f3bf 8f6f 	isb	sy
 80131b2:	f3bf 8f4f 	dsb	sy
 80131b6:	607b      	str	r3, [r7, #4]
}
 80131b8:	bf00      	nop
 80131ba:	e7fe      	b.n	80131ba <vTaskSwitchContext+0x5a>
 80131bc:	697a      	ldr	r2, [r7, #20]
 80131be:	4613      	mov	r3, r2
 80131c0:	009b      	lsls	r3, r3, #2
 80131c2:	4413      	add	r3, r2
 80131c4:	009b      	lsls	r3, r3, #2
 80131c6:	4a14      	ldr	r2, [pc, #80]	; (8013218 <vTaskSwitchContext+0xb8>)
 80131c8:	4413      	add	r3, r2
 80131ca:	613b      	str	r3, [r7, #16]
 80131cc:	693b      	ldr	r3, [r7, #16]
 80131ce:	685b      	ldr	r3, [r3, #4]
 80131d0:	685a      	ldr	r2, [r3, #4]
 80131d2:	693b      	ldr	r3, [r7, #16]
 80131d4:	605a      	str	r2, [r3, #4]
 80131d6:	693b      	ldr	r3, [r7, #16]
 80131d8:	685a      	ldr	r2, [r3, #4]
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	3308      	adds	r3, #8
 80131de:	429a      	cmp	r2, r3
 80131e0:	d104      	bne.n	80131ec <vTaskSwitchContext+0x8c>
 80131e2:	693b      	ldr	r3, [r7, #16]
 80131e4:	685b      	ldr	r3, [r3, #4]
 80131e6:	685a      	ldr	r2, [r3, #4]
 80131e8:	693b      	ldr	r3, [r7, #16]
 80131ea:	605a      	str	r2, [r3, #4]
 80131ec:	693b      	ldr	r3, [r7, #16]
 80131ee:	685b      	ldr	r3, [r3, #4]
 80131f0:	68db      	ldr	r3, [r3, #12]
 80131f2:	4a0a      	ldr	r2, [pc, #40]	; (801321c <vTaskSwitchContext+0xbc>)
 80131f4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80131f6:	4b09      	ldr	r3, [pc, #36]	; (801321c <vTaskSwitchContext+0xbc>)
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	334c      	adds	r3, #76	; 0x4c
 80131fc:	4a08      	ldr	r2, [pc, #32]	; (8013220 <vTaskSwitchContext+0xc0>)
 80131fe:	6013      	str	r3, [r2, #0]
}
 8013200:	bf00      	nop
 8013202:	371c      	adds	r7, #28
 8013204:	46bd      	mov	sp, r7
 8013206:	bc80      	pop	{r7}
 8013208:	4770      	bx	lr
 801320a:	bf00      	nop
 801320c:	20000df8 	.word	0x20000df8
 8013210:	20000dec 	.word	0x20000dec
 8013214:	20000de0 	.word	0x20000de0
 8013218:	20000d1c 	.word	0x20000d1c
 801321c:	20000d18 	.word	0x20000d18
 8013220:	20000148 	.word	0x20000148

08013224 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013224:	b580      	push	{r7, lr}
 8013226:	b084      	sub	sp, #16
 8013228:	af00      	add	r7, sp, #0
 801322a:	6078      	str	r0, [r7, #4]
 801322c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d10a      	bne.n	801324a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013238:	f383 8811 	msr	BASEPRI, r3
 801323c:	f3bf 8f6f 	isb	sy
 8013240:	f3bf 8f4f 	dsb	sy
 8013244:	60fb      	str	r3, [r7, #12]
}
 8013246:	bf00      	nop
 8013248:	e7fe      	b.n	8013248 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801324a:	4b07      	ldr	r3, [pc, #28]	; (8013268 <vTaskPlaceOnEventList+0x44>)
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	3318      	adds	r3, #24
 8013250:	4619      	mov	r1, r3
 8013252:	6878      	ldr	r0, [r7, #4]
 8013254:	f7ff f97b 	bl	801254e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013258:	2101      	movs	r1, #1
 801325a:	6838      	ldr	r0, [r7, #0]
 801325c:	f000 faee 	bl	801383c <prvAddCurrentTaskToDelayedList>
}
 8013260:	bf00      	nop
 8013262:	3710      	adds	r7, #16
 8013264:	46bd      	mov	sp, r7
 8013266:	bd80      	pop	{r7, pc}
 8013268:	20000d18 	.word	0x20000d18

0801326c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801326c:	b580      	push	{r7, lr}
 801326e:	b086      	sub	sp, #24
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	68db      	ldr	r3, [r3, #12]
 8013278:	68db      	ldr	r3, [r3, #12]
 801327a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801327c:	693b      	ldr	r3, [r7, #16]
 801327e:	2b00      	cmp	r3, #0
 8013280:	d10a      	bne.n	8013298 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8013282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013286:	f383 8811 	msr	BASEPRI, r3
 801328a:	f3bf 8f6f 	isb	sy
 801328e:	f3bf 8f4f 	dsb	sy
 8013292:	60fb      	str	r3, [r7, #12]
}
 8013294:	bf00      	nop
 8013296:	e7fe      	b.n	8013296 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013298:	693b      	ldr	r3, [r7, #16]
 801329a:	3318      	adds	r3, #24
 801329c:	4618      	mov	r0, r3
 801329e:	f7ff f98e 	bl	80125be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80132a2:	4b1d      	ldr	r3, [pc, #116]	; (8013318 <xTaskRemoveFromEventList+0xac>)
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d11c      	bne.n	80132e4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80132aa:	693b      	ldr	r3, [r7, #16]
 80132ac:	3304      	adds	r3, #4
 80132ae:	4618      	mov	r0, r3
 80132b0:	f7ff f985 	bl	80125be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80132b4:	693b      	ldr	r3, [r7, #16]
 80132b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80132b8:	2201      	movs	r2, #1
 80132ba:	409a      	lsls	r2, r3
 80132bc:	4b17      	ldr	r3, [pc, #92]	; (801331c <xTaskRemoveFromEventList+0xb0>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	4313      	orrs	r3, r2
 80132c2:	4a16      	ldr	r2, [pc, #88]	; (801331c <xTaskRemoveFromEventList+0xb0>)
 80132c4:	6013      	str	r3, [r2, #0]
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132ca:	4613      	mov	r3, r2
 80132cc:	009b      	lsls	r3, r3, #2
 80132ce:	4413      	add	r3, r2
 80132d0:	009b      	lsls	r3, r3, #2
 80132d2:	4a13      	ldr	r2, [pc, #76]	; (8013320 <xTaskRemoveFromEventList+0xb4>)
 80132d4:	441a      	add	r2, r3
 80132d6:	693b      	ldr	r3, [r7, #16]
 80132d8:	3304      	adds	r3, #4
 80132da:	4619      	mov	r1, r3
 80132dc:	4610      	mov	r0, r2
 80132de:	f7ff f913 	bl	8012508 <vListInsertEnd>
 80132e2:	e005      	b.n	80132f0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	3318      	adds	r3, #24
 80132e8:	4619      	mov	r1, r3
 80132ea:	480e      	ldr	r0, [pc, #56]	; (8013324 <xTaskRemoveFromEventList+0xb8>)
 80132ec:	f7ff f90c 	bl	8012508 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80132f0:	693b      	ldr	r3, [r7, #16]
 80132f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132f4:	4b0c      	ldr	r3, [pc, #48]	; (8013328 <xTaskRemoveFromEventList+0xbc>)
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80132fa:	429a      	cmp	r2, r3
 80132fc:	d905      	bls.n	801330a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80132fe:	2301      	movs	r3, #1
 8013300:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013302:	4b0a      	ldr	r3, [pc, #40]	; (801332c <xTaskRemoveFromEventList+0xc0>)
 8013304:	2201      	movs	r2, #1
 8013306:	601a      	str	r2, [r3, #0]
 8013308:	e001      	b.n	801330e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801330a:	2300      	movs	r3, #0
 801330c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 801330e:	697b      	ldr	r3, [r7, #20]
}
 8013310:	4618      	mov	r0, r3
 8013312:	3718      	adds	r7, #24
 8013314:	46bd      	mov	sp, r7
 8013316:	bd80      	pop	{r7, pc}
 8013318:	20000df8 	.word	0x20000df8
 801331c:	20000de0 	.word	0x20000de0
 8013320:	20000d1c 	.word	0x20000d1c
 8013324:	20000db0 	.word	0x20000db0
 8013328:	20000d18 	.word	0x20000d18
 801332c:	20000dec 	.word	0x20000dec

08013330 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013330:	b480      	push	{r7}
 8013332:	b083      	sub	sp, #12
 8013334:	af00      	add	r7, sp, #0
 8013336:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013338:	4b06      	ldr	r3, [pc, #24]	; (8013354 <vTaskInternalSetTimeOutState+0x24>)
 801333a:	681a      	ldr	r2, [r3, #0]
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013340:	4b05      	ldr	r3, [pc, #20]	; (8013358 <vTaskInternalSetTimeOutState+0x28>)
 8013342:	681a      	ldr	r2, [r3, #0]
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	605a      	str	r2, [r3, #4]
}
 8013348:	bf00      	nop
 801334a:	370c      	adds	r7, #12
 801334c:	46bd      	mov	sp, r7
 801334e:	bc80      	pop	{r7}
 8013350:	4770      	bx	lr
 8013352:	bf00      	nop
 8013354:	20000df0 	.word	0x20000df0
 8013358:	20000ddc 	.word	0x20000ddc

0801335c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b088      	sub	sp, #32
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
 8013364:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d10a      	bne.n	8013382 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801336c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013370:	f383 8811 	msr	BASEPRI, r3
 8013374:	f3bf 8f6f 	isb	sy
 8013378:	f3bf 8f4f 	dsb	sy
 801337c:	613b      	str	r3, [r7, #16]
}
 801337e:	bf00      	nop
 8013380:	e7fe      	b.n	8013380 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d10a      	bne.n	801339e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8013388:	f04f 0350 	mov.w	r3, #80	; 0x50
 801338c:	f383 8811 	msr	BASEPRI, r3
 8013390:	f3bf 8f6f 	isb	sy
 8013394:	f3bf 8f4f 	dsb	sy
 8013398:	60fb      	str	r3, [r7, #12]
}
 801339a:	bf00      	nop
 801339c:	e7fe      	b.n	801339c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801339e:	f000 facb 	bl	8013938 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80133a2:	4b1d      	ldr	r3, [pc, #116]	; (8013418 <xTaskCheckForTimeOut+0xbc>)
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	685b      	ldr	r3, [r3, #4]
 80133ac:	69ba      	ldr	r2, [r7, #24]
 80133ae:	1ad3      	subs	r3, r2, r3
 80133b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80133b2:	683b      	ldr	r3, [r7, #0]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133ba:	d102      	bne.n	80133c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80133bc:	2300      	movs	r3, #0
 80133be:	61fb      	str	r3, [r7, #28]
 80133c0:	e023      	b.n	801340a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681a      	ldr	r2, [r3, #0]
 80133c6:	4b15      	ldr	r3, [pc, #84]	; (801341c <xTaskCheckForTimeOut+0xc0>)
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	429a      	cmp	r2, r3
 80133cc:	d007      	beq.n	80133de <xTaskCheckForTimeOut+0x82>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	685b      	ldr	r3, [r3, #4]
 80133d2:	69ba      	ldr	r2, [r7, #24]
 80133d4:	429a      	cmp	r2, r3
 80133d6:	d302      	bcc.n	80133de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80133d8:	2301      	movs	r3, #1
 80133da:	61fb      	str	r3, [r7, #28]
 80133dc:	e015      	b.n	801340a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	697a      	ldr	r2, [r7, #20]
 80133e4:	429a      	cmp	r2, r3
 80133e6:	d20b      	bcs.n	8013400 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	681a      	ldr	r2, [r3, #0]
 80133ec:	697b      	ldr	r3, [r7, #20]
 80133ee:	1ad2      	subs	r2, r2, r3
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80133f4:	6878      	ldr	r0, [r7, #4]
 80133f6:	f7ff ff9b 	bl	8013330 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80133fa:	2300      	movs	r3, #0
 80133fc:	61fb      	str	r3, [r7, #28]
 80133fe:	e004      	b.n	801340a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013400:	683b      	ldr	r3, [r7, #0]
 8013402:	2200      	movs	r2, #0
 8013404:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013406:	2301      	movs	r3, #1
 8013408:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801340a:	f000 fac5 	bl	8013998 <vPortExitCritical>

	return xReturn;
 801340e:	69fb      	ldr	r3, [r7, #28]
}
 8013410:	4618      	mov	r0, r3
 8013412:	3720      	adds	r7, #32
 8013414:	46bd      	mov	sp, r7
 8013416:	bd80      	pop	{r7, pc}
 8013418:	20000ddc 	.word	0x20000ddc
 801341c:	20000df0 	.word	0x20000df0

08013420 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013420:	b480      	push	{r7}
 8013422:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013424:	4b03      	ldr	r3, [pc, #12]	; (8013434 <vTaskMissedYield+0x14>)
 8013426:	2201      	movs	r2, #1
 8013428:	601a      	str	r2, [r3, #0]
}
 801342a:	bf00      	nop
 801342c:	46bd      	mov	sp, r7
 801342e:	bc80      	pop	{r7}
 8013430:	4770      	bx	lr
 8013432:	bf00      	nop
 8013434:	20000dec 	.word	0x20000dec

08013438 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013438:	b480      	push	{r7}
 801343a:	b083      	sub	sp, #12
 801343c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801343e:	4b0e      	ldr	r3, [pc, #56]	; (8013478 <prvResetNextTaskUnblockTime+0x40>)
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d101      	bne.n	801344c <prvResetNextTaskUnblockTime+0x14>
 8013448:	2301      	movs	r3, #1
 801344a:	e000      	b.n	801344e <prvResetNextTaskUnblockTime+0x16>
 801344c:	2300      	movs	r3, #0
 801344e:	2b00      	cmp	r3, #0
 8013450:	d004      	beq.n	801345c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013452:	4b0a      	ldr	r3, [pc, #40]	; (801347c <prvResetNextTaskUnblockTime+0x44>)
 8013454:	f04f 32ff 	mov.w	r2, #4294967295
 8013458:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801345a:	e008      	b.n	801346e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 801345c:	4b06      	ldr	r3, [pc, #24]	; (8013478 <prvResetNextTaskUnblockTime+0x40>)
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	68db      	ldr	r3, [r3, #12]
 8013462:	68db      	ldr	r3, [r3, #12]
 8013464:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	685b      	ldr	r3, [r3, #4]
 801346a:	4a04      	ldr	r2, [pc, #16]	; (801347c <prvResetNextTaskUnblockTime+0x44>)
 801346c:	6013      	str	r3, [r2, #0]
}
 801346e:	bf00      	nop
 8013470:	370c      	adds	r7, #12
 8013472:	46bd      	mov	sp, r7
 8013474:	bc80      	pop	{r7}
 8013476:	4770      	bx	lr
 8013478:	20000da8 	.word	0x20000da8
 801347c:	20000df4 	.word	0x20000df4

08013480 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013480:	b480      	push	{r7}
 8013482:	b083      	sub	sp, #12
 8013484:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013486:	4b0b      	ldr	r3, [pc, #44]	; (80134b4 <xTaskGetSchedulerState+0x34>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d102      	bne.n	8013494 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801348e:	2301      	movs	r3, #1
 8013490:	607b      	str	r3, [r7, #4]
 8013492:	e008      	b.n	80134a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013494:	4b08      	ldr	r3, [pc, #32]	; (80134b8 <xTaskGetSchedulerState+0x38>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d102      	bne.n	80134a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801349c:	2302      	movs	r3, #2
 801349e:	607b      	str	r3, [r7, #4]
 80134a0:	e001      	b.n	80134a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80134a2:	2300      	movs	r3, #0
 80134a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80134a6:	687b      	ldr	r3, [r7, #4]
	}
 80134a8:	4618      	mov	r0, r3
 80134aa:	370c      	adds	r7, #12
 80134ac:	46bd      	mov	sp, r7
 80134ae:	bc80      	pop	{r7}
 80134b0:	4770      	bx	lr
 80134b2:	bf00      	nop
 80134b4:	20000de4 	.word	0x20000de4
 80134b8:	20000df8 	.word	0x20000df8

080134bc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b084      	sub	sp, #16
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80134c8:	2300      	movs	r3, #0
 80134ca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d06e      	beq.n	80135b0 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80134d2:	68bb      	ldr	r3, [r7, #8]
 80134d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134d6:	4b39      	ldr	r3, [pc, #228]	; (80135bc <xTaskPriorityInherit+0x100>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134dc:	429a      	cmp	r2, r3
 80134de:	d25e      	bcs.n	801359e <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	699b      	ldr	r3, [r3, #24]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	db06      	blt.n	80134f6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80134e8:	4b34      	ldr	r3, [pc, #208]	; (80135bc <xTaskPriorityInherit+0x100>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134ee:	f1c3 0207 	rsb	r2, r3, #7
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80134f6:	68bb      	ldr	r3, [r7, #8]
 80134f8:	6959      	ldr	r1, [r3, #20]
 80134fa:	68bb      	ldr	r3, [r7, #8]
 80134fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134fe:	4613      	mov	r3, r2
 8013500:	009b      	lsls	r3, r3, #2
 8013502:	4413      	add	r3, r2
 8013504:	009b      	lsls	r3, r3, #2
 8013506:	4a2e      	ldr	r2, [pc, #184]	; (80135c0 <xTaskPriorityInherit+0x104>)
 8013508:	4413      	add	r3, r2
 801350a:	4299      	cmp	r1, r3
 801350c:	d101      	bne.n	8013512 <xTaskPriorityInherit+0x56>
 801350e:	2301      	movs	r3, #1
 8013510:	e000      	b.n	8013514 <xTaskPriorityInherit+0x58>
 8013512:	2300      	movs	r3, #0
 8013514:	2b00      	cmp	r3, #0
 8013516:	d03a      	beq.n	801358e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013518:	68bb      	ldr	r3, [r7, #8]
 801351a:	3304      	adds	r3, #4
 801351c:	4618      	mov	r0, r3
 801351e:	f7ff f84e 	bl	80125be <uxListRemove>
 8013522:	4603      	mov	r3, r0
 8013524:	2b00      	cmp	r3, #0
 8013526:	d115      	bne.n	8013554 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8013528:	68bb      	ldr	r3, [r7, #8]
 801352a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801352c:	4924      	ldr	r1, [pc, #144]	; (80135c0 <xTaskPriorityInherit+0x104>)
 801352e:	4613      	mov	r3, r2
 8013530:	009b      	lsls	r3, r3, #2
 8013532:	4413      	add	r3, r2
 8013534:	009b      	lsls	r3, r3, #2
 8013536:	440b      	add	r3, r1
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d10a      	bne.n	8013554 <xTaskPriorityInherit+0x98>
 801353e:	68bb      	ldr	r3, [r7, #8]
 8013540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013542:	2201      	movs	r2, #1
 8013544:	fa02 f303 	lsl.w	r3, r2, r3
 8013548:	43da      	mvns	r2, r3
 801354a:	4b1e      	ldr	r3, [pc, #120]	; (80135c4 <xTaskPriorityInherit+0x108>)
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	4013      	ands	r3, r2
 8013550:	4a1c      	ldr	r2, [pc, #112]	; (80135c4 <xTaskPriorityInherit+0x108>)
 8013552:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013554:	4b19      	ldr	r3, [pc, #100]	; (80135bc <xTaskPriorityInherit+0x100>)
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801355a:	68bb      	ldr	r3, [r7, #8]
 801355c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801355e:	68bb      	ldr	r3, [r7, #8]
 8013560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013562:	2201      	movs	r2, #1
 8013564:	409a      	lsls	r2, r3
 8013566:	4b17      	ldr	r3, [pc, #92]	; (80135c4 <xTaskPriorityInherit+0x108>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	4313      	orrs	r3, r2
 801356c:	4a15      	ldr	r2, [pc, #84]	; (80135c4 <xTaskPriorityInherit+0x108>)
 801356e:	6013      	str	r3, [r2, #0]
 8013570:	68bb      	ldr	r3, [r7, #8]
 8013572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013574:	4613      	mov	r3, r2
 8013576:	009b      	lsls	r3, r3, #2
 8013578:	4413      	add	r3, r2
 801357a:	009b      	lsls	r3, r3, #2
 801357c:	4a10      	ldr	r2, [pc, #64]	; (80135c0 <xTaskPriorityInherit+0x104>)
 801357e:	441a      	add	r2, r3
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	3304      	adds	r3, #4
 8013584:	4619      	mov	r1, r3
 8013586:	4610      	mov	r0, r2
 8013588:	f7fe ffbe 	bl	8012508 <vListInsertEnd>
 801358c:	e004      	b.n	8013598 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801358e:	4b0b      	ldr	r3, [pc, #44]	; (80135bc <xTaskPriorityInherit+0x100>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013594:	68bb      	ldr	r3, [r7, #8]
 8013596:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013598:	2301      	movs	r3, #1
 801359a:	60fb      	str	r3, [r7, #12]
 801359c:	e008      	b.n	80135b0 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801359e:	68bb      	ldr	r3, [r7, #8]
 80135a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80135a2:	4b06      	ldr	r3, [pc, #24]	; (80135bc <xTaskPriorityInherit+0x100>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135a8:	429a      	cmp	r2, r3
 80135aa:	d201      	bcs.n	80135b0 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80135ac:	2301      	movs	r3, #1
 80135ae:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80135b0:	68fb      	ldr	r3, [r7, #12]
	}
 80135b2:	4618      	mov	r0, r3
 80135b4:	3710      	adds	r7, #16
 80135b6:	46bd      	mov	sp, r7
 80135b8:	bd80      	pop	{r7, pc}
 80135ba:	bf00      	nop
 80135bc:	20000d18 	.word	0x20000d18
 80135c0:	20000d1c 	.word	0x20000d1c
 80135c4:	20000de0 	.word	0x20000de0

080135c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b086      	sub	sp, #24
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80135d4:	2300      	movs	r3, #0
 80135d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d06e      	beq.n	80136bc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80135de:	4b3a      	ldr	r3, [pc, #232]	; (80136c8 <xTaskPriorityDisinherit+0x100>)
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	693a      	ldr	r2, [r7, #16]
 80135e4:	429a      	cmp	r2, r3
 80135e6:	d00a      	beq.n	80135fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80135e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135ec:	f383 8811 	msr	BASEPRI, r3
 80135f0:	f3bf 8f6f 	isb	sy
 80135f4:	f3bf 8f4f 	dsb	sy
 80135f8:	60fb      	str	r3, [r7, #12]
}
 80135fa:	bf00      	nop
 80135fc:	e7fe      	b.n	80135fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80135fe:	693b      	ldr	r3, [r7, #16]
 8013600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013602:	2b00      	cmp	r3, #0
 8013604:	d10a      	bne.n	801361c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8013606:	f04f 0350 	mov.w	r3, #80	; 0x50
 801360a:	f383 8811 	msr	BASEPRI, r3
 801360e:	f3bf 8f6f 	isb	sy
 8013612:	f3bf 8f4f 	dsb	sy
 8013616:	60bb      	str	r3, [r7, #8]
}
 8013618:	bf00      	nop
 801361a:	e7fe      	b.n	801361a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 801361c:	693b      	ldr	r3, [r7, #16]
 801361e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013620:	1e5a      	subs	r2, r3, #1
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013626:	693b      	ldr	r3, [r7, #16]
 8013628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801362a:	693b      	ldr	r3, [r7, #16]
 801362c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801362e:	429a      	cmp	r2, r3
 8013630:	d044      	beq.n	80136bc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013632:	693b      	ldr	r3, [r7, #16]
 8013634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013636:	2b00      	cmp	r3, #0
 8013638:	d140      	bne.n	80136bc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801363a:	693b      	ldr	r3, [r7, #16]
 801363c:	3304      	adds	r3, #4
 801363e:	4618      	mov	r0, r3
 8013640:	f7fe ffbd 	bl	80125be <uxListRemove>
 8013644:	4603      	mov	r3, r0
 8013646:	2b00      	cmp	r3, #0
 8013648:	d115      	bne.n	8013676 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801364a:	693b      	ldr	r3, [r7, #16]
 801364c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801364e:	491f      	ldr	r1, [pc, #124]	; (80136cc <xTaskPriorityDisinherit+0x104>)
 8013650:	4613      	mov	r3, r2
 8013652:	009b      	lsls	r3, r3, #2
 8013654:	4413      	add	r3, r2
 8013656:	009b      	lsls	r3, r3, #2
 8013658:	440b      	add	r3, r1
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d10a      	bne.n	8013676 <xTaskPriorityDisinherit+0xae>
 8013660:	693b      	ldr	r3, [r7, #16]
 8013662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013664:	2201      	movs	r2, #1
 8013666:	fa02 f303 	lsl.w	r3, r2, r3
 801366a:	43da      	mvns	r2, r3
 801366c:	4b18      	ldr	r3, [pc, #96]	; (80136d0 <xTaskPriorityDisinherit+0x108>)
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	4013      	ands	r3, r2
 8013672:	4a17      	ldr	r2, [pc, #92]	; (80136d0 <xTaskPriorityDisinherit+0x108>)
 8013674:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801367a:	693b      	ldr	r3, [r7, #16]
 801367c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801367e:	693b      	ldr	r3, [r7, #16]
 8013680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013682:	f1c3 0207 	rsb	r2, r3, #7
 8013686:	693b      	ldr	r3, [r7, #16]
 8013688:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801368e:	2201      	movs	r2, #1
 8013690:	409a      	lsls	r2, r3
 8013692:	4b0f      	ldr	r3, [pc, #60]	; (80136d0 <xTaskPriorityDisinherit+0x108>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	4313      	orrs	r3, r2
 8013698:	4a0d      	ldr	r2, [pc, #52]	; (80136d0 <xTaskPriorityDisinherit+0x108>)
 801369a:	6013      	str	r3, [r2, #0]
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80136a0:	4613      	mov	r3, r2
 80136a2:	009b      	lsls	r3, r3, #2
 80136a4:	4413      	add	r3, r2
 80136a6:	009b      	lsls	r3, r3, #2
 80136a8:	4a08      	ldr	r2, [pc, #32]	; (80136cc <xTaskPriorityDisinherit+0x104>)
 80136aa:	441a      	add	r2, r3
 80136ac:	693b      	ldr	r3, [r7, #16]
 80136ae:	3304      	adds	r3, #4
 80136b0:	4619      	mov	r1, r3
 80136b2:	4610      	mov	r0, r2
 80136b4:	f7fe ff28 	bl	8012508 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80136b8:	2301      	movs	r3, #1
 80136ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80136bc:	697b      	ldr	r3, [r7, #20]
	}
 80136be:	4618      	mov	r0, r3
 80136c0:	3718      	adds	r7, #24
 80136c2:	46bd      	mov	sp, r7
 80136c4:	bd80      	pop	{r7, pc}
 80136c6:	bf00      	nop
 80136c8:	20000d18 	.word	0x20000d18
 80136cc:	20000d1c 	.word	0x20000d1c
 80136d0:	20000de0 	.word	0x20000de0

080136d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b088      	sub	sp, #32
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
 80136dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80136e2:	2301      	movs	r3, #1
 80136e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	f000 8088 	beq.w	80137fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80136ee:	69bb      	ldr	r3, [r7, #24]
 80136f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d10a      	bne.n	801370c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80136f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136fa:	f383 8811 	msr	BASEPRI, r3
 80136fe:	f3bf 8f6f 	isb	sy
 8013702:	f3bf 8f4f 	dsb	sy
 8013706:	60fb      	str	r3, [r7, #12]
}
 8013708:	bf00      	nop
 801370a:	e7fe      	b.n	801370a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801370c:	69bb      	ldr	r3, [r7, #24]
 801370e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013710:	683a      	ldr	r2, [r7, #0]
 8013712:	429a      	cmp	r2, r3
 8013714:	d902      	bls.n	801371c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013716:	683b      	ldr	r3, [r7, #0]
 8013718:	61fb      	str	r3, [r7, #28]
 801371a:	e002      	b.n	8013722 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801371c:	69bb      	ldr	r3, [r7, #24]
 801371e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013720:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013722:	69bb      	ldr	r3, [r7, #24]
 8013724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013726:	69fa      	ldr	r2, [r7, #28]
 8013728:	429a      	cmp	r2, r3
 801372a:	d068      	beq.n	80137fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801372c:	69bb      	ldr	r3, [r7, #24]
 801372e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013730:	697a      	ldr	r2, [r7, #20]
 8013732:	429a      	cmp	r2, r3
 8013734:	d163      	bne.n	80137fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013736:	4b34      	ldr	r3, [pc, #208]	; (8013808 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	69ba      	ldr	r2, [r7, #24]
 801373c:	429a      	cmp	r2, r3
 801373e:	d10a      	bne.n	8013756 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8013740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013744:	f383 8811 	msr	BASEPRI, r3
 8013748:	f3bf 8f6f 	isb	sy
 801374c:	f3bf 8f4f 	dsb	sy
 8013750:	60bb      	str	r3, [r7, #8]
}
 8013752:	bf00      	nop
 8013754:	e7fe      	b.n	8013754 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013756:	69bb      	ldr	r3, [r7, #24]
 8013758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801375a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801375c:	69bb      	ldr	r3, [r7, #24]
 801375e:	69fa      	ldr	r2, [r7, #28]
 8013760:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013762:	69bb      	ldr	r3, [r7, #24]
 8013764:	699b      	ldr	r3, [r3, #24]
 8013766:	2b00      	cmp	r3, #0
 8013768:	db04      	blt.n	8013774 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801376a:	69fb      	ldr	r3, [r7, #28]
 801376c:	f1c3 0207 	rsb	r2, r3, #7
 8013770:	69bb      	ldr	r3, [r7, #24]
 8013772:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013774:	69bb      	ldr	r3, [r7, #24]
 8013776:	6959      	ldr	r1, [r3, #20]
 8013778:	693a      	ldr	r2, [r7, #16]
 801377a:	4613      	mov	r3, r2
 801377c:	009b      	lsls	r3, r3, #2
 801377e:	4413      	add	r3, r2
 8013780:	009b      	lsls	r3, r3, #2
 8013782:	4a22      	ldr	r2, [pc, #136]	; (801380c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8013784:	4413      	add	r3, r2
 8013786:	4299      	cmp	r1, r3
 8013788:	d101      	bne.n	801378e <vTaskPriorityDisinheritAfterTimeout+0xba>
 801378a:	2301      	movs	r3, #1
 801378c:	e000      	b.n	8013790 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 801378e:	2300      	movs	r3, #0
 8013790:	2b00      	cmp	r3, #0
 8013792:	d034      	beq.n	80137fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013794:	69bb      	ldr	r3, [r7, #24]
 8013796:	3304      	adds	r3, #4
 8013798:	4618      	mov	r0, r3
 801379a:	f7fe ff10 	bl	80125be <uxListRemove>
 801379e:	4603      	mov	r3, r0
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d115      	bne.n	80137d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80137a4:	69bb      	ldr	r3, [r7, #24]
 80137a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80137a8:	4918      	ldr	r1, [pc, #96]	; (801380c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80137aa:	4613      	mov	r3, r2
 80137ac:	009b      	lsls	r3, r3, #2
 80137ae:	4413      	add	r3, r2
 80137b0:	009b      	lsls	r3, r3, #2
 80137b2:	440b      	add	r3, r1
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d10a      	bne.n	80137d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80137ba:	69bb      	ldr	r3, [r7, #24]
 80137bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137be:	2201      	movs	r2, #1
 80137c0:	fa02 f303 	lsl.w	r3, r2, r3
 80137c4:	43da      	mvns	r2, r3
 80137c6:	4b12      	ldr	r3, [pc, #72]	; (8013810 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	4013      	ands	r3, r2
 80137cc:	4a10      	ldr	r2, [pc, #64]	; (8013810 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80137ce:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80137d0:	69bb      	ldr	r3, [r7, #24]
 80137d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137d4:	2201      	movs	r2, #1
 80137d6:	409a      	lsls	r2, r3
 80137d8:	4b0d      	ldr	r3, [pc, #52]	; (8013810 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	4313      	orrs	r3, r2
 80137de:	4a0c      	ldr	r2, [pc, #48]	; (8013810 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80137e0:	6013      	str	r3, [r2, #0]
 80137e2:	69bb      	ldr	r3, [r7, #24]
 80137e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80137e6:	4613      	mov	r3, r2
 80137e8:	009b      	lsls	r3, r3, #2
 80137ea:	4413      	add	r3, r2
 80137ec:	009b      	lsls	r3, r3, #2
 80137ee:	4a07      	ldr	r2, [pc, #28]	; (801380c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80137f0:	441a      	add	r2, r3
 80137f2:	69bb      	ldr	r3, [r7, #24]
 80137f4:	3304      	adds	r3, #4
 80137f6:	4619      	mov	r1, r3
 80137f8:	4610      	mov	r0, r2
 80137fa:	f7fe fe85 	bl	8012508 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80137fe:	bf00      	nop
 8013800:	3720      	adds	r7, #32
 8013802:	46bd      	mov	sp, r7
 8013804:	bd80      	pop	{r7, pc}
 8013806:	bf00      	nop
 8013808:	20000d18 	.word	0x20000d18
 801380c:	20000d1c 	.word	0x20000d1c
 8013810:	20000de0 	.word	0x20000de0

08013814 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8013814:	b480      	push	{r7}
 8013816:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013818:	4b07      	ldr	r3, [pc, #28]	; (8013838 <pvTaskIncrementMutexHeldCount+0x24>)
 801381a:	681b      	ldr	r3, [r3, #0]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d004      	beq.n	801382a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013820:	4b05      	ldr	r3, [pc, #20]	; (8013838 <pvTaskIncrementMutexHeldCount+0x24>)
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8013826:	3201      	adds	r2, #1
 8013828:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801382a:	4b03      	ldr	r3, [pc, #12]	; (8013838 <pvTaskIncrementMutexHeldCount+0x24>)
 801382c:	681b      	ldr	r3, [r3, #0]
	}
 801382e:	4618      	mov	r0, r3
 8013830:	46bd      	mov	sp, r7
 8013832:	bc80      	pop	{r7}
 8013834:	4770      	bx	lr
 8013836:	bf00      	nop
 8013838:	20000d18 	.word	0x20000d18

0801383c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801383c:	b580      	push	{r7, lr}
 801383e:	b084      	sub	sp, #16
 8013840:	af00      	add	r7, sp, #0
 8013842:	6078      	str	r0, [r7, #4]
 8013844:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013846:	4b29      	ldr	r3, [pc, #164]	; (80138ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801384c:	4b28      	ldr	r3, [pc, #160]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	3304      	adds	r3, #4
 8013852:	4618      	mov	r0, r3
 8013854:	f7fe feb3 	bl	80125be <uxListRemove>
 8013858:	4603      	mov	r3, r0
 801385a:	2b00      	cmp	r3, #0
 801385c:	d10b      	bne.n	8013876 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 801385e:	4b24      	ldr	r3, [pc, #144]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013864:	2201      	movs	r2, #1
 8013866:	fa02 f303 	lsl.w	r3, r2, r3
 801386a:	43da      	mvns	r2, r3
 801386c:	4b21      	ldr	r3, [pc, #132]	; (80138f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	4013      	ands	r3, r2
 8013872:	4a20      	ldr	r2, [pc, #128]	; (80138f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013874:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f1b3 3fff 	cmp.w	r3, #4294967295
 801387c:	d10a      	bne.n	8013894 <prvAddCurrentTaskToDelayedList+0x58>
 801387e:	683b      	ldr	r3, [r7, #0]
 8013880:	2b00      	cmp	r3, #0
 8013882:	d007      	beq.n	8013894 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013884:	4b1a      	ldr	r3, [pc, #104]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013886:	681b      	ldr	r3, [r3, #0]
 8013888:	3304      	adds	r3, #4
 801388a:	4619      	mov	r1, r3
 801388c:	481a      	ldr	r0, [pc, #104]	; (80138f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801388e:	f7fe fe3b 	bl	8012508 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013892:	e026      	b.n	80138e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013894:	68fa      	ldr	r2, [r7, #12]
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	4413      	add	r3, r2
 801389a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801389c:	4b14      	ldr	r3, [pc, #80]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	68ba      	ldr	r2, [r7, #8]
 80138a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80138a4:	68ba      	ldr	r2, [r7, #8]
 80138a6:	68fb      	ldr	r3, [r7, #12]
 80138a8:	429a      	cmp	r2, r3
 80138aa:	d209      	bcs.n	80138c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138ac:	4b13      	ldr	r3, [pc, #76]	; (80138fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80138ae:	681a      	ldr	r2, [r3, #0]
 80138b0:	4b0f      	ldr	r3, [pc, #60]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	3304      	adds	r3, #4
 80138b6:	4619      	mov	r1, r3
 80138b8:	4610      	mov	r0, r2
 80138ba:	f7fe fe48 	bl	801254e <vListInsert>
}
 80138be:	e010      	b.n	80138e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138c0:	4b0f      	ldr	r3, [pc, #60]	; (8013900 <prvAddCurrentTaskToDelayedList+0xc4>)
 80138c2:	681a      	ldr	r2, [r3, #0]
 80138c4:	4b0a      	ldr	r3, [pc, #40]	; (80138f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	3304      	adds	r3, #4
 80138ca:	4619      	mov	r1, r3
 80138cc:	4610      	mov	r0, r2
 80138ce:	f7fe fe3e 	bl	801254e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80138d2:	4b0c      	ldr	r3, [pc, #48]	; (8013904 <prvAddCurrentTaskToDelayedList+0xc8>)
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	68ba      	ldr	r2, [r7, #8]
 80138d8:	429a      	cmp	r2, r3
 80138da:	d202      	bcs.n	80138e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80138dc:	4a09      	ldr	r2, [pc, #36]	; (8013904 <prvAddCurrentTaskToDelayedList+0xc8>)
 80138de:	68bb      	ldr	r3, [r7, #8]
 80138e0:	6013      	str	r3, [r2, #0]
}
 80138e2:	bf00      	nop
 80138e4:	3710      	adds	r7, #16
 80138e6:	46bd      	mov	sp, r7
 80138e8:	bd80      	pop	{r7, pc}
 80138ea:	bf00      	nop
 80138ec:	20000ddc 	.word	0x20000ddc
 80138f0:	20000d18 	.word	0x20000d18
 80138f4:	20000de0 	.word	0x20000de0
 80138f8:	20000dc4 	.word	0x20000dc4
 80138fc:	20000dac 	.word	0x20000dac
 8013900:	20000da8 	.word	0x20000da8
 8013904:	20000df4 	.word	0x20000df4
	...

08013910 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013910:	4b07      	ldr	r3, [pc, #28]	; (8013930 <pxCurrentTCBConst2>)
 8013912:	6819      	ldr	r1, [r3, #0]
 8013914:	6808      	ldr	r0, [r1, #0]
 8013916:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801391a:	f380 8809 	msr	PSP, r0
 801391e:	f3bf 8f6f 	isb	sy
 8013922:	f04f 0000 	mov.w	r0, #0
 8013926:	f380 8811 	msr	BASEPRI, r0
 801392a:	f04e 0e0d 	orr.w	lr, lr, #13
 801392e:	4770      	bx	lr

08013930 <pxCurrentTCBConst2>:
 8013930:	20000d18 	.word	0x20000d18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013934:	bf00      	nop
 8013936:	bf00      	nop

08013938 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013938:	b480      	push	{r7}
 801393a:	b083      	sub	sp, #12
 801393c:	af00      	add	r7, sp, #0
	__asm volatile
 801393e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013942:	f383 8811 	msr	BASEPRI, r3
 8013946:	f3bf 8f6f 	isb	sy
 801394a:	f3bf 8f4f 	dsb	sy
 801394e:	607b      	str	r3, [r7, #4]
}
 8013950:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013952:	4b0f      	ldr	r3, [pc, #60]	; (8013990 <vPortEnterCritical+0x58>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	3301      	adds	r3, #1
 8013958:	4a0d      	ldr	r2, [pc, #52]	; (8013990 <vPortEnterCritical+0x58>)
 801395a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801395c:	4b0c      	ldr	r3, [pc, #48]	; (8013990 <vPortEnterCritical+0x58>)
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	2b01      	cmp	r3, #1
 8013962:	d10f      	bne.n	8013984 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013964:	4b0b      	ldr	r3, [pc, #44]	; (8013994 <vPortEnterCritical+0x5c>)
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	b2db      	uxtb	r3, r3
 801396a:	2b00      	cmp	r3, #0
 801396c:	d00a      	beq.n	8013984 <vPortEnterCritical+0x4c>
	__asm volatile
 801396e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013972:	f383 8811 	msr	BASEPRI, r3
 8013976:	f3bf 8f6f 	isb	sy
 801397a:	f3bf 8f4f 	dsb	sy
 801397e:	603b      	str	r3, [r7, #0]
}
 8013980:	bf00      	nop
 8013982:	e7fe      	b.n	8013982 <vPortEnterCritical+0x4a>
	}
}
 8013984:	bf00      	nop
 8013986:	370c      	adds	r7, #12
 8013988:	46bd      	mov	sp, r7
 801398a:	bc80      	pop	{r7}
 801398c:	4770      	bx	lr
 801398e:	bf00      	nop
 8013990:	200000f4 	.word	0x200000f4
 8013994:	e000ed04 	.word	0xe000ed04

08013998 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013998:	b480      	push	{r7}
 801399a:	b083      	sub	sp, #12
 801399c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801399e:	4b11      	ldr	r3, [pc, #68]	; (80139e4 <vPortExitCritical+0x4c>)
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d10a      	bne.n	80139bc <vPortExitCritical+0x24>
	__asm volatile
 80139a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139aa:	f383 8811 	msr	BASEPRI, r3
 80139ae:	f3bf 8f6f 	isb	sy
 80139b2:	f3bf 8f4f 	dsb	sy
 80139b6:	607b      	str	r3, [r7, #4]
}
 80139b8:	bf00      	nop
 80139ba:	e7fe      	b.n	80139ba <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80139bc:	4b09      	ldr	r3, [pc, #36]	; (80139e4 <vPortExitCritical+0x4c>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	3b01      	subs	r3, #1
 80139c2:	4a08      	ldr	r2, [pc, #32]	; (80139e4 <vPortExitCritical+0x4c>)
 80139c4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80139c6:	4b07      	ldr	r3, [pc, #28]	; (80139e4 <vPortExitCritical+0x4c>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d105      	bne.n	80139da <vPortExitCritical+0x42>
 80139ce:	2300      	movs	r3, #0
 80139d0:	603b      	str	r3, [r7, #0]
	__asm volatile
 80139d2:	683b      	ldr	r3, [r7, #0]
 80139d4:	f383 8811 	msr	BASEPRI, r3
}
 80139d8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80139da:	bf00      	nop
 80139dc:	370c      	adds	r7, #12
 80139de:	46bd      	mov	sp, r7
 80139e0:	bc80      	pop	{r7}
 80139e2:	4770      	bx	lr
 80139e4:	200000f4 	.word	0x200000f4
	...

080139f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80139f0:	f3ef 8009 	mrs	r0, PSP
 80139f4:	f3bf 8f6f 	isb	sy
 80139f8:	4b0d      	ldr	r3, [pc, #52]	; (8013a30 <pxCurrentTCBConst>)
 80139fa:	681a      	ldr	r2, [r3, #0]
 80139fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8013a00:	6010      	str	r0, [r2, #0]
 8013a02:	e92d 4008 	stmdb	sp!, {r3, lr}
 8013a06:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013a0a:	f380 8811 	msr	BASEPRI, r0
 8013a0e:	f7ff fba7 	bl	8013160 <vTaskSwitchContext>
 8013a12:	f04f 0000 	mov.w	r0, #0
 8013a16:	f380 8811 	msr	BASEPRI, r0
 8013a1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013a1e:	6819      	ldr	r1, [r3, #0]
 8013a20:	6808      	ldr	r0, [r1, #0]
 8013a22:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8013a26:	f380 8809 	msr	PSP, r0
 8013a2a:	f3bf 8f6f 	isb	sy
 8013a2e:	4770      	bx	lr

08013a30 <pxCurrentTCBConst>:
 8013a30:	20000d18 	.word	0x20000d18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013a34:	bf00      	nop
 8013a36:	bf00      	nop

08013a38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013a38:	b580      	push	{r7, lr}
 8013a3a:	b082      	sub	sp, #8
 8013a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8013a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a42:	f383 8811 	msr	BASEPRI, r3
 8013a46:	f3bf 8f6f 	isb	sy
 8013a4a:	f3bf 8f4f 	dsb	sy
 8013a4e:	607b      	str	r3, [r7, #4]
}
 8013a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013a52:	f7ff fac7 	bl	8012fe4 <xTaskIncrementTick>
 8013a56:	4603      	mov	r3, r0
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d003      	beq.n	8013a64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013a5c:	4b06      	ldr	r3, [pc, #24]	; (8013a78 <xPortSysTickHandler+0x40>)
 8013a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a62:	601a      	str	r2, [r3, #0]
 8013a64:	2300      	movs	r3, #0
 8013a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013a68:	683b      	ldr	r3, [r7, #0]
 8013a6a:	f383 8811 	msr	BASEPRI, r3
}
 8013a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013a70:	bf00      	nop
 8013a72:	3708      	adds	r7, #8
 8013a74:	46bd      	mov	sp, r7
 8013a76:	bd80      	pop	{r7, pc}
 8013a78:	e000ed04 	.word	0xe000ed04

08013a7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013a7c:	b480      	push	{r7}
 8013a7e:	b085      	sub	sp, #20
 8013a80:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013a82:	f3ef 8305 	mrs	r3, IPSR
 8013a86:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	2b0f      	cmp	r3, #15
 8013a8c:	d914      	bls.n	8013ab8 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013a8e:	4a16      	ldr	r2, [pc, #88]	; (8013ae8 <vPortValidateInterruptPriority+0x6c>)
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	4413      	add	r3, r2
 8013a94:	781b      	ldrb	r3, [r3, #0]
 8013a96:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013a98:	4b14      	ldr	r3, [pc, #80]	; (8013aec <vPortValidateInterruptPriority+0x70>)
 8013a9a:	781b      	ldrb	r3, [r3, #0]
 8013a9c:	7afa      	ldrb	r2, [r7, #11]
 8013a9e:	429a      	cmp	r2, r3
 8013aa0:	d20a      	bcs.n	8013ab8 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8013aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013aa6:	f383 8811 	msr	BASEPRI, r3
 8013aaa:	f3bf 8f6f 	isb	sy
 8013aae:	f3bf 8f4f 	dsb	sy
 8013ab2:	607b      	str	r3, [r7, #4]
}
 8013ab4:	bf00      	nop
 8013ab6:	e7fe      	b.n	8013ab6 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013ab8:	4b0d      	ldr	r3, [pc, #52]	; (8013af0 <vPortValidateInterruptPriority+0x74>)
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013ac0:	4b0c      	ldr	r3, [pc, #48]	; (8013af4 <vPortValidateInterruptPriority+0x78>)
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	429a      	cmp	r2, r3
 8013ac6:	d90a      	bls.n	8013ade <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013acc:	f383 8811 	msr	BASEPRI, r3
 8013ad0:	f3bf 8f6f 	isb	sy
 8013ad4:	f3bf 8f4f 	dsb	sy
 8013ad8:	603b      	str	r3, [r7, #0]
}
 8013ada:	bf00      	nop
 8013adc:	e7fe      	b.n	8013adc <vPortValidateInterruptPriority+0x60>
	}
 8013ade:	bf00      	nop
 8013ae0:	3714      	adds	r7, #20
 8013ae2:	46bd      	mov	sp, r7
 8013ae4:	bc80      	pop	{r7}
 8013ae6:	4770      	bx	lr
 8013ae8:	e000e3f0 	.word	0xe000e3f0
 8013aec:	20000dfc 	.word	0x20000dfc
 8013af0:	e000ed0c 	.word	0xe000ed0c
 8013af4:	20000e00 	.word	0x20000e00

08013af8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013af8:	b580      	push	{r7, lr}
 8013afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013afc:	2200      	movs	r2, #0
 8013afe:	4912      	ldr	r1, [pc, #72]	; (8013b48 <MX_USB_DEVICE_Init+0x50>)
 8013b00:	4812      	ldr	r0, [pc, #72]	; (8013b4c <MX_USB_DEVICE_Init+0x54>)
 8013b02:	f7fa fe29 	bl	800e758 <USBD_Init>
 8013b06:	4603      	mov	r3, r0
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d001      	beq.n	8013b10 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013b0c:	f7ee fe40 	bl	8002790 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8013b10:	490f      	ldr	r1, [pc, #60]	; (8013b50 <MX_USB_DEVICE_Init+0x58>)
 8013b12:	480e      	ldr	r0, [pc, #56]	; (8013b4c <MX_USB_DEVICE_Init+0x54>)
 8013b14:	f7fa fe4b 	bl	800e7ae <USBD_RegisterClass>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d001      	beq.n	8013b22 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013b1e:	f7ee fe37 	bl	8002790 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8013b22:	490c      	ldr	r1, [pc, #48]	; (8013b54 <MX_USB_DEVICE_Init+0x5c>)
 8013b24:	4809      	ldr	r0, [pc, #36]	; (8013b4c <MX_USB_DEVICE_Init+0x54>)
 8013b26:	f7fa fe01 	bl	800e72c <USBD_CUSTOM_HID_RegisterInterface>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d001      	beq.n	8013b34 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013b30:	f7ee fe2e 	bl	8002790 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013b34:	4805      	ldr	r0, [pc, #20]	; (8013b4c <MX_USB_DEVICE_Init+0x54>)
 8013b36:	f7fa fe53 	bl	800e7e0 <USBD_Start>
 8013b3a:	4603      	mov	r3, r0
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d001      	beq.n	8013b44 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013b40:	f7ee fe26 	bl	8002790 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013b44:	bf00      	nop
 8013b46:	bd80      	pop	{r7, pc}
 8013b48:	200000f8 	.word	0x200000f8
 8013b4c:	20000e04 	.word	0x20000e04
 8013b50:	200000b8 	.word	0x200000b8
 8013b54:	200010d0 	.word	0x200010d0

08013b58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013b58:	b480      	push	{r7}
 8013b5a:	b083      	sub	sp, #12
 8013b5c:	af00      	add	r7, sp, #0
 8013b5e:	4603      	mov	r3, r0
 8013b60:	6039      	str	r1, [r7, #0]
 8013b62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013b64:	683b      	ldr	r3, [r7, #0]
 8013b66:	2212      	movs	r2, #18
 8013b68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013b6a:	4b03      	ldr	r3, [pc, #12]	; (8013b78 <USBD_FS_DeviceDescriptor+0x20>)
}
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	370c      	adds	r7, #12
 8013b70:	46bd      	mov	sp, r7
 8013b72:	bc80      	pop	{r7}
 8013b74:	4770      	bx	lr
 8013b76:	bf00      	nop
 8013b78:	20000114 	.word	0x20000114

08013b7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013b7c:	b480      	push	{r7}
 8013b7e:	b083      	sub	sp, #12
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	4603      	mov	r3, r0
 8013b84:	6039      	str	r1, [r7, #0]
 8013b86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	2204      	movs	r2, #4
 8013b8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013b8e:	4b03      	ldr	r3, [pc, #12]	; (8013b9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	370c      	adds	r7, #12
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bc80      	pop	{r7}
 8013b98:	4770      	bx	lr
 8013b9a:	bf00      	nop
 8013b9c:	20000128 	.word	0x20000128

08013ba0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ba0:	b580      	push	{r7, lr}
 8013ba2:	b082      	sub	sp, #8
 8013ba4:	af00      	add	r7, sp, #0
 8013ba6:	4603      	mov	r3, r0
 8013ba8:	6039      	str	r1, [r7, #0]
 8013baa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013bac:	79fb      	ldrb	r3, [r7, #7]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d105      	bne.n	8013bbe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013bb2:	683a      	ldr	r2, [r7, #0]
 8013bb4:	4907      	ldr	r1, [pc, #28]	; (8013bd4 <USBD_FS_ProductStrDescriptor+0x34>)
 8013bb6:	4808      	ldr	r0, [pc, #32]	; (8013bd8 <USBD_FS_ProductStrDescriptor+0x38>)
 8013bb8:	f7fb fd8a 	bl	800f6d0 <USBD_GetString>
 8013bbc:	e004      	b.n	8013bc8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013bbe:	683a      	ldr	r2, [r7, #0]
 8013bc0:	4904      	ldr	r1, [pc, #16]	; (8013bd4 <USBD_FS_ProductStrDescriptor+0x34>)
 8013bc2:	4805      	ldr	r0, [pc, #20]	; (8013bd8 <USBD_FS_ProductStrDescriptor+0x38>)
 8013bc4:	f7fb fd84 	bl	800f6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013bc8:	4b02      	ldr	r3, [pc, #8]	; (8013bd4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	3708      	adds	r7, #8
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	200010e0 	.word	0x200010e0
 8013bd8:	08017260 	.word	0x08017260

08013bdc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013bdc:	b580      	push	{r7, lr}
 8013bde:	b082      	sub	sp, #8
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	4603      	mov	r3, r0
 8013be4:	6039      	str	r1, [r7, #0]
 8013be6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013be8:	683a      	ldr	r2, [r7, #0]
 8013bea:	4904      	ldr	r1, [pc, #16]	; (8013bfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013bec:	4804      	ldr	r0, [pc, #16]	; (8013c00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013bee:	f7fb fd6f 	bl	800f6d0 <USBD_GetString>
  return USBD_StrDesc;
 8013bf2:	4b02      	ldr	r3, [pc, #8]	; (8013bfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3708      	adds	r7, #8
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}
 8013bfc:	200010e0 	.word	0x200010e0
 8013c00:	08017274 	.word	0x08017274

08013c04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b082      	sub	sp, #8
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	4603      	mov	r3, r0
 8013c0c:	6039      	str	r1, [r7, #0]
 8013c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013c10:	683b      	ldr	r3, [r7, #0]
 8013c12:	221a      	movs	r2, #26
 8013c14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013c16:	f000 f843 	bl	8013ca0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013c1a:	4b02      	ldr	r3, [pc, #8]	; (8013c24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	3708      	adds	r7, #8
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bd80      	pop	{r7, pc}
 8013c24:	2000012c 	.word	0x2000012c

08013c28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b082      	sub	sp, #8
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	4603      	mov	r3, r0
 8013c30:	6039      	str	r1, [r7, #0]
 8013c32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013c34:	79fb      	ldrb	r3, [r7, #7]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d105      	bne.n	8013c46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013c3a:	683a      	ldr	r2, [r7, #0]
 8013c3c:	4907      	ldr	r1, [pc, #28]	; (8013c5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8013c3e:	4808      	ldr	r0, [pc, #32]	; (8013c60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013c40:	f7fb fd46 	bl	800f6d0 <USBD_GetString>
 8013c44:	e004      	b.n	8013c50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013c46:	683a      	ldr	r2, [r7, #0]
 8013c48:	4904      	ldr	r1, [pc, #16]	; (8013c5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8013c4a:	4805      	ldr	r0, [pc, #20]	; (8013c60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013c4c:	f7fb fd40 	bl	800f6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013c50:	4b02      	ldr	r3, [pc, #8]	; (8013c5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013c52:	4618      	mov	r0, r3
 8013c54:	3708      	adds	r7, #8
 8013c56:	46bd      	mov	sp, r7
 8013c58:	bd80      	pop	{r7, pc}
 8013c5a:	bf00      	nop
 8013c5c:	200010e0 	.word	0x200010e0
 8013c60:	08017284 	.word	0x08017284

08013c64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013c64:	b580      	push	{r7, lr}
 8013c66:	b082      	sub	sp, #8
 8013c68:	af00      	add	r7, sp, #0
 8013c6a:	4603      	mov	r3, r0
 8013c6c:	6039      	str	r1, [r7, #0]
 8013c6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013c70:	79fb      	ldrb	r3, [r7, #7]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d105      	bne.n	8013c82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013c76:	683a      	ldr	r2, [r7, #0]
 8013c78:	4907      	ldr	r1, [pc, #28]	; (8013c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013c7a:	4808      	ldr	r0, [pc, #32]	; (8013c9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013c7c:	f7fb fd28 	bl	800f6d0 <USBD_GetString>
 8013c80:	e004      	b.n	8013c8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013c82:	683a      	ldr	r2, [r7, #0]
 8013c84:	4904      	ldr	r1, [pc, #16]	; (8013c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013c86:	4805      	ldr	r0, [pc, #20]	; (8013c9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013c88:	f7fb fd22 	bl	800f6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013c8c:	4b02      	ldr	r3, [pc, #8]	; (8013c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013c8e:	4618      	mov	r0, r3
 8013c90:	3708      	adds	r7, #8
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	200010e0 	.word	0x200010e0
 8013c9c:	08017290 	.word	0x08017290

08013ca0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b084      	sub	sp, #16
 8013ca4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013ca6:	4b0f      	ldr	r3, [pc, #60]	; (8013ce4 <Get_SerialNum+0x44>)
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013cac:	4b0e      	ldr	r3, [pc, #56]	; (8013ce8 <Get_SerialNum+0x48>)
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013cb2:	4b0e      	ldr	r3, [pc, #56]	; (8013cec <Get_SerialNum+0x4c>)
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013cb8:	68fa      	ldr	r2, [r7, #12]
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	4413      	add	r3, r2
 8013cbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d009      	beq.n	8013cda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013cc6:	2208      	movs	r2, #8
 8013cc8:	4909      	ldr	r1, [pc, #36]	; (8013cf0 <Get_SerialNum+0x50>)
 8013cca:	68f8      	ldr	r0, [r7, #12]
 8013ccc:	f000 f814 	bl	8013cf8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013cd0:	2204      	movs	r2, #4
 8013cd2:	4908      	ldr	r1, [pc, #32]	; (8013cf4 <Get_SerialNum+0x54>)
 8013cd4:	68b8      	ldr	r0, [r7, #8]
 8013cd6:	f000 f80f 	bl	8013cf8 <IntToUnicode>
  }
}
 8013cda:	bf00      	nop
 8013cdc:	3710      	adds	r7, #16
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	bd80      	pop	{r7, pc}
 8013ce2:	bf00      	nop
 8013ce4:	1ffff7e8 	.word	0x1ffff7e8
 8013ce8:	1ffff7ec 	.word	0x1ffff7ec
 8013cec:	1ffff7f0 	.word	0x1ffff7f0
 8013cf0:	2000012e 	.word	0x2000012e
 8013cf4:	2000013e 	.word	0x2000013e

08013cf8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013cf8:	b480      	push	{r7}
 8013cfa:	b087      	sub	sp, #28
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	60f8      	str	r0, [r7, #12]
 8013d00:	60b9      	str	r1, [r7, #8]
 8013d02:	4613      	mov	r3, r2
 8013d04:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013d06:	2300      	movs	r3, #0
 8013d08:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	75fb      	strb	r3, [r7, #23]
 8013d0e:	e027      	b.n	8013d60 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	0f1b      	lsrs	r3, r3, #28
 8013d14:	2b09      	cmp	r3, #9
 8013d16:	d80b      	bhi.n	8013d30 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	0f1b      	lsrs	r3, r3, #28
 8013d1c:	b2da      	uxtb	r2, r3
 8013d1e:	7dfb      	ldrb	r3, [r7, #23]
 8013d20:	005b      	lsls	r3, r3, #1
 8013d22:	4619      	mov	r1, r3
 8013d24:	68bb      	ldr	r3, [r7, #8]
 8013d26:	440b      	add	r3, r1
 8013d28:	3230      	adds	r2, #48	; 0x30
 8013d2a:	b2d2      	uxtb	r2, r2
 8013d2c:	701a      	strb	r2, [r3, #0]
 8013d2e:	e00a      	b.n	8013d46 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013d30:	68fb      	ldr	r3, [r7, #12]
 8013d32:	0f1b      	lsrs	r3, r3, #28
 8013d34:	b2da      	uxtb	r2, r3
 8013d36:	7dfb      	ldrb	r3, [r7, #23]
 8013d38:	005b      	lsls	r3, r3, #1
 8013d3a:	4619      	mov	r1, r3
 8013d3c:	68bb      	ldr	r3, [r7, #8]
 8013d3e:	440b      	add	r3, r1
 8013d40:	3237      	adds	r2, #55	; 0x37
 8013d42:	b2d2      	uxtb	r2, r2
 8013d44:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	011b      	lsls	r3, r3, #4
 8013d4a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013d4c:	7dfb      	ldrb	r3, [r7, #23]
 8013d4e:	005b      	lsls	r3, r3, #1
 8013d50:	3301      	adds	r3, #1
 8013d52:	68ba      	ldr	r2, [r7, #8]
 8013d54:	4413      	add	r3, r2
 8013d56:	2200      	movs	r2, #0
 8013d58:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013d5a:	7dfb      	ldrb	r3, [r7, #23]
 8013d5c:	3301      	adds	r3, #1
 8013d5e:	75fb      	strb	r3, [r7, #23]
 8013d60:	7dfa      	ldrb	r2, [r7, #23]
 8013d62:	79fb      	ldrb	r3, [r7, #7]
 8013d64:	429a      	cmp	r2, r3
 8013d66:	d3d3      	bcc.n	8013d10 <IntToUnicode+0x18>
  }
}
 8013d68:	bf00      	nop
 8013d6a:	bf00      	nop
 8013d6c:	371c      	adds	r7, #28
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bc80      	pop	{r7}
 8013d72:	4770      	bx	lr

08013d74 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	b084      	sub	sp, #16
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	4a0d      	ldr	r2, [pc, #52]	; (8013db8 <HAL_PCD_MspInit+0x44>)
 8013d82:	4293      	cmp	r3, r2
 8013d84:	d113      	bne.n	8013dae <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8013d86:	4b0d      	ldr	r3, [pc, #52]	; (8013dbc <HAL_PCD_MspInit+0x48>)
 8013d88:	69db      	ldr	r3, [r3, #28]
 8013d8a:	4a0c      	ldr	r2, [pc, #48]	; (8013dbc <HAL_PCD_MspInit+0x48>)
 8013d8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8013d90:	61d3      	str	r3, [r2, #28]
 8013d92:	4b0a      	ldr	r3, [pc, #40]	; (8013dbc <HAL_PCD_MspInit+0x48>)
 8013d94:	69db      	ldr	r3, [r3, #28]
 8013d96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013d9a:	60fb      	str	r3, [r7, #12]
 8013d9c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8013d9e:	2200      	movs	r2, #0
 8013da0:	2105      	movs	r1, #5
 8013da2:	2014      	movs	r0, #20
 8013da4:	f7ef fe09 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8013da8:	2014      	movs	r0, #20
 8013daa:	f7ef fe22 	bl	80039f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8013dae:	bf00      	nop
 8013db0:	3710      	adds	r7, #16
 8013db2:	46bd      	mov	sp, r7
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop
 8013db8:	40005c00 	.word	0x40005c00
 8013dbc:	40021000 	.word	0x40021000

08013dc0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b082      	sub	sp, #8
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8013dd4:	4619      	mov	r1, r3
 8013dd6:	4610      	mov	r0, r2
 8013dd8:	f7fa fd4a 	bl	800e870 <USBD_LL_SetupStage>
}
 8013ddc:	bf00      	nop
 8013dde:	3708      	adds	r7, #8
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b082      	sub	sp, #8
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
 8013dec:	460b      	mov	r3, r1
 8013dee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8013df6:	78fa      	ldrb	r2, [r7, #3]
 8013df8:	6879      	ldr	r1, [r7, #4]
 8013dfa:	4613      	mov	r3, r2
 8013dfc:	009b      	lsls	r3, r3, #2
 8013dfe:	4413      	add	r3, r2
 8013e00:	00db      	lsls	r3, r3, #3
 8013e02:	440b      	add	r3, r1
 8013e04:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8013e08:	681a      	ldr	r2, [r3, #0]
 8013e0a:	78fb      	ldrb	r3, [r7, #3]
 8013e0c:	4619      	mov	r1, r3
 8013e0e:	f7fa fd7c 	bl	800e90a <USBD_LL_DataOutStage>
}
 8013e12:	bf00      	nop
 8013e14:	3708      	adds	r7, #8
 8013e16:	46bd      	mov	sp, r7
 8013e18:	bd80      	pop	{r7, pc}

08013e1a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e1a:	b580      	push	{r7, lr}
 8013e1c:	b082      	sub	sp, #8
 8013e1e:	af00      	add	r7, sp, #0
 8013e20:	6078      	str	r0, [r7, #4]
 8013e22:	460b      	mov	r3, r1
 8013e24:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8013e2c:	78fa      	ldrb	r2, [r7, #3]
 8013e2e:	6879      	ldr	r1, [r7, #4]
 8013e30:	4613      	mov	r3, r2
 8013e32:	009b      	lsls	r3, r3, #2
 8013e34:	4413      	add	r3, r2
 8013e36:	00db      	lsls	r3, r3, #3
 8013e38:	440b      	add	r3, r1
 8013e3a:	333c      	adds	r3, #60	; 0x3c
 8013e3c:	681a      	ldr	r2, [r3, #0]
 8013e3e:	78fb      	ldrb	r3, [r7, #3]
 8013e40:	4619      	mov	r1, r3
 8013e42:	f7fa fdd3 	bl	800e9ec <USBD_LL_DataInStage>
}
 8013e46:	bf00      	nop
 8013e48:	3708      	adds	r7, #8
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}

08013e4e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e4e:	b580      	push	{r7, lr}
 8013e50:	b082      	sub	sp, #8
 8013e52:	af00      	add	r7, sp, #0
 8013e54:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	f7fa fee3 	bl	800ec28 <USBD_LL_SOF>
}
 8013e62:	bf00      	nop
 8013e64:	3708      	adds	r7, #8
 8013e66:	46bd      	mov	sp, r7
 8013e68:	bd80      	pop	{r7, pc}

08013e6a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013e6a:	b580      	push	{r7, lr}
 8013e6c:	b084      	sub	sp, #16
 8013e6e:	af00      	add	r7, sp, #0
 8013e70:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013e72:	2301      	movs	r3, #1
 8013e74:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	689b      	ldr	r3, [r3, #8]
 8013e7a:	2b02      	cmp	r3, #2
 8013e7c:	d001      	beq.n	8013e82 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8013e7e:	f7ee fc87 	bl	8002790 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8013e88:	7bfa      	ldrb	r2, [r7, #15]
 8013e8a:	4611      	mov	r1, r2
 8013e8c:	4618      	mov	r0, r3
 8013e8e:	f7fa fe93 	bl	800ebb8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8013e98:	4618      	mov	r0, r3
 8013e9a:	f7fa fe4c 	bl	800eb36 <USBD_LL_Reset>
}
 8013e9e:	bf00      	nop
 8013ea0:	3710      	adds	r7, #16
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	bd80      	pop	{r7, pc}
	...

08013ea8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b082      	sub	sp, #8
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	f7fa fe8d 	bl	800ebd6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	699b      	ldr	r3, [r3, #24]
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d005      	beq.n	8013ed0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013ec4:	4b04      	ldr	r3, [pc, #16]	; (8013ed8 <HAL_PCD_SuspendCallback+0x30>)
 8013ec6:	691b      	ldr	r3, [r3, #16]
 8013ec8:	4a03      	ldr	r2, [pc, #12]	; (8013ed8 <HAL_PCD_SuspendCallback+0x30>)
 8013eca:	f043 0306 	orr.w	r3, r3, #6
 8013ece:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013ed0:	bf00      	nop
 8013ed2:	3708      	adds	r7, #8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}
 8013ed8:	e000ed00 	.word	0xe000ed00

08013edc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b082      	sub	sp, #8
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8013eea:	4618      	mov	r0, r3
 8013eec:	f7fa fe87 	bl	800ebfe <USBD_LL_Resume>
}
 8013ef0:	bf00      	nop
 8013ef2:	3708      	adds	r7, #8
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	bd80      	pop	{r7, pc}

08013ef8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013ef8:	b580      	push	{r7, lr}
 8013efa:	b082      	sub	sp, #8
 8013efc:	af00      	add	r7, sp, #0
 8013efe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8013f00:	4a23      	ldr	r2, [pc, #140]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	4a21      	ldr	r2, [pc, #132]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f0c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8013f10:	4b1f      	ldr	r3, [pc, #124]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f12:	4a20      	ldr	r2, [pc, #128]	; (8013f94 <USBD_LL_Init+0x9c>)
 8013f14:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8013f16:	4b1e      	ldr	r3, [pc, #120]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f18:	2208      	movs	r2, #8
 8013f1a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8013f1c:	4b1c      	ldr	r3, [pc, #112]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f1e:	2202      	movs	r2, #2
 8013f20:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8013f22:	4b1b      	ldr	r3, [pc, #108]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f24:	2200      	movs	r2, #0
 8013f26:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8013f28:	4b19      	ldr	r3, [pc, #100]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8013f2e:	4b18      	ldr	r3, [pc, #96]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f30:	2200      	movs	r2, #0
 8013f32:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8013f34:	4816      	ldr	r0, [pc, #88]	; (8013f90 <USBD_LL_Init+0x98>)
 8013f36:	f7f1 fe14 	bl	8005b62 <HAL_PCD_Init>
 8013f3a:	4603      	mov	r3, r0
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d001      	beq.n	8013f44 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8013f40:	f7ee fc26 	bl	8002790 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013f4a:	2318      	movs	r3, #24
 8013f4c:	2200      	movs	r2, #0
 8013f4e:	2100      	movs	r1, #0
 8013f50:	f7f3 fb1c 	bl	800758c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013f5a:	2358      	movs	r3, #88	; 0x58
 8013f5c:	2200      	movs	r2, #0
 8013f5e:	2180      	movs	r1, #128	; 0x80
 8013f60:	f7f3 fb14 	bl	800758c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013f6a:	2398      	movs	r3, #152	; 0x98
 8013f6c:	2200      	movs	r2, #0
 8013f6e:	2181      	movs	r1, #129	; 0x81
 8013f70:	f7f3 fb0c 	bl	800758c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013f7a:	23d8      	movs	r3, #216	; 0xd8
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	2102      	movs	r1, #2
 8013f80:	f7f3 fb04 	bl	800758c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8013f84:	2300      	movs	r3, #0
}
 8013f86:	4618      	mov	r0, r3
 8013f88:	3708      	adds	r7, #8
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	bd80      	pop	{r7, pc}
 8013f8e:	bf00      	nop
 8013f90:	200012e0 	.word	0x200012e0
 8013f94:	40005c00 	.word	0x40005c00

08013f98 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013f98:	b580      	push	{r7, lr}
 8013f9a:	b084      	sub	sp, #16
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013fae:	4618      	mov	r0, r3
 8013fb0:	f7f1 fed6 	bl	8005d60 <HAL_PCD_Start>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013fb8:	7bfb      	ldrb	r3, [r7, #15]
 8013fba:	4618      	mov	r0, r3
 8013fbc:	f000 f93c 	bl	8014238 <USBD_Get_USB_Status>
 8013fc0:	4603      	mov	r3, r0
 8013fc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013fc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	3710      	adds	r7, #16
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}

08013fce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013fce:	b580      	push	{r7, lr}
 8013fd0:	b084      	sub	sp, #16
 8013fd2:	af00      	add	r7, sp, #0
 8013fd4:	6078      	str	r0, [r7, #4]
 8013fd6:	4608      	mov	r0, r1
 8013fd8:	4611      	mov	r1, r2
 8013fda:	461a      	mov	r2, r3
 8013fdc:	4603      	mov	r3, r0
 8013fde:	70fb      	strb	r3, [r7, #3]
 8013fe0:	460b      	mov	r3, r1
 8013fe2:	70bb      	strb	r3, [r7, #2]
 8013fe4:	4613      	mov	r3, r2
 8013fe6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013fe8:	2300      	movs	r3, #0
 8013fea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013fec:	2300      	movs	r3, #0
 8013fee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013ff6:	78bb      	ldrb	r3, [r7, #2]
 8013ff8:	883a      	ldrh	r2, [r7, #0]
 8013ffa:	78f9      	ldrb	r1, [r7, #3]
 8013ffc:	f7f2 f82b 	bl	8006056 <HAL_PCD_EP_Open>
 8014000:	4603      	mov	r3, r0
 8014002:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014004:	7bfb      	ldrb	r3, [r7, #15]
 8014006:	4618      	mov	r0, r3
 8014008:	f000 f916 	bl	8014238 <USBD_Get_USB_Status>
 801400c:	4603      	mov	r3, r0
 801400e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014010:	7bbb      	ldrb	r3, [r7, #14]
}
 8014012:	4618      	mov	r0, r3
 8014014:	3710      	adds	r7, #16
 8014016:	46bd      	mov	sp, r7
 8014018:	bd80      	pop	{r7, pc}

0801401a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801401a:	b580      	push	{r7, lr}
 801401c:	b084      	sub	sp, #16
 801401e:	af00      	add	r7, sp, #0
 8014020:	6078      	str	r0, [r7, #4]
 8014022:	460b      	mov	r3, r1
 8014024:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014026:	2300      	movs	r3, #0
 8014028:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801402a:	2300      	movs	r3, #0
 801402c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014034:	78fa      	ldrb	r2, [r7, #3]
 8014036:	4611      	mov	r1, r2
 8014038:	4618      	mov	r0, r3
 801403a:	f7f2 f869 	bl	8006110 <HAL_PCD_EP_Close>
 801403e:	4603      	mov	r3, r0
 8014040:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014042:	7bfb      	ldrb	r3, [r7, #15]
 8014044:	4618      	mov	r0, r3
 8014046:	f000 f8f7 	bl	8014238 <USBD_Get_USB_Status>
 801404a:	4603      	mov	r3, r0
 801404c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801404e:	7bbb      	ldrb	r3, [r7, #14]
}
 8014050:	4618      	mov	r0, r3
 8014052:	3710      	adds	r7, #16
 8014054:	46bd      	mov	sp, r7
 8014056:	bd80      	pop	{r7, pc}

08014058 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014058:	b580      	push	{r7, lr}
 801405a:	b084      	sub	sp, #16
 801405c:	af00      	add	r7, sp, #0
 801405e:	6078      	str	r0, [r7, #4]
 8014060:	460b      	mov	r3, r1
 8014062:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014064:	2300      	movs	r3, #0
 8014066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014068:	2300      	movs	r3, #0
 801406a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014072:	78fa      	ldrb	r2, [r7, #3]
 8014074:	4611      	mov	r1, r2
 8014076:	4618      	mov	r0, r3
 8014078:	f7f2 f8fa 	bl	8006270 <HAL_PCD_EP_SetStall>
 801407c:	4603      	mov	r3, r0
 801407e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014080:	7bfb      	ldrb	r3, [r7, #15]
 8014082:	4618      	mov	r0, r3
 8014084:	f000 f8d8 	bl	8014238 <USBD_Get_USB_Status>
 8014088:	4603      	mov	r3, r0
 801408a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801408c:	7bbb      	ldrb	r3, [r7, #14]
}
 801408e:	4618      	mov	r0, r3
 8014090:	3710      	adds	r7, #16
 8014092:	46bd      	mov	sp, r7
 8014094:	bd80      	pop	{r7, pc}

08014096 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014096:	b580      	push	{r7, lr}
 8014098:	b084      	sub	sp, #16
 801409a:	af00      	add	r7, sp, #0
 801409c:	6078      	str	r0, [r7, #4]
 801409e:	460b      	mov	r3, r1
 80140a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80140a2:	2300      	movs	r3, #0
 80140a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80140a6:	2300      	movs	r3, #0
 80140a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80140b0:	78fa      	ldrb	r2, [r7, #3]
 80140b2:	4611      	mov	r1, r2
 80140b4:	4618      	mov	r0, r3
 80140b6:	f7f2 f93b 	bl	8006330 <HAL_PCD_EP_ClrStall>
 80140ba:	4603      	mov	r3, r0
 80140bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80140be:	7bfb      	ldrb	r3, [r7, #15]
 80140c0:	4618      	mov	r0, r3
 80140c2:	f000 f8b9 	bl	8014238 <USBD_Get_USB_Status>
 80140c6:	4603      	mov	r3, r0
 80140c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80140ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80140cc:	4618      	mov	r0, r3
 80140ce:	3710      	adds	r7, #16
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bd80      	pop	{r7, pc}

080140d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80140d4:	b480      	push	{r7}
 80140d6:	b085      	sub	sp, #20
 80140d8:	af00      	add	r7, sp, #0
 80140da:	6078      	str	r0, [r7, #4]
 80140dc:	460b      	mov	r3, r1
 80140de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80140e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80140e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	da0c      	bge.n	801410a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80140f0:	78fb      	ldrb	r3, [r7, #3]
 80140f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80140f6:	68f9      	ldr	r1, [r7, #12]
 80140f8:	1c5a      	adds	r2, r3, #1
 80140fa:	4613      	mov	r3, r2
 80140fc:	009b      	lsls	r3, r3, #2
 80140fe:	4413      	add	r3, r2
 8014100:	00db      	lsls	r3, r3, #3
 8014102:	440b      	add	r3, r1
 8014104:	3302      	adds	r3, #2
 8014106:	781b      	ldrb	r3, [r3, #0]
 8014108:	e00b      	b.n	8014122 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801410a:	78fb      	ldrb	r3, [r7, #3]
 801410c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014110:	68f9      	ldr	r1, [r7, #12]
 8014112:	4613      	mov	r3, r2
 8014114:	009b      	lsls	r3, r3, #2
 8014116:	4413      	add	r3, r2
 8014118:	00db      	lsls	r3, r3, #3
 801411a:	440b      	add	r3, r1
 801411c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8014120:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014122:	4618      	mov	r0, r3
 8014124:	3714      	adds	r7, #20
 8014126:	46bd      	mov	sp, r7
 8014128:	bc80      	pop	{r7}
 801412a:	4770      	bx	lr

0801412c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801412c:	b580      	push	{r7, lr}
 801412e:	b084      	sub	sp, #16
 8014130:	af00      	add	r7, sp, #0
 8014132:	6078      	str	r0, [r7, #4]
 8014134:	460b      	mov	r3, r1
 8014136:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014138:	2300      	movs	r3, #0
 801413a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801413c:	2300      	movs	r3, #0
 801413e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014146:	78fa      	ldrb	r2, [r7, #3]
 8014148:	4611      	mov	r1, r2
 801414a:	4618      	mov	r0, r3
 801414c:	f7f1 ff5e 	bl	800600c <HAL_PCD_SetAddress>
 8014150:	4603      	mov	r3, r0
 8014152:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014154:	7bfb      	ldrb	r3, [r7, #15]
 8014156:	4618      	mov	r0, r3
 8014158:	f000 f86e 	bl	8014238 <USBD_Get_USB_Status>
 801415c:	4603      	mov	r3, r0
 801415e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014160:	7bbb      	ldrb	r3, [r7, #14]
}
 8014162:	4618      	mov	r0, r3
 8014164:	3710      	adds	r7, #16
 8014166:	46bd      	mov	sp, r7
 8014168:	bd80      	pop	{r7, pc}

0801416a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801416a:	b580      	push	{r7, lr}
 801416c:	b086      	sub	sp, #24
 801416e:	af00      	add	r7, sp, #0
 8014170:	60f8      	str	r0, [r7, #12]
 8014172:	607a      	str	r2, [r7, #4]
 8014174:	461a      	mov	r2, r3
 8014176:	460b      	mov	r3, r1
 8014178:	72fb      	strb	r3, [r7, #11]
 801417a:	4613      	mov	r3, r2
 801417c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801417e:	2300      	movs	r3, #0
 8014180:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014182:	2300      	movs	r3, #0
 8014184:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801418c:	893b      	ldrh	r3, [r7, #8]
 801418e:	7af9      	ldrb	r1, [r7, #11]
 8014190:	687a      	ldr	r2, [r7, #4]
 8014192:	f7f2 f836 	bl	8006202 <HAL_PCD_EP_Transmit>
 8014196:	4603      	mov	r3, r0
 8014198:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801419a:	7dfb      	ldrb	r3, [r7, #23]
 801419c:	4618      	mov	r0, r3
 801419e:	f000 f84b 	bl	8014238 <USBD_Get_USB_Status>
 80141a2:	4603      	mov	r3, r0
 80141a4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80141a6:	7dbb      	ldrb	r3, [r7, #22]
}
 80141a8:	4618      	mov	r0, r3
 80141aa:	3718      	adds	r7, #24
 80141ac:	46bd      	mov	sp, r7
 80141ae:	bd80      	pop	{r7, pc}

080141b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80141b0:	b580      	push	{r7, lr}
 80141b2:	b086      	sub	sp, #24
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	60f8      	str	r0, [r7, #12]
 80141b8:	607a      	str	r2, [r7, #4]
 80141ba:	461a      	mov	r2, r3
 80141bc:	460b      	mov	r3, r1
 80141be:	72fb      	strb	r3, [r7, #11]
 80141c0:	4613      	mov	r3, r2
 80141c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141c4:	2300      	movs	r3, #0
 80141c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141c8:	2300      	movs	r3, #0
 80141ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80141cc:	68fb      	ldr	r3, [r7, #12]
 80141ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80141d2:	893b      	ldrh	r3, [r7, #8]
 80141d4:	7af9      	ldrb	r1, [r7, #11]
 80141d6:	687a      	ldr	r2, [r7, #4]
 80141d8:	f7f1 ffe2 	bl	80061a0 <HAL_PCD_EP_Receive>
 80141dc:	4603      	mov	r3, r0
 80141de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80141e0:	7dfb      	ldrb	r3, [r7, #23]
 80141e2:	4618      	mov	r0, r3
 80141e4:	f000 f828 	bl	8014238 <USBD_Get_USB_Status>
 80141e8:	4603      	mov	r3, r0
 80141ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80141ec:	7dbb      	ldrb	r3, [r7, #22]
}
 80141ee:	4618      	mov	r0, r3
 80141f0:	3718      	adds	r7, #24
 80141f2:	46bd      	mov	sp, r7
 80141f4:	bd80      	pop	{r7, pc}
	...

080141f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b083      	sub	sp, #12
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8014200:	4b02      	ldr	r3, [pc, #8]	; (801420c <USBD_static_malloc+0x14>)
}
 8014202:	4618      	mov	r0, r3
 8014204:	370c      	adds	r7, #12
 8014206:	46bd      	mov	sp, r7
 8014208:	bc80      	pop	{r7}
 801420a:	4770      	bx	lr
 801420c:	200015d0 	.word	0x200015d0

08014210 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014210:	b480      	push	{r7}
 8014212:	b083      	sub	sp, #12
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]

}
 8014218:	bf00      	nop
 801421a:	370c      	adds	r7, #12
 801421c:	46bd      	mov	sp, r7
 801421e:	bc80      	pop	{r7}
 8014220:	4770      	bx	lr

08014222 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014222:	b480      	push	{r7}
 8014224:	b083      	sub	sp, #12
 8014226:	af00      	add	r7, sp, #0
 8014228:	6078      	str	r0, [r7, #4]
 801422a:	460b      	mov	r3, r1
 801422c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 801422e:	bf00      	nop
 8014230:	370c      	adds	r7, #12
 8014232:	46bd      	mov	sp, r7
 8014234:	bc80      	pop	{r7}
 8014236:	4770      	bx	lr

08014238 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014238:	b480      	push	{r7}
 801423a:	b085      	sub	sp, #20
 801423c:	af00      	add	r7, sp, #0
 801423e:	4603      	mov	r3, r0
 8014240:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014242:	2300      	movs	r3, #0
 8014244:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014246:	79fb      	ldrb	r3, [r7, #7]
 8014248:	2b03      	cmp	r3, #3
 801424a:	d817      	bhi.n	801427c <USBD_Get_USB_Status+0x44>
 801424c:	a201      	add	r2, pc, #4	; (adr r2, 8014254 <USBD_Get_USB_Status+0x1c>)
 801424e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014252:	bf00      	nop
 8014254:	08014265 	.word	0x08014265
 8014258:	0801426b 	.word	0x0801426b
 801425c:	08014271 	.word	0x08014271
 8014260:	08014277 	.word	0x08014277
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014264:	2300      	movs	r3, #0
 8014266:	73fb      	strb	r3, [r7, #15]
    break;
 8014268:	e00b      	b.n	8014282 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801426a:	2302      	movs	r3, #2
 801426c:	73fb      	strb	r3, [r7, #15]
    break;
 801426e:	e008      	b.n	8014282 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014270:	2301      	movs	r3, #1
 8014272:	73fb      	strb	r3, [r7, #15]
    break;
 8014274:	e005      	b.n	8014282 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014276:	2302      	movs	r3, #2
 8014278:	73fb      	strb	r3, [r7, #15]
    break;
 801427a:	e002      	b.n	8014282 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801427c:	2302      	movs	r3, #2
 801427e:	73fb      	strb	r3, [r7, #15]
    break;
 8014280:	bf00      	nop
  }
  return usb_status;
 8014282:	7bfb      	ldrb	r3, [r7, #15]
}
 8014284:	4618      	mov	r0, r3
 8014286:	3714      	adds	r7, #20
 8014288:	46bd      	mov	sp, r7
 801428a:	bc80      	pop	{r7}
 801428c:	4770      	bx	lr
 801428e:	bf00      	nop

08014290 <__errno>:
 8014290:	4b01      	ldr	r3, [pc, #4]	; (8014298 <__errno+0x8>)
 8014292:	6818      	ldr	r0, [r3, #0]
 8014294:	4770      	bx	lr
 8014296:	bf00      	nop
 8014298:	20000148 	.word	0x20000148

0801429c <std>:
 801429c:	2300      	movs	r3, #0
 801429e:	b510      	push	{r4, lr}
 80142a0:	4604      	mov	r4, r0
 80142a2:	e9c0 3300 	strd	r3, r3, [r0]
 80142a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80142aa:	6083      	str	r3, [r0, #8]
 80142ac:	8181      	strh	r1, [r0, #12]
 80142ae:	6643      	str	r3, [r0, #100]	; 0x64
 80142b0:	81c2      	strh	r2, [r0, #14]
 80142b2:	6183      	str	r3, [r0, #24]
 80142b4:	4619      	mov	r1, r3
 80142b6:	2208      	movs	r2, #8
 80142b8:	305c      	adds	r0, #92	; 0x5c
 80142ba:	f000 f92b 	bl	8014514 <memset>
 80142be:	4b05      	ldr	r3, [pc, #20]	; (80142d4 <std+0x38>)
 80142c0:	6224      	str	r4, [r4, #32]
 80142c2:	6263      	str	r3, [r4, #36]	; 0x24
 80142c4:	4b04      	ldr	r3, [pc, #16]	; (80142d8 <std+0x3c>)
 80142c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80142c8:	4b04      	ldr	r3, [pc, #16]	; (80142dc <std+0x40>)
 80142ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80142cc:	4b04      	ldr	r3, [pc, #16]	; (80142e0 <std+0x44>)
 80142ce:	6323      	str	r3, [r4, #48]	; 0x30
 80142d0:	bd10      	pop	{r4, pc}
 80142d2:	bf00      	nop
 80142d4:	08014fbd 	.word	0x08014fbd
 80142d8:	08014fdf 	.word	0x08014fdf
 80142dc:	08015017 	.word	0x08015017
 80142e0:	0801503b 	.word	0x0801503b

080142e4 <_cleanup_r>:
 80142e4:	4901      	ldr	r1, [pc, #4]	; (80142ec <_cleanup_r+0x8>)
 80142e6:	f000 b8af 	b.w	8014448 <_fwalk_reent>
 80142ea:	bf00      	nop
 80142ec:	08015ef1 	.word	0x08015ef1

080142f0 <__sfmoreglue>:
 80142f0:	2268      	movs	r2, #104	; 0x68
 80142f2:	b570      	push	{r4, r5, r6, lr}
 80142f4:	1e4d      	subs	r5, r1, #1
 80142f6:	4355      	muls	r5, r2
 80142f8:	460e      	mov	r6, r1
 80142fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80142fe:	f000 f979 	bl	80145f4 <_malloc_r>
 8014302:	4604      	mov	r4, r0
 8014304:	b140      	cbz	r0, 8014318 <__sfmoreglue+0x28>
 8014306:	2100      	movs	r1, #0
 8014308:	e9c0 1600 	strd	r1, r6, [r0]
 801430c:	300c      	adds	r0, #12
 801430e:	60a0      	str	r0, [r4, #8]
 8014310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014314:	f000 f8fe 	bl	8014514 <memset>
 8014318:	4620      	mov	r0, r4
 801431a:	bd70      	pop	{r4, r5, r6, pc}

0801431c <__sfp_lock_acquire>:
 801431c:	4801      	ldr	r0, [pc, #4]	; (8014324 <__sfp_lock_acquire+0x8>)
 801431e:	f000 b8d8 	b.w	80144d2 <__retarget_lock_acquire_recursive>
 8014322:	bf00      	nop
 8014324:	200015ed 	.word	0x200015ed

08014328 <__sfp_lock_release>:
 8014328:	4801      	ldr	r0, [pc, #4]	; (8014330 <__sfp_lock_release+0x8>)
 801432a:	f000 b8d3 	b.w	80144d4 <__retarget_lock_release_recursive>
 801432e:	bf00      	nop
 8014330:	200015ed 	.word	0x200015ed

08014334 <__sinit_lock_acquire>:
 8014334:	4801      	ldr	r0, [pc, #4]	; (801433c <__sinit_lock_acquire+0x8>)
 8014336:	f000 b8cc 	b.w	80144d2 <__retarget_lock_acquire_recursive>
 801433a:	bf00      	nop
 801433c:	200015ee 	.word	0x200015ee

08014340 <__sinit_lock_release>:
 8014340:	4801      	ldr	r0, [pc, #4]	; (8014348 <__sinit_lock_release+0x8>)
 8014342:	f000 b8c7 	b.w	80144d4 <__retarget_lock_release_recursive>
 8014346:	bf00      	nop
 8014348:	200015ee 	.word	0x200015ee

0801434c <__sinit>:
 801434c:	b510      	push	{r4, lr}
 801434e:	4604      	mov	r4, r0
 8014350:	f7ff fff0 	bl	8014334 <__sinit_lock_acquire>
 8014354:	69a3      	ldr	r3, [r4, #24]
 8014356:	b11b      	cbz	r3, 8014360 <__sinit+0x14>
 8014358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801435c:	f7ff bff0 	b.w	8014340 <__sinit_lock_release>
 8014360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014364:	6523      	str	r3, [r4, #80]	; 0x50
 8014366:	4b13      	ldr	r3, [pc, #76]	; (80143b4 <__sinit+0x68>)
 8014368:	4a13      	ldr	r2, [pc, #76]	; (80143b8 <__sinit+0x6c>)
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	62a2      	str	r2, [r4, #40]	; 0x28
 801436e:	42a3      	cmp	r3, r4
 8014370:	bf08      	it	eq
 8014372:	2301      	moveq	r3, #1
 8014374:	4620      	mov	r0, r4
 8014376:	bf08      	it	eq
 8014378:	61a3      	streq	r3, [r4, #24]
 801437a:	f000 f81f 	bl	80143bc <__sfp>
 801437e:	6060      	str	r0, [r4, #4]
 8014380:	4620      	mov	r0, r4
 8014382:	f000 f81b 	bl	80143bc <__sfp>
 8014386:	60a0      	str	r0, [r4, #8]
 8014388:	4620      	mov	r0, r4
 801438a:	f000 f817 	bl	80143bc <__sfp>
 801438e:	2200      	movs	r2, #0
 8014390:	2104      	movs	r1, #4
 8014392:	60e0      	str	r0, [r4, #12]
 8014394:	6860      	ldr	r0, [r4, #4]
 8014396:	f7ff ff81 	bl	801429c <std>
 801439a:	2201      	movs	r2, #1
 801439c:	2109      	movs	r1, #9
 801439e:	68a0      	ldr	r0, [r4, #8]
 80143a0:	f7ff ff7c 	bl	801429c <std>
 80143a4:	2202      	movs	r2, #2
 80143a6:	2112      	movs	r1, #18
 80143a8:	68e0      	ldr	r0, [r4, #12]
 80143aa:	f7ff ff77 	bl	801429c <std>
 80143ae:	2301      	movs	r3, #1
 80143b0:	61a3      	str	r3, [r4, #24]
 80143b2:	e7d1      	b.n	8014358 <__sinit+0xc>
 80143b4:	080305fc 	.word	0x080305fc
 80143b8:	080142e5 	.word	0x080142e5

080143bc <__sfp>:
 80143bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143be:	4607      	mov	r7, r0
 80143c0:	f7ff ffac 	bl	801431c <__sfp_lock_acquire>
 80143c4:	4b1e      	ldr	r3, [pc, #120]	; (8014440 <__sfp+0x84>)
 80143c6:	681e      	ldr	r6, [r3, #0]
 80143c8:	69b3      	ldr	r3, [r6, #24]
 80143ca:	b913      	cbnz	r3, 80143d2 <__sfp+0x16>
 80143cc:	4630      	mov	r0, r6
 80143ce:	f7ff ffbd 	bl	801434c <__sinit>
 80143d2:	3648      	adds	r6, #72	; 0x48
 80143d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80143d8:	3b01      	subs	r3, #1
 80143da:	d503      	bpl.n	80143e4 <__sfp+0x28>
 80143dc:	6833      	ldr	r3, [r6, #0]
 80143de:	b30b      	cbz	r3, 8014424 <__sfp+0x68>
 80143e0:	6836      	ldr	r6, [r6, #0]
 80143e2:	e7f7      	b.n	80143d4 <__sfp+0x18>
 80143e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80143e8:	b9d5      	cbnz	r5, 8014420 <__sfp+0x64>
 80143ea:	4b16      	ldr	r3, [pc, #88]	; (8014444 <__sfp+0x88>)
 80143ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80143f0:	60e3      	str	r3, [r4, #12]
 80143f2:	6665      	str	r5, [r4, #100]	; 0x64
 80143f4:	f000 f86c 	bl	80144d0 <__retarget_lock_init_recursive>
 80143f8:	f7ff ff96 	bl	8014328 <__sfp_lock_release>
 80143fc:	2208      	movs	r2, #8
 80143fe:	4629      	mov	r1, r5
 8014400:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014404:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014408:	6025      	str	r5, [r4, #0]
 801440a:	61a5      	str	r5, [r4, #24]
 801440c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014410:	f000 f880 	bl	8014514 <memset>
 8014414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801441c:	4620      	mov	r0, r4
 801441e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014420:	3468      	adds	r4, #104	; 0x68
 8014422:	e7d9      	b.n	80143d8 <__sfp+0x1c>
 8014424:	2104      	movs	r1, #4
 8014426:	4638      	mov	r0, r7
 8014428:	f7ff ff62 	bl	80142f0 <__sfmoreglue>
 801442c:	4604      	mov	r4, r0
 801442e:	6030      	str	r0, [r6, #0]
 8014430:	2800      	cmp	r0, #0
 8014432:	d1d5      	bne.n	80143e0 <__sfp+0x24>
 8014434:	f7ff ff78 	bl	8014328 <__sfp_lock_release>
 8014438:	230c      	movs	r3, #12
 801443a:	603b      	str	r3, [r7, #0]
 801443c:	e7ee      	b.n	801441c <__sfp+0x60>
 801443e:	bf00      	nop
 8014440:	080305fc 	.word	0x080305fc
 8014444:	ffff0001 	.word	0xffff0001

08014448 <_fwalk_reent>:
 8014448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801444c:	4606      	mov	r6, r0
 801444e:	4688      	mov	r8, r1
 8014450:	2700      	movs	r7, #0
 8014452:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801445a:	f1b9 0901 	subs.w	r9, r9, #1
 801445e:	d505      	bpl.n	801446c <_fwalk_reent+0x24>
 8014460:	6824      	ldr	r4, [r4, #0]
 8014462:	2c00      	cmp	r4, #0
 8014464:	d1f7      	bne.n	8014456 <_fwalk_reent+0xe>
 8014466:	4638      	mov	r0, r7
 8014468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801446c:	89ab      	ldrh	r3, [r5, #12]
 801446e:	2b01      	cmp	r3, #1
 8014470:	d907      	bls.n	8014482 <_fwalk_reent+0x3a>
 8014472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014476:	3301      	adds	r3, #1
 8014478:	d003      	beq.n	8014482 <_fwalk_reent+0x3a>
 801447a:	4629      	mov	r1, r5
 801447c:	4630      	mov	r0, r6
 801447e:	47c0      	blx	r8
 8014480:	4307      	orrs	r7, r0
 8014482:	3568      	adds	r5, #104	; 0x68
 8014484:	e7e9      	b.n	801445a <_fwalk_reent+0x12>
	...

08014488 <__libc_init_array>:
 8014488:	b570      	push	{r4, r5, r6, lr}
 801448a:	2600      	movs	r6, #0
 801448c:	4d0c      	ldr	r5, [pc, #48]	; (80144c0 <__libc_init_array+0x38>)
 801448e:	4c0d      	ldr	r4, [pc, #52]	; (80144c4 <__libc_init_array+0x3c>)
 8014490:	1b64      	subs	r4, r4, r5
 8014492:	10a4      	asrs	r4, r4, #2
 8014494:	42a6      	cmp	r6, r4
 8014496:	d109      	bne.n	80144ac <__libc_init_array+0x24>
 8014498:	f002 fe24 	bl	80170e4 <_init>
 801449c:	2600      	movs	r6, #0
 801449e:	4d0a      	ldr	r5, [pc, #40]	; (80144c8 <__libc_init_array+0x40>)
 80144a0:	4c0a      	ldr	r4, [pc, #40]	; (80144cc <__libc_init_array+0x44>)
 80144a2:	1b64      	subs	r4, r4, r5
 80144a4:	10a4      	asrs	r4, r4, #2
 80144a6:	42a6      	cmp	r6, r4
 80144a8:	d105      	bne.n	80144b6 <__libc_init_array+0x2e>
 80144aa:	bd70      	pop	{r4, r5, r6, pc}
 80144ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80144b0:	4798      	blx	r3
 80144b2:	3601      	adds	r6, #1
 80144b4:	e7ee      	b.n	8014494 <__libc_init_array+0xc>
 80144b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80144ba:	4798      	blx	r3
 80144bc:	3601      	adds	r6, #1
 80144be:	e7f2      	b.n	80144a6 <__libc_init_array+0x1e>
 80144c0:	08030974 	.word	0x08030974
 80144c4:	08030974 	.word	0x08030974
 80144c8:	08030974 	.word	0x08030974
 80144cc:	08030978 	.word	0x08030978

080144d0 <__retarget_lock_init_recursive>:
 80144d0:	4770      	bx	lr

080144d2 <__retarget_lock_acquire_recursive>:
 80144d2:	4770      	bx	lr

080144d4 <__retarget_lock_release_recursive>:
 80144d4:	4770      	bx	lr
	...

080144d8 <malloc>:
 80144d8:	4b02      	ldr	r3, [pc, #8]	; (80144e4 <malloc+0xc>)
 80144da:	4601      	mov	r1, r0
 80144dc:	6818      	ldr	r0, [r3, #0]
 80144de:	f000 b889 	b.w	80145f4 <_malloc_r>
 80144e2:	bf00      	nop
 80144e4:	20000148 	.word	0x20000148

080144e8 <free>:
 80144e8:	4b02      	ldr	r3, [pc, #8]	; (80144f4 <free+0xc>)
 80144ea:	4601      	mov	r1, r0
 80144ec:	6818      	ldr	r0, [r3, #0]
 80144ee:	f000 b819 	b.w	8014524 <_free_r>
 80144f2:	bf00      	nop
 80144f4:	20000148 	.word	0x20000148

080144f8 <memcpy>:
 80144f8:	440a      	add	r2, r1
 80144fa:	4291      	cmp	r1, r2
 80144fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8014500:	d100      	bne.n	8014504 <memcpy+0xc>
 8014502:	4770      	bx	lr
 8014504:	b510      	push	{r4, lr}
 8014506:	f811 4b01 	ldrb.w	r4, [r1], #1
 801450a:	4291      	cmp	r1, r2
 801450c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014510:	d1f9      	bne.n	8014506 <memcpy+0xe>
 8014512:	bd10      	pop	{r4, pc}

08014514 <memset>:
 8014514:	4603      	mov	r3, r0
 8014516:	4402      	add	r2, r0
 8014518:	4293      	cmp	r3, r2
 801451a:	d100      	bne.n	801451e <memset+0xa>
 801451c:	4770      	bx	lr
 801451e:	f803 1b01 	strb.w	r1, [r3], #1
 8014522:	e7f9      	b.n	8014518 <memset+0x4>

08014524 <_free_r>:
 8014524:	b538      	push	{r3, r4, r5, lr}
 8014526:	4605      	mov	r5, r0
 8014528:	2900      	cmp	r1, #0
 801452a:	d040      	beq.n	80145ae <_free_r+0x8a>
 801452c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014530:	1f0c      	subs	r4, r1, #4
 8014532:	2b00      	cmp	r3, #0
 8014534:	bfb8      	it	lt
 8014536:	18e4      	addlt	r4, r4, r3
 8014538:	f001 fd3a 	bl	8015fb0 <__malloc_lock>
 801453c:	4a1c      	ldr	r2, [pc, #112]	; (80145b0 <_free_r+0x8c>)
 801453e:	6813      	ldr	r3, [r2, #0]
 8014540:	b933      	cbnz	r3, 8014550 <_free_r+0x2c>
 8014542:	6063      	str	r3, [r4, #4]
 8014544:	6014      	str	r4, [r2, #0]
 8014546:	4628      	mov	r0, r5
 8014548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801454c:	f001 bd36 	b.w	8015fbc <__malloc_unlock>
 8014550:	42a3      	cmp	r3, r4
 8014552:	d908      	bls.n	8014566 <_free_r+0x42>
 8014554:	6820      	ldr	r0, [r4, #0]
 8014556:	1821      	adds	r1, r4, r0
 8014558:	428b      	cmp	r3, r1
 801455a:	bf01      	itttt	eq
 801455c:	6819      	ldreq	r1, [r3, #0]
 801455e:	685b      	ldreq	r3, [r3, #4]
 8014560:	1809      	addeq	r1, r1, r0
 8014562:	6021      	streq	r1, [r4, #0]
 8014564:	e7ed      	b.n	8014542 <_free_r+0x1e>
 8014566:	461a      	mov	r2, r3
 8014568:	685b      	ldr	r3, [r3, #4]
 801456a:	b10b      	cbz	r3, 8014570 <_free_r+0x4c>
 801456c:	42a3      	cmp	r3, r4
 801456e:	d9fa      	bls.n	8014566 <_free_r+0x42>
 8014570:	6811      	ldr	r1, [r2, #0]
 8014572:	1850      	adds	r0, r2, r1
 8014574:	42a0      	cmp	r0, r4
 8014576:	d10b      	bne.n	8014590 <_free_r+0x6c>
 8014578:	6820      	ldr	r0, [r4, #0]
 801457a:	4401      	add	r1, r0
 801457c:	1850      	adds	r0, r2, r1
 801457e:	4283      	cmp	r3, r0
 8014580:	6011      	str	r1, [r2, #0]
 8014582:	d1e0      	bne.n	8014546 <_free_r+0x22>
 8014584:	6818      	ldr	r0, [r3, #0]
 8014586:	685b      	ldr	r3, [r3, #4]
 8014588:	4401      	add	r1, r0
 801458a:	6011      	str	r1, [r2, #0]
 801458c:	6053      	str	r3, [r2, #4]
 801458e:	e7da      	b.n	8014546 <_free_r+0x22>
 8014590:	d902      	bls.n	8014598 <_free_r+0x74>
 8014592:	230c      	movs	r3, #12
 8014594:	602b      	str	r3, [r5, #0]
 8014596:	e7d6      	b.n	8014546 <_free_r+0x22>
 8014598:	6820      	ldr	r0, [r4, #0]
 801459a:	1821      	adds	r1, r4, r0
 801459c:	428b      	cmp	r3, r1
 801459e:	bf01      	itttt	eq
 80145a0:	6819      	ldreq	r1, [r3, #0]
 80145a2:	685b      	ldreq	r3, [r3, #4]
 80145a4:	1809      	addeq	r1, r1, r0
 80145a6:	6021      	streq	r1, [r4, #0]
 80145a8:	6063      	str	r3, [r4, #4]
 80145aa:	6054      	str	r4, [r2, #4]
 80145ac:	e7cb      	b.n	8014546 <_free_r+0x22>
 80145ae:	bd38      	pop	{r3, r4, r5, pc}
 80145b0:	200015f0 	.word	0x200015f0

080145b4 <sbrk_aligned>:
 80145b4:	b570      	push	{r4, r5, r6, lr}
 80145b6:	4e0e      	ldr	r6, [pc, #56]	; (80145f0 <sbrk_aligned+0x3c>)
 80145b8:	460c      	mov	r4, r1
 80145ba:	6831      	ldr	r1, [r6, #0]
 80145bc:	4605      	mov	r5, r0
 80145be:	b911      	cbnz	r1, 80145c6 <sbrk_aligned+0x12>
 80145c0:	f000 fcec 	bl	8014f9c <_sbrk_r>
 80145c4:	6030      	str	r0, [r6, #0]
 80145c6:	4621      	mov	r1, r4
 80145c8:	4628      	mov	r0, r5
 80145ca:	f000 fce7 	bl	8014f9c <_sbrk_r>
 80145ce:	1c43      	adds	r3, r0, #1
 80145d0:	d00a      	beq.n	80145e8 <sbrk_aligned+0x34>
 80145d2:	1cc4      	adds	r4, r0, #3
 80145d4:	f024 0403 	bic.w	r4, r4, #3
 80145d8:	42a0      	cmp	r0, r4
 80145da:	d007      	beq.n	80145ec <sbrk_aligned+0x38>
 80145dc:	1a21      	subs	r1, r4, r0
 80145de:	4628      	mov	r0, r5
 80145e0:	f000 fcdc 	bl	8014f9c <_sbrk_r>
 80145e4:	3001      	adds	r0, #1
 80145e6:	d101      	bne.n	80145ec <sbrk_aligned+0x38>
 80145e8:	f04f 34ff 	mov.w	r4, #4294967295
 80145ec:	4620      	mov	r0, r4
 80145ee:	bd70      	pop	{r4, r5, r6, pc}
 80145f0:	200015f4 	.word	0x200015f4

080145f4 <_malloc_r>:
 80145f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145f8:	1ccd      	adds	r5, r1, #3
 80145fa:	f025 0503 	bic.w	r5, r5, #3
 80145fe:	3508      	adds	r5, #8
 8014600:	2d0c      	cmp	r5, #12
 8014602:	bf38      	it	cc
 8014604:	250c      	movcc	r5, #12
 8014606:	2d00      	cmp	r5, #0
 8014608:	4607      	mov	r7, r0
 801460a:	db01      	blt.n	8014610 <_malloc_r+0x1c>
 801460c:	42a9      	cmp	r1, r5
 801460e:	d905      	bls.n	801461c <_malloc_r+0x28>
 8014610:	230c      	movs	r3, #12
 8014612:	2600      	movs	r6, #0
 8014614:	603b      	str	r3, [r7, #0]
 8014616:	4630      	mov	r0, r6
 8014618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801461c:	4e2e      	ldr	r6, [pc, #184]	; (80146d8 <_malloc_r+0xe4>)
 801461e:	f001 fcc7 	bl	8015fb0 <__malloc_lock>
 8014622:	6833      	ldr	r3, [r6, #0]
 8014624:	461c      	mov	r4, r3
 8014626:	bb34      	cbnz	r4, 8014676 <_malloc_r+0x82>
 8014628:	4629      	mov	r1, r5
 801462a:	4638      	mov	r0, r7
 801462c:	f7ff ffc2 	bl	80145b4 <sbrk_aligned>
 8014630:	1c43      	adds	r3, r0, #1
 8014632:	4604      	mov	r4, r0
 8014634:	d14d      	bne.n	80146d2 <_malloc_r+0xde>
 8014636:	6834      	ldr	r4, [r6, #0]
 8014638:	4626      	mov	r6, r4
 801463a:	2e00      	cmp	r6, #0
 801463c:	d140      	bne.n	80146c0 <_malloc_r+0xcc>
 801463e:	6823      	ldr	r3, [r4, #0]
 8014640:	4631      	mov	r1, r6
 8014642:	4638      	mov	r0, r7
 8014644:	eb04 0803 	add.w	r8, r4, r3
 8014648:	f000 fca8 	bl	8014f9c <_sbrk_r>
 801464c:	4580      	cmp	r8, r0
 801464e:	d13a      	bne.n	80146c6 <_malloc_r+0xd2>
 8014650:	6821      	ldr	r1, [r4, #0]
 8014652:	3503      	adds	r5, #3
 8014654:	1a6d      	subs	r5, r5, r1
 8014656:	f025 0503 	bic.w	r5, r5, #3
 801465a:	3508      	adds	r5, #8
 801465c:	2d0c      	cmp	r5, #12
 801465e:	bf38      	it	cc
 8014660:	250c      	movcc	r5, #12
 8014662:	4638      	mov	r0, r7
 8014664:	4629      	mov	r1, r5
 8014666:	f7ff ffa5 	bl	80145b4 <sbrk_aligned>
 801466a:	3001      	adds	r0, #1
 801466c:	d02b      	beq.n	80146c6 <_malloc_r+0xd2>
 801466e:	6823      	ldr	r3, [r4, #0]
 8014670:	442b      	add	r3, r5
 8014672:	6023      	str	r3, [r4, #0]
 8014674:	e00e      	b.n	8014694 <_malloc_r+0xa0>
 8014676:	6822      	ldr	r2, [r4, #0]
 8014678:	1b52      	subs	r2, r2, r5
 801467a:	d41e      	bmi.n	80146ba <_malloc_r+0xc6>
 801467c:	2a0b      	cmp	r2, #11
 801467e:	d916      	bls.n	80146ae <_malloc_r+0xba>
 8014680:	1961      	adds	r1, r4, r5
 8014682:	42a3      	cmp	r3, r4
 8014684:	6025      	str	r5, [r4, #0]
 8014686:	bf18      	it	ne
 8014688:	6059      	strne	r1, [r3, #4]
 801468a:	6863      	ldr	r3, [r4, #4]
 801468c:	bf08      	it	eq
 801468e:	6031      	streq	r1, [r6, #0]
 8014690:	5162      	str	r2, [r4, r5]
 8014692:	604b      	str	r3, [r1, #4]
 8014694:	4638      	mov	r0, r7
 8014696:	f104 060b 	add.w	r6, r4, #11
 801469a:	f001 fc8f 	bl	8015fbc <__malloc_unlock>
 801469e:	f026 0607 	bic.w	r6, r6, #7
 80146a2:	1d23      	adds	r3, r4, #4
 80146a4:	1af2      	subs	r2, r6, r3
 80146a6:	d0b6      	beq.n	8014616 <_malloc_r+0x22>
 80146a8:	1b9b      	subs	r3, r3, r6
 80146aa:	50a3      	str	r3, [r4, r2]
 80146ac:	e7b3      	b.n	8014616 <_malloc_r+0x22>
 80146ae:	6862      	ldr	r2, [r4, #4]
 80146b0:	42a3      	cmp	r3, r4
 80146b2:	bf0c      	ite	eq
 80146b4:	6032      	streq	r2, [r6, #0]
 80146b6:	605a      	strne	r2, [r3, #4]
 80146b8:	e7ec      	b.n	8014694 <_malloc_r+0xa0>
 80146ba:	4623      	mov	r3, r4
 80146bc:	6864      	ldr	r4, [r4, #4]
 80146be:	e7b2      	b.n	8014626 <_malloc_r+0x32>
 80146c0:	4634      	mov	r4, r6
 80146c2:	6876      	ldr	r6, [r6, #4]
 80146c4:	e7b9      	b.n	801463a <_malloc_r+0x46>
 80146c6:	230c      	movs	r3, #12
 80146c8:	4638      	mov	r0, r7
 80146ca:	603b      	str	r3, [r7, #0]
 80146cc:	f001 fc76 	bl	8015fbc <__malloc_unlock>
 80146d0:	e7a1      	b.n	8014616 <_malloc_r+0x22>
 80146d2:	6025      	str	r5, [r4, #0]
 80146d4:	e7de      	b.n	8014694 <_malloc_r+0xa0>
 80146d6:	bf00      	nop
 80146d8:	200015f0 	.word	0x200015f0

080146dc <__cvt>:
 80146dc:	2b00      	cmp	r3, #0
 80146de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146e2:	461f      	mov	r7, r3
 80146e4:	bfbb      	ittet	lt
 80146e6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80146ea:	461f      	movlt	r7, r3
 80146ec:	2300      	movge	r3, #0
 80146ee:	232d      	movlt	r3, #45	; 0x2d
 80146f0:	b088      	sub	sp, #32
 80146f2:	4614      	mov	r4, r2
 80146f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80146f6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80146f8:	7013      	strb	r3, [r2, #0]
 80146fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80146fc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8014700:	f023 0820 	bic.w	r8, r3, #32
 8014704:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8014708:	d005      	beq.n	8014716 <__cvt+0x3a>
 801470a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801470e:	d100      	bne.n	8014712 <__cvt+0x36>
 8014710:	3501      	adds	r5, #1
 8014712:	2302      	movs	r3, #2
 8014714:	e000      	b.n	8014718 <__cvt+0x3c>
 8014716:	2303      	movs	r3, #3
 8014718:	aa07      	add	r2, sp, #28
 801471a:	9204      	str	r2, [sp, #16]
 801471c:	aa06      	add	r2, sp, #24
 801471e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8014722:	e9cd 3500 	strd	r3, r5, [sp]
 8014726:	4622      	mov	r2, r4
 8014728:	463b      	mov	r3, r7
 801472a:	f000 fd71 	bl	8015210 <_dtoa_r>
 801472e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014732:	4606      	mov	r6, r0
 8014734:	d102      	bne.n	801473c <__cvt+0x60>
 8014736:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014738:	07db      	lsls	r3, r3, #31
 801473a:	d522      	bpl.n	8014782 <__cvt+0xa6>
 801473c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8014740:	eb06 0905 	add.w	r9, r6, r5
 8014744:	d110      	bne.n	8014768 <__cvt+0x8c>
 8014746:	7833      	ldrb	r3, [r6, #0]
 8014748:	2b30      	cmp	r3, #48	; 0x30
 801474a:	d10a      	bne.n	8014762 <__cvt+0x86>
 801474c:	2200      	movs	r2, #0
 801474e:	2300      	movs	r3, #0
 8014750:	4620      	mov	r0, r4
 8014752:	4639      	mov	r1, r7
 8014754:	f7ec f998 	bl	8000a88 <__aeabi_dcmpeq>
 8014758:	b918      	cbnz	r0, 8014762 <__cvt+0x86>
 801475a:	f1c5 0501 	rsb	r5, r5, #1
 801475e:	f8ca 5000 	str.w	r5, [sl]
 8014762:	f8da 3000 	ldr.w	r3, [sl]
 8014766:	4499      	add	r9, r3
 8014768:	2200      	movs	r2, #0
 801476a:	2300      	movs	r3, #0
 801476c:	4620      	mov	r0, r4
 801476e:	4639      	mov	r1, r7
 8014770:	f7ec f98a 	bl	8000a88 <__aeabi_dcmpeq>
 8014774:	b108      	cbz	r0, 801477a <__cvt+0x9e>
 8014776:	f8cd 901c 	str.w	r9, [sp, #28]
 801477a:	2230      	movs	r2, #48	; 0x30
 801477c:	9b07      	ldr	r3, [sp, #28]
 801477e:	454b      	cmp	r3, r9
 8014780:	d307      	bcc.n	8014792 <__cvt+0xb6>
 8014782:	4630      	mov	r0, r6
 8014784:	9b07      	ldr	r3, [sp, #28]
 8014786:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014788:	1b9b      	subs	r3, r3, r6
 801478a:	6013      	str	r3, [r2, #0]
 801478c:	b008      	add	sp, #32
 801478e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014792:	1c59      	adds	r1, r3, #1
 8014794:	9107      	str	r1, [sp, #28]
 8014796:	701a      	strb	r2, [r3, #0]
 8014798:	e7f0      	b.n	801477c <__cvt+0xa0>

0801479a <__exponent>:
 801479a:	4603      	mov	r3, r0
 801479c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801479e:	2900      	cmp	r1, #0
 80147a0:	f803 2b02 	strb.w	r2, [r3], #2
 80147a4:	bfb6      	itet	lt
 80147a6:	222d      	movlt	r2, #45	; 0x2d
 80147a8:	222b      	movge	r2, #43	; 0x2b
 80147aa:	4249      	neglt	r1, r1
 80147ac:	2909      	cmp	r1, #9
 80147ae:	7042      	strb	r2, [r0, #1]
 80147b0:	dd2b      	ble.n	801480a <__exponent+0x70>
 80147b2:	f10d 0407 	add.w	r4, sp, #7
 80147b6:	46a4      	mov	ip, r4
 80147b8:	270a      	movs	r7, #10
 80147ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80147be:	460a      	mov	r2, r1
 80147c0:	46a6      	mov	lr, r4
 80147c2:	fb07 1516 	mls	r5, r7, r6, r1
 80147c6:	2a63      	cmp	r2, #99	; 0x63
 80147c8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80147cc:	4631      	mov	r1, r6
 80147ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80147d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80147d6:	dcf0      	bgt.n	80147ba <__exponent+0x20>
 80147d8:	3130      	adds	r1, #48	; 0x30
 80147da:	f1ae 0502 	sub.w	r5, lr, #2
 80147de:	f804 1c01 	strb.w	r1, [r4, #-1]
 80147e2:	4629      	mov	r1, r5
 80147e4:	1c44      	adds	r4, r0, #1
 80147e6:	4561      	cmp	r1, ip
 80147e8:	d30a      	bcc.n	8014800 <__exponent+0x66>
 80147ea:	f10d 0209 	add.w	r2, sp, #9
 80147ee:	eba2 020e 	sub.w	r2, r2, lr
 80147f2:	4565      	cmp	r5, ip
 80147f4:	bf88      	it	hi
 80147f6:	2200      	movhi	r2, #0
 80147f8:	4413      	add	r3, r2
 80147fa:	1a18      	subs	r0, r3, r0
 80147fc:	b003      	add	sp, #12
 80147fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014800:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014804:	f804 2f01 	strb.w	r2, [r4, #1]!
 8014808:	e7ed      	b.n	80147e6 <__exponent+0x4c>
 801480a:	2330      	movs	r3, #48	; 0x30
 801480c:	3130      	adds	r1, #48	; 0x30
 801480e:	7083      	strb	r3, [r0, #2]
 8014810:	70c1      	strb	r1, [r0, #3]
 8014812:	1d03      	adds	r3, r0, #4
 8014814:	e7f1      	b.n	80147fa <__exponent+0x60>
	...

08014818 <_printf_float>:
 8014818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801481c:	b091      	sub	sp, #68	; 0x44
 801481e:	460c      	mov	r4, r1
 8014820:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8014824:	4616      	mov	r6, r2
 8014826:	461f      	mov	r7, r3
 8014828:	4605      	mov	r5, r0
 801482a:	f001 fb9d 	bl	8015f68 <_localeconv_r>
 801482e:	6803      	ldr	r3, [r0, #0]
 8014830:	4618      	mov	r0, r3
 8014832:	9309      	str	r3, [sp, #36]	; 0x24
 8014834:	f7eb fcfc 	bl	8000230 <strlen>
 8014838:	2300      	movs	r3, #0
 801483a:	930e      	str	r3, [sp, #56]	; 0x38
 801483c:	f8d8 3000 	ldr.w	r3, [r8]
 8014840:	900a      	str	r0, [sp, #40]	; 0x28
 8014842:	3307      	adds	r3, #7
 8014844:	f023 0307 	bic.w	r3, r3, #7
 8014848:	f103 0208 	add.w	r2, r3, #8
 801484c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8014850:	f8d4 b000 	ldr.w	fp, [r4]
 8014854:	f8c8 2000 	str.w	r2, [r8]
 8014858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801485c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014860:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8014864:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8014868:	930b      	str	r3, [sp, #44]	; 0x2c
 801486a:	f04f 32ff 	mov.w	r2, #4294967295
 801486e:	4640      	mov	r0, r8
 8014870:	4b9c      	ldr	r3, [pc, #624]	; (8014ae4 <_printf_float+0x2cc>)
 8014872:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014874:	f7ec f93a 	bl	8000aec <__aeabi_dcmpun>
 8014878:	bb70      	cbnz	r0, 80148d8 <_printf_float+0xc0>
 801487a:	f04f 32ff 	mov.w	r2, #4294967295
 801487e:	4640      	mov	r0, r8
 8014880:	4b98      	ldr	r3, [pc, #608]	; (8014ae4 <_printf_float+0x2cc>)
 8014882:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014884:	f7ec f914 	bl	8000ab0 <__aeabi_dcmple>
 8014888:	bb30      	cbnz	r0, 80148d8 <_printf_float+0xc0>
 801488a:	2200      	movs	r2, #0
 801488c:	2300      	movs	r3, #0
 801488e:	4640      	mov	r0, r8
 8014890:	4651      	mov	r1, sl
 8014892:	f7ec f903 	bl	8000a9c <__aeabi_dcmplt>
 8014896:	b110      	cbz	r0, 801489e <_printf_float+0x86>
 8014898:	232d      	movs	r3, #45	; 0x2d
 801489a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801489e:	4b92      	ldr	r3, [pc, #584]	; (8014ae8 <_printf_float+0x2d0>)
 80148a0:	4892      	ldr	r0, [pc, #584]	; (8014aec <_printf_float+0x2d4>)
 80148a2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80148a6:	bf94      	ite	ls
 80148a8:	4698      	movls	r8, r3
 80148aa:	4680      	movhi	r8, r0
 80148ac:	2303      	movs	r3, #3
 80148ae:	f04f 0a00 	mov.w	sl, #0
 80148b2:	6123      	str	r3, [r4, #16]
 80148b4:	f02b 0304 	bic.w	r3, fp, #4
 80148b8:	6023      	str	r3, [r4, #0]
 80148ba:	4633      	mov	r3, r6
 80148bc:	4621      	mov	r1, r4
 80148be:	4628      	mov	r0, r5
 80148c0:	9700      	str	r7, [sp, #0]
 80148c2:	aa0f      	add	r2, sp, #60	; 0x3c
 80148c4:	f000 f9d4 	bl	8014c70 <_printf_common>
 80148c8:	3001      	adds	r0, #1
 80148ca:	f040 8090 	bne.w	80149ee <_printf_float+0x1d6>
 80148ce:	f04f 30ff 	mov.w	r0, #4294967295
 80148d2:	b011      	add	sp, #68	; 0x44
 80148d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148d8:	4642      	mov	r2, r8
 80148da:	4653      	mov	r3, sl
 80148dc:	4640      	mov	r0, r8
 80148de:	4651      	mov	r1, sl
 80148e0:	f7ec f904 	bl	8000aec <__aeabi_dcmpun>
 80148e4:	b148      	cbz	r0, 80148fa <_printf_float+0xe2>
 80148e6:	f1ba 0f00 	cmp.w	sl, #0
 80148ea:	bfb8      	it	lt
 80148ec:	232d      	movlt	r3, #45	; 0x2d
 80148ee:	4880      	ldr	r0, [pc, #512]	; (8014af0 <_printf_float+0x2d8>)
 80148f0:	bfb8      	it	lt
 80148f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80148f6:	4b7f      	ldr	r3, [pc, #508]	; (8014af4 <_printf_float+0x2dc>)
 80148f8:	e7d3      	b.n	80148a2 <_printf_float+0x8a>
 80148fa:	6863      	ldr	r3, [r4, #4]
 80148fc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8014900:	1c5a      	adds	r2, r3, #1
 8014902:	d142      	bne.n	801498a <_printf_float+0x172>
 8014904:	2306      	movs	r3, #6
 8014906:	6063      	str	r3, [r4, #4]
 8014908:	2200      	movs	r2, #0
 801490a:	9206      	str	r2, [sp, #24]
 801490c:	aa0e      	add	r2, sp, #56	; 0x38
 801490e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8014912:	aa0d      	add	r2, sp, #52	; 0x34
 8014914:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8014918:	9203      	str	r2, [sp, #12]
 801491a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 801491e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8014922:	6023      	str	r3, [r4, #0]
 8014924:	6863      	ldr	r3, [r4, #4]
 8014926:	4642      	mov	r2, r8
 8014928:	9300      	str	r3, [sp, #0]
 801492a:	4628      	mov	r0, r5
 801492c:	4653      	mov	r3, sl
 801492e:	910b      	str	r1, [sp, #44]	; 0x2c
 8014930:	f7ff fed4 	bl	80146dc <__cvt>
 8014934:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014936:	4680      	mov	r8, r0
 8014938:	2947      	cmp	r1, #71	; 0x47
 801493a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801493c:	d108      	bne.n	8014950 <_printf_float+0x138>
 801493e:	1cc8      	adds	r0, r1, #3
 8014940:	db02      	blt.n	8014948 <_printf_float+0x130>
 8014942:	6863      	ldr	r3, [r4, #4]
 8014944:	4299      	cmp	r1, r3
 8014946:	dd40      	ble.n	80149ca <_printf_float+0x1b2>
 8014948:	f1a9 0902 	sub.w	r9, r9, #2
 801494c:	fa5f f989 	uxtb.w	r9, r9
 8014950:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8014954:	d81f      	bhi.n	8014996 <_printf_float+0x17e>
 8014956:	464a      	mov	r2, r9
 8014958:	3901      	subs	r1, #1
 801495a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801495e:	910d      	str	r1, [sp, #52]	; 0x34
 8014960:	f7ff ff1b 	bl	801479a <__exponent>
 8014964:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014966:	4682      	mov	sl, r0
 8014968:	1813      	adds	r3, r2, r0
 801496a:	2a01      	cmp	r2, #1
 801496c:	6123      	str	r3, [r4, #16]
 801496e:	dc02      	bgt.n	8014976 <_printf_float+0x15e>
 8014970:	6822      	ldr	r2, [r4, #0]
 8014972:	07d2      	lsls	r2, r2, #31
 8014974:	d501      	bpl.n	801497a <_printf_float+0x162>
 8014976:	3301      	adds	r3, #1
 8014978:	6123      	str	r3, [r4, #16]
 801497a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801497e:	2b00      	cmp	r3, #0
 8014980:	d09b      	beq.n	80148ba <_printf_float+0xa2>
 8014982:	232d      	movs	r3, #45	; 0x2d
 8014984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014988:	e797      	b.n	80148ba <_printf_float+0xa2>
 801498a:	2947      	cmp	r1, #71	; 0x47
 801498c:	d1bc      	bne.n	8014908 <_printf_float+0xf0>
 801498e:	2b00      	cmp	r3, #0
 8014990:	d1ba      	bne.n	8014908 <_printf_float+0xf0>
 8014992:	2301      	movs	r3, #1
 8014994:	e7b7      	b.n	8014906 <_printf_float+0xee>
 8014996:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801499a:	d118      	bne.n	80149ce <_printf_float+0x1b6>
 801499c:	2900      	cmp	r1, #0
 801499e:	6863      	ldr	r3, [r4, #4]
 80149a0:	dd0b      	ble.n	80149ba <_printf_float+0x1a2>
 80149a2:	6121      	str	r1, [r4, #16]
 80149a4:	b913      	cbnz	r3, 80149ac <_printf_float+0x194>
 80149a6:	6822      	ldr	r2, [r4, #0]
 80149a8:	07d0      	lsls	r0, r2, #31
 80149aa:	d502      	bpl.n	80149b2 <_printf_float+0x19a>
 80149ac:	3301      	adds	r3, #1
 80149ae:	440b      	add	r3, r1
 80149b0:	6123      	str	r3, [r4, #16]
 80149b2:	f04f 0a00 	mov.w	sl, #0
 80149b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80149b8:	e7df      	b.n	801497a <_printf_float+0x162>
 80149ba:	b913      	cbnz	r3, 80149c2 <_printf_float+0x1aa>
 80149bc:	6822      	ldr	r2, [r4, #0]
 80149be:	07d2      	lsls	r2, r2, #31
 80149c0:	d501      	bpl.n	80149c6 <_printf_float+0x1ae>
 80149c2:	3302      	adds	r3, #2
 80149c4:	e7f4      	b.n	80149b0 <_printf_float+0x198>
 80149c6:	2301      	movs	r3, #1
 80149c8:	e7f2      	b.n	80149b0 <_printf_float+0x198>
 80149ca:	f04f 0967 	mov.w	r9, #103	; 0x67
 80149ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80149d0:	4299      	cmp	r1, r3
 80149d2:	db05      	blt.n	80149e0 <_printf_float+0x1c8>
 80149d4:	6823      	ldr	r3, [r4, #0]
 80149d6:	6121      	str	r1, [r4, #16]
 80149d8:	07d8      	lsls	r0, r3, #31
 80149da:	d5ea      	bpl.n	80149b2 <_printf_float+0x19a>
 80149dc:	1c4b      	adds	r3, r1, #1
 80149de:	e7e7      	b.n	80149b0 <_printf_float+0x198>
 80149e0:	2900      	cmp	r1, #0
 80149e2:	bfcc      	ite	gt
 80149e4:	2201      	movgt	r2, #1
 80149e6:	f1c1 0202 	rsble	r2, r1, #2
 80149ea:	4413      	add	r3, r2
 80149ec:	e7e0      	b.n	80149b0 <_printf_float+0x198>
 80149ee:	6823      	ldr	r3, [r4, #0]
 80149f0:	055a      	lsls	r2, r3, #21
 80149f2:	d407      	bmi.n	8014a04 <_printf_float+0x1ec>
 80149f4:	6923      	ldr	r3, [r4, #16]
 80149f6:	4642      	mov	r2, r8
 80149f8:	4631      	mov	r1, r6
 80149fa:	4628      	mov	r0, r5
 80149fc:	47b8      	blx	r7
 80149fe:	3001      	adds	r0, #1
 8014a00:	d12b      	bne.n	8014a5a <_printf_float+0x242>
 8014a02:	e764      	b.n	80148ce <_printf_float+0xb6>
 8014a04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8014a08:	f240 80dd 	bls.w	8014bc6 <_printf_float+0x3ae>
 8014a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014a10:	2200      	movs	r2, #0
 8014a12:	2300      	movs	r3, #0
 8014a14:	f7ec f838 	bl	8000a88 <__aeabi_dcmpeq>
 8014a18:	2800      	cmp	r0, #0
 8014a1a:	d033      	beq.n	8014a84 <_printf_float+0x26c>
 8014a1c:	2301      	movs	r3, #1
 8014a1e:	4631      	mov	r1, r6
 8014a20:	4628      	mov	r0, r5
 8014a22:	4a35      	ldr	r2, [pc, #212]	; (8014af8 <_printf_float+0x2e0>)
 8014a24:	47b8      	blx	r7
 8014a26:	3001      	adds	r0, #1
 8014a28:	f43f af51 	beq.w	80148ce <_printf_float+0xb6>
 8014a2c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014a30:	429a      	cmp	r2, r3
 8014a32:	db02      	blt.n	8014a3a <_printf_float+0x222>
 8014a34:	6823      	ldr	r3, [r4, #0]
 8014a36:	07d8      	lsls	r0, r3, #31
 8014a38:	d50f      	bpl.n	8014a5a <_printf_float+0x242>
 8014a3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014a3e:	4631      	mov	r1, r6
 8014a40:	4628      	mov	r0, r5
 8014a42:	47b8      	blx	r7
 8014a44:	3001      	adds	r0, #1
 8014a46:	f43f af42 	beq.w	80148ce <_printf_float+0xb6>
 8014a4a:	f04f 0800 	mov.w	r8, #0
 8014a4e:	f104 091a 	add.w	r9, r4, #26
 8014a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014a54:	3b01      	subs	r3, #1
 8014a56:	4543      	cmp	r3, r8
 8014a58:	dc09      	bgt.n	8014a6e <_printf_float+0x256>
 8014a5a:	6823      	ldr	r3, [r4, #0]
 8014a5c:	079b      	lsls	r3, r3, #30
 8014a5e:	f100 8102 	bmi.w	8014c66 <_printf_float+0x44e>
 8014a62:	68e0      	ldr	r0, [r4, #12]
 8014a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014a66:	4298      	cmp	r0, r3
 8014a68:	bfb8      	it	lt
 8014a6a:	4618      	movlt	r0, r3
 8014a6c:	e731      	b.n	80148d2 <_printf_float+0xba>
 8014a6e:	2301      	movs	r3, #1
 8014a70:	464a      	mov	r2, r9
 8014a72:	4631      	mov	r1, r6
 8014a74:	4628      	mov	r0, r5
 8014a76:	47b8      	blx	r7
 8014a78:	3001      	adds	r0, #1
 8014a7a:	f43f af28 	beq.w	80148ce <_printf_float+0xb6>
 8014a7e:	f108 0801 	add.w	r8, r8, #1
 8014a82:	e7e6      	b.n	8014a52 <_printf_float+0x23a>
 8014a84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	dc38      	bgt.n	8014afc <_printf_float+0x2e4>
 8014a8a:	2301      	movs	r3, #1
 8014a8c:	4631      	mov	r1, r6
 8014a8e:	4628      	mov	r0, r5
 8014a90:	4a19      	ldr	r2, [pc, #100]	; (8014af8 <_printf_float+0x2e0>)
 8014a92:	47b8      	blx	r7
 8014a94:	3001      	adds	r0, #1
 8014a96:	f43f af1a 	beq.w	80148ce <_printf_float+0xb6>
 8014a9a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014a9e:	4313      	orrs	r3, r2
 8014aa0:	d102      	bne.n	8014aa8 <_printf_float+0x290>
 8014aa2:	6823      	ldr	r3, [r4, #0]
 8014aa4:	07d9      	lsls	r1, r3, #31
 8014aa6:	d5d8      	bpl.n	8014a5a <_printf_float+0x242>
 8014aa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014aac:	4631      	mov	r1, r6
 8014aae:	4628      	mov	r0, r5
 8014ab0:	47b8      	blx	r7
 8014ab2:	3001      	adds	r0, #1
 8014ab4:	f43f af0b 	beq.w	80148ce <_printf_float+0xb6>
 8014ab8:	f04f 0900 	mov.w	r9, #0
 8014abc:	f104 0a1a 	add.w	sl, r4, #26
 8014ac0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014ac2:	425b      	negs	r3, r3
 8014ac4:	454b      	cmp	r3, r9
 8014ac6:	dc01      	bgt.n	8014acc <_printf_float+0x2b4>
 8014ac8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014aca:	e794      	b.n	80149f6 <_printf_float+0x1de>
 8014acc:	2301      	movs	r3, #1
 8014ace:	4652      	mov	r2, sl
 8014ad0:	4631      	mov	r1, r6
 8014ad2:	4628      	mov	r0, r5
 8014ad4:	47b8      	blx	r7
 8014ad6:	3001      	adds	r0, #1
 8014ad8:	f43f aef9 	beq.w	80148ce <_printf_float+0xb6>
 8014adc:	f109 0901 	add.w	r9, r9, #1
 8014ae0:	e7ee      	b.n	8014ac0 <_printf_float+0x2a8>
 8014ae2:	bf00      	nop
 8014ae4:	7fefffff 	.word	0x7fefffff
 8014ae8:	08030600 	.word	0x08030600
 8014aec:	08030604 	.word	0x08030604
 8014af0:	0803060c 	.word	0x0803060c
 8014af4:	08030608 	.word	0x08030608
 8014af8:	08030610 	.word	0x08030610
 8014afc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014b00:	429a      	cmp	r2, r3
 8014b02:	bfa8      	it	ge
 8014b04:	461a      	movge	r2, r3
 8014b06:	2a00      	cmp	r2, #0
 8014b08:	4691      	mov	r9, r2
 8014b0a:	dc37      	bgt.n	8014b7c <_printf_float+0x364>
 8014b0c:	f04f 0b00 	mov.w	fp, #0
 8014b10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014b14:	f104 021a 	add.w	r2, r4, #26
 8014b18:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8014b1c:	ebaa 0309 	sub.w	r3, sl, r9
 8014b20:	455b      	cmp	r3, fp
 8014b22:	dc33      	bgt.n	8014b8c <_printf_float+0x374>
 8014b24:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014b28:	429a      	cmp	r2, r3
 8014b2a:	db3b      	blt.n	8014ba4 <_printf_float+0x38c>
 8014b2c:	6823      	ldr	r3, [r4, #0]
 8014b2e:	07da      	lsls	r2, r3, #31
 8014b30:	d438      	bmi.n	8014ba4 <_printf_float+0x38c>
 8014b32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014b34:	990d      	ldr	r1, [sp, #52]	; 0x34
 8014b36:	eba3 020a 	sub.w	r2, r3, sl
 8014b3a:	eba3 0901 	sub.w	r9, r3, r1
 8014b3e:	4591      	cmp	r9, r2
 8014b40:	bfa8      	it	ge
 8014b42:	4691      	movge	r9, r2
 8014b44:	f1b9 0f00 	cmp.w	r9, #0
 8014b48:	dc34      	bgt.n	8014bb4 <_printf_float+0x39c>
 8014b4a:	f04f 0800 	mov.w	r8, #0
 8014b4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014b52:	f104 0a1a 	add.w	sl, r4, #26
 8014b56:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014b5a:	1a9b      	subs	r3, r3, r2
 8014b5c:	eba3 0309 	sub.w	r3, r3, r9
 8014b60:	4543      	cmp	r3, r8
 8014b62:	f77f af7a 	ble.w	8014a5a <_printf_float+0x242>
 8014b66:	2301      	movs	r3, #1
 8014b68:	4652      	mov	r2, sl
 8014b6a:	4631      	mov	r1, r6
 8014b6c:	4628      	mov	r0, r5
 8014b6e:	47b8      	blx	r7
 8014b70:	3001      	adds	r0, #1
 8014b72:	f43f aeac 	beq.w	80148ce <_printf_float+0xb6>
 8014b76:	f108 0801 	add.w	r8, r8, #1
 8014b7a:	e7ec      	b.n	8014b56 <_printf_float+0x33e>
 8014b7c:	4613      	mov	r3, r2
 8014b7e:	4631      	mov	r1, r6
 8014b80:	4642      	mov	r2, r8
 8014b82:	4628      	mov	r0, r5
 8014b84:	47b8      	blx	r7
 8014b86:	3001      	adds	r0, #1
 8014b88:	d1c0      	bne.n	8014b0c <_printf_float+0x2f4>
 8014b8a:	e6a0      	b.n	80148ce <_printf_float+0xb6>
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	4631      	mov	r1, r6
 8014b90:	4628      	mov	r0, r5
 8014b92:	920b      	str	r2, [sp, #44]	; 0x2c
 8014b94:	47b8      	blx	r7
 8014b96:	3001      	adds	r0, #1
 8014b98:	f43f ae99 	beq.w	80148ce <_printf_float+0xb6>
 8014b9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014b9e:	f10b 0b01 	add.w	fp, fp, #1
 8014ba2:	e7b9      	b.n	8014b18 <_printf_float+0x300>
 8014ba4:	4631      	mov	r1, r6
 8014ba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014baa:	4628      	mov	r0, r5
 8014bac:	47b8      	blx	r7
 8014bae:	3001      	adds	r0, #1
 8014bb0:	d1bf      	bne.n	8014b32 <_printf_float+0x31a>
 8014bb2:	e68c      	b.n	80148ce <_printf_float+0xb6>
 8014bb4:	464b      	mov	r3, r9
 8014bb6:	4631      	mov	r1, r6
 8014bb8:	4628      	mov	r0, r5
 8014bba:	eb08 020a 	add.w	r2, r8, sl
 8014bbe:	47b8      	blx	r7
 8014bc0:	3001      	adds	r0, #1
 8014bc2:	d1c2      	bne.n	8014b4a <_printf_float+0x332>
 8014bc4:	e683      	b.n	80148ce <_printf_float+0xb6>
 8014bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014bc8:	2a01      	cmp	r2, #1
 8014bca:	dc01      	bgt.n	8014bd0 <_printf_float+0x3b8>
 8014bcc:	07db      	lsls	r3, r3, #31
 8014bce:	d537      	bpl.n	8014c40 <_printf_float+0x428>
 8014bd0:	2301      	movs	r3, #1
 8014bd2:	4642      	mov	r2, r8
 8014bd4:	4631      	mov	r1, r6
 8014bd6:	4628      	mov	r0, r5
 8014bd8:	47b8      	blx	r7
 8014bda:	3001      	adds	r0, #1
 8014bdc:	f43f ae77 	beq.w	80148ce <_printf_float+0xb6>
 8014be0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014be4:	4631      	mov	r1, r6
 8014be6:	4628      	mov	r0, r5
 8014be8:	47b8      	blx	r7
 8014bea:	3001      	adds	r0, #1
 8014bec:	f43f ae6f 	beq.w	80148ce <_printf_float+0xb6>
 8014bf0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014bf4:	2200      	movs	r2, #0
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	f7eb ff46 	bl	8000a88 <__aeabi_dcmpeq>
 8014bfc:	b9d8      	cbnz	r0, 8014c36 <_printf_float+0x41e>
 8014bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014c00:	f108 0201 	add.w	r2, r8, #1
 8014c04:	3b01      	subs	r3, #1
 8014c06:	4631      	mov	r1, r6
 8014c08:	4628      	mov	r0, r5
 8014c0a:	47b8      	blx	r7
 8014c0c:	3001      	adds	r0, #1
 8014c0e:	d10e      	bne.n	8014c2e <_printf_float+0x416>
 8014c10:	e65d      	b.n	80148ce <_printf_float+0xb6>
 8014c12:	2301      	movs	r3, #1
 8014c14:	464a      	mov	r2, r9
 8014c16:	4631      	mov	r1, r6
 8014c18:	4628      	mov	r0, r5
 8014c1a:	47b8      	blx	r7
 8014c1c:	3001      	adds	r0, #1
 8014c1e:	f43f ae56 	beq.w	80148ce <_printf_float+0xb6>
 8014c22:	f108 0801 	add.w	r8, r8, #1
 8014c26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014c28:	3b01      	subs	r3, #1
 8014c2a:	4543      	cmp	r3, r8
 8014c2c:	dcf1      	bgt.n	8014c12 <_printf_float+0x3fa>
 8014c2e:	4653      	mov	r3, sl
 8014c30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014c34:	e6e0      	b.n	80149f8 <_printf_float+0x1e0>
 8014c36:	f04f 0800 	mov.w	r8, #0
 8014c3a:	f104 091a 	add.w	r9, r4, #26
 8014c3e:	e7f2      	b.n	8014c26 <_printf_float+0x40e>
 8014c40:	2301      	movs	r3, #1
 8014c42:	4642      	mov	r2, r8
 8014c44:	e7df      	b.n	8014c06 <_printf_float+0x3ee>
 8014c46:	2301      	movs	r3, #1
 8014c48:	464a      	mov	r2, r9
 8014c4a:	4631      	mov	r1, r6
 8014c4c:	4628      	mov	r0, r5
 8014c4e:	47b8      	blx	r7
 8014c50:	3001      	adds	r0, #1
 8014c52:	f43f ae3c 	beq.w	80148ce <_printf_float+0xb6>
 8014c56:	f108 0801 	add.w	r8, r8, #1
 8014c5a:	68e3      	ldr	r3, [r4, #12]
 8014c5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014c5e:	1a5b      	subs	r3, r3, r1
 8014c60:	4543      	cmp	r3, r8
 8014c62:	dcf0      	bgt.n	8014c46 <_printf_float+0x42e>
 8014c64:	e6fd      	b.n	8014a62 <_printf_float+0x24a>
 8014c66:	f04f 0800 	mov.w	r8, #0
 8014c6a:	f104 0919 	add.w	r9, r4, #25
 8014c6e:	e7f4      	b.n	8014c5a <_printf_float+0x442>

08014c70 <_printf_common>:
 8014c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c74:	4616      	mov	r6, r2
 8014c76:	4699      	mov	r9, r3
 8014c78:	688a      	ldr	r2, [r1, #8]
 8014c7a:	690b      	ldr	r3, [r1, #16]
 8014c7c:	4607      	mov	r7, r0
 8014c7e:	4293      	cmp	r3, r2
 8014c80:	bfb8      	it	lt
 8014c82:	4613      	movlt	r3, r2
 8014c84:	6033      	str	r3, [r6, #0]
 8014c86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014c8a:	460c      	mov	r4, r1
 8014c8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014c90:	b10a      	cbz	r2, 8014c96 <_printf_common+0x26>
 8014c92:	3301      	adds	r3, #1
 8014c94:	6033      	str	r3, [r6, #0]
 8014c96:	6823      	ldr	r3, [r4, #0]
 8014c98:	0699      	lsls	r1, r3, #26
 8014c9a:	bf42      	ittt	mi
 8014c9c:	6833      	ldrmi	r3, [r6, #0]
 8014c9e:	3302      	addmi	r3, #2
 8014ca0:	6033      	strmi	r3, [r6, #0]
 8014ca2:	6825      	ldr	r5, [r4, #0]
 8014ca4:	f015 0506 	ands.w	r5, r5, #6
 8014ca8:	d106      	bne.n	8014cb8 <_printf_common+0x48>
 8014caa:	f104 0a19 	add.w	sl, r4, #25
 8014cae:	68e3      	ldr	r3, [r4, #12]
 8014cb0:	6832      	ldr	r2, [r6, #0]
 8014cb2:	1a9b      	subs	r3, r3, r2
 8014cb4:	42ab      	cmp	r3, r5
 8014cb6:	dc28      	bgt.n	8014d0a <_printf_common+0x9a>
 8014cb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014cbc:	1e13      	subs	r3, r2, #0
 8014cbe:	6822      	ldr	r2, [r4, #0]
 8014cc0:	bf18      	it	ne
 8014cc2:	2301      	movne	r3, #1
 8014cc4:	0692      	lsls	r2, r2, #26
 8014cc6:	d42d      	bmi.n	8014d24 <_printf_common+0xb4>
 8014cc8:	4649      	mov	r1, r9
 8014cca:	4638      	mov	r0, r7
 8014ccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014cd0:	47c0      	blx	r8
 8014cd2:	3001      	adds	r0, #1
 8014cd4:	d020      	beq.n	8014d18 <_printf_common+0xa8>
 8014cd6:	6823      	ldr	r3, [r4, #0]
 8014cd8:	68e5      	ldr	r5, [r4, #12]
 8014cda:	f003 0306 	and.w	r3, r3, #6
 8014cde:	2b04      	cmp	r3, #4
 8014ce0:	bf18      	it	ne
 8014ce2:	2500      	movne	r5, #0
 8014ce4:	6832      	ldr	r2, [r6, #0]
 8014ce6:	f04f 0600 	mov.w	r6, #0
 8014cea:	68a3      	ldr	r3, [r4, #8]
 8014cec:	bf08      	it	eq
 8014cee:	1aad      	subeq	r5, r5, r2
 8014cf0:	6922      	ldr	r2, [r4, #16]
 8014cf2:	bf08      	it	eq
 8014cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014cf8:	4293      	cmp	r3, r2
 8014cfa:	bfc4      	itt	gt
 8014cfc:	1a9b      	subgt	r3, r3, r2
 8014cfe:	18ed      	addgt	r5, r5, r3
 8014d00:	341a      	adds	r4, #26
 8014d02:	42b5      	cmp	r5, r6
 8014d04:	d11a      	bne.n	8014d3c <_printf_common+0xcc>
 8014d06:	2000      	movs	r0, #0
 8014d08:	e008      	b.n	8014d1c <_printf_common+0xac>
 8014d0a:	2301      	movs	r3, #1
 8014d0c:	4652      	mov	r2, sl
 8014d0e:	4649      	mov	r1, r9
 8014d10:	4638      	mov	r0, r7
 8014d12:	47c0      	blx	r8
 8014d14:	3001      	adds	r0, #1
 8014d16:	d103      	bne.n	8014d20 <_printf_common+0xb0>
 8014d18:	f04f 30ff 	mov.w	r0, #4294967295
 8014d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d20:	3501      	adds	r5, #1
 8014d22:	e7c4      	b.n	8014cae <_printf_common+0x3e>
 8014d24:	2030      	movs	r0, #48	; 0x30
 8014d26:	18e1      	adds	r1, r4, r3
 8014d28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014d2c:	1c5a      	adds	r2, r3, #1
 8014d2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014d32:	4422      	add	r2, r4
 8014d34:	3302      	adds	r3, #2
 8014d36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014d3a:	e7c5      	b.n	8014cc8 <_printf_common+0x58>
 8014d3c:	2301      	movs	r3, #1
 8014d3e:	4622      	mov	r2, r4
 8014d40:	4649      	mov	r1, r9
 8014d42:	4638      	mov	r0, r7
 8014d44:	47c0      	blx	r8
 8014d46:	3001      	adds	r0, #1
 8014d48:	d0e6      	beq.n	8014d18 <_printf_common+0xa8>
 8014d4a:	3601      	adds	r6, #1
 8014d4c:	e7d9      	b.n	8014d02 <_printf_common+0x92>
	...

08014d50 <_printf_i>:
 8014d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014d54:	7e0f      	ldrb	r7, [r1, #24]
 8014d56:	4691      	mov	r9, r2
 8014d58:	2f78      	cmp	r7, #120	; 0x78
 8014d5a:	4680      	mov	r8, r0
 8014d5c:	460c      	mov	r4, r1
 8014d5e:	469a      	mov	sl, r3
 8014d60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014d66:	d807      	bhi.n	8014d78 <_printf_i+0x28>
 8014d68:	2f62      	cmp	r7, #98	; 0x62
 8014d6a:	d80a      	bhi.n	8014d82 <_printf_i+0x32>
 8014d6c:	2f00      	cmp	r7, #0
 8014d6e:	f000 80d9 	beq.w	8014f24 <_printf_i+0x1d4>
 8014d72:	2f58      	cmp	r7, #88	; 0x58
 8014d74:	f000 80a4 	beq.w	8014ec0 <_printf_i+0x170>
 8014d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014d80:	e03a      	b.n	8014df8 <_printf_i+0xa8>
 8014d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014d86:	2b15      	cmp	r3, #21
 8014d88:	d8f6      	bhi.n	8014d78 <_printf_i+0x28>
 8014d8a:	a101      	add	r1, pc, #4	; (adr r1, 8014d90 <_printf_i+0x40>)
 8014d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014d90:	08014de9 	.word	0x08014de9
 8014d94:	08014dfd 	.word	0x08014dfd
 8014d98:	08014d79 	.word	0x08014d79
 8014d9c:	08014d79 	.word	0x08014d79
 8014da0:	08014d79 	.word	0x08014d79
 8014da4:	08014d79 	.word	0x08014d79
 8014da8:	08014dfd 	.word	0x08014dfd
 8014dac:	08014d79 	.word	0x08014d79
 8014db0:	08014d79 	.word	0x08014d79
 8014db4:	08014d79 	.word	0x08014d79
 8014db8:	08014d79 	.word	0x08014d79
 8014dbc:	08014f0b 	.word	0x08014f0b
 8014dc0:	08014e2d 	.word	0x08014e2d
 8014dc4:	08014eed 	.word	0x08014eed
 8014dc8:	08014d79 	.word	0x08014d79
 8014dcc:	08014d79 	.word	0x08014d79
 8014dd0:	08014f2d 	.word	0x08014f2d
 8014dd4:	08014d79 	.word	0x08014d79
 8014dd8:	08014e2d 	.word	0x08014e2d
 8014ddc:	08014d79 	.word	0x08014d79
 8014de0:	08014d79 	.word	0x08014d79
 8014de4:	08014ef5 	.word	0x08014ef5
 8014de8:	682b      	ldr	r3, [r5, #0]
 8014dea:	1d1a      	adds	r2, r3, #4
 8014dec:	681b      	ldr	r3, [r3, #0]
 8014dee:	602a      	str	r2, [r5, #0]
 8014df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014df8:	2301      	movs	r3, #1
 8014dfa:	e0a4      	b.n	8014f46 <_printf_i+0x1f6>
 8014dfc:	6820      	ldr	r0, [r4, #0]
 8014dfe:	6829      	ldr	r1, [r5, #0]
 8014e00:	0606      	lsls	r6, r0, #24
 8014e02:	f101 0304 	add.w	r3, r1, #4
 8014e06:	d50a      	bpl.n	8014e1e <_printf_i+0xce>
 8014e08:	680e      	ldr	r6, [r1, #0]
 8014e0a:	602b      	str	r3, [r5, #0]
 8014e0c:	2e00      	cmp	r6, #0
 8014e0e:	da03      	bge.n	8014e18 <_printf_i+0xc8>
 8014e10:	232d      	movs	r3, #45	; 0x2d
 8014e12:	4276      	negs	r6, r6
 8014e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014e18:	230a      	movs	r3, #10
 8014e1a:	485e      	ldr	r0, [pc, #376]	; (8014f94 <_printf_i+0x244>)
 8014e1c:	e019      	b.n	8014e52 <_printf_i+0x102>
 8014e1e:	680e      	ldr	r6, [r1, #0]
 8014e20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014e24:	602b      	str	r3, [r5, #0]
 8014e26:	bf18      	it	ne
 8014e28:	b236      	sxthne	r6, r6
 8014e2a:	e7ef      	b.n	8014e0c <_printf_i+0xbc>
 8014e2c:	682b      	ldr	r3, [r5, #0]
 8014e2e:	6820      	ldr	r0, [r4, #0]
 8014e30:	1d19      	adds	r1, r3, #4
 8014e32:	6029      	str	r1, [r5, #0]
 8014e34:	0601      	lsls	r1, r0, #24
 8014e36:	d501      	bpl.n	8014e3c <_printf_i+0xec>
 8014e38:	681e      	ldr	r6, [r3, #0]
 8014e3a:	e002      	b.n	8014e42 <_printf_i+0xf2>
 8014e3c:	0646      	lsls	r6, r0, #25
 8014e3e:	d5fb      	bpl.n	8014e38 <_printf_i+0xe8>
 8014e40:	881e      	ldrh	r6, [r3, #0]
 8014e42:	2f6f      	cmp	r7, #111	; 0x6f
 8014e44:	bf0c      	ite	eq
 8014e46:	2308      	moveq	r3, #8
 8014e48:	230a      	movne	r3, #10
 8014e4a:	4852      	ldr	r0, [pc, #328]	; (8014f94 <_printf_i+0x244>)
 8014e4c:	2100      	movs	r1, #0
 8014e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014e52:	6865      	ldr	r5, [r4, #4]
 8014e54:	2d00      	cmp	r5, #0
 8014e56:	bfa8      	it	ge
 8014e58:	6821      	ldrge	r1, [r4, #0]
 8014e5a:	60a5      	str	r5, [r4, #8]
 8014e5c:	bfa4      	itt	ge
 8014e5e:	f021 0104 	bicge.w	r1, r1, #4
 8014e62:	6021      	strge	r1, [r4, #0]
 8014e64:	b90e      	cbnz	r6, 8014e6a <_printf_i+0x11a>
 8014e66:	2d00      	cmp	r5, #0
 8014e68:	d04d      	beq.n	8014f06 <_printf_i+0x1b6>
 8014e6a:	4615      	mov	r5, r2
 8014e6c:	fbb6 f1f3 	udiv	r1, r6, r3
 8014e70:	fb03 6711 	mls	r7, r3, r1, r6
 8014e74:	5dc7      	ldrb	r7, [r0, r7]
 8014e76:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014e7a:	4637      	mov	r7, r6
 8014e7c:	42bb      	cmp	r3, r7
 8014e7e:	460e      	mov	r6, r1
 8014e80:	d9f4      	bls.n	8014e6c <_printf_i+0x11c>
 8014e82:	2b08      	cmp	r3, #8
 8014e84:	d10b      	bne.n	8014e9e <_printf_i+0x14e>
 8014e86:	6823      	ldr	r3, [r4, #0]
 8014e88:	07de      	lsls	r6, r3, #31
 8014e8a:	d508      	bpl.n	8014e9e <_printf_i+0x14e>
 8014e8c:	6923      	ldr	r3, [r4, #16]
 8014e8e:	6861      	ldr	r1, [r4, #4]
 8014e90:	4299      	cmp	r1, r3
 8014e92:	bfde      	ittt	le
 8014e94:	2330      	movle	r3, #48	; 0x30
 8014e96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014e9a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014e9e:	1b52      	subs	r2, r2, r5
 8014ea0:	6122      	str	r2, [r4, #16]
 8014ea2:	464b      	mov	r3, r9
 8014ea4:	4621      	mov	r1, r4
 8014ea6:	4640      	mov	r0, r8
 8014ea8:	f8cd a000 	str.w	sl, [sp]
 8014eac:	aa03      	add	r2, sp, #12
 8014eae:	f7ff fedf 	bl	8014c70 <_printf_common>
 8014eb2:	3001      	adds	r0, #1
 8014eb4:	d14c      	bne.n	8014f50 <_printf_i+0x200>
 8014eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8014eba:	b004      	add	sp, #16
 8014ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ec0:	4834      	ldr	r0, [pc, #208]	; (8014f94 <_printf_i+0x244>)
 8014ec2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8014ec6:	6829      	ldr	r1, [r5, #0]
 8014ec8:	6823      	ldr	r3, [r4, #0]
 8014eca:	f851 6b04 	ldr.w	r6, [r1], #4
 8014ece:	6029      	str	r1, [r5, #0]
 8014ed0:	061d      	lsls	r5, r3, #24
 8014ed2:	d514      	bpl.n	8014efe <_printf_i+0x1ae>
 8014ed4:	07df      	lsls	r7, r3, #31
 8014ed6:	bf44      	itt	mi
 8014ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8014edc:	6023      	strmi	r3, [r4, #0]
 8014ede:	b91e      	cbnz	r6, 8014ee8 <_printf_i+0x198>
 8014ee0:	6823      	ldr	r3, [r4, #0]
 8014ee2:	f023 0320 	bic.w	r3, r3, #32
 8014ee6:	6023      	str	r3, [r4, #0]
 8014ee8:	2310      	movs	r3, #16
 8014eea:	e7af      	b.n	8014e4c <_printf_i+0xfc>
 8014eec:	6823      	ldr	r3, [r4, #0]
 8014eee:	f043 0320 	orr.w	r3, r3, #32
 8014ef2:	6023      	str	r3, [r4, #0]
 8014ef4:	2378      	movs	r3, #120	; 0x78
 8014ef6:	4828      	ldr	r0, [pc, #160]	; (8014f98 <_printf_i+0x248>)
 8014ef8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014efc:	e7e3      	b.n	8014ec6 <_printf_i+0x176>
 8014efe:	0659      	lsls	r1, r3, #25
 8014f00:	bf48      	it	mi
 8014f02:	b2b6      	uxthmi	r6, r6
 8014f04:	e7e6      	b.n	8014ed4 <_printf_i+0x184>
 8014f06:	4615      	mov	r5, r2
 8014f08:	e7bb      	b.n	8014e82 <_printf_i+0x132>
 8014f0a:	682b      	ldr	r3, [r5, #0]
 8014f0c:	6826      	ldr	r6, [r4, #0]
 8014f0e:	1d18      	adds	r0, r3, #4
 8014f10:	6961      	ldr	r1, [r4, #20]
 8014f12:	6028      	str	r0, [r5, #0]
 8014f14:	0635      	lsls	r5, r6, #24
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	d501      	bpl.n	8014f1e <_printf_i+0x1ce>
 8014f1a:	6019      	str	r1, [r3, #0]
 8014f1c:	e002      	b.n	8014f24 <_printf_i+0x1d4>
 8014f1e:	0670      	lsls	r0, r6, #25
 8014f20:	d5fb      	bpl.n	8014f1a <_printf_i+0x1ca>
 8014f22:	8019      	strh	r1, [r3, #0]
 8014f24:	2300      	movs	r3, #0
 8014f26:	4615      	mov	r5, r2
 8014f28:	6123      	str	r3, [r4, #16]
 8014f2a:	e7ba      	b.n	8014ea2 <_printf_i+0x152>
 8014f2c:	682b      	ldr	r3, [r5, #0]
 8014f2e:	2100      	movs	r1, #0
 8014f30:	1d1a      	adds	r2, r3, #4
 8014f32:	602a      	str	r2, [r5, #0]
 8014f34:	681d      	ldr	r5, [r3, #0]
 8014f36:	6862      	ldr	r2, [r4, #4]
 8014f38:	4628      	mov	r0, r5
 8014f3a:	f001 f82b 	bl	8015f94 <memchr>
 8014f3e:	b108      	cbz	r0, 8014f44 <_printf_i+0x1f4>
 8014f40:	1b40      	subs	r0, r0, r5
 8014f42:	6060      	str	r0, [r4, #4]
 8014f44:	6863      	ldr	r3, [r4, #4]
 8014f46:	6123      	str	r3, [r4, #16]
 8014f48:	2300      	movs	r3, #0
 8014f4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014f4e:	e7a8      	b.n	8014ea2 <_printf_i+0x152>
 8014f50:	462a      	mov	r2, r5
 8014f52:	4649      	mov	r1, r9
 8014f54:	4640      	mov	r0, r8
 8014f56:	6923      	ldr	r3, [r4, #16]
 8014f58:	47d0      	blx	sl
 8014f5a:	3001      	adds	r0, #1
 8014f5c:	d0ab      	beq.n	8014eb6 <_printf_i+0x166>
 8014f5e:	6823      	ldr	r3, [r4, #0]
 8014f60:	079b      	lsls	r3, r3, #30
 8014f62:	d413      	bmi.n	8014f8c <_printf_i+0x23c>
 8014f64:	68e0      	ldr	r0, [r4, #12]
 8014f66:	9b03      	ldr	r3, [sp, #12]
 8014f68:	4298      	cmp	r0, r3
 8014f6a:	bfb8      	it	lt
 8014f6c:	4618      	movlt	r0, r3
 8014f6e:	e7a4      	b.n	8014eba <_printf_i+0x16a>
 8014f70:	2301      	movs	r3, #1
 8014f72:	4632      	mov	r2, r6
 8014f74:	4649      	mov	r1, r9
 8014f76:	4640      	mov	r0, r8
 8014f78:	47d0      	blx	sl
 8014f7a:	3001      	adds	r0, #1
 8014f7c:	d09b      	beq.n	8014eb6 <_printf_i+0x166>
 8014f7e:	3501      	adds	r5, #1
 8014f80:	68e3      	ldr	r3, [r4, #12]
 8014f82:	9903      	ldr	r1, [sp, #12]
 8014f84:	1a5b      	subs	r3, r3, r1
 8014f86:	42ab      	cmp	r3, r5
 8014f88:	dcf2      	bgt.n	8014f70 <_printf_i+0x220>
 8014f8a:	e7eb      	b.n	8014f64 <_printf_i+0x214>
 8014f8c:	2500      	movs	r5, #0
 8014f8e:	f104 0619 	add.w	r6, r4, #25
 8014f92:	e7f5      	b.n	8014f80 <_printf_i+0x230>
 8014f94:	08030612 	.word	0x08030612
 8014f98:	08030623 	.word	0x08030623

08014f9c <_sbrk_r>:
 8014f9c:	b538      	push	{r3, r4, r5, lr}
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	4d05      	ldr	r5, [pc, #20]	; (8014fb8 <_sbrk_r+0x1c>)
 8014fa2:	4604      	mov	r4, r0
 8014fa4:	4608      	mov	r0, r1
 8014fa6:	602b      	str	r3, [r5, #0]
 8014fa8:	f7ee f81c 	bl	8002fe4 <_sbrk>
 8014fac:	1c43      	adds	r3, r0, #1
 8014fae:	d102      	bne.n	8014fb6 <_sbrk_r+0x1a>
 8014fb0:	682b      	ldr	r3, [r5, #0]
 8014fb2:	b103      	cbz	r3, 8014fb6 <_sbrk_r+0x1a>
 8014fb4:	6023      	str	r3, [r4, #0]
 8014fb6:	bd38      	pop	{r3, r4, r5, pc}
 8014fb8:	200015f8 	.word	0x200015f8

08014fbc <__sread>:
 8014fbc:	b510      	push	{r4, lr}
 8014fbe:	460c      	mov	r4, r1
 8014fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014fc4:	f001 fcf2 	bl	80169ac <_read_r>
 8014fc8:	2800      	cmp	r0, #0
 8014fca:	bfab      	itete	ge
 8014fcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014fce:	89a3      	ldrhlt	r3, [r4, #12]
 8014fd0:	181b      	addge	r3, r3, r0
 8014fd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014fd6:	bfac      	ite	ge
 8014fd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8014fda:	81a3      	strhlt	r3, [r4, #12]
 8014fdc:	bd10      	pop	{r4, pc}

08014fde <__swrite>:
 8014fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fe2:	461f      	mov	r7, r3
 8014fe4:	898b      	ldrh	r3, [r1, #12]
 8014fe6:	4605      	mov	r5, r0
 8014fe8:	05db      	lsls	r3, r3, #23
 8014fea:	460c      	mov	r4, r1
 8014fec:	4616      	mov	r6, r2
 8014fee:	d505      	bpl.n	8014ffc <__swrite+0x1e>
 8014ff0:	2302      	movs	r3, #2
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ff8:	f000 ffba 	bl	8015f70 <_lseek_r>
 8014ffc:	89a3      	ldrh	r3, [r4, #12]
 8014ffe:	4632      	mov	r2, r6
 8015000:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015004:	81a3      	strh	r3, [r4, #12]
 8015006:	4628      	mov	r0, r5
 8015008:	463b      	mov	r3, r7
 801500a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801500e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015012:	f000 b84f 	b.w	80150b4 <_write_r>

08015016 <__sseek>:
 8015016:	b510      	push	{r4, lr}
 8015018:	460c      	mov	r4, r1
 801501a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801501e:	f000 ffa7 	bl	8015f70 <_lseek_r>
 8015022:	1c43      	adds	r3, r0, #1
 8015024:	89a3      	ldrh	r3, [r4, #12]
 8015026:	bf15      	itete	ne
 8015028:	6560      	strne	r0, [r4, #84]	; 0x54
 801502a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801502e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015032:	81a3      	strheq	r3, [r4, #12]
 8015034:	bf18      	it	ne
 8015036:	81a3      	strhne	r3, [r4, #12]
 8015038:	bd10      	pop	{r4, pc}

0801503a <__sclose>:
 801503a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801503e:	f000 b84b 	b.w	80150d8 <_close_r>

08015042 <_vsniprintf_r>:
 8015042:	b530      	push	{r4, r5, lr}
 8015044:	4614      	mov	r4, r2
 8015046:	2c00      	cmp	r4, #0
 8015048:	4605      	mov	r5, r0
 801504a:	461a      	mov	r2, r3
 801504c:	b09b      	sub	sp, #108	; 0x6c
 801504e:	da05      	bge.n	801505c <_vsniprintf_r+0x1a>
 8015050:	238b      	movs	r3, #139	; 0x8b
 8015052:	6003      	str	r3, [r0, #0]
 8015054:	f04f 30ff 	mov.w	r0, #4294967295
 8015058:	b01b      	add	sp, #108	; 0x6c
 801505a:	bd30      	pop	{r4, r5, pc}
 801505c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8015060:	f8ad 300c 	strh.w	r3, [sp, #12]
 8015064:	bf0c      	ite	eq
 8015066:	4623      	moveq	r3, r4
 8015068:	f104 33ff 	addne.w	r3, r4, #4294967295
 801506c:	9302      	str	r3, [sp, #8]
 801506e:	9305      	str	r3, [sp, #20]
 8015070:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015074:	9100      	str	r1, [sp, #0]
 8015076:	9104      	str	r1, [sp, #16]
 8015078:	f8ad 300e 	strh.w	r3, [sp, #14]
 801507c:	4669      	mov	r1, sp
 801507e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015080:	f001 fb94 	bl	80167ac <_svfiprintf_r>
 8015084:	1c43      	adds	r3, r0, #1
 8015086:	bfbc      	itt	lt
 8015088:	238b      	movlt	r3, #139	; 0x8b
 801508a:	602b      	strlt	r3, [r5, #0]
 801508c:	2c00      	cmp	r4, #0
 801508e:	d0e3      	beq.n	8015058 <_vsniprintf_r+0x16>
 8015090:	2200      	movs	r2, #0
 8015092:	9b00      	ldr	r3, [sp, #0]
 8015094:	701a      	strb	r2, [r3, #0]
 8015096:	e7df      	b.n	8015058 <_vsniprintf_r+0x16>

08015098 <vsniprintf>:
 8015098:	b507      	push	{r0, r1, r2, lr}
 801509a:	9300      	str	r3, [sp, #0]
 801509c:	4613      	mov	r3, r2
 801509e:	460a      	mov	r2, r1
 80150a0:	4601      	mov	r1, r0
 80150a2:	4803      	ldr	r0, [pc, #12]	; (80150b0 <vsniprintf+0x18>)
 80150a4:	6800      	ldr	r0, [r0, #0]
 80150a6:	f7ff ffcc 	bl	8015042 <_vsniprintf_r>
 80150aa:	b003      	add	sp, #12
 80150ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80150b0:	20000148 	.word	0x20000148

080150b4 <_write_r>:
 80150b4:	b538      	push	{r3, r4, r5, lr}
 80150b6:	4604      	mov	r4, r0
 80150b8:	4608      	mov	r0, r1
 80150ba:	4611      	mov	r1, r2
 80150bc:	2200      	movs	r2, #0
 80150be:	4d05      	ldr	r5, [pc, #20]	; (80150d4 <_write_r+0x20>)
 80150c0:	602a      	str	r2, [r5, #0]
 80150c2:	461a      	mov	r2, r3
 80150c4:	f7ed ff42 	bl	8002f4c <_write>
 80150c8:	1c43      	adds	r3, r0, #1
 80150ca:	d102      	bne.n	80150d2 <_write_r+0x1e>
 80150cc:	682b      	ldr	r3, [r5, #0]
 80150ce:	b103      	cbz	r3, 80150d2 <_write_r+0x1e>
 80150d0:	6023      	str	r3, [r4, #0]
 80150d2:	bd38      	pop	{r3, r4, r5, pc}
 80150d4:	200015f8 	.word	0x200015f8

080150d8 <_close_r>:
 80150d8:	b538      	push	{r3, r4, r5, lr}
 80150da:	2300      	movs	r3, #0
 80150dc:	4d05      	ldr	r5, [pc, #20]	; (80150f4 <_close_r+0x1c>)
 80150de:	4604      	mov	r4, r0
 80150e0:	4608      	mov	r0, r1
 80150e2:	602b      	str	r3, [r5, #0]
 80150e4:	f7ed ff4e 	bl	8002f84 <_close>
 80150e8:	1c43      	adds	r3, r0, #1
 80150ea:	d102      	bne.n	80150f2 <_close_r+0x1a>
 80150ec:	682b      	ldr	r3, [r5, #0]
 80150ee:	b103      	cbz	r3, 80150f2 <_close_r+0x1a>
 80150f0:	6023      	str	r3, [r4, #0]
 80150f2:	bd38      	pop	{r3, r4, r5, pc}
 80150f4:	200015f8 	.word	0x200015f8

080150f8 <quorem>:
 80150f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150fc:	6903      	ldr	r3, [r0, #16]
 80150fe:	690c      	ldr	r4, [r1, #16]
 8015100:	4607      	mov	r7, r0
 8015102:	42a3      	cmp	r3, r4
 8015104:	f2c0 8082 	blt.w	801520c <quorem+0x114>
 8015108:	3c01      	subs	r4, #1
 801510a:	f100 0514 	add.w	r5, r0, #20
 801510e:	f101 0814 	add.w	r8, r1, #20
 8015112:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015116:	9301      	str	r3, [sp, #4]
 8015118:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801511c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015120:	3301      	adds	r3, #1
 8015122:	429a      	cmp	r2, r3
 8015124:	fbb2 f6f3 	udiv	r6, r2, r3
 8015128:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801512c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015130:	d331      	bcc.n	8015196 <quorem+0x9e>
 8015132:	f04f 0e00 	mov.w	lr, #0
 8015136:	4640      	mov	r0, r8
 8015138:	46ac      	mov	ip, r5
 801513a:	46f2      	mov	sl, lr
 801513c:	f850 2b04 	ldr.w	r2, [r0], #4
 8015140:	b293      	uxth	r3, r2
 8015142:	fb06 e303 	mla	r3, r6, r3, lr
 8015146:	0c12      	lsrs	r2, r2, #16
 8015148:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801514c:	b29b      	uxth	r3, r3
 801514e:	fb06 e202 	mla	r2, r6, r2, lr
 8015152:	ebaa 0303 	sub.w	r3, sl, r3
 8015156:	f8dc a000 	ldr.w	sl, [ip]
 801515a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801515e:	fa1f fa8a 	uxth.w	sl, sl
 8015162:	4453      	add	r3, sl
 8015164:	f8dc a000 	ldr.w	sl, [ip]
 8015168:	b292      	uxth	r2, r2
 801516a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801516e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015172:	b29b      	uxth	r3, r3
 8015174:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015178:	4581      	cmp	r9, r0
 801517a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801517e:	f84c 3b04 	str.w	r3, [ip], #4
 8015182:	d2db      	bcs.n	801513c <quorem+0x44>
 8015184:	f855 300b 	ldr.w	r3, [r5, fp]
 8015188:	b92b      	cbnz	r3, 8015196 <quorem+0x9e>
 801518a:	9b01      	ldr	r3, [sp, #4]
 801518c:	3b04      	subs	r3, #4
 801518e:	429d      	cmp	r5, r3
 8015190:	461a      	mov	r2, r3
 8015192:	d32f      	bcc.n	80151f4 <quorem+0xfc>
 8015194:	613c      	str	r4, [r7, #16]
 8015196:	4638      	mov	r0, r7
 8015198:	f001 f994 	bl	80164c4 <__mcmp>
 801519c:	2800      	cmp	r0, #0
 801519e:	db25      	blt.n	80151ec <quorem+0xf4>
 80151a0:	4628      	mov	r0, r5
 80151a2:	f04f 0c00 	mov.w	ip, #0
 80151a6:	3601      	adds	r6, #1
 80151a8:	f858 1b04 	ldr.w	r1, [r8], #4
 80151ac:	f8d0 e000 	ldr.w	lr, [r0]
 80151b0:	b28b      	uxth	r3, r1
 80151b2:	ebac 0303 	sub.w	r3, ip, r3
 80151b6:	fa1f f28e 	uxth.w	r2, lr
 80151ba:	4413      	add	r3, r2
 80151bc:	0c0a      	lsrs	r2, r1, #16
 80151be:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80151c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80151c6:	b29b      	uxth	r3, r3
 80151c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80151cc:	45c1      	cmp	r9, r8
 80151ce:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80151d2:	f840 3b04 	str.w	r3, [r0], #4
 80151d6:	d2e7      	bcs.n	80151a8 <quorem+0xb0>
 80151d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80151dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80151e0:	b922      	cbnz	r2, 80151ec <quorem+0xf4>
 80151e2:	3b04      	subs	r3, #4
 80151e4:	429d      	cmp	r5, r3
 80151e6:	461a      	mov	r2, r3
 80151e8:	d30a      	bcc.n	8015200 <quorem+0x108>
 80151ea:	613c      	str	r4, [r7, #16]
 80151ec:	4630      	mov	r0, r6
 80151ee:	b003      	add	sp, #12
 80151f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151f4:	6812      	ldr	r2, [r2, #0]
 80151f6:	3b04      	subs	r3, #4
 80151f8:	2a00      	cmp	r2, #0
 80151fa:	d1cb      	bne.n	8015194 <quorem+0x9c>
 80151fc:	3c01      	subs	r4, #1
 80151fe:	e7c6      	b.n	801518e <quorem+0x96>
 8015200:	6812      	ldr	r2, [r2, #0]
 8015202:	3b04      	subs	r3, #4
 8015204:	2a00      	cmp	r2, #0
 8015206:	d1f0      	bne.n	80151ea <quorem+0xf2>
 8015208:	3c01      	subs	r4, #1
 801520a:	e7eb      	b.n	80151e4 <quorem+0xec>
 801520c:	2000      	movs	r0, #0
 801520e:	e7ee      	b.n	80151ee <quorem+0xf6>

08015210 <_dtoa_r>:
 8015210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015214:	4616      	mov	r6, r2
 8015216:	461f      	mov	r7, r3
 8015218:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801521a:	b099      	sub	sp, #100	; 0x64
 801521c:	4605      	mov	r5, r0
 801521e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015222:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8015226:	b974      	cbnz	r4, 8015246 <_dtoa_r+0x36>
 8015228:	2010      	movs	r0, #16
 801522a:	f7ff f955 	bl	80144d8 <malloc>
 801522e:	4602      	mov	r2, r0
 8015230:	6268      	str	r0, [r5, #36]	; 0x24
 8015232:	b920      	cbnz	r0, 801523e <_dtoa_r+0x2e>
 8015234:	21ea      	movs	r1, #234	; 0xea
 8015236:	4ba8      	ldr	r3, [pc, #672]	; (80154d8 <_dtoa_r+0x2c8>)
 8015238:	48a8      	ldr	r0, [pc, #672]	; (80154dc <_dtoa_r+0x2cc>)
 801523a:	f001 fbc9 	bl	80169d0 <__assert_func>
 801523e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015242:	6004      	str	r4, [r0, #0]
 8015244:	60c4      	str	r4, [r0, #12]
 8015246:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015248:	6819      	ldr	r1, [r3, #0]
 801524a:	b151      	cbz	r1, 8015262 <_dtoa_r+0x52>
 801524c:	685a      	ldr	r2, [r3, #4]
 801524e:	2301      	movs	r3, #1
 8015250:	4093      	lsls	r3, r2
 8015252:	604a      	str	r2, [r1, #4]
 8015254:	608b      	str	r3, [r1, #8]
 8015256:	4628      	mov	r0, r5
 8015258:	f000 fef6 	bl	8016048 <_Bfree>
 801525c:	2200      	movs	r2, #0
 801525e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015260:	601a      	str	r2, [r3, #0]
 8015262:	1e3b      	subs	r3, r7, #0
 8015264:	bfaf      	iteee	ge
 8015266:	2300      	movge	r3, #0
 8015268:	2201      	movlt	r2, #1
 801526a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801526e:	9305      	strlt	r3, [sp, #20]
 8015270:	bfa8      	it	ge
 8015272:	f8c8 3000 	strge.w	r3, [r8]
 8015276:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801527a:	4b99      	ldr	r3, [pc, #612]	; (80154e0 <_dtoa_r+0x2d0>)
 801527c:	bfb8      	it	lt
 801527e:	f8c8 2000 	strlt.w	r2, [r8]
 8015282:	ea33 0309 	bics.w	r3, r3, r9
 8015286:	d119      	bne.n	80152bc <_dtoa_r+0xac>
 8015288:	f242 730f 	movw	r3, #9999	; 0x270f
 801528c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801528e:	6013      	str	r3, [r2, #0]
 8015290:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015294:	4333      	orrs	r3, r6
 8015296:	f000 857f 	beq.w	8015d98 <_dtoa_r+0xb88>
 801529a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801529c:	b953      	cbnz	r3, 80152b4 <_dtoa_r+0xa4>
 801529e:	4b91      	ldr	r3, [pc, #580]	; (80154e4 <_dtoa_r+0x2d4>)
 80152a0:	e022      	b.n	80152e8 <_dtoa_r+0xd8>
 80152a2:	4b91      	ldr	r3, [pc, #580]	; (80154e8 <_dtoa_r+0x2d8>)
 80152a4:	9303      	str	r3, [sp, #12]
 80152a6:	3308      	adds	r3, #8
 80152a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80152aa:	6013      	str	r3, [r2, #0]
 80152ac:	9803      	ldr	r0, [sp, #12]
 80152ae:	b019      	add	sp, #100	; 0x64
 80152b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152b4:	4b8b      	ldr	r3, [pc, #556]	; (80154e4 <_dtoa_r+0x2d4>)
 80152b6:	9303      	str	r3, [sp, #12]
 80152b8:	3303      	adds	r3, #3
 80152ba:	e7f5      	b.n	80152a8 <_dtoa_r+0x98>
 80152bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80152c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80152c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80152c8:	2200      	movs	r2, #0
 80152ca:	2300      	movs	r3, #0
 80152cc:	f7eb fbdc 	bl	8000a88 <__aeabi_dcmpeq>
 80152d0:	4680      	mov	r8, r0
 80152d2:	b158      	cbz	r0, 80152ec <_dtoa_r+0xdc>
 80152d4:	2301      	movs	r3, #1
 80152d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80152d8:	6013      	str	r3, [r2, #0]
 80152da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80152dc:	2b00      	cmp	r3, #0
 80152de:	f000 8558 	beq.w	8015d92 <_dtoa_r+0xb82>
 80152e2:	4882      	ldr	r0, [pc, #520]	; (80154ec <_dtoa_r+0x2dc>)
 80152e4:	6018      	str	r0, [r3, #0]
 80152e6:	1e43      	subs	r3, r0, #1
 80152e8:	9303      	str	r3, [sp, #12]
 80152ea:	e7df      	b.n	80152ac <_dtoa_r+0x9c>
 80152ec:	ab16      	add	r3, sp, #88	; 0x58
 80152ee:	9301      	str	r3, [sp, #4]
 80152f0:	ab17      	add	r3, sp, #92	; 0x5c
 80152f2:	9300      	str	r3, [sp, #0]
 80152f4:	4628      	mov	r0, r5
 80152f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80152fa:	f001 f98b 	bl	8016614 <__d2b>
 80152fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015302:	4683      	mov	fp, r0
 8015304:	2c00      	cmp	r4, #0
 8015306:	d07f      	beq.n	8015408 <_dtoa_r+0x1f8>
 8015308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801530c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801530e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8015312:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015316:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801531a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801531e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8015322:	2200      	movs	r2, #0
 8015324:	4b72      	ldr	r3, [pc, #456]	; (80154f0 <_dtoa_r+0x2e0>)
 8015326:	f7ea ff8f 	bl	8000248 <__aeabi_dsub>
 801532a:	a365      	add	r3, pc, #404	; (adr r3, 80154c0 <_dtoa_r+0x2b0>)
 801532c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015330:	f7eb f942 	bl	80005b8 <__aeabi_dmul>
 8015334:	a364      	add	r3, pc, #400	; (adr r3, 80154c8 <_dtoa_r+0x2b8>)
 8015336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801533a:	f7ea ff87 	bl	800024c <__adddf3>
 801533e:	4606      	mov	r6, r0
 8015340:	4620      	mov	r0, r4
 8015342:	460f      	mov	r7, r1
 8015344:	f7eb f8ce 	bl	80004e4 <__aeabi_i2d>
 8015348:	a361      	add	r3, pc, #388	; (adr r3, 80154d0 <_dtoa_r+0x2c0>)
 801534a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801534e:	f7eb f933 	bl	80005b8 <__aeabi_dmul>
 8015352:	4602      	mov	r2, r0
 8015354:	460b      	mov	r3, r1
 8015356:	4630      	mov	r0, r6
 8015358:	4639      	mov	r1, r7
 801535a:	f7ea ff77 	bl	800024c <__adddf3>
 801535e:	4606      	mov	r6, r0
 8015360:	460f      	mov	r7, r1
 8015362:	f7eb fbd9 	bl	8000b18 <__aeabi_d2iz>
 8015366:	2200      	movs	r2, #0
 8015368:	4682      	mov	sl, r0
 801536a:	2300      	movs	r3, #0
 801536c:	4630      	mov	r0, r6
 801536e:	4639      	mov	r1, r7
 8015370:	f7eb fb94 	bl	8000a9c <__aeabi_dcmplt>
 8015374:	b148      	cbz	r0, 801538a <_dtoa_r+0x17a>
 8015376:	4650      	mov	r0, sl
 8015378:	f7eb f8b4 	bl	80004e4 <__aeabi_i2d>
 801537c:	4632      	mov	r2, r6
 801537e:	463b      	mov	r3, r7
 8015380:	f7eb fb82 	bl	8000a88 <__aeabi_dcmpeq>
 8015384:	b908      	cbnz	r0, 801538a <_dtoa_r+0x17a>
 8015386:	f10a 3aff 	add.w	sl, sl, #4294967295
 801538a:	f1ba 0f16 	cmp.w	sl, #22
 801538e:	d858      	bhi.n	8015442 <_dtoa_r+0x232>
 8015390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015394:	4b57      	ldr	r3, [pc, #348]	; (80154f4 <_dtoa_r+0x2e4>)
 8015396:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801539e:	f7eb fb7d 	bl	8000a9c <__aeabi_dcmplt>
 80153a2:	2800      	cmp	r0, #0
 80153a4:	d04f      	beq.n	8015446 <_dtoa_r+0x236>
 80153a6:	2300      	movs	r3, #0
 80153a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80153ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80153ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80153b0:	1b1c      	subs	r4, r3, r4
 80153b2:	1e63      	subs	r3, r4, #1
 80153b4:	9309      	str	r3, [sp, #36]	; 0x24
 80153b6:	bf49      	itett	mi
 80153b8:	f1c4 0301 	rsbmi	r3, r4, #1
 80153bc:	2300      	movpl	r3, #0
 80153be:	9306      	strmi	r3, [sp, #24]
 80153c0:	2300      	movmi	r3, #0
 80153c2:	bf54      	ite	pl
 80153c4:	9306      	strpl	r3, [sp, #24]
 80153c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80153c8:	f1ba 0f00 	cmp.w	sl, #0
 80153cc:	db3d      	blt.n	801544a <_dtoa_r+0x23a>
 80153ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153d0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80153d4:	4453      	add	r3, sl
 80153d6:	9309      	str	r3, [sp, #36]	; 0x24
 80153d8:	2300      	movs	r3, #0
 80153da:	930a      	str	r3, [sp, #40]	; 0x28
 80153dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80153de:	2b09      	cmp	r3, #9
 80153e0:	f200 808c 	bhi.w	80154fc <_dtoa_r+0x2ec>
 80153e4:	2b05      	cmp	r3, #5
 80153e6:	bfc4      	itt	gt
 80153e8:	3b04      	subgt	r3, #4
 80153ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 80153ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80153ee:	bfc8      	it	gt
 80153f0:	2400      	movgt	r4, #0
 80153f2:	f1a3 0302 	sub.w	r3, r3, #2
 80153f6:	bfd8      	it	le
 80153f8:	2401      	movle	r4, #1
 80153fa:	2b03      	cmp	r3, #3
 80153fc:	f200 808a 	bhi.w	8015514 <_dtoa_r+0x304>
 8015400:	e8df f003 	tbb	[pc, r3]
 8015404:	5b4d4f2d 	.word	0x5b4d4f2d
 8015408:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 801540c:	441c      	add	r4, r3
 801540e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8015412:	2b20      	cmp	r3, #32
 8015414:	bfc3      	ittte	gt
 8015416:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801541a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 801541e:	fa09 f303 	lslgt.w	r3, r9, r3
 8015422:	f1c3 0320 	rsble	r3, r3, #32
 8015426:	bfc6      	itte	gt
 8015428:	fa26 f000 	lsrgt.w	r0, r6, r0
 801542c:	4318      	orrgt	r0, r3
 801542e:	fa06 f003 	lslle.w	r0, r6, r3
 8015432:	f7eb f847 	bl	80004c4 <__aeabi_ui2d>
 8015436:	2301      	movs	r3, #1
 8015438:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801543c:	3c01      	subs	r4, #1
 801543e:	9313      	str	r3, [sp, #76]	; 0x4c
 8015440:	e76f      	b.n	8015322 <_dtoa_r+0x112>
 8015442:	2301      	movs	r3, #1
 8015444:	e7b2      	b.n	80153ac <_dtoa_r+0x19c>
 8015446:	900f      	str	r0, [sp, #60]	; 0x3c
 8015448:	e7b1      	b.n	80153ae <_dtoa_r+0x19e>
 801544a:	9b06      	ldr	r3, [sp, #24]
 801544c:	eba3 030a 	sub.w	r3, r3, sl
 8015450:	9306      	str	r3, [sp, #24]
 8015452:	f1ca 0300 	rsb	r3, sl, #0
 8015456:	930a      	str	r3, [sp, #40]	; 0x28
 8015458:	2300      	movs	r3, #0
 801545a:	930e      	str	r3, [sp, #56]	; 0x38
 801545c:	e7be      	b.n	80153dc <_dtoa_r+0x1cc>
 801545e:	2300      	movs	r3, #0
 8015460:	930b      	str	r3, [sp, #44]	; 0x2c
 8015462:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015464:	2b00      	cmp	r3, #0
 8015466:	dc58      	bgt.n	801551a <_dtoa_r+0x30a>
 8015468:	f04f 0901 	mov.w	r9, #1
 801546c:	464b      	mov	r3, r9
 801546e:	f8cd 9020 	str.w	r9, [sp, #32]
 8015472:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8015476:	2200      	movs	r2, #0
 8015478:	6a68      	ldr	r0, [r5, #36]	; 0x24
 801547a:	6042      	str	r2, [r0, #4]
 801547c:	2204      	movs	r2, #4
 801547e:	f102 0614 	add.w	r6, r2, #20
 8015482:	429e      	cmp	r6, r3
 8015484:	6841      	ldr	r1, [r0, #4]
 8015486:	d94e      	bls.n	8015526 <_dtoa_r+0x316>
 8015488:	4628      	mov	r0, r5
 801548a:	f000 fd9d 	bl	8015fc8 <_Balloc>
 801548e:	9003      	str	r0, [sp, #12]
 8015490:	2800      	cmp	r0, #0
 8015492:	d14c      	bne.n	801552e <_dtoa_r+0x31e>
 8015494:	4602      	mov	r2, r0
 8015496:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801549a:	4b17      	ldr	r3, [pc, #92]	; (80154f8 <_dtoa_r+0x2e8>)
 801549c:	e6cc      	b.n	8015238 <_dtoa_r+0x28>
 801549e:	2301      	movs	r3, #1
 80154a0:	e7de      	b.n	8015460 <_dtoa_r+0x250>
 80154a2:	2300      	movs	r3, #0
 80154a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80154a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80154a8:	eb0a 0903 	add.w	r9, sl, r3
 80154ac:	f109 0301 	add.w	r3, r9, #1
 80154b0:	2b01      	cmp	r3, #1
 80154b2:	9308      	str	r3, [sp, #32]
 80154b4:	bfb8      	it	lt
 80154b6:	2301      	movlt	r3, #1
 80154b8:	e7dd      	b.n	8015476 <_dtoa_r+0x266>
 80154ba:	2301      	movs	r3, #1
 80154bc:	e7f2      	b.n	80154a4 <_dtoa_r+0x294>
 80154be:	bf00      	nop
 80154c0:	636f4361 	.word	0x636f4361
 80154c4:	3fd287a7 	.word	0x3fd287a7
 80154c8:	8b60c8b3 	.word	0x8b60c8b3
 80154cc:	3fc68a28 	.word	0x3fc68a28
 80154d0:	509f79fb 	.word	0x509f79fb
 80154d4:	3fd34413 	.word	0x3fd34413
 80154d8:	08030641 	.word	0x08030641
 80154dc:	08030658 	.word	0x08030658
 80154e0:	7ff00000 	.word	0x7ff00000
 80154e4:	0803063d 	.word	0x0803063d
 80154e8:	08030634 	.word	0x08030634
 80154ec:	08030611 	.word	0x08030611
 80154f0:	3ff80000 	.word	0x3ff80000
 80154f4:	08030748 	.word	0x08030748
 80154f8:	080306b3 	.word	0x080306b3
 80154fc:	2401      	movs	r4, #1
 80154fe:	2300      	movs	r3, #0
 8015500:	940b      	str	r4, [sp, #44]	; 0x2c
 8015502:	9322      	str	r3, [sp, #136]	; 0x88
 8015504:	f04f 39ff 	mov.w	r9, #4294967295
 8015508:	2200      	movs	r2, #0
 801550a:	2312      	movs	r3, #18
 801550c:	f8cd 9020 	str.w	r9, [sp, #32]
 8015510:	9223      	str	r2, [sp, #140]	; 0x8c
 8015512:	e7b0      	b.n	8015476 <_dtoa_r+0x266>
 8015514:	2301      	movs	r3, #1
 8015516:	930b      	str	r3, [sp, #44]	; 0x2c
 8015518:	e7f4      	b.n	8015504 <_dtoa_r+0x2f4>
 801551a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 801551e:	464b      	mov	r3, r9
 8015520:	f8cd 9020 	str.w	r9, [sp, #32]
 8015524:	e7a7      	b.n	8015476 <_dtoa_r+0x266>
 8015526:	3101      	adds	r1, #1
 8015528:	6041      	str	r1, [r0, #4]
 801552a:	0052      	lsls	r2, r2, #1
 801552c:	e7a7      	b.n	801547e <_dtoa_r+0x26e>
 801552e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015530:	9a03      	ldr	r2, [sp, #12]
 8015532:	601a      	str	r2, [r3, #0]
 8015534:	9b08      	ldr	r3, [sp, #32]
 8015536:	2b0e      	cmp	r3, #14
 8015538:	f200 80a8 	bhi.w	801568c <_dtoa_r+0x47c>
 801553c:	2c00      	cmp	r4, #0
 801553e:	f000 80a5 	beq.w	801568c <_dtoa_r+0x47c>
 8015542:	f1ba 0f00 	cmp.w	sl, #0
 8015546:	dd34      	ble.n	80155b2 <_dtoa_r+0x3a2>
 8015548:	4a9a      	ldr	r2, [pc, #616]	; (80157b4 <_dtoa_r+0x5a4>)
 801554a:	f00a 030f 	and.w	r3, sl, #15
 801554e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015552:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8015556:	e9d3 3400 	ldrd	r3, r4, [r3]
 801555a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801555e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8015562:	d016      	beq.n	8015592 <_dtoa_r+0x382>
 8015564:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015568:	4b93      	ldr	r3, [pc, #588]	; (80157b8 <_dtoa_r+0x5a8>)
 801556a:	2703      	movs	r7, #3
 801556c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015570:	f7eb f94c 	bl	800080c <__aeabi_ddiv>
 8015574:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015578:	f004 040f 	and.w	r4, r4, #15
 801557c:	4e8e      	ldr	r6, [pc, #568]	; (80157b8 <_dtoa_r+0x5a8>)
 801557e:	b954      	cbnz	r4, 8015596 <_dtoa_r+0x386>
 8015580:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015588:	f7eb f940 	bl	800080c <__aeabi_ddiv>
 801558c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015590:	e029      	b.n	80155e6 <_dtoa_r+0x3d6>
 8015592:	2702      	movs	r7, #2
 8015594:	e7f2      	b.n	801557c <_dtoa_r+0x36c>
 8015596:	07e1      	lsls	r1, r4, #31
 8015598:	d508      	bpl.n	80155ac <_dtoa_r+0x39c>
 801559a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801559e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80155a2:	f7eb f809 	bl	80005b8 <__aeabi_dmul>
 80155a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80155aa:	3701      	adds	r7, #1
 80155ac:	1064      	asrs	r4, r4, #1
 80155ae:	3608      	adds	r6, #8
 80155b0:	e7e5      	b.n	801557e <_dtoa_r+0x36e>
 80155b2:	f000 80a5 	beq.w	8015700 <_dtoa_r+0x4f0>
 80155b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80155ba:	f1ca 0400 	rsb	r4, sl, #0
 80155be:	4b7d      	ldr	r3, [pc, #500]	; (80157b4 <_dtoa_r+0x5a4>)
 80155c0:	f004 020f 	and.w	r2, r4, #15
 80155c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80155c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155cc:	f7ea fff4 	bl	80005b8 <__aeabi_dmul>
 80155d0:	2702      	movs	r7, #2
 80155d2:	2300      	movs	r3, #0
 80155d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80155d8:	4e77      	ldr	r6, [pc, #476]	; (80157b8 <_dtoa_r+0x5a8>)
 80155da:	1124      	asrs	r4, r4, #4
 80155dc:	2c00      	cmp	r4, #0
 80155de:	f040 8084 	bne.w	80156ea <_dtoa_r+0x4da>
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d1d2      	bne.n	801558c <_dtoa_r+0x37c>
 80155e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	f000 808b 	beq.w	8015704 <_dtoa_r+0x4f4>
 80155ee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80155f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80155f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80155fa:	2200      	movs	r2, #0
 80155fc:	4b6f      	ldr	r3, [pc, #444]	; (80157bc <_dtoa_r+0x5ac>)
 80155fe:	f7eb fa4d 	bl	8000a9c <__aeabi_dcmplt>
 8015602:	2800      	cmp	r0, #0
 8015604:	d07e      	beq.n	8015704 <_dtoa_r+0x4f4>
 8015606:	9b08      	ldr	r3, [sp, #32]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d07b      	beq.n	8015704 <_dtoa_r+0x4f4>
 801560c:	f1b9 0f00 	cmp.w	r9, #0
 8015610:	dd38      	ble.n	8015684 <_dtoa_r+0x474>
 8015612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015616:	2200      	movs	r2, #0
 8015618:	4b69      	ldr	r3, [pc, #420]	; (80157c0 <_dtoa_r+0x5b0>)
 801561a:	f7ea ffcd 	bl	80005b8 <__aeabi_dmul>
 801561e:	464c      	mov	r4, r9
 8015620:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015624:	f10a 38ff 	add.w	r8, sl, #4294967295
 8015628:	3701      	adds	r7, #1
 801562a:	4638      	mov	r0, r7
 801562c:	f7ea ff5a 	bl	80004e4 <__aeabi_i2d>
 8015630:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015634:	f7ea ffc0 	bl	80005b8 <__aeabi_dmul>
 8015638:	2200      	movs	r2, #0
 801563a:	4b62      	ldr	r3, [pc, #392]	; (80157c4 <_dtoa_r+0x5b4>)
 801563c:	f7ea fe06 	bl	800024c <__adddf3>
 8015640:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8015644:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8015648:	9611      	str	r6, [sp, #68]	; 0x44
 801564a:	2c00      	cmp	r4, #0
 801564c:	d15d      	bne.n	801570a <_dtoa_r+0x4fa>
 801564e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015652:	2200      	movs	r2, #0
 8015654:	4b5c      	ldr	r3, [pc, #368]	; (80157c8 <_dtoa_r+0x5b8>)
 8015656:	f7ea fdf7 	bl	8000248 <__aeabi_dsub>
 801565a:	4602      	mov	r2, r0
 801565c:	460b      	mov	r3, r1
 801565e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015662:	4633      	mov	r3, r6
 8015664:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015666:	f7eb fa37 	bl	8000ad8 <__aeabi_dcmpgt>
 801566a:	2800      	cmp	r0, #0
 801566c:	f040 829c 	bne.w	8015ba8 <_dtoa_r+0x998>
 8015670:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015674:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015676:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801567a:	f7eb fa0f 	bl	8000a9c <__aeabi_dcmplt>
 801567e:	2800      	cmp	r0, #0
 8015680:	f040 8290 	bne.w	8015ba4 <_dtoa_r+0x994>
 8015684:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8015688:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801568c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801568e:	2b00      	cmp	r3, #0
 8015690:	f2c0 8152 	blt.w	8015938 <_dtoa_r+0x728>
 8015694:	f1ba 0f0e 	cmp.w	sl, #14
 8015698:	f300 814e 	bgt.w	8015938 <_dtoa_r+0x728>
 801569c:	4b45      	ldr	r3, [pc, #276]	; (80157b4 <_dtoa_r+0x5a4>)
 801569e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80156a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80156a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80156aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	f280 80db 	bge.w	8015868 <_dtoa_r+0x658>
 80156b2:	9b08      	ldr	r3, [sp, #32]
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	f300 80d7 	bgt.w	8015868 <_dtoa_r+0x658>
 80156ba:	f040 8272 	bne.w	8015ba2 <_dtoa_r+0x992>
 80156be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80156c2:	2200      	movs	r2, #0
 80156c4:	4b40      	ldr	r3, [pc, #256]	; (80157c8 <_dtoa_r+0x5b8>)
 80156c6:	f7ea ff77 	bl	80005b8 <__aeabi_dmul>
 80156ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80156ce:	f7eb f9f9 	bl	8000ac4 <__aeabi_dcmpge>
 80156d2:	9c08      	ldr	r4, [sp, #32]
 80156d4:	4626      	mov	r6, r4
 80156d6:	2800      	cmp	r0, #0
 80156d8:	f040 8248 	bne.w	8015b6c <_dtoa_r+0x95c>
 80156dc:	2331      	movs	r3, #49	; 0x31
 80156de:	9f03      	ldr	r7, [sp, #12]
 80156e0:	f10a 0a01 	add.w	sl, sl, #1
 80156e4:	f807 3b01 	strb.w	r3, [r7], #1
 80156e8:	e244      	b.n	8015b74 <_dtoa_r+0x964>
 80156ea:	07e2      	lsls	r2, r4, #31
 80156ec:	d505      	bpl.n	80156fa <_dtoa_r+0x4ea>
 80156ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80156f2:	f7ea ff61 	bl	80005b8 <__aeabi_dmul>
 80156f6:	2301      	movs	r3, #1
 80156f8:	3701      	adds	r7, #1
 80156fa:	1064      	asrs	r4, r4, #1
 80156fc:	3608      	adds	r6, #8
 80156fe:	e76d      	b.n	80155dc <_dtoa_r+0x3cc>
 8015700:	2702      	movs	r7, #2
 8015702:	e770      	b.n	80155e6 <_dtoa_r+0x3d6>
 8015704:	46d0      	mov	r8, sl
 8015706:	9c08      	ldr	r4, [sp, #32]
 8015708:	e78f      	b.n	801562a <_dtoa_r+0x41a>
 801570a:	9903      	ldr	r1, [sp, #12]
 801570c:	4b29      	ldr	r3, [pc, #164]	; (80157b4 <_dtoa_r+0x5a4>)
 801570e:	4421      	add	r1, r4
 8015710:	9112      	str	r1, [sp, #72]	; 0x48
 8015712:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015714:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015718:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801571c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015720:	2900      	cmp	r1, #0
 8015722:	d055      	beq.n	80157d0 <_dtoa_r+0x5c0>
 8015724:	2000      	movs	r0, #0
 8015726:	4929      	ldr	r1, [pc, #164]	; (80157cc <_dtoa_r+0x5bc>)
 8015728:	f7eb f870 	bl	800080c <__aeabi_ddiv>
 801572c:	463b      	mov	r3, r7
 801572e:	4632      	mov	r2, r6
 8015730:	f7ea fd8a 	bl	8000248 <__aeabi_dsub>
 8015734:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8015738:	9f03      	ldr	r7, [sp, #12]
 801573a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801573e:	f7eb f9eb 	bl	8000b18 <__aeabi_d2iz>
 8015742:	4604      	mov	r4, r0
 8015744:	f7ea fece 	bl	80004e4 <__aeabi_i2d>
 8015748:	4602      	mov	r2, r0
 801574a:	460b      	mov	r3, r1
 801574c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015750:	f7ea fd7a 	bl	8000248 <__aeabi_dsub>
 8015754:	4602      	mov	r2, r0
 8015756:	460b      	mov	r3, r1
 8015758:	3430      	adds	r4, #48	; 0x30
 801575a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801575e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015762:	f807 4b01 	strb.w	r4, [r7], #1
 8015766:	f7eb f999 	bl	8000a9c <__aeabi_dcmplt>
 801576a:	2800      	cmp	r0, #0
 801576c:	d174      	bne.n	8015858 <_dtoa_r+0x648>
 801576e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015772:	2000      	movs	r0, #0
 8015774:	4911      	ldr	r1, [pc, #68]	; (80157bc <_dtoa_r+0x5ac>)
 8015776:	f7ea fd67 	bl	8000248 <__aeabi_dsub>
 801577a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801577e:	f7eb f98d 	bl	8000a9c <__aeabi_dcmplt>
 8015782:	2800      	cmp	r0, #0
 8015784:	f040 80b7 	bne.w	80158f6 <_dtoa_r+0x6e6>
 8015788:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801578a:	429f      	cmp	r7, r3
 801578c:	f43f af7a 	beq.w	8015684 <_dtoa_r+0x474>
 8015790:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015794:	2200      	movs	r2, #0
 8015796:	4b0a      	ldr	r3, [pc, #40]	; (80157c0 <_dtoa_r+0x5b0>)
 8015798:	f7ea ff0e 	bl	80005b8 <__aeabi_dmul>
 801579c:	2200      	movs	r2, #0
 801579e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80157a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157a6:	4b06      	ldr	r3, [pc, #24]	; (80157c0 <_dtoa_r+0x5b0>)
 80157a8:	f7ea ff06 	bl	80005b8 <__aeabi_dmul>
 80157ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80157b0:	e7c3      	b.n	801573a <_dtoa_r+0x52a>
 80157b2:	bf00      	nop
 80157b4:	08030748 	.word	0x08030748
 80157b8:	08030720 	.word	0x08030720
 80157bc:	3ff00000 	.word	0x3ff00000
 80157c0:	40240000 	.word	0x40240000
 80157c4:	401c0000 	.word	0x401c0000
 80157c8:	40140000 	.word	0x40140000
 80157cc:	3fe00000 	.word	0x3fe00000
 80157d0:	4630      	mov	r0, r6
 80157d2:	4639      	mov	r1, r7
 80157d4:	f7ea fef0 	bl	80005b8 <__aeabi_dmul>
 80157d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80157da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80157de:	9c03      	ldr	r4, [sp, #12]
 80157e0:	9314      	str	r3, [sp, #80]	; 0x50
 80157e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157e6:	f7eb f997 	bl	8000b18 <__aeabi_d2iz>
 80157ea:	9015      	str	r0, [sp, #84]	; 0x54
 80157ec:	f7ea fe7a 	bl	80004e4 <__aeabi_i2d>
 80157f0:	4602      	mov	r2, r0
 80157f2:	460b      	mov	r3, r1
 80157f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157f8:	f7ea fd26 	bl	8000248 <__aeabi_dsub>
 80157fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80157fe:	4606      	mov	r6, r0
 8015800:	3330      	adds	r3, #48	; 0x30
 8015802:	f804 3b01 	strb.w	r3, [r4], #1
 8015806:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015808:	460f      	mov	r7, r1
 801580a:	429c      	cmp	r4, r3
 801580c:	f04f 0200 	mov.w	r2, #0
 8015810:	d124      	bne.n	801585c <_dtoa_r+0x64c>
 8015812:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015816:	4bb0      	ldr	r3, [pc, #704]	; (8015ad8 <_dtoa_r+0x8c8>)
 8015818:	f7ea fd18 	bl	800024c <__adddf3>
 801581c:	4602      	mov	r2, r0
 801581e:	460b      	mov	r3, r1
 8015820:	4630      	mov	r0, r6
 8015822:	4639      	mov	r1, r7
 8015824:	f7eb f958 	bl	8000ad8 <__aeabi_dcmpgt>
 8015828:	2800      	cmp	r0, #0
 801582a:	d163      	bne.n	80158f4 <_dtoa_r+0x6e4>
 801582c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015830:	2000      	movs	r0, #0
 8015832:	49a9      	ldr	r1, [pc, #676]	; (8015ad8 <_dtoa_r+0x8c8>)
 8015834:	f7ea fd08 	bl	8000248 <__aeabi_dsub>
 8015838:	4602      	mov	r2, r0
 801583a:	460b      	mov	r3, r1
 801583c:	4630      	mov	r0, r6
 801583e:	4639      	mov	r1, r7
 8015840:	f7eb f92c 	bl	8000a9c <__aeabi_dcmplt>
 8015844:	2800      	cmp	r0, #0
 8015846:	f43f af1d 	beq.w	8015684 <_dtoa_r+0x474>
 801584a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801584c:	1e7b      	subs	r3, r7, #1
 801584e:	9314      	str	r3, [sp, #80]	; 0x50
 8015850:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8015854:	2b30      	cmp	r3, #48	; 0x30
 8015856:	d0f8      	beq.n	801584a <_dtoa_r+0x63a>
 8015858:	46c2      	mov	sl, r8
 801585a:	e03b      	b.n	80158d4 <_dtoa_r+0x6c4>
 801585c:	4b9f      	ldr	r3, [pc, #636]	; (8015adc <_dtoa_r+0x8cc>)
 801585e:	f7ea feab 	bl	80005b8 <__aeabi_dmul>
 8015862:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015866:	e7bc      	b.n	80157e2 <_dtoa_r+0x5d2>
 8015868:	9f03      	ldr	r7, [sp, #12]
 801586a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801586e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015872:	4640      	mov	r0, r8
 8015874:	4649      	mov	r1, r9
 8015876:	f7ea ffc9 	bl	800080c <__aeabi_ddiv>
 801587a:	f7eb f94d 	bl	8000b18 <__aeabi_d2iz>
 801587e:	4604      	mov	r4, r0
 8015880:	f7ea fe30 	bl	80004e4 <__aeabi_i2d>
 8015884:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015888:	f7ea fe96 	bl	80005b8 <__aeabi_dmul>
 801588c:	4602      	mov	r2, r0
 801588e:	460b      	mov	r3, r1
 8015890:	4640      	mov	r0, r8
 8015892:	4649      	mov	r1, r9
 8015894:	f7ea fcd8 	bl	8000248 <__aeabi_dsub>
 8015898:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801589c:	f807 6b01 	strb.w	r6, [r7], #1
 80158a0:	9e03      	ldr	r6, [sp, #12]
 80158a2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80158a6:	1bbe      	subs	r6, r7, r6
 80158a8:	45b4      	cmp	ip, r6
 80158aa:	4602      	mov	r2, r0
 80158ac:	460b      	mov	r3, r1
 80158ae:	d136      	bne.n	801591e <_dtoa_r+0x70e>
 80158b0:	f7ea fccc 	bl	800024c <__adddf3>
 80158b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80158b8:	4680      	mov	r8, r0
 80158ba:	4689      	mov	r9, r1
 80158bc:	f7eb f90c 	bl	8000ad8 <__aeabi_dcmpgt>
 80158c0:	bb58      	cbnz	r0, 801591a <_dtoa_r+0x70a>
 80158c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80158c6:	4640      	mov	r0, r8
 80158c8:	4649      	mov	r1, r9
 80158ca:	f7eb f8dd 	bl	8000a88 <__aeabi_dcmpeq>
 80158ce:	b108      	cbz	r0, 80158d4 <_dtoa_r+0x6c4>
 80158d0:	07e1      	lsls	r1, r4, #31
 80158d2:	d422      	bmi.n	801591a <_dtoa_r+0x70a>
 80158d4:	4628      	mov	r0, r5
 80158d6:	4659      	mov	r1, fp
 80158d8:	f000 fbb6 	bl	8016048 <_Bfree>
 80158dc:	2300      	movs	r3, #0
 80158de:	703b      	strb	r3, [r7, #0]
 80158e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80158e2:	f10a 0001 	add.w	r0, sl, #1
 80158e6:	6018      	str	r0, [r3, #0]
 80158e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	f43f acde 	beq.w	80152ac <_dtoa_r+0x9c>
 80158f0:	601f      	str	r7, [r3, #0]
 80158f2:	e4db      	b.n	80152ac <_dtoa_r+0x9c>
 80158f4:	4627      	mov	r7, r4
 80158f6:	463b      	mov	r3, r7
 80158f8:	461f      	mov	r7, r3
 80158fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80158fe:	2a39      	cmp	r2, #57	; 0x39
 8015900:	d107      	bne.n	8015912 <_dtoa_r+0x702>
 8015902:	9a03      	ldr	r2, [sp, #12]
 8015904:	429a      	cmp	r2, r3
 8015906:	d1f7      	bne.n	80158f8 <_dtoa_r+0x6e8>
 8015908:	2230      	movs	r2, #48	; 0x30
 801590a:	9903      	ldr	r1, [sp, #12]
 801590c:	f108 0801 	add.w	r8, r8, #1
 8015910:	700a      	strb	r2, [r1, #0]
 8015912:	781a      	ldrb	r2, [r3, #0]
 8015914:	3201      	adds	r2, #1
 8015916:	701a      	strb	r2, [r3, #0]
 8015918:	e79e      	b.n	8015858 <_dtoa_r+0x648>
 801591a:	46d0      	mov	r8, sl
 801591c:	e7eb      	b.n	80158f6 <_dtoa_r+0x6e6>
 801591e:	2200      	movs	r2, #0
 8015920:	4b6e      	ldr	r3, [pc, #440]	; (8015adc <_dtoa_r+0x8cc>)
 8015922:	f7ea fe49 	bl	80005b8 <__aeabi_dmul>
 8015926:	2200      	movs	r2, #0
 8015928:	2300      	movs	r3, #0
 801592a:	4680      	mov	r8, r0
 801592c:	4689      	mov	r9, r1
 801592e:	f7eb f8ab 	bl	8000a88 <__aeabi_dcmpeq>
 8015932:	2800      	cmp	r0, #0
 8015934:	d09b      	beq.n	801586e <_dtoa_r+0x65e>
 8015936:	e7cd      	b.n	80158d4 <_dtoa_r+0x6c4>
 8015938:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801593a:	2a00      	cmp	r2, #0
 801593c:	f000 80d0 	beq.w	8015ae0 <_dtoa_r+0x8d0>
 8015940:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8015942:	2a01      	cmp	r2, #1
 8015944:	f300 80ae 	bgt.w	8015aa4 <_dtoa_r+0x894>
 8015948:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801594a:	2a00      	cmp	r2, #0
 801594c:	f000 80a6 	beq.w	8015a9c <_dtoa_r+0x88c>
 8015950:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015954:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8015956:	9f06      	ldr	r7, [sp, #24]
 8015958:	9a06      	ldr	r2, [sp, #24]
 801595a:	2101      	movs	r1, #1
 801595c:	441a      	add	r2, r3
 801595e:	9206      	str	r2, [sp, #24]
 8015960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015962:	4628      	mov	r0, r5
 8015964:	441a      	add	r2, r3
 8015966:	9209      	str	r2, [sp, #36]	; 0x24
 8015968:	f000 fc24 	bl	80161b4 <__i2b>
 801596c:	4606      	mov	r6, r0
 801596e:	2f00      	cmp	r7, #0
 8015970:	dd0c      	ble.n	801598c <_dtoa_r+0x77c>
 8015972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015974:	2b00      	cmp	r3, #0
 8015976:	dd09      	ble.n	801598c <_dtoa_r+0x77c>
 8015978:	42bb      	cmp	r3, r7
 801597a:	bfa8      	it	ge
 801597c:	463b      	movge	r3, r7
 801597e:	9a06      	ldr	r2, [sp, #24]
 8015980:	1aff      	subs	r7, r7, r3
 8015982:	1ad2      	subs	r2, r2, r3
 8015984:	9206      	str	r2, [sp, #24]
 8015986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015988:	1ad3      	subs	r3, r2, r3
 801598a:	9309      	str	r3, [sp, #36]	; 0x24
 801598c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801598e:	b1f3      	cbz	r3, 80159ce <_dtoa_r+0x7be>
 8015990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015992:	2b00      	cmp	r3, #0
 8015994:	f000 80a8 	beq.w	8015ae8 <_dtoa_r+0x8d8>
 8015998:	2c00      	cmp	r4, #0
 801599a:	dd10      	ble.n	80159be <_dtoa_r+0x7ae>
 801599c:	4631      	mov	r1, r6
 801599e:	4622      	mov	r2, r4
 80159a0:	4628      	mov	r0, r5
 80159a2:	f000 fcc5 	bl	8016330 <__pow5mult>
 80159a6:	465a      	mov	r2, fp
 80159a8:	4601      	mov	r1, r0
 80159aa:	4606      	mov	r6, r0
 80159ac:	4628      	mov	r0, r5
 80159ae:	f000 fc17 	bl	80161e0 <__multiply>
 80159b2:	4680      	mov	r8, r0
 80159b4:	4659      	mov	r1, fp
 80159b6:	4628      	mov	r0, r5
 80159b8:	f000 fb46 	bl	8016048 <_Bfree>
 80159bc:	46c3      	mov	fp, r8
 80159be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80159c0:	1b1a      	subs	r2, r3, r4
 80159c2:	d004      	beq.n	80159ce <_dtoa_r+0x7be>
 80159c4:	4659      	mov	r1, fp
 80159c6:	4628      	mov	r0, r5
 80159c8:	f000 fcb2 	bl	8016330 <__pow5mult>
 80159cc:	4683      	mov	fp, r0
 80159ce:	2101      	movs	r1, #1
 80159d0:	4628      	mov	r0, r5
 80159d2:	f000 fbef 	bl	80161b4 <__i2b>
 80159d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80159d8:	4604      	mov	r4, r0
 80159da:	2b00      	cmp	r3, #0
 80159dc:	f340 8086 	ble.w	8015aec <_dtoa_r+0x8dc>
 80159e0:	461a      	mov	r2, r3
 80159e2:	4601      	mov	r1, r0
 80159e4:	4628      	mov	r0, r5
 80159e6:	f000 fca3 	bl	8016330 <__pow5mult>
 80159ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80159ec:	4604      	mov	r4, r0
 80159ee:	2b01      	cmp	r3, #1
 80159f0:	dd7f      	ble.n	8015af2 <_dtoa_r+0x8e2>
 80159f2:	f04f 0800 	mov.w	r8, #0
 80159f6:	6923      	ldr	r3, [r4, #16]
 80159f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80159fc:	6918      	ldr	r0, [r3, #16]
 80159fe:	f000 fb8b 	bl	8016118 <__hi0bits>
 8015a02:	f1c0 0020 	rsb	r0, r0, #32
 8015a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a08:	4418      	add	r0, r3
 8015a0a:	f010 001f 	ands.w	r0, r0, #31
 8015a0e:	f000 8092 	beq.w	8015b36 <_dtoa_r+0x926>
 8015a12:	f1c0 0320 	rsb	r3, r0, #32
 8015a16:	2b04      	cmp	r3, #4
 8015a18:	f340 808a 	ble.w	8015b30 <_dtoa_r+0x920>
 8015a1c:	f1c0 001c 	rsb	r0, r0, #28
 8015a20:	9b06      	ldr	r3, [sp, #24]
 8015a22:	4407      	add	r7, r0
 8015a24:	4403      	add	r3, r0
 8015a26:	9306      	str	r3, [sp, #24]
 8015a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a2a:	4403      	add	r3, r0
 8015a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8015a2e:	9b06      	ldr	r3, [sp, #24]
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	dd05      	ble.n	8015a40 <_dtoa_r+0x830>
 8015a34:	4659      	mov	r1, fp
 8015a36:	461a      	mov	r2, r3
 8015a38:	4628      	mov	r0, r5
 8015a3a:	f000 fcd3 	bl	80163e4 <__lshift>
 8015a3e:	4683      	mov	fp, r0
 8015a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	dd05      	ble.n	8015a52 <_dtoa_r+0x842>
 8015a46:	4621      	mov	r1, r4
 8015a48:	461a      	mov	r2, r3
 8015a4a:	4628      	mov	r0, r5
 8015a4c:	f000 fcca 	bl	80163e4 <__lshift>
 8015a50:	4604      	mov	r4, r0
 8015a52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d070      	beq.n	8015b3a <_dtoa_r+0x92a>
 8015a58:	4621      	mov	r1, r4
 8015a5a:	4658      	mov	r0, fp
 8015a5c:	f000 fd32 	bl	80164c4 <__mcmp>
 8015a60:	2800      	cmp	r0, #0
 8015a62:	da6a      	bge.n	8015b3a <_dtoa_r+0x92a>
 8015a64:	2300      	movs	r3, #0
 8015a66:	4659      	mov	r1, fp
 8015a68:	220a      	movs	r2, #10
 8015a6a:	4628      	mov	r0, r5
 8015a6c:	f000 fb0e 	bl	801608c <__multadd>
 8015a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015a72:	4683      	mov	fp, r0
 8015a74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	f000 8194 	beq.w	8015da6 <_dtoa_r+0xb96>
 8015a7e:	4631      	mov	r1, r6
 8015a80:	2300      	movs	r3, #0
 8015a82:	220a      	movs	r2, #10
 8015a84:	4628      	mov	r0, r5
 8015a86:	f000 fb01 	bl	801608c <__multadd>
 8015a8a:	f1b9 0f00 	cmp.w	r9, #0
 8015a8e:	4606      	mov	r6, r0
 8015a90:	f300 8093 	bgt.w	8015bba <_dtoa_r+0x9aa>
 8015a94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015a96:	2b02      	cmp	r3, #2
 8015a98:	dc57      	bgt.n	8015b4a <_dtoa_r+0x93a>
 8015a9a:	e08e      	b.n	8015bba <_dtoa_r+0x9aa>
 8015a9c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8015a9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015aa2:	e757      	b.n	8015954 <_dtoa_r+0x744>
 8015aa4:	9b08      	ldr	r3, [sp, #32]
 8015aa6:	1e5c      	subs	r4, r3, #1
 8015aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015aaa:	42a3      	cmp	r3, r4
 8015aac:	bfb7      	itett	lt
 8015aae:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8015ab0:	1b1c      	subge	r4, r3, r4
 8015ab2:	1ae2      	sublt	r2, r4, r3
 8015ab4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015ab6:	bfbe      	ittt	lt
 8015ab8:	940a      	strlt	r4, [sp, #40]	; 0x28
 8015aba:	189b      	addlt	r3, r3, r2
 8015abc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015abe:	9b08      	ldr	r3, [sp, #32]
 8015ac0:	bfb8      	it	lt
 8015ac2:	2400      	movlt	r4, #0
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	bfbb      	ittet	lt
 8015ac8:	9b06      	ldrlt	r3, [sp, #24]
 8015aca:	9a08      	ldrlt	r2, [sp, #32]
 8015acc:	9f06      	ldrge	r7, [sp, #24]
 8015ace:	1a9f      	sublt	r7, r3, r2
 8015ad0:	bfac      	ite	ge
 8015ad2:	9b08      	ldrge	r3, [sp, #32]
 8015ad4:	2300      	movlt	r3, #0
 8015ad6:	e73f      	b.n	8015958 <_dtoa_r+0x748>
 8015ad8:	3fe00000 	.word	0x3fe00000
 8015adc:	40240000 	.word	0x40240000
 8015ae0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8015ae2:	9f06      	ldr	r7, [sp, #24]
 8015ae4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8015ae6:	e742      	b.n	801596e <_dtoa_r+0x75e>
 8015ae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015aea:	e76b      	b.n	80159c4 <_dtoa_r+0x7b4>
 8015aec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015aee:	2b01      	cmp	r3, #1
 8015af0:	dc19      	bgt.n	8015b26 <_dtoa_r+0x916>
 8015af2:	9b04      	ldr	r3, [sp, #16]
 8015af4:	b9bb      	cbnz	r3, 8015b26 <_dtoa_r+0x916>
 8015af6:	9b05      	ldr	r3, [sp, #20]
 8015af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015afc:	b99b      	cbnz	r3, 8015b26 <_dtoa_r+0x916>
 8015afe:	9b05      	ldr	r3, [sp, #20]
 8015b00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015b04:	0d1b      	lsrs	r3, r3, #20
 8015b06:	051b      	lsls	r3, r3, #20
 8015b08:	b183      	cbz	r3, 8015b2c <_dtoa_r+0x91c>
 8015b0a:	f04f 0801 	mov.w	r8, #1
 8015b0e:	9b06      	ldr	r3, [sp, #24]
 8015b10:	3301      	adds	r3, #1
 8015b12:	9306      	str	r3, [sp, #24]
 8015b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b16:	3301      	adds	r3, #1
 8015b18:	9309      	str	r3, [sp, #36]	; 0x24
 8015b1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	f47f af6a 	bne.w	80159f6 <_dtoa_r+0x7e6>
 8015b22:	2001      	movs	r0, #1
 8015b24:	e76f      	b.n	8015a06 <_dtoa_r+0x7f6>
 8015b26:	f04f 0800 	mov.w	r8, #0
 8015b2a:	e7f6      	b.n	8015b1a <_dtoa_r+0x90a>
 8015b2c:	4698      	mov	r8, r3
 8015b2e:	e7f4      	b.n	8015b1a <_dtoa_r+0x90a>
 8015b30:	f43f af7d 	beq.w	8015a2e <_dtoa_r+0x81e>
 8015b34:	4618      	mov	r0, r3
 8015b36:	301c      	adds	r0, #28
 8015b38:	e772      	b.n	8015a20 <_dtoa_r+0x810>
 8015b3a:	9b08      	ldr	r3, [sp, #32]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	dc36      	bgt.n	8015bae <_dtoa_r+0x99e>
 8015b40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015b42:	2b02      	cmp	r3, #2
 8015b44:	dd33      	ble.n	8015bae <_dtoa_r+0x99e>
 8015b46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015b4a:	f1b9 0f00 	cmp.w	r9, #0
 8015b4e:	d10d      	bne.n	8015b6c <_dtoa_r+0x95c>
 8015b50:	4621      	mov	r1, r4
 8015b52:	464b      	mov	r3, r9
 8015b54:	2205      	movs	r2, #5
 8015b56:	4628      	mov	r0, r5
 8015b58:	f000 fa98 	bl	801608c <__multadd>
 8015b5c:	4601      	mov	r1, r0
 8015b5e:	4604      	mov	r4, r0
 8015b60:	4658      	mov	r0, fp
 8015b62:	f000 fcaf 	bl	80164c4 <__mcmp>
 8015b66:	2800      	cmp	r0, #0
 8015b68:	f73f adb8 	bgt.w	80156dc <_dtoa_r+0x4cc>
 8015b6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8015b6e:	9f03      	ldr	r7, [sp, #12]
 8015b70:	ea6f 0a03 	mvn.w	sl, r3
 8015b74:	f04f 0800 	mov.w	r8, #0
 8015b78:	4621      	mov	r1, r4
 8015b7a:	4628      	mov	r0, r5
 8015b7c:	f000 fa64 	bl	8016048 <_Bfree>
 8015b80:	2e00      	cmp	r6, #0
 8015b82:	f43f aea7 	beq.w	80158d4 <_dtoa_r+0x6c4>
 8015b86:	f1b8 0f00 	cmp.w	r8, #0
 8015b8a:	d005      	beq.n	8015b98 <_dtoa_r+0x988>
 8015b8c:	45b0      	cmp	r8, r6
 8015b8e:	d003      	beq.n	8015b98 <_dtoa_r+0x988>
 8015b90:	4641      	mov	r1, r8
 8015b92:	4628      	mov	r0, r5
 8015b94:	f000 fa58 	bl	8016048 <_Bfree>
 8015b98:	4631      	mov	r1, r6
 8015b9a:	4628      	mov	r0, r5
 8015b9c:	f000 fa54 	bl	8016048 <_Bfree>
 8015ba0:	e698      	b.n	80158d4 <_dtoa_r+0x6c4>
 8015ba2:	2400      	movs	r4, #0
 8015ba4:	4626      	mov	r6, r4
 8015ba6:	e7e1      	b.n	8015b6c <_dtoa_r+0x95c>
 8015ba8:	46c2      	mov	sl, r8
 8015baa:	4626      	mov	r6, r4
 8015bac:	e596      	b.n	80156dc <_dtoa_r+0x4cc>
 8015bae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015bb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	f000 80fd 	beq.w	8015db4 <_dtoa_r+0xba4>
 8015bba:	2f00      	cmp	r7, #0
 8015bbc:	dd05      	ble.n	8015bca <_dtoa_r+0x9ba>
 8015bbe:	4631      	mov	r1, r6
 8015bc0:	463a      	mov	r2, r7
 8015bc2:	4628      	mov	r0, r5
 8015bc4:	f000 fc0e 	bl	80163e4 <__lshift>
 8015bc8:	4606      	mov	r6, r0
 8015bca:	f1b8 0f00 	cmp.w	r8, #0
 8015bce:	d05c      	beq.n	8015c8a <_dtoa_r+0xa7a>
 8015bd0:	4628      	mov	r0, r5
 8015bd2:	6871      	ldr	r1, [r6, #4]
 8015bd4:	f000 f9f8 	bl	8015fc8 <_Balloc>
 8015bd8:	4607      	mov	r7, r0
 8015bda:	b928      	cbnz	r0, 8015be8 <_dtoa_r+0x9d8>
 8015bdc:	4602      	mov	r2, r0
 8015bde:	f240 21ea 	movw	r1, #746	; 0x2ea
 8015be2:	4b7f      	ldr	r3, [pc, #508]	; (8015de0 <_dtoa_r+0xbd0>)
 8015be4:	f7ff bb28 	b.w	8015238 <_dtoa_r+0x28>
 8015be8:	6932      	ldr	r2, [r6, #16]
 8015bea:	f106 010c 	add.w	r1, r6, #12
 8015bee:	3202      	adds	r2, #2
 8015bf0:	0092      	lsls	r2, r2, #2
 8015bf2:	300c      	adds	r0, #12
 8015bf4:	f7fe fc80 	bl	80144f8 <memcpy>
 8015bf8:	2201      	movs	r2, #1
 8015bfa:	4639      	mov	r1, r7
 8015bfc:	4628      	mov	r0, r5
 8015bfe:	f000 fbf1 	bl	80163e4 <__lshift>
 8015c02:	46b0      	mov	r8, r6
 8015c04:	4606      	mov	r6, r0
 8015c06:	9b03      	ldr	r3, [sp, #12]
 8015c08:	3301      	adds	r3, #1
 8015c0a:	9308      	str	r3, [sp, #32]
 8015c0c:	9b03      	ldr	r3, [sp, #12]
 8015c0e:	444b      	add	r3, r9
 8015c10:	930a      	str	r3, [sp, #40]	; 0x28
 8015c12:	9b04      	ldr	r3, [sp, #16]
 8015c14:	f003 0301 	and.w	r3, r3, #1
 8015c18:	9309      	str	r3, [sp, #36]	; 0x24
 8015c1a:	9b08      	ldr	r3, [sp, #32]
 8015c1c:	4621      	mov	r1, r4
 8015c1e:	3b01      	subs	r3, #1
 8015c20:	4658      	mov	r0, fp
 8015c22:	9304      	str	r3, [sp, #16]
 8015c24:	f7ff fa68 	bl	80150f8 <quorem>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	4641      	mov	r1, r8
 8015c2c:	3330      	adds	r3, #48	; 0x30
 8015c2e:	9006      	str	r0, [sp, #24]
 8015c30:	4658      	mov	r0, fp
 8015c32:	930b      	str	r3, [sp, #44]	; 0x2c
 8015c34:	f000 fc46 	bl	80164c4 <__mcmp>
 8015c38:	4632      	mov	r2, r6
 8015c3a:	4681      	mov	r9, r0
 8015c3c:	4621      	mov	r1, r4
 8015c3e:	4628      	mov	r0, r5
 8015c40:	f000 fc5c 	bl	80164fc <__mdiff>
 8015c44:	68c2      	ldr	r2, [r0, #12]
 8015c46:	4607      	mov	r7, r0
 8015c48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c4a:	bb02      	cbnz	r2, 8015c8e <_dtoa_r+0xa7e>
 8015c4c:	4601      	mov	r1, r0
 8015c4e:	4658      	mov	r0, fp
 8015c50:	f000 fc38 	bl	80164c4 <__mcmp>
 8015c54:	4602      	mov	r2, r0
 8015c56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c58:	4639      	mov	r1, r7
 8015c5a:	4628      	mov	r0, r5
 8015c5c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8015c60:	f000 f9f2 	bl	8016048 <_Bfree>
 8015c64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015c66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015c68:	9f08      	ldr	r7, [sp, #32]
 8015c6a:	ea43 0102 	orr.w	r1, r3, r2
 8015c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c70:	430b      	orrs	r3, r1
 8015c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c74:	d10d      	bne.n	8015c92 <_dtoa_r+0xa82>
 8015c76:	2b39      	cmp	r3, #57	; 0x39
 8015c78:	d029      	beq.n	8015cce <_dtoa_r+0xabe>
 8015c7a:	f1b9 0f00 	cmp.w	r9, #0
 8015c7e:	dd01      	ble.n	8015c84 <_dtoa_r+0xa74>
 8015c80:	9b06      	ldr	r3, [sp, #24]
 8015c82:	3331      	adds	r3, #49	; 0x31
 8015c84:	9a04      	ldr	r2, [sp, #16]
 8015c86:	7013      	strb	r3, [r2, #0]
 8015c88:	e776      	b.n	8015b78 <_dtoa_r+0x968>
 8015c8a:	4630      	mov	r0, r6
 8015c8c:	e7b9      	b.n	8015c02 <_dtoa_r+0x9f2>
 8015c8e:	2201      	movs	r2, #1
 8015c90:	e7e2      	b.n	8015c58 <_dtoa_r+0xa48>
 8015c92:	f1b9 0f00 	cmp.w	r9, #0
 8015c96:	db06      	blt.n	8015ca6 <_dtoa_r+0xa96>
 8015c98:	9922      	ldr	r1, [sp, #136]	; 0x88
 8015c9a:	ea41 0909 	orr.w	r9, r1, r9
 8015c9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015ca0:	ea59 0101 	orrs.w	r1, r9, r1
 8015ca4:	d120      	bne.n	8015ce8 <_dtoa_r+0xad8>
 8015ca6:	2a00      	cmp	r2, #0
 8015ca8:	ddec      	ble.n	8015c84 <_dtoa_r+0xa74>
 8015caa:	4659      	mov	r1, fp
 8015cac:	2201      	movs	r2, #1
 8015cae:	4628      	mov	r0, r5
 8015cb0:	9308      	str	r3, [sp, #32]
 8015cb2:	f000 fb97 	bl	80163e4 <__lshift>
 8015cb6:	4621      	mov	r1, r4
 8015cb8:	4683      	mov	fp, r0
 8015cba:	f000 fc03 	bl	80164c4 <__mcmp>
 8015cbe:	2800      	cmp	r0, #0
 8015cc0:	9b08      	ldr	r3, [sp, #32]
 8015cc2:	dc02      	bgt.n	8015cca <_dtoa_r+0xaba>
 8015cc4:	d1de      	bne.n	8015c84 <_dtoa_r+0xa74>
 8015cc6:	07da      	lsls	r2, r3, #31
 8015cc8:	d5dc      	bpl.n	8015c84 <_dtoa_r+0xa74>
 8015cca:	2b39      	cmp	r3, #57	; 0x39
 8015ccc:	d1d8      	bne.n	8015c80 <_dtoa_r+0xa70>
 8015cce:	2339      	movs	r3, #57	; 0x39
 8015cd0:	9a04      	ldr	r2, [sp, #16]
 8015cd2:	7013      	strb	r3, [r2, #0]
 8015cd4:	463b      	mov	r3, r7
 8015cd6:	461f      	mov	r7, r3
 8015cd8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8015cdc:	3b01      	subs	r3, #1
 8015cde:	2a39      	cmp	r2, #57	; 0x39
 8015ce0:	d050      	beq.n	8015d84 <_dtoa_r+0xb74>
 8015ce2:	3201      	adds	r2, #1
 8015ce4:	701a      	strb	r2, [r3, #0]
 8015ce6:	e747      	b.n	8015b78 <_dtoa_r+0x968>
 8015ce8:	2a00      	cmp	r2, #0
 8015cea:	dd03      	ble.n	8015cf4 <_dtoa_r+0xae4>
 8015cec:	2b39      	cmp	r3, #57	; 0x39
 8015cee:	d0ee      	beq.n	8015cce <_dtoa_r+0xabe>
 8015cf0:	3301      	adds	r3, #1
 8015cf2:	e7c7      	b.n	8015c84 <_dtoa_r+0xa74>
 8015cf4:	9a08      	ldr	r2, [sp, #32]
 8015cf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015cf8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015cfc:	428a      	cmp	r2, r1
 8015cfe:	d02a      	beq.n	8015d56 <_dtoa_r+0xb46>
 8015d00:	4659      	mov	r1, fp
 8015d02:	2300      	movs	r3, #0
 8015d04:	220a      	movs	r2, #10
 8015d06:	4628      	mov	r0, r5
 8015d08:	f000 f9c0 	bl	801608c <__multadd>
 8015d0c:	45b0      	cmp	r8, r6
 8015d0e:	4683      	mov	fp, r0
 8015d10:	f04f 0300 	mov.w	r3, #0
 8015d14:	f04f 020a 	mov.w	r2, #10
 8015d18:	4641      	mov	r1, r8
 8015d1a:	4628      	mov	r0, r5
 8015d1c:	d107      	bne.n	8015d2e <_dtoa_r+0xb1e>
 8015d1e:	f000 f9b5 	bl	801608c <__multadd>
 8015d22:	4680      	mov	r8, r0
 8015d24:	4606      	mov	r6, r0
 8015d26:	9b08      	ldr	r3, [sp, #32]
 8015d28:	3301      	adds	r3, #1
 8015d2a:	9308      	str	r3, [sp, #32]
 8015d2c:	e775      	b.n	8015c1a <_dtoa_r+0xa0a>
 8015d2e:	f000 f9ad 	bl	801608c <__multadd>
 8015d32:	4631      	mov	r1, r6
 8015d34:	4680      	mov	r8, r0
 8015d36:	2300      	movs	r3, #0
 8015d38:	220a      	movs	r2, #10
 8015d3a:	4628      	mov	r0, r5
 8015d3c:	f000 f9a6 	bl	801608c <__multadd>
 8015d40:	4606      	mov	r6, r0
 8015d42:	e7f0      	b.n	8015d26 <_dtoa_r+0xb16>
 8015d44:	f1b9 0f00 	cmp.w	r9, #0
 8015d48:	bfcc      	ite	gt
 8015d4a:	464f      	movgt	r7, r9
 8015d4c:	2701      	movle	r7, #1
 8015d4e:	f04f 0800 	mov.w	r8, #0
 8015d52:	9a03      	ldr	r2, [sp, #12]
 8015d54:	4417      	add	r7, r2
 8015d56:	4659      	mov	r1, fp
 8015d58:	2201      	movs	r2, #1
 8015d5a:	4628      	mov	r0, r5
 8015d5c:	9308      	str	r3, [sp, #32]
 8015d5e:	f000 fb41 	bl	80163e4 <__lshift>
 8015d62:	4621      	mov	r1, r4
 8015d64:	4683      	mov	fp, r0
 8015d66:	f000 fbad 	bl	80164c4 <__mcmp>
 8015d6a:	2800      	cmp	r0, #0
 8015d6c:	dcb2      	bgt.n	8015cd4 <_dtoa_r+0xac4>
 8015d6e:	d102      	bne.n	8015d76 <_dtoa_r+0xb66>
 8015d70:	9b08      	ldr	r3, [sp, #32]
 8015d72:	07db      	lsls	r3, r3, #31
 8015d74:	d4ae      	bmi.n	8015cd4 <_dtoa_r+0xac4>
 8015d76:	463b      	mov	r3, r7
 8015d78:	461f      	mov	r7, r3
 8015d7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015d7e:	2a30      	cmp	r2, #48	; 0x30
 8015d80:	d0fa      	beq.n	8015d78 <_dtoa_r+0xb68>
 8015d82:	e6f9      	b.n	8015b78 <_dtoa_r+0x968>
 8015d84:	9a03      	ldr	r2, [sp, #12]
 8015d86:	429a      	cmp	r2, r3
 8015d88:	d1a5      	bne.n	8015cd6 <_dtoa_r+0xac6>
 8015d8a:	2331      	movs	r3, #49	; 0x31
 8015d8c:	f10a 0a01 	add.w	sl, sl, #1
 8015d90:	e779      	b.n	8015c86 <_dtoa_r+0xa76>
 8015d92:	4b14      	ldr	r3, [pc, #80]	; (8015de4 <_dtoa_r+0xbd4>)
 8015d94:	f7ff baa8 	b.w	80152e8 <_dtoa_r+0xd8>
 8015d98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8015d9a:	2b00      	cmp	r3, #0
 8015d9c:	f47f aa81 	bne.w	80152a2 <_dtoa_r+0x92>
 8015da0:	4b11      	ldr	r3, [pc, #68]	; (8015de8 <_dtoa_r+0xbd8>)
 8015da2:	f7ff baa1 	b.w	80152e8 <_dtoa_r+0xd8>
 8015da6:	f1b9 0f00 	cmp.w	r9, #0
 8015daa:	dc03      	bgt.n	8015db4 <_dtoa_r+0xba4>
 8015dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015dae:	2b02      	cmp	r3, #2
 8015db0:	f73f aecb 	bgt.w	8015b4a <_dtoa_r+0x93a>
 8015db4:	9f03      	ldr	r7, [sp, #12]
 8015db6:	4621      	mov	r1, r4
 8015db8:	4658      	mov	r0, fp
 8015dba:	f7ff f99d 	bl	80150f8 <quorem>
 8015dbe:	9a03      	ldr	r2, [sp, #12]
 8015dc0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8015dc4:	f807 3b01 	strb.w	r3, [r7], #1
 8015dc8:	1aba      	subs	r2, r7, r2
 8015dca:	4591      	cmp	r9, r2
 8015dcc:	ddba      	ble.n	8015d44 <_dtoa_r+0xb34>
 8015dce:	4659      	mov	r1, fp
 8015dd0:	2300      	movs	r3, #0
 8015dd2:	220a      	movs	r2, #10
 8015dd4:	4628      	mov	r0, r5
 8015dd6:	f000 f959 	bl	801608c <__multadd>
 8015dda:	4683      	mov	fp, r0
 8015ddc:	e7eb      	b.n	8015db6 <_dtoa_r+0xba6>
 8015dde:	bf00      	nop
 8015de0:	080306b3 	.word	0x080306b3
 8015de4:	08030610 	.word	0x08030610
 8015de8:	08030634 	.word	0x08030634

08015dec <__sflush_r>:
 8015dec:	898a      	ldrh	r2, [r1, #12]
 8015dee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015df0:	4605      	mov	r5, r0
 8015df2:	0710      	lsls	r0, r2, #28
 8015df4:	460c      	mov	r4, r1
 8015df6:	d457      	bmi.n	8015ea8 <__sflush_r+0xbc>
 8015df8:	684b      	ldr	r3, [r1, #4]
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	dc04      	bgt.n	8015e08 <__sflush_r+0x1c>
 8015dfe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	dc01      	bgt.n	8015e08 <__sflush_r+0x1c>
 8015e04:	2000      	movs	r0, #0
 8015e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015e0a:	2e00      	cmp	r6, #0
 8015e0c:	d0fa      	beq.n	8015e04 <__sflush_r+0x18>
 8015e0e:	2300      	movs	r3, #0
 8015e10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015e14:	682f      	ldr	r7, [r5, #0]
 8015e16:	602b      	str	r3, [r5, #0]
 8015e18:	d032      	beq.n	8015e80 <__sflush_r+0x94>
 8015e1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015e1c:	89a3      	ldrh	r3, [r4, #12]
 8015e1e:	075a      	lsls	r2, r3, #29
 8015e20:	d505      	bpl.n	8015e2e <__sflush_r+0x42>
 8015e22:	6863      	ldr	r3, [r4, #4]
 8015e24:	1ac0      	subs	r0, r0, r3
 8015e26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015e28:	b10b      	cbz	r3, 8015e2e <__sflush_r+0x42>
 8015e2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015e2c:	1ac0      	subs	r0, r0, r3
 8015e2e:	2300      	movs	r3, #0
 8015e30:	4602      	mov	r2, r0
 8015e32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015e34:	4628      	mov	r0, r5
 8015e36:	6a21      	ldr	r1, [r4, #32]
 8015e38:	47b0      	blx	r6
 8015e3a:	1c43      	adds	r3, r0, #1
 8015e3c:	89a3      	ldrh	r3, [r4, #12]
 8015e3e:	d106      	bne.n	8015e4e <__sflush_r+0x62>
 8015e40:	6829      	ldr	r1, [r5, #0]
 8015e42:	291d      	cmp	r1, #29
 8015e44:	d82c      	bhi.n	8015ea0 <__sflush_r+0xb4>
 8015e46:	4a29      	ldr	r2, [pc, #164]	; (8015eec <__sflush_r+0x100>)
 8015e48:	40ca      	lsrs	r2, r1
 8015e4a:	07d6      	lsls	r6, r2, #31
 8015e4c:	d528      	bpl.n	8015ea0 <__sflush_r+0xb4>
 8015e4e:	2200      	movs	r2, #0
 8015e50:	6062      	str	r2, [r4, #4]
 8015e52:	6922      	ldr	r2, [r4, #16]
 8015e54:	04d9      	lsls	r1, r3, #19
 8015e56:	6022      	str	r2, [r4, #0]
 8015e58:	d504      	bpl.n	8015e64 <__sflush_r+0x78>
 8015e5a:	1c42      	adds	r2, r0, #1
 8015e5c:	d101      	bne.n	8015e62 <__sflush_r+0x76>
 8015e5e:	682b      	ldr	r3, [r5, #0]
 8015e60:	b903      	cbnz	r3, 8015e64 <__sflush_r+0x78>
 8015e62:	6560      	str	r0, [r4, #84]	; 0x54
 8015e64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015e66:	602f      	str	r7, [r5, #0]
 8015e68:	2900      	cmp	r1, #0
 8015e6a:	d0cb      	beq.n	8015e04 <__sflush_r+0x18>
 8015e6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015e70:	4299      	cmp	r1, r3
 8015e72:	d002      	beq.n	8015e7a <__sflush_r+0x8e>
 8015e74:	4628      	mov	r0, r5
 8015e76:	f7fe fb55 	bl	8014524 <_free_r>
 8015e7a:	2000      	movs	r0, #0
 8015e7c:	6360      	str	r0, [r4, #52]	; 0x34
 8015e7e:	e7c2      	b.n	8015e06 <__sflush_r+0x1a>
 8015e80:	6a21      	ldr	r1, [r4, #32]
 8015e82:	2301      	movs	r3, #1
 8015e84:	4628      	mov	r0, r5
 8015e86:	47b0      	blx	r6
 8015e88:	1c41      	adds	r1, r0, #1
 8015e8a:	d1c7      	bne.n	8015e1c <__sflush_r+0x30>
 8015e8c:	682b      	ldr	r3, [r5, #0]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d0c4      	beq.n	8015e1c <__sflush_r+0x30>
 8015e92:	2b1d      	cmp	r3, #29
 8015e94:	d001      	beq.n	8015e9a <__sflush_r+0xae>
 8015e96:	2b16      	cmp	r3, #22
 8015e98:	d101      	bne.n	8015e9e <__sflush_r+0xb2>
 8015e9a:	602f      	str	r7, [r5, #0]
 8015e9c:	e7b2      	b.n	8015e04 <__sflush_r+0x18>
 8015e9e:	89a3      	ldrh	r3, [r4, #12]
 8015ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ea4:	81a3      	strh	r3, [r4, #12]
 8015ea6:	e7ae      	b.n	8015e06 <__sflush_r+0x1a>
 8015ea8:	690f      	ldr	r7, [r1, #16]
 8015eaa:	2f00      	cmp	r7, #0
 8015eac:	d0aa      	beq.n	8015e04 <__sflush_r+0x18>
 8015eae:	0793      	lsls	r3, r2, #30
 8015eb0:	bf18      	it	ne
 8015eb2:	2300      	movne	r3, #0
 8015eb4:	680e      	ldr	r6, [r1, #0]
 8015eb6:	bf08      	it	eq
 8015eb8:	694b      	ldreq	r3, [r1, #20]
 8015eba:	1bf6      	subs	r6, r6, r7
 8015ebc:	600f      	str	r7, [r1, #0]
 8015ebe:	608b      	str	r3, [r1, #8]
 8015ec0:	2e00      	cmp	r6, #0
 8015ec2:	dd9f      	ble.n	8015e04 <__sflush_r+0x18>
 8015ec4:	4633      	mov	r3, r6
 8015ec6:	463a      	mov	r2, r7
 8015ec8:	4628      	mov	r0, r5
 8015eca:	6a21      	ldr	r1, [r4, #32]
 8015ecc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8015ed0:	47e0      	blx	ip
 8015ed2:	2800      	cmp	r0, #0
 8015ed4:	dc06      	bgt.n	8015ee4 <__sflush_r+0xf8>
 8015ed6:	89a3      	ldrh	r3, [r4, #12]
 8015ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8015edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ee0:	81a3      	strh	r3, [r4, #12]
 8015ee2:	e790      	b.n	8015e06 <__sflush_r+0x1a>
 8015ee4:	4407      	add	r7, r0
 8015ee6:	1a36      	subs	r6, r6, r0
 8015ee8:	e7ea      	b.n	8015ec0 <__sflush_r+0xd4>
 8015eea:	bf00      	nop
 8015eec:	20400001 	.word	0x20400001

08015ef0 <_fflush_r>:
 8015ef0:	b538      	push	{r3, r4, r5, lr}
 8015ef2:	690b      	ldr	r3, [r1, #16]
 8015ef4:	4605      	mov	r5, r0
 8015ef6:	460c      	mov	r4, r1
 8015ef8:	b913      	cbnz	r3, 8015f00 <_fflush_r+0x10>
 8015efa:	2500      	movs	r5, #0
 8015efc:	4628      	mov	r0, r5
 8015efe:	bd38      	pop	{r3, r4, r5, pc}
 8015f00:	b118      	cbz	r0, 8015f0a <_fflush_r+0x1a>
 8015f02:	6983      	ldr	r3, [r0, #24]
 8015f04:	b90b      	cbnz	r3, 8015f0a <_fflush_r+0x1a>
 8015f06:	f7fe fa21 	bl	801434c <__sinit>
 8015f0a:	4b14      	ldr	r3, [pc, #80]	; (8015f5c <_fflush_r+0x6c>)
 8015f0c:	429c      	cmp	r4, r3
 8015f0e:	d11b      	bne.n	8015f48 <_fflush_r+0x58>
 8015f10:	686c      	ldr	r4, [r5, #4]
 8015f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d0ef      	beq.n	8015efa <_fflush_r+0xa>
 8015f1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015f1c:	07d0      	lsls	r0, r2, #31
 8015f1e:	d404      	bmi.n	8015f2a <_fflush_r+0x3a>
 8015f20:	0599      	lsls	r1, r3, #22
 8015f22:	d402      	bmi.n	8015f2a <_fflush_r+0x3a>
 8015f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015f26:	f7fe fad4 	bl	80144d2 <__retarget_lock_acquire_recursive>
 8015f2a:	4628      	mov	r0, r5
 8015f2c:	4621      	mov	r1, r4
 8015f2e:	f7ff ff5d 	bl	8015dec <__sflush_r>
 8015f32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015f34:	4605      	mov	r5, r0
 8015f36:	07da      	lsls	r2, r3, #31
 8015f38:	d4e0      	bmi.n	8015efc <_fflush_r+0xc>
 8015f3a:	89a3      	ldrh	r3, [r4, #12]
 8015f3c:	059b      	lsls	r3, r3, #22
 8015f3e:	d4dd      	bmi.n	8015efc <_fflush_r+0xc>
 8015f40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015f42:	f7fe fac7 	bl	80144d4 <__retarget_lock_release_recursive>
 8015f46:	e7d9      	b.n	8015efc <_fflush_r+0xc>
 8015f48:	4b05      	ldr	r3, [pc, #20]	; (8015f60 <_fflush_r+0x70>)
 8015f4a:	429c      	cmp	r4, r3
 8015f4c:	d101      	bne.n	8015f52 <_fflush_r+0x62>
 8015f4e:	68ac      	ldr	r4, [r5, #8]
 8015f50:	e7df      	b.n	8015f12 <_fflush_r+0x22>
 8015f52:	4b04      	ldr	r3, [pc, #16]	; (8015f64 <_fflush_r+0x74>)
 8015f54:	429c      	cmp	r4, r3
 8015f56:	bf08      	it	eq
 8015f58:	68ec      	ldreq	r4, [r5, #12]
 8015f5a:	e7da      	b.n	8015f12 <_fflush_r+0x22>
 8015f5c:	080305bc 	.word	0x080305bc
 8015f60:	080305dc 	.word	0x080305dc
 8015f64:	0803059c 	.word	0x0803059c

08015f68 <_localeconv_r>:
 8015f68:	4800      	ldr	r0, [pc, #0]	; (8015f6c <_localeconv_r+0x4>)
 8015f6a:	4770      	bx	lr
 8015f6c:	2000029c 	.word	0x2000029c

08015f70 <_lseek_r>:
 8015f70:	b538      	push	{r3, r4, r5, lr}
 8015f72:	4604      	mov	r4, r0
 8015f74:	4608      	mov	r0, r1
 8015f76:	4611      	mov	r1, r2
 8015f78:	2200      	movs	r2, #0
 8015f7a:	4d05      	ldr	r5, [pc, #20]	; (8015f90 <_lseek_r+0x20>)
 8015f7c:	602a      	str	r2, [r5, #0]
 8015f7e:	461a      	mov	r2, r3
 8015f80:	f7ed f824 	bl	8002fcc <_lseek>
 8015f84:	1c43      	adds	r3, r0, #1
 8015f86:	d102      	bne.n	8015f8e <_lseek_r+0x1e>
 8015f88:	682b      	ldr	r3, [r5, #0]
 8015f8a:	b103      	cbz	r3, 8015f8e <_lseek_r+0x1e>
 8015f8c:	6023      	str	r3, [r4, #0]
 8015f8e:	bd38      	pop	{r3, r4, r5, pc}
 8015f90:	200015f8 	.word	0x200015f8

08015f94 <memchr>:
 8015f94:	4603      	mov	r3, r0
 8015f96:	b510      	push	{r4, lr}
 8015f98:	b2c9      	uxtb	r1, r1
 8015f9a:	4402      	add	r2, r0
 8015f9c:	4293      	cmp	r3, r2
 8015f9e:	4618      	mov	r0, r3
 8015fa0:	d101      	bne.n	8015fa6 <memchr+0x12>
 8015fa2:	2000      	movs	r0, #0
 8015fa4:	e003      	b.n	8015fae <memchr+0x1a>
 8015fa6:	7804      	ldrb	r4, [r0, #0]
 8015fa8:	3301      	adds	r3, #1
 8015faa:	428c      	cmp	r4, r1
 8015fac:	d1f6      	bne.n	8015f9c <memchr+0x8>
 8015fae:	bd10      	pop	{r4, pc}

08015fb0 <__malloc_lock>:
 8015fb0:	4801      	ldr	r0, [pc, #4]	; (8015fb8 <__malloc_lock+0x8>)
 8015fb2:	f7fe ba8e 	b.w	80144d2 <__retarget_lock_acquire_recursive>
 8015fb6:	bf00      	nop
 8015fb8:	200015ec 	.word	0x200015ec

08015fbc <__malloc_unlock>:
 8015fbc:	4801      	ldr	r0, [pc, #4]	; (8015fc4 <__malloc_unlock+0x8>)
 8015fbe:	f7fe ba89 	b.w	80144d4 <__retarget_lock_release_recursive>
 8015fc2:	bf00      	nop
 8015fc4:	200015ec 	.word	0x200015ec

08015fc8 <_Balloc>:
 8015fc8:	b570      	push	{r4, r5, r6, lr}
 8015fca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015fcc:	4604      	mov	r4, r0
 8015fce:	460d      	mov	r5, r1
 8015fd0:	b976      	cbnz	r6, 8015ff0 <_Balloc+0x28>
 8015fd2:	2010      	movs	r0, #16
 8015fd4:	f7fe fa80 	bl	80144d8 <malloc>
 8015fd8:	4602      	mov	r2, r0
 8015fda:	6260      	str	r0, [r4, #36]	; 0x24
 8015fdc:	b920      	cbnz	r0, 8015fe8 <_Balloc+0x20>
 8015fde:	2166      	movs	r1, #102	; 0x66
 8015fe0:	4b17      	ldr	r3, [pc, #92]	; (8016040 <_Balloc+0x78>)
 8015fe2:	4818      	ldr	r0, [pc, #96]	; (8016044 <_Balloc+0x7c>)
 8015fe4:	f000 fcf4 	bl	80169d0 <__assert_func>
 8015fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015fec:	6006      	str	r6, [r0, #0]
 8015fee:	60c6      	str	r6, [r0, #12]
 8015ff0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015ff2:	68f3      	ldr	r3, [r6, #12]
 8015ff4:	b183      	cbz	r3, 8016018 <_Balloc+0x50>
 8015ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015ff8:	68db      	ldr	r3, [r3, #12]
 8015ffa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015ffe:	b9b8      	cbnz	r0, 8016030 <_Balloc+0x68>
 8016000:	2101      	movs	r1, #1
 8016002:	fa01 f605 	lsl.w	r6, r1, r5
 8016006:	1d72      	adds	r2, r6, #5
 8016008:	4620      	mov	r0, r4
 801600a:	0092      	lsls	r2, r2, #2
 801600c:	f000 fb5e 	bl	80166cc <_calloc_r>
 8016010:	b160      	cbz	r0, 801602c <_Balloc+0x64>
 8016012:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016016:	e00e      	b.n	8016036 <_Balloc+0x6e>
 8016018:	2221      	movs	r2, #33	; 0x21
 801601a:	2104      	movs	r1, #4
 801601c:	4620      	mov	r0, r4
 801601e:	f000 fb55 	bl	80166cc <_calloc_r>
 8016022:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016024:	60f0      	str	r0, [r6, #12]
 8016026:	68db      	ldr	r3, [r3, #12]
 8016028:	2b00      	cmp	r3, #0
 801602a:	d1e4      	bne.n	8015ff6 <_Balloc+0x2e>
 801602c:	2000      	movs	r0, #0
 801602e:	bd70      	pop	{r4, r5, r6, pc}
 8016030:	6802      	ldr	r2, [r0, #0]
 8016032:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016036:	2300      	movs	r3, #0
 8016038:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801603c:	e7f7      	b.n	801602e <_Balloc+0x66>
 801603e:	bf00      	nop
 8016040:	08030641 	.word	0x08030641
 8016044:	080306c4 	.word	0x080306c4

08016048 <_Bfree>:
 8016048:	b570      	push	{r4, r5, r6, lr}
 801604a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801604c:	4605      	mov	r5, r0
 801604e:	460c      	mov	r4, r1
 8016050:	b976      	cbnz	r6, 8016070 <_Bfree+0x28>
 8016052:	2010      	movs	r0, #16
 8016054:	f7fe fa40 	bl	80144d8 <malloc>
 8016058:	4602      	mov	r2, r0
 801605a:	6268      	str	r0, [r5, #36]	; 0x24
 801605c:	b920      	cbnz	r0, 8016068 <_Bfree+0x20>
 801605e:	218a      	movs	r1, #138	; 0x8a
 8016060:	4b08      	ldr	r3, [pc, #32]	; (8016084 <_Bfree+0x3c>)
 8016062:	4809      	ldr	r0, [pc, #36]	; (8016088 <_Bfree+0x40>)
 8016064:	f000 fcb4 	bl	80169d0 <__assert_func>
 8016068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801606c:	6006      	str	r6, [r0, #0]
 801606e:	60c6      	str	r6, [r0, #12]
 8016070:	b13c      	cbz	r4, 8016082 <_Bfree+0x3a>
 8016072:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016074:	6862      	ldr	r2, [r4, #4]
 8016076:	68db      	ldr	r3, [r3, #12]
 8016078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801607c:	6021      	str	r1, [r4, #0]
 801607e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016082:	bd70      	pop	{r4, r5, r6, pc}
 8016084:	08030641 	.word	0x08030641
 8016088:	080306c4 	.word	0x080306c4

0801608c <__multadd>:
 801608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016090:	4607      	mov	r7, r0
 8016092:	460c      	mov	r4, r1
 8016094:	461e      	mov	r6, r3
 8016096:	2000      	movs	r0, #0
 8016098:	690d      	ldr	r5, [r1, #16]
 801609a:	f101 0c14 	add.w	ip, r1, #20
 801609e:	f8dc 3000 	ldr.w	r3, [ip]
 80160a2:	3001      	adds	r0, #1
 80160a4:	b299      	uxth	r1, r3
 80160a6:	fb02 6101 	mla	r1, r2, r1, r6
 80160aa:	0c1e      	lsrs	r6, r3, #16
 80160ac:	0c0b      	lsrs	r3, r1, #16
 80160ae:	fb02 3306 	mla	r3, r2, r6, r3
 80160b2:	b289      	uxth	r1, r1
 80160b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80160b8:	4285      	cmp	r5, r0
 80160ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80160be:	f84c 1b04 	str.w	r1, [ip], #4
 80160c2:	dcec      	bgt.n	801609e <__multadd+0x12>
 80160c4:	b30e      	cbz	r6, 801610a <__multadd+0x7e>
 80160c6:	68a3      	ldr	r3, [r4, #8]
 80160c8:	42ab      	cmp	r3, r5
 80160ca:	dc19      	bgt.n	8016100 <__multadd+0x74>
 80160cc:	6861      	ldr	r1, [r4, #4]
 80160ce:	4638      	mov	r0, r7
 80160d0:	3101      	adds	r1, #1
 80160d2:	f7ff ff79 	bl	8015fc8 <_Balloc>
 80160d6:	4680      	mov	r8, r0
 80160d8:	b928      	cbnz	r0, 80160e6 <__multadd+0x5a>
 80160da:	4602      	mov	r2, r0
 80160dc:	21b5      	movs	r1, #181	; 0xb5
 80160de:	4b0c      	ldr	r3, [pc, #48]	; (8016110 <__multadd+0x84>)
 80160e0:	480c      	ldr	r0, [pc, #48]	; (8016114 <__multadd+0x88>)
 80160e2:	f000 fc75 	bl	80169d0 <__assert_func>
 80160e6:	6922      	ldr	r2, [r4, #16]
 80160e8:	f104 010c 	add.w	r1, r4, #12
 80160ec:	3202      	adds	r2, #2
 80160ee:	0092      	lsls	r2, r2, #2
 80160f0:	300c      	adds	r0, #12
 80160f2:	f7fe fa01 	bl	80144f8 <memcpy>
 80160f6:	4621      	mov	r1, r4
 80160f8:	4638      	mov	r0, r7
 80160fa:	f7ff ffa5 	bl	8016048 <_Bfree>
 80160fe:	4644      	mov	r4, r8
 8016100:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016104:	3501      	adds	r5, #1
 8016106:	615e      	str	r6, [r3, #20]
 8016108:	6125      	str	r5, [r4, #16]
 801610a:	4620      	mov	r0, r4
 801610c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016110:	080306b3 	.word	0x080306b3
 8016114:	080306c4 	.word	0x080306c4

08016118 <__hi0bits>:
 8016118:	0c02      	lsrs	r2, r0, #16
 801611a:	0412      	lsls	r2, r2, #16
 801611c:	4603      	mov	r3, r0
 801611e:	b9ca      	cbnz	r2, 8016154 <__hi0bits+0x3c>
 8016120:	0403      	lsls	r3, r0, #16
 8016122:	2010      	movs	r0, #16
 8016124:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016128:	bf04      	itt	eq
 801612a:	021b      	lsleq	r3, r3, #8
 801612c:	3008      	addeq	r0, #8
 801612e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016132:	bf04      	itt	eq
 8016134:	011b      	lsleq	r3, r3, #4
 8016136:	3004      	addeq	r0, #4
 8016138:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801613c:	bf04      	itt	eq
 801613e:	009b      	lsleq	r3, r3, #2
 8016140:	3002      	addeq	r0, #2
 8016142:	2b00      	cmp	r3, #0
 8016144:	db05      	blt.n	8016152 <__hi0bits+0x3a>
 8016146:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801614a:	f100 0001 	add.w	r0, r0, #1
 801614e:	bf08      	it	eq
 8016150:	2020      	moveq	r0, #32
 8016152:	4770      	bx	lr
 8016154:	2000      	movs	r0, #0
 8016156:	e7e5      	b.n	8016124 <__hi0bits+0xc>

08016158 <__lo0bits>:
 8016158:	6803      	ldr	r3, [r0, #0]
 801615a:	4602      	mov	r2, r0
 801615c:	f013 0007 	ands.w	r0, r3, #7
 8016160:	d00b      	beq.n	801617a <__lo0bits+0x22>
 8016162:	07d9      	lsls	r1, r3, #31
 8016164:	d421      	bmi.n	80161aa <__lo0bits+0x52>
 8016166:	0798      	lsls	r0, r3, #30
 8016168:	bf49      	itett	mi
 801616a:	085b      	lsrmi	r3, r3, #1
 801616c:	089b      	lsrpl	r3, r3, #2
 801616e:	2001      	movmi	r0, #1
 8016170:	6013      	strmi	r3, [r2, #0]
 8016172:	bf5c      	itt	pl
 8016174:	2002      	movpl	r0, #2
 8016176:	6013      	strpl	r3, [r2, #0]
 8016178:	4770      	bx	lr
 801617a:	b299      	uxth	r1, r3
 801617c:	b909      	cbnz	r1, 8016182 <__lo0bits+0x2a>
 801617e:	2010      	movs	r0, #16
 8016180:	0c1b      	lsrs	r3, r3, #16
 8016182:	b2d9      	uxtb	r1, r3
 8016184:	b909      	cbnz	r1, 801618a <__lo0bits+0x32>
 8016186:	3008      	adds	r0, #8
 8016188:	0a1b      	lsrs	r3, r3, #8
 801618a:	0719      	lsls	r1, r3, #28
 801618c:	bf04      	itt	eq
 801618e:	091b      	lsreq	r3, r3, #4
 8016190:	3004      	addeq	r0, #4
 8016192:	0799      	lsls	r1, r3, #30
 8016194:	bf04      	itt	eq
 8016196:	089b      	lsreq	r3, r3, #2
 8016198:	3002      	addeq	r0, #2
 801619a:	07d9      	lsls	r1, r3, #31
 801619c:	d403      	bmi.n	80161a6 <__lo0bits+0x4e>
 801619e:	085b      	lsrs	r3, r3, #1
 80161a0:	f100 0001 	add.w	r0, r0, #1
 80161a4:	d003      	beq.n	80161ae <__lo0bits+0x56>
 80161a6:	6013      	str	r3, [r2, #0]
 80161a8:	4770      	bx	lr
 80161aa:	2000      	movs	r0, #0
 80161ac:	4770      	bx	lr
 80161ae:	2020      	movs	r0, #32
 80161b0:	4770      	bx	lr
	...

080161b4 <__i2b>:
 80161b4:	b510      	push	{r4, lr}
 80161b6:	460c      	mov	r4, r1
 80161b8:	2101      	movs	r1, #1
 80161ba:	f7ff ff05 	bl	8015fc8 <_Balloc>
 80161be:	4602      	mov	r2, r0
 80161c0:	b928      	cbnz	r0, 80161ce <__i2b+0x1a>
 80161c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80161c6:	4b04      	ldr	r3, [pc, #16]	; (80161d8 <__i2b+0x24>)
 80161c8:	4804      	ldr	r0, [pc, #16]	; (80161dc <__i2b+0x28>)
 80161ca:	f000 fc01 	bl	80169d0 <__assert_func>
 80161ce:	2301      	movs	r3, #1
 80161d0:	6144      	str	r4, [r0, #20]
 80161d2:	6103      	str	r3, [r0, #16]
 80161d4:	bd10      	pop	{r4, pc}
 80161d6:	bf00      	nop
 80161d8:	080306b3 	.word	0x080306b3
 80161dc:	080306c4 	.word	0x080306c4

080161e0 <__multiply>:
 80161e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161e4:	4691      	mov	r9, r2
 80161e6:	690a      	ldr	r2, [r1, #16]
 80161e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80161ec:	460c      	mov	r4, r1
 80161ee:	429a      	cmp	r2, r3
 80161f0:	bfbe      	ittt	lt
 80161f2:	460b      	movlt	r3, r1
 80161f4:	464c      	movlt	r4, r9
 80161f6:	4699      	movlt	r9, r3
 80161f8:	6927      	ldr	r7, [r4, #16]
 80161fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80161fe:	68a3      	ldr	r3, [r4, #8]
 8016200:	6861      	ldr	r1, [r4, #4]
 8016202:	eb07 060a 	add.w	r6, r7, sl
 8016206:	42b3      	cmp	r3, r6
 8016208:	b085      	sub	sp, #20
 801620a:	bfb8      	it	lt
 801620c:	3101      	addlt	r1, #1
 801620e:	f7ff fedb 	bl	8015fc8 <_Balloc>
 8016212:	b930      	cbnz	r0, 8016222 <__multiply+0x42>
 8016214:	4602      	mov	r2, r0
 8016216:	f240 115d 	movw	r1, #349	; 0x15d
 801621a:	4b43      	ldr	r3, [pc, #268]	; (8016328 <__multiply+0x148>)
 801621c:	4843      	ldr	r0, [pc, #268]	; (801632c <__multiply+0x14c>)
 801621e:	f000 fbd7 	bl	80169d0 <__assert_func>
 8016222:	f100 0514 	add.w	r5, r0, #20
 8016226:	462b      	mov	r3, r5
 8016228:	2200      	movs	r2, #0
 801622a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801622e:	4543      	cmp	r3, r8
 8016230:	d321      	bcc.n	8016276 <__multiply+0x96>
 8016232:	f104 0314 	add.w	r3, r4, #20
 8016236:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801623a:	f109 0314 	add.w	r3, r9, #20
 801623e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8016242:	9202      	str	r2, [sp, #8]
 8016244:	1b3a      	subs	r2, r7, r4
 8016246:	3a15      	subs	r2, #21
 8016248:	f022 0203 	bic.w	r2, r2, #3
 801624c:	3204      	adds	r2, #4
 801624e:	f104 0115 	add.w	r1, r4, #21
 8016252:	428f      	cmp	r7, r1
 8016254:	bf38      	it	cc
 8016256:	2204      	movcc	r2, #4
 8016258:	9201      	str	r2, [sp, #4]
 801625a:	9a02      	ldr	r2, [sp, #8]
 801625c:	9303      	str	r3, [sp, #12]
 801625e:	429a      	cmp	r2, r3
 8016260:	d80c      	bhi.n	801627c <__multiply+0x9c>
 8016262:	2e00      	cmp	r6, #0
 8016264:	dd03      	ble.n	801626e <__multiply+0x8e>
 8016266:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801626a:	2b00      	cmp	r3, #0
 801626c:	d059      	beq.n	8016322 <__multiply+0x142>
 801626e:	6106      	str	r6, [r0, #16]
 8016270:	b005      	add	sp, #20
 8016272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016276:	f843 2b04 	str.w	r2, [r3], #4
 801627a:	e7d8      	b.n	801622e <__multiply+0x4e>
 801627c:	f8b3 a000 	ldrh.w	sl, [r3]
 8016280:	f1ba 0f00 	cmp.w	sl, #0
 8016284:	d023      	beq.n	80162ce <__multiply+0xee>
 8016286:	46a9      	mov	r9, r5
 8016288:	f04f 0c00 	mov.w	ip, #0
 801628c:	f104 0e14 	add.w	lr, r4, #20
 8016290:	f85e 2b04 	ldr.w	r2, [lr], #4
 8016294:	f8d9 1000 	ldr.w	r1, [r9]
 8016298:	fa1f fb82 	uxth.w	fp, r2
 801629c:	b289      	uxth	r1, r1
 801629e:	fb0a 110b 	mla	r1, sl, fp, r1
 80162a2:	4461      	add	r1, ip
 80162a4:	f8d9 c000 	ldr.w	ip, [r9]
 80162a8:	0c12      	lsrs	r2, r2, #16
 80162aa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80162ae:	fb0a c202 	mla	r2, sl, r2, ip
 80162b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80162b6:	b289      	uxth	r1, r1
 80162b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80162bc:	4577      	cmp	r7, lr
 80162be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80162c2:	f849 1b04 	str.w	r1, [r9], #4
 80162c6:	d8e3      	bhi.n	8016290 <__multiply+0xb0>
 80162c8:	9a01      	ldr	r2, [sp, #4]
 80162ca:	f845 c002 	str.w	ip, [r5, r2]
 80162ce:	9a03      	ldr	r2, [sp, #12]
 80162d0:	3304      	adds	r3, #4
 80162d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80162d6:	f1b9 0f00 	cmp.w	r9, #0
 80162da:	d020      	beq.n	801631e <__multiply+0x13e>
 80162dc:	46ae      	mov	lr, r5
 80162de:	f04f 0a00 	mov.w	sl, #0
 80162e2:	6829      	ldr	r1, [r5, #0]
 80162e4:	f104 0c14 	add.w	ip, r4, #20
 80162e8:	f8bc b000 	ldrh.w	fp, [ip]
 80162ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80162f0:	b289      	uxth	r1, r1
 80162f2:	fb09 220b 	mla	r2, r9, fp, r2
 80162f6:	4492      	add	sl, r2
 80162f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80162fc:	f84e 1b04 	str.w	r1, [lr], #4
 8016300:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016304:	f8be 1000 	ldrh.w	r1, [lr]
 8016308:	0c12      	lsrs	r2, r2, #16
 801630a:	fb09 1102 	mla	r1, r9, r2, r1
 801630e:	4567      	cmp	r7, ip
 8016310:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8016314:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016318:	d8e6      	bhi.n	80162e8 <__multiply+0x108>
 801631a:	9a01      	ldr	r2, [sp, #4]
 801631c:	50a9      	str	r1, [r5, r2]
 801631e:	3504      	adds	r5, #4
 8016320:	e79b      	b.n	801625a <__multiply+0x7a>
 8016322:	3e01      	subs	r6, #1
 8016324:	e79d      	b.n	8016262 <__multiply+0x82>
 8016326:	bf00      	nop
 8016328:	080306b3 	.word	0x080306b3
 801632c:	080306c4 	.word	0x080306c4

08016330 <__pow5mult>:
 8016330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016334:	4615      	mov	r5, r2
 8016336:	f012 0203 	ands.w	r2, r2, #3
 801633a:	4606      	mov	r6, r0
 801633c:	460f      	mov	r7, r1
 801633e:	d007      	beq.n	8016350 <__pow5mult+0x20>
 8016340:	4c25      	ldr	r4, [pc, #148]	; (80163d8 <__pow5mult+0xa8>)
 8016342:	3a01      	subs	r2, #1
 8016344:	2300      	movs	r3, #0
 8016346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801634a:	f7ff fe9f 	bl	801608c <__multadd>
 801634e:	4607      	mov	r7, r0
 8016350:	10ad      	asrs	r5, r5, #2
 8016352:	d03d      	beq.n	80163d0 <__pow5mult+0xa0>
 8016354:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016356:	b97c      	cbnz	r4, 8016378 <__pow5mult+0x48>
 8016358:	2010      	movs	r0, #16
 801635a:	f7fe f8bd 	bl	80144d8 <malloc>
 801635e:	4602      	mov	r2, r0
 8016360:	6270      	str	r0, [r6, #36]	; 0x24
 8016362:	b928      	cbnz	r0, 8016370 <__pow5mult+0x40>
 8016364:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8016368:	4b1c      	ldr	r3, [pc, #112]	; (80163dc <__pow5mult+0xac>)
 801636a:	481d      	ldr	r0, [pc, #116]	; (80163e0 <__pow5mult+0xb0>)
 801636c:	f000 fb30 	bl	80169d0 <__assert_func>
 8016370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016374:	6004      	str	r4, [r0, #0]
 8016376:	60c4      	str	r4, [r0, #12]
 8016378:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801637c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016380:	b94c      	cbnz	r4, 8016396 <__pow5mult+0x66>
 8016382:	f240 2171 	movw	r1, #625	; 0x271
 8016386:	4630      	mov	r0, r6
 8016388:	f7ff ff14 	bl	80161b4 <__i2b>
 801638c:	2300      	movs	r3, #0
 801638e:	4604      	mov	r4, r0
 8016390:	f8c8 0008 	str.w	r0, [r8, #8]
 8016394:	6003      	str	r3, [r0, #0]
 8016396:	f04f 0900 	mov.w	r9, #0
 801639a:	07eb      	lsls	r3, r5, #31
 801639c:	d50a      	bpl.n	80163b4 <__pow5mult+0x84>
 801639e:	4639      	mov	r1, r7
 80163a0:	4622      	mov	r2, r4
 80163a2:	4630      	mov	r0, r6
 80163a4:	f7ff ff1c 	bl	80161e0 <__multiply>
 80163a8:	4680      	mov	r8, r0
 80163aa:	4639      	mov	r1, r7
 80163ac:	4630      	mov	r0, r6
 80163ae:	f7ff fe4b 	bl	8016048 <_Bfree>
 80163b2:	4647      	mov	r7, r8
 80163b4:	106d      	asrs	r5, r5, #1
 80163b6:	d00b      	beq.n	80163d0 <__pow5mult+0xa0>
 80163b8:	6820      	ldr	r0, [r4, #0]
 80163ba:	b938      	cbnz	r0, 80163cc <__pow5mult+0x9c>
 80163bc:	4622      	mov	r2, r4
 80163be:	4621      	mov	r1, r4
 80163c0:	4630      	mov	r0, r6
 80163c2:	f7ff ff0d 	bl	80161e0 <__multiply>
 80163c6:	6020      	str	r0, [r4, #0]
 80163c8:	f8c0 9000 	str.w	r9, [r0]
 80163cc:	4604      	mov	r4, r0
 80163ce:	e7e4      	b.n	801639a <__pow5mult+0x6a>
 80163d0:	4638      	mov	r0, r7
 80163d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163d6:	bf00      	nop
 80163d8:	08030810 	.word	0x08030810
 80163dc:	08030641 	.word	0x08030641
 80163e0:	080306c4 	.word	0x080306c4

080163e4 <__lshift>:
 80163e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163e8:	460c      	mov	r4, r1
 80163ea:	4607      	mov	r7, r0
 80163ec:	4691      	mov	r9, r2
 80163ee:	6923      	ldr	r3, [r4, #16]
 80163f0:	6849      	ldr	r1, [r1, #4]
 80163f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80163f6:	68a3      	ldr	r3, [r4, #8]
 80163f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80163fc:	f108 0601 	add.w	r6, r8, #1
 8016400:	42b3      	cmp	r3, r6
 8016402:	db0b      	blt.n	801641c <__lshift+0x38>
 8016404:	4638      	mov	r0, r7
 8016406:	f7ff fddf 	bl	8015fc8 <_Balloc>
 801640a:	4605      	mov	r5, r0
 801640c:	b948      	cbnz	r0, 8016422 <__lshift+0x3e>
 801640e:	4602      	mov	r2, r0
 8016410:	f240 11d9 	movw	r1, #473	; 0x1d9
 8016414:	4b29      	ldr	r3, [pc, #164]	; (80164bc <__lshift+0xd8>)
 8016416:	482a      	ldr	r0, [pc, #168]	; (80164c0 <__lshift+0xdc>)
 8016418:	f000 fada 	bl	80169d0 <__assert_func>
 801641c:	3101      	adds	r1, #1
 801641e:	005b      	lsls	r3, r3, #1
 8016420:	e7ee      	b.n	8016400 <__lshift+0x1c>
 8016422:	2300      	movs	r3, #0
 8016424:	f100 0114 	add.w	r1, r0, #20
 8016428:	f100 0210 	add.w	r2, r0, #16
 801642c:	4618      	mov	r0, r3
 801642e:	4553      	cmp	r3, sl
 8016430:	db37      	blt.n	80164a2 <__lshift+0xbe>
 8016432:	6920      	ldr	r0, [r4, #16]
 8016434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016438:	f104 0314 	add.w	r3, r4, #20
 801643c:	f019 091f 	ands.w	r9, r9, #31
 8016440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016444:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016448:	d02f      	beq.n	80164aa <__lshift+0xc6>
 801644a:	468a      	mov	sl, r1
 801644c:	f04f 0c00 	mov.w	ip, #0
 8016450:	f1c9 0e20 	rsb	lr, r9, #32
 8016454:	681a      	ldr	r2, [r3, #0]
 8016456:	fa02 f209 	lsl.w	r2, r2, r9
 801645a:	ea42 020c 	orr.w	r2, r2, ip
 801645e:	f84a 2b04 	str.w	r2, [sl], #4
 8016462:	f853 2b04 	ldr.w	r2, [r3], #4
 8016466:	4298      	cmp	r0, r3
 8016468:	fa22 fc0e 	lsr.w	ip, r2, lr
 801646c:	d8f2      	bhi.n	8016454 <__lshift+0x70>
 801646e:	1b03      	subs	r3, r0, r4
 8016470:	3b15      	subs	r3, #21
 8016472:	f023 0303 	bic.w	r3, r3, #3
 8016476:	3304      	adds	r3, #4
 8016478:	f104 0215 	add.w	r2, r4, #21
 801647c:	4290      	cmp	r0, r2
 801647e:	bf38      	it	cc
 8016480:	2304      	movcc	r3, #4
 8016482:	f841 c003 	str.w	ip, [r1, r3]
 8016486:	f1bc 0f00 	cmp.w	ip, #0
 801648a:	d001      	beq.n	8016490 <__lshift+0xac>
 801648c:	f108 0602 	add.w	r6, r8, #2
 8016490:	3e01      	subs	r6, #1
 8016492:	4638      	mov	r0, r7
 8016494:	4621      	mov	r1, r4
 8016496:	612e      	str	r6, [r5, #16]
 8016498:	f7ff fdd6 	bl	8016048 <_Bfree>
 801649c:	4628      	mov	r0, r5
 801649e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80164a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80164a6:	3301      	adds	r3, #1
 80164a8:	e7c1      	b.n	801642e <__lshift+0x4a>
 80164aa:	3904      	subs	r1, #4
 80164ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80164b0:	4298      	cmp	r0, r3
 80164b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80164b6:	d8f9      	bhi.n	80164ac <__lshift+0xc8>
 80164b8:	e7ea      	b.n	8016490 <__lshift+0xac>
 80164ba:	bf00      	nop
 80164bc:	080306b3 	.word	0x080306b3
 80164c0:	080306c4 	.word	0x080306c4

080164c4 <__mcmp>:
 80164c4:	4603      	mov	r3, r0
 80164c6:	690a      	ldr	r2, [r1, #16]
 80164c8:	6900      	ldr	r0, [r0, #16]
 80164ca:	b530      	push	{r4, r5, lr}
 80164cc:	1a80      	subs	r0, r0, r2
 80164ce:	d10d      	bne.n	80164ec <__mcmp+0x28>
 80164d0:	3314      	adds	r3, #20
 80164d2:	3114      	adds	r1, #20
 80164d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80164d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80164dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80164e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80164e4:	4295      	cmp	r5, r2
 80164e6:	d002      	beq.n	80164ee <__mcmp+0x2a>
 80164e8:	d304      	bcc.n	80164f4 <__mcmp+0x30>
 80164ea:	2001      	movs	r0, #1
 80164ec:	bd30      	pop	{r4, r5, pc}
 80164ee:	42a3      	cmp	r3, r4
 80164f0:	d3f4      	bcc.n	80164dc <__mcmp+0x18>
 80164f2:	e7fb      	b.n	80164ec <__mcmp+0x28>
 80164f4:	f04f 30ff 	mov.w	r0, #4294967295
 80164f8:	e7f8      	b.n	80164ec <__mcmp+0x28>
	...

080164fc <__mdiff>:
 80164fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016500:	460d      	mov	r5, r1
 8016502:	4607      	mov	r7, r0
 8016504:	4611      	mov	r1, r2
 8016506:	4628      	mov	r0, r5
 8016508:	4614      	mov	r4, r2
 801650a:	f7ff ffdb 	bl	80164c4 <__mcmp>
 801650e:	1e06      	subs	r6, r0, #0
 8016510:	d111      	bne.n	8016536 <__mdiff+0x3a>
 8016512:	4631      	mov	r1, r6
 8016514:	4638      	mov	r0, r7
 8016516:	f7ff fd57 	bl	8015fc8 <_Balloc>
 801651a:	4602      	mov	r2, r0
 801651c:	b928      	cbnz	r0, 801652a <__mdiff+0x2e>
 801651e:	f240 2132 	movw	r1, #562	; 0x232
 8016522:	4b3a      	ldr	r3, [pc, #232]	; (801660c <__mdiff+0x110>)
 8016524:	483a      	ldr	r0, [pc, #232]	; (8016610 <__mdiff+0x114>)
 8016526:	f000 fa53 	bl	80169d0 <__assert_func>
 801652a:	2301      	movs	r3, #1
 801652c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016530:	4610      	mov	r0, r2
 8016532:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016536:	bfa4      	itt	ge
 8016538:	4623      	movge	r3, r4
 801653a:	462c      	movge	r4, r5
 801653c:	4638      	mov	r0, r7
 801653e:	6861      	ldr	r1, [r4, #4]
 8016540:	bfa6      	itte	ge
 8016542:	461d      	movge	r5, r3
 8016544:	2600      	movge	r6, #0
 8016546:	2601      	movlt	r6, #1
 8016548:	f7ff fd3e 	bl	8015fc8 <_Balloc>
 801654c:	4602      	mov	r2, r0
 801654e:	b918      	cbnz	r0, 8016558 <__mdiff+0x5c>
 8016550:	f44f 7110 	mov.w	r1, #576	; 0x240
 8016554:	4b2d      	ldr	r3, [pc, #180]	; (801660c <__mdiff+0x110>)
 8016556:	e7e5      	b.n	8016524 <__mdiff+0x28>
 8016558:	f102 0814 	add.w	r8, r2, #20
 801655c:	46c2      	mov	sl, r8
 801655e:	f04f 0c00 	mov.w	ip, #0
 8016562:	6927      	ldr	r7, [r4, #16]
 8016564:	60c6      	str	r6, [r0, #12]
 8016566:	692e      	ldr	r6, [r5, #16]
 8016568:	f104 0014 	add.w	r0, r4, #20
 801656c:	f105 0914 	add.w	r9, r5, #20
 8016570:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8016574:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8016578:	3410      	adds	r4, #16
 801657a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 801657e:	f859 3b04 	ldr.w	r3, [r9], #4
 8016582:	fa1f f18b 	uxth.w	r1, fp
 8016586:	448c      	add	ip, r1
 8016588:	b299      	uxth	r1, r3
 801658a:	0c1b      	lsrs	r3, r3, #16
 801658c:	ebac 0101 	sub.w	r1, ip, r1
 8016590:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8016594:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016598:	b289      	uxth	r1, r1
 801659a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801659e:	454e      	cmp	r6, r9
 80165a0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80165a4:	f84a 3b04 	str.w	r3, [sl], #4
 80165a8:	d8e7      	bhi.n	801657a <__mdiff+0x7e>
 80165aa:	1b73      	subs	r3, r6, r5
 80165ac:	3b15      	subs	r3, #21
 80165ae:	f023 0303 	bic.w	r3, r3, #3
 80165b2:	3515      	adds	r5, #21
 80165b4:	3304      	adds	r3, #4
 80165b6:	42ae      	cmp	r6, r5
 80165b8:	bf38      	it	cc
 80165ba:	2304      	movcc	r3, #4
 80165bc:	4418      	add	r0, r3
 80165be:	4443      	add	r3, r8
 80165c0:	461e      	mov	r6, r3
 80165c2:	4605      	mov	r5, r0
 80165c4:	4575      	cmp	r5, lr
 80165c6:	d30e      	bcc.n	80165e6 <__mdiff+0xea>
 80165c8:	f10e 0103 	add.w	r1, lr, #3
 80165cc:	1a09      	subs	r1, r1, r0
 80165ce:	f021 0103 	bic.w	r1, r1, #3
 80165d2:	3803      	subs	r0, #3
 80165d4:	4586      	cmp	lr, r0
 80165d6:	bf38      	it	cc
 80165d8:	2100      	movcc	r1, #0
 80165da:	4419      	add	r1, r3
 80165dc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80165e0:	b18b      	cbz	r3, 8016606 <__mdiff+0x10a>
 80165e2:	6117      	str	r7, [r2, #16]
 80165e4:	e7a4      	b.n	8016530 <__mdiff+0x34>
 80165e6:	f855 8b04 	ldr.w	r8, [r5], #4
 80165ea:	fa1f f188 	uxth.w	r1, r8
 80165ee:	4461      	add	r1, ip
 80165f0:	140c      	asrs	r4, r1, #16
 80165f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80165f6:	b289      	uxth	r1, r1
 80165f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80165fc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8016600:	f846 1b04 	str.w	r1, [r6], #4
 8016604:	e7de      	b.n	80165c4 <__mdiff+0xc8>
 8016606:	3f01      	subs	r7, #1
 8016608:	e7e8      	b.n	80165dc <__mdiff+0xe0>
 801660a:	bf00      	nop
 801660c:	080306b3 	.word	0x080306b3
 8016610:	080306c4 	.word	0x080306c4

08016614 <__d2b>:
 8016614:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8016618:	2101      	movs	r1, #1
 801661a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801661e:	4690      	mov	r8, r2
 8016620:	461d      	mov	r5, r3
 8016622:	f7ff fcd1 	bl	8015fc8 <_Balloc>
 8016626:	4604      	mov	r4, r0
 8016628:	b930      	cbnz	r0, 8016638 <__d2b+0x24>
 801662a:	4602      	mov	r2, r0
 801662c:	f240 310a 	movw	r1, #778	; 0x30a
 8016630:	4b24      	ldr	r3, [pc, #144]	; (80166c4 <__d2b+0xb0>)
 8016632:	4825      	ldr	r0, [pc, #148]	; (80166c8 <__d2b+0xb4>)
 8016634:	f000 f9cc 	bl	80169d0 <__assert_func>
 8016638:	f3c5 0313 	ubfx	r3, r5, #0, #20
 801663c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8016640:	bb2d      	cbnz	r5, 801668e <__d2b+0x7a>
 8016642:	9301      	str	r3, [sp, #4]
 8016644:	f1b8 0300 	subs.w	r3, r8, #0
 8016648:	d026      	beq.n	8016698 <__d2b+0x84>
 801664a:	4668      	mov	r0, sp
 801664c:	9300      	str	r3, [sp, #0]
 801664e:	f7ff fd83 	bl	8016158 <__lo0bits>
 8016652:	9900      	ldr	r1, [sp, #0]
 8016654:	b1f0      	cbz	r0, 8016694 <__d2b+0x80>
 8016656:	9a01      	ldr	r2, [sp, #4]
 8016658:	f1c0 0320 	rsb	r3, r0, #32
 801665c:	fa02 f303 	lsl.w	r3, r2, r3
 8016660:	430b      	orrs	r3, r1
 8016662:	40c2      	lsrs	r2, r0
 8016664:	6163      	str	r3, [r4, #20]
 8016666:	9201      	str	r2, [sp, #4]
 8016668:	9b01      	ldr	r3, [sp, #4]
 801666a:	2b00      	cmp	r3, #0
 801666c:	bf14      	ite	ne
 801666e:	2102      	movne	r1, #2
 8016670:	2101      	moveq	r1, #1
 8016672:	61a3      	str	r3, [r4, #24]
 8016674:	6121      	str	r1, [r4, #16]
 8016676:	b1c5      	cbz	r5, 80166aa <__d2b+0x96>
 8016678:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801667c:	4405      	add	r5, r0
 801667e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016682:	603d      	str	r5, [r7, #0]
 8016684:	6030      	str	r0, [r6, #0]
 8016686:	4620      	mov	r0, r4
 8016688:	b002      	add	sp, #8
 801668a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801668e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016692:	e7d6      	b.n	8016642 <__d2b+0x2e>
 8016694:	6161      	str	r1, [r4, #20]
 8016696:	e7e7      	b.n	8016668 <__d2b+0x54>
 8016698:	a801      	add	r0, sp, #4
 801669a:	f7ff fd5d 	bl	8016158 <__lo0bits>
 801669e:	2101      	movs	r1, #1
 80166a0:	9b01      	ldr	r3, [sp, #4]
 80166a2:	6121      	str	r1, [r4, #16]
 80166a4:	6163      	str	r3, [r4, #20]
 80166a6:	3020      	adds	r0, #32
 80166a8:	e7e5      	b.n	8016676 <__d2b+0x62>
 80166aa:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80166ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80166b2:	6038      	str	r0, [r7, #0]
 80166b4:	6918      	ldr	r0, [r3, #16]
 80166b6:	f7ff fd2f 	bl	8016118 <__hi0bits>
 80166ba:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80166be:	6031      	str	r1, [r6, #0]
 80166c0:	e7e1      	b.n	8016686 <__d2b+0x72>
 80166c2:	bf00      	nop
 80166c4:	080306b3 	.word	0x080306b3
 80166c8:	080306c4 	.word	0x080306c4

080166cc <_calloc_r>:
 80166cc:	b570      	push	{r4, r5, r6, lr}
 80166ce:	fba1 5402 	umull	r5, r4, r1, r2
 80166d2:	b934      	cbnz	r4, 80166e2 <_calloc_r+0x16>
 80166d4:	4629      	mov	r1, r5
 80166d6:	f7fd ff8d 	bl	80145f4 <_malloc_r>
 80166da:	4606      	mov	r6, r0
 80166dc:	b928      	cbnz	r0, 80166ea <_calloc_r+0x1e>
 80166de:	4630      	mov	r0, r6
 80166e0:	bd70      	pop	{r4, r5, r6, pc}
 80166e2:	220c      	movs	r2, #12
 80166e4:	2600      	movs	r6, #0
 80166e6:	6002      	str	r2, [r0, #0]
 80166e8:	e7f9      	b.n	80166de <_calloc_r+0x12>
 80166ea:	462a      	mov	r2, r5
 80166ec:	4621      	mov	r1, r4
 80166ee:	f7fd ff11 	bl	8014514 <memset>
 80166f2:	e7f4      	b.n	80166de <_calloc_r+0x12>

080166f4 <__ssputs_r>:
 80166f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166f8:	688e      	ldr	r6, [r1, #8]
 80166fa:	4682      	mov	sl, r0
 80166fc:	429e      	cmp	r6, r3
 80166fe:	460c      	mov	r4, r1
 8016700:	4690      	mov	r8, r2
 8016702:	461f      	mov	r7, r3
 8016704:	d838      	bhi.n	8016778 <__ssputs_r+0x84>
 8016706:	898a      	ldrh	r2, [r1, #12]
 8016708:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801670c:	d032      	beq.n	8016774 <__ssputs_r+0x80>
 801670e:	6825      	ldr	r5, [r4, #0]
 8016710:	6909      	ldr	r1, [r1, #16]
 8016712:	3301      	adds	r3, #1
 8016714:	eba5 0901 	sub.w	r9, r5, r1
 8016718:	6965      	ldr	r5, [r4, #20]
 801671a:	444b      	add	r3, r9
 801671c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016720:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016724:	106d      	asrs	r5, r5, #1
 8016726:	429d      	cmp	r5, r3
 8016728:	bf38      	it	cc
 801672a:	461d      	movcc	r5, r3
 801672c:	0553      	lsls	r3, r2, #21
 801672e:	d531      	bpl.n	8016794 <__ssputs_r+0xa0>
 8016730:	4629      	mov	r1, r5
 8016732:	f7fd ff5f 	bl	80145f4 <_malloc_r>
 8016736:	4606      	mov	r6, r0
 8016738:	b950      	cbnz	r0, 8016750 <__ssputs_r+0x5c>
 801673a:	230c      	movs	r3, #12
 801673c:	f04f 30ff 	mov.w	r0, #4294967295
 8016740:	f8ca 3000 	str.w	r3, [sl]
 8016744:	89a3      	ldrh	r3, [r4, #12]
 8016746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801674a:	81a3      	strh	r3, [r4, #12]
 801674c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016750:	464a      	mov	r2, r9
 8016752:	6921      	ldr	r1, [r4, #16]
 8016754:	f7fd fed0 	bl	80144f8 <memcpy>
 8016758:	89a3      	ldrh	r3, [r4, #12]
 801675a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801675e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016762:	81a3      	strh	r3, [r4, #12]
 8016764:	6126      	str	r6, [r4, #16]
 8016766:	444e      	add	r6, r9
 8016768:	6026      	str	r6, [r4, #0]
 801676a:	463e      	mov	r6, r7
 801676c:	6165      	str	r5, [r4, #20]
 801676e:	eba5 0509 	sub.w	r5, r5, r9
 8016772:	60a5      	str	r5, [r4, #8]
 8016774:	42be      	cmp	r6, r7
 8016776:	d900      	bls.n	801677a <__ssputs_r+0x86>
 8016778:	463e      	mov	r6, r7
 801677a:	4632      	mov	r2, r6
 801677c:	4641      	mov	r1, r8
 801677e:	6820      	ldr	r0, [r4, #0]
 8016780:	f000 f968 	bl	8016a54 <memmove>
 8016784:	68a3      	ldr	r3, [r4, #8]
 8016786:	2000      	movs	r0, #0
 8016788:	1b9b      	subs	r3, r3, r6
 801678a:	60a3      	str	r3, [r4, #8]
 801678c:	6823      	ldr	r3, [r4, #0]
 801678e:	4433      	add	r3, r6
 8016790:	6023      	str	r3, [r4, #0]
 8016792:	e7db      	b.n	801674c <__ssputs_r+0x58>
 8016794:	462a      	mov	r2, r5
 8016796:	f000 f977 	bl	8016a88 <_realloc_r>
 801679a:	4606      	mov	r6, r0
 801679c:	2800      	cmp	r0, #0
 801679e:	d1e1      	bne.n	8016764 <__ssputs_r+0x70>
 80167a0:	4650      	mov	r0, sl
 80167a2:	6921      	ldr	r1, [r4, #16]
 80167a4:	f7fd febe 	bl	8014524 <_free_r>
 80167a8:	e7c7      	b.n	801673a <__ssputs_r+0x46>
	...

080167ac <_svfiprintf_r>:
 80167ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167b0:	4698      	mov	r8, r3
 80167b2:	898b      	ldrh	r3, [r1, #12]
 80167b4:	4607      	mov	r7, r0
 80167b6:	061b      	lsls	r3, r3, #24
 80167b8:	460d      	mov	r5, r1
 80167ba:	4614      	mov	r4, r2
 80167bc:	b09d      	sub	sp, #116	; 0x74
 80167be:	d50e      	bpl.n	80167de <_svfiprintf_r+0x32>
 80167c0:	690b      	ldr	r3, [r1, #16]
 80167c2:	b963      	cbnz	r3, 80167de <_svfiprintf_r+0x32>
 80167c4:	2140      	movs	r1, #64	; 0x40
 80167c6:	f7fd ff15 	bl	80145f4 <_malloc_r>
 80167ca:	6028      	str	r0, [r5, #0]
 80167cc:	6128      	str	r0, [r5, #16]
 80167ce:	b920      	cbnz	r0, 80167da <_svfiprintf_r+0x2e>
 80167d0:	230c      	movs	r3, #12
 80167d2:	603b      	str	r3, [r7, #0]
 80167d4:	f04f 30ff 	mov.w	r0, #4294967295
 80167d8:	e0d1      	b.n	801697e <_svfiprintf_r+0x1d2>
 80167da:	2340      	movs	r3, #64	; 0x40
 80167dc:	616b      	str	r3, [r5, #20]
 80167de:	2300      	movs	r3, #0
 80167e0:	9309      	str	r3, [sp, #36]	; 0x24
 80167e2:	2320      	movs	r3, #32
 80167e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80167e8:	2330      	movs	r3, #48	; 0x30
 80167ea:	f04f 0901 	mov.w	r9, #1
 80167ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80167f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8016998 <_svfiprintf_r+0x1ec>
 80167f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80167fa:	4623      	mov	r3, r4
 80167fc:	469a      	mov	sl, r3
 80167fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016802:	b10a      	cbz	r2, 8016808 <_svfiprintf_r+0x5c>
 8016804:	2a25      	cmp	r2, #37	; 0x25
 8016806:	d1f9      	bne.n	80167fc <_svfiprintf_r+0x50>
 8016808:	ebba 0b04 	subs.w	fp, sl, r4
 801680c:	d00b      	beq.n	8016826 <_svfiprintf_r+0x7a>
 801680e:	465b      	mov	r3, fp
 8016810:	4622      	mov	r2, r4
 8016812:	4629      	mov	r1, r5
 8016814:	4638      	mov	r0, r7
 8016816:	f7ff ff6d 	bl	80166f4 <__ssputs_r>
 801681a:	3001      	adds	r0, #1
 801681c:	f000 80aa 	beq.w	8016974 <_svfiprintf_r+0x1c8>
 8016820:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016822:	445a      	add	r2, fp
 8016824:	9209      	str	r2, [sp, #36]	; 0x24
 8016826:	f89a 3000 	ldrb.w	r3, [sl]
 801682a:	2b00      	cmp	r3, #0
 801682c:	f000 80a2 	beq.w	8016974 <_svfiprintf_r+0x1c8>
 8016830:	2300      	movs	r3, #0
 8016832:	f04f 32ff 	mov.w	r2, #4294967295
 8016836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801683a:	f10a 0a01 	add.w	sl, sl, #1
 801683e:	9304      	str	r3, [sp, #16]
 8016840:	9307      	str	r3, [sp, #28]
 8016842:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016846:	931a      	str	r3, [sp, #104]	; 0x68
 8016848:	4654      	mov	r4, sl
 801684a:	2205      	movs	r2, #5
 801684c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016850:	4851      	ldr	r0, [pc, #324]	; (8016998 <_svfiprintf_r+0x1ec>)
 8016852:	f7ff fb9f 	bl	8015f94 <memchr>
 8016856:	9a04      	ldr	r2, [sp, #16]
 8016858:	b9d8      	cbnz	r0, 8016892 <_svfiprintf_r+0xe6>
 801685a:	06d0      	lsls	r0, r2, #27
 801685c:	bf44      	itt	mi
 801685e:	2320      	movmi	r3, #32
 8016860:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016864:	0711      	lsls	r1, r2, #28
 8016866:	bf44      	itt	mi
 8016868:	232b      	movmi	r3, #43	; 0x2b
 801686a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801686e:	f89a 3000 	ldrb.w	r3, [sl]
 8016872:	2b2a      	cmp	r3, #42	; 0x2a
 8016874:	d015      	beq.n	80168a2 <_svfiprintf_r+0xf6>
 8016876:	4654      	mov	r4, sl
 8016878:	2000      	movs	r0, #0
 801687a:	f04f 0c0a 	mov.w	ip, #10
 801687e:	9a07      	ldr	r2, [sp, #28]
 8016880:	4621      	mov	r1, r4
 8016882:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016886:	3b30      	subs	r3, #48	; 0x30
 8016888:	2b09      	cmp	r3, #9
 801688a:	d94e      	bls.n	801692a <_svfiprintf_r+0x17e>
 801688c:	b1b0      	cbz	r0, 80168bc <_svfiprintf_r+0x110>
 801688e:	9207      	str	r2, [sp, #28]
 8016890:	e014      	b.n	80168bc <_svfiprintf_r+0x110>
 8016892:	eba0 0308 	sub.w	r3, r0, r8
 8016896:	fa09 f303 	lsl.w	r3, r9, r3
 801689a:	4313      	orrs	r3, r2
 801689c:	46a2      	mov	sl, r4
 801689e:	9304      	str	r3, [sp, #16]
 80168a0:	e7d2      	b.n	8016848 <_svfiprintf_r+0x9c>
 80168a2:	9b03      	ldr	r3, [sp, #12]
 80168a4:	1d19      	adds	r1, r3, #4
 80168a6:	681b      	ldr	r3, [r3, #0]
 80168a8:	9103      	str	r1, [sp, #12]
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	bfbb      	ittet	lt
 80168ae:	425b      	neglt	r3, r3
 80168b0:	f042 0202 	orrlt.w	r2, r2, #2
 80168b4:	9307      	strge	r3, [sp, #28]
 80168b6:	9307      	strlt	r3, [sp, #28]
 80168b8:	bfb8      	it	lt
 80168ba:	9204      	strlt	r2, [sp, #16]
 80168bc:	7823      	ldrb	r3, [r4, #0]
 80168be:	2b2e      	cmp	r3, #46	; 0x2e
 80168c0:	d10c      	bne.n	80168dc <_svfiprintf_r+0x130>
 80168c2:	7863      	ldrb	r3, [r4, #1]
 80168c4:	2b2a      	cmp	r3, #42	; 0x2a
 80168c6:	d135      	bne.n	8016934 <_svfiprintf_r+0x188>
 80168c8:	9b03      	ldr	r3, [sp, #12]
 80168ca:	3402      	adds	r4, #2
 80168cc:	1d1a      	adds	r2, r3, #4
 80168ce:	681b      	ldr	r3, [r3, #0]
 80168d0:	9203      	str	r2, [sp, #12]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	bfb8      	it	lt
 80168d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80168da:	9305      	str	r3, [sp, #20]
 80168dc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 801699c <_svfiprintf_r+0x1f0>
 80168e0:	2203      	movs	r2, #3
 80168e2:	4650      	mov	r0, sl
 80168e4:	7821      	ldrb	r1, [r4, #0]
 80168e6:	f7ff fb55 	bl	8015f94 <memchr>
 80168ea:	b140      	cbz	r0, 80168fe <_svfiprintf_r+0x152>
 80168ec:	2340      	movs	r3, #64	; 0x40
 80168ee:	eba0 000a 	sub.w	r0, r0, sl
 80168f2:	fa03 f000 	lsl.w	r0, r3, r0
 80168f6:	9b04      	ldr	r3, [sp, #16]
 80168f8:	3401      	adds	r4, #1
 80168fa:	4303      	orrs	r3, r0
 80168fc:	9304      	str	r3, [sp, #16]
 80168fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016902:	2206      	movs	r2, #6
 8016904:	4826      	ldr	r0, [pc, #152]	; (80169a0 <_svfiprintf_r+0x1f4>)
 8016906:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801690a:	f7ff fb43 	bl	8015f94 <memchr>
 801690e:	2800      	cmp	r0, #0
 8016910:	d038      	beq.n	8016984 <_svfiprintf_r+0x1d8>
 8016912:	4b24      	ldr	r3, [pc, #144]	; (80169a4 <_svfiprintf_r+0x1f8>)
 8016914:	bb1b      	cbnz	r3, 801695e <_svfiprintf_r+0x1b2>
 8016916:	9b03      	ldr	r3, [sp, #12]
 8016918:	3307      	adds	r3, #7
 801691a:	f023 0307 	bic.w	r3, r3, #7
 801691e:	3308      	adds	r3, #8
 8016920:	9303      	str	r3, [sp, #12]
 8016922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016924:	4433      	add	r3, r6
 8016926:	9309      	str	r3, [sp, #36]	; 0x24
 8016928:	e767      	b.n	80167fa <_svfiprintf_r+0x4e>
 801692a:	460c      	mov	r4, r1
 801692c:	2001      	movs	r0, #1
 801692e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016932:	e7a5      	b.n	8016880 <_svfiprintf_r+0xd4>
 8016934:	2300      	movs	r3, #0
 8016936:	f04f 0c0a 	mov.w	ip, #10
 801693a:	4619      	mov	r1, r3
 801693c:	3401      	adds	r4, #1
 801693e:	9305      	str	r3, [sp, #20]
 8016940:	4620      	mov	r0, r4
 8016942:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016946:	3a30      	subs	r2, #48	; 0x30
 8016948:	2a09      	cmp	r2, #9
 801694a:	d903      	bls.n	8016954 <_svfiprintf_r+0x1a8>
 801694c:	2b00      	cmp	r3, #0
 801694e:	d0c5      	beq.n	80168dc <_svfiprintf_r+0x130>
 8016950:	9105      	str	r1, [sp, #20]
 8016952:	e7c3      	b.n	80168dc <_svfiprintf_r+0x130>
 8016954:	4604      	mov	r4, r0
 8016956:	2301      	movs	r3, #1
 8016958:	fb0c 2101 	mla	r1, ip, r1, r2
 801695c:	e7f0      	b.n	8016940 <_svfiprintf_r+0x194>
 801695e:	ab03      	add	r3, sp, #12
 8016960:	9300      	str	r3, [sp, #0]
 8016962:	462a      	mov	r2, r5
 8016964:	4638      	mov	r0, r7
 8016966:	4b10      	ldr	r3, [pc, #64]	; (80169a8 <_svfiprintf_r+0x1fc>)
 8016968:	a904      	add	r1, sp, #16
 801696a:	f7fd ff55 	bl	8014818 <_printf_float>
 801696e:	1c42      	adds	r2, r0, #1
 8016970:	4606      	mov	r6, r0
 8016972:	d1d6      	bne.n	8016922 <_svfiprintf_r+0x176>
 8016974:	89ab      	ldrh	r3, [r5, #12]
 8016976:	065b      	lsls	r3, r3, #25
 8016978:	f53f af2c 	bmi.w	80167d4 <_svfiprintf_r+0x28>
 801697c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801697e:	b01d      	add	sp, #116	; 0x74
 8016980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016984:	ab03      	add	r3, sp, #12
 8016986:	9300      	str	r3, [sp, #0]
 8016988:	462a      	mov	r2, r5
 801698a:	4638      	mov	r0, r7
 801698c:	4b06      	ldr	r3, [pc, #24]	; (80169a8 <_svfiprintf_r+0x1fc>)
 801698e:	a904      	add	r1, sp, #16
 8016990:	f7fe f9de 	bl	8014d50 <_printf_i>
 8016994:	e7eb      	b.n	801696e <_svfiprintf_r+0x1c2>
 8016996:	bf00      	nop
 8016998:	0803081c 	.word	0x0803081c
 801699c:	08030822 	.word	0x08030822
 80169a0:	08030826 	.word	0x08030826
 80169a4:	08014819 	.word	0x08014819
 80169a8:	080166f5 	.word	0x080166f5

080169ac <_read_r>:
 80169ac:	b538      	push	{r3, r4, r5, lr}
 80169ae:	4604      	mov	r4, r0
 80169b0:	4608      	mov	r0, r1
 80169b2:	4611      	mov	r1, r2
 80169b4:	2200      	movs	r2, #0
 80169b6:	4d05      	ldr	r5, [pc, #20]	; (80169cc <_read_r+0x20>)
 80169b8:	602a      	str	r2, [r5, #0]
 80169ba:	461a      	mov	r2, r3
 80169bc:	f7ec faa9 	bl	8002f12 <_read>
 80169c0:	1c43      	adds	r3, r0, #1
 80169c2:	d102      	bne.n	80169ca <_read_r+0x1e>
 80169c4:	682b      	ldr	r3, [r5, #0]
 80169c6:	b103      	cbz	r3, 80169ca <_read_r+0x1e>
 80169c8:	6023      	str	r3, [r4, #0]
 80169ca:	bd38      	pop	{r3, r4, r5, pc}
 80169cc:	200015f8 	.word	0x200015f8

080169d0 <__assert_func>:
 80169d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80169d2:	4614      	mov	r4, r2
 80169d4:	461a      	mov	r2, r3
 80169d6:	4b09      	ldr	r3, [pc, #36]	; (80169fc <__assert_func+0x2c>)
 80169d8:	4605      	mov	r5, r0
 80169da:	681b      	ldr	r3, [r3, #0]
 80169dc:	68d8      	ldr	r0, [r3, #12]
 80169de:	b14c      	cbz	r4, 80169f4 <__assert_func+0x24>
 80169e0:	4b07      	ldr	r3, [pc, #28]	; (8016a00 <__assert_func+0x30>)
 80169e2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80169e6:	9100      	str	r1, [sp, #0]
 80169e8:	462b      	mov	r3, r5
 80169ea:	4906      	ldr	r1, [pc, #24]	; (8016a04 <__assert_func+0x34>)
 80169ec:	f000 f80e 	bl	8016a0c <fiprintf>
 80169f0:	f000 fa9e 	bl	8016f30 <abort>
 80169f4:	4b04      	ldr	r3, [pc, #16]	; (8016a08 <__assert_func+0x38>)
 80169f6:	461c      	mov	r4, r3
 80169f8:	e7f3      	b.n	80169e2 <__assert_func+0x12>
 80169fa:	bf00      	nop
 80169fc:	20000148 	.word	0x20000148
 8016a00:	0803082d 	.word	0x0803082d
 8016a04:	0803083a 	.word	0x0803083a
 8016a08:	08030868 	.word	0x08030868

08016a0c <fiprintf>:
 8016a0c:	b40e      	push	{r1, r2, r3}
 8016a0e:	b503      	push	{r0, r1, lr}
 8016a10:	4601      	mov	r1, r0
 8016a12:	ab03      	add	r3, sp, #12
 8016a14:	4805      	ldr	r0, [pc, #20]	; (8016a2c <fiprintf+0x20>)
 8016a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8016a1a:	6800      	ldr	r0, [r0, #0]
 8016a1c:	9301      	str	r3, [sp, #4]
 8016a1e:	f000 f889 	bl	8016b34 <_vfiprintf_r>
 8016a22:	b002      	add	sp, #8
 8016a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8016a28:	b003      	add	sp, #12
 8016a2a:	4770      	bx	lr
 8016a2c:	20000148 	.word	0x20000148

08016a30 <__ascii_mbtowc>:
 8016a30:	b082      	sub	sp, #8
 8016a32:	b901      	cbnz	r1, 8016a36 <__ascii_mbtowc+0x6>
 8016a34:	a901      	add	r1, sp, #4
 8016a36:	b142      	cbz	r2, 8016a4a <__ascii_mbtowc+0x1a>
 8016a38:	b14b      	cbz	r3, 8016a4e <__ascii_mbtowc+0x1e>
 8016a3a:	7813      	ldrb	r3, [r2, #0]
 8016a3c:	600b      	str	r3, [r1, #0]
 8016a3e:	7812      	ldrb	r2, [r2, #0]
 8016a40:	1e10      	subs	r0, r2, #0
 8016a42:	bf18      	it	ne
 8016a44:	2001      	movne	r0, #1
 8016a46:	b002      	add	sp, #8
 8016a48:	4770      	bx	lr
 8016a4a:	4610      	mov	r0, r2
 8016a4c:	e7fb      	b.n	8016a46 <__ascii_mbtowc+0x16>
 8016a4e:	f06f 0001 	mvn.w	r0, #1
 8016a52:	e7f8      	b.n	8016a46 <__ascii_mbtowc+0x16>

08016a54 <memmove>:
 8016a54:	4288      	cmp	r0, r1
 8016a56:	b510      	push	{r4, lr}
 8016a58:	eb01 0402 	add.w	r4, r1, r2
 8016a5c:	d902      	bls.n	8016a64 <memmove+0x10>
 8016a5e:	4284      	cmp	r4, r0
 8016a60:	4623      	mov	r3, r4
 8016a62:	d807      	bhi.n	8016a74 <memmove+0x20>
 8016a64:	1e43      	subs	r3, r0, #1
 8016a66:	42a1      	cmp	r1, r4
 8016a68:	d008      	beq.n	8016a7c <memmove+0x28>
 8016a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016a72:	e7f8      	b.n	8016a66 <memmove+0x12>
 8016a74:	4601      	mov	r1, r0
 8016a76:	4402      	add	r2, r0
 8016a78:	428a      	cmp	r2, r1
 8016a7a:	d100      	bne.n	8016a7e <memmove+0x2a>
 8016a7c:	bd10      	pop	{r4, pc}
 8016a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016a86:	e7f7      	b.n	8016a78 <memmove+0x24>

08016a88 <_realloc_r>:
 8016a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a8c:	4680      	mov	r8, r0
 8016a8e:	4614      	mov	r4, r2
 8016a90:	460e      	mov	r6, r1
 8016a92:	b921      	cbnz	r1, 8016a9e <_realloc_r+0x16>
 8016a94:	4611      	mov	r1, r2
 8016a96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016a9a:	f7fd bdab 	b.w	80145f4 <_malloc_r>
 8016a9e:	b92a      	cbnz	r2, 8016aac <_realloc_r+0x24>
 8016aa0:	f7fd fd40 	bl	8014524 <_free_r>
 8016aa4:	4625      	mov	r5, r4
 8016aa6:	4628      	mov	r0, r5
 8016aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016aac:	f000 faac 	bl	8017008 <_malloc_usable_size_r>
 8016ab0:	4284      	cmp	r4, r0
 8016ab2:	4607      	mov	r7, r0
 8016ab4:	d802      	bhi.n	8016abc <_realloc_r+0x34>
 8016ab6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016aba:	d812      	bhi.n	8016ae2 <_realloc_r+0x5a>
 8016abc:	4621      	mov	r1, r4
 8016abe:	4640      	mov	r0, r8
 8016ac0:	f7fd fd98 	bl	80145f4 <_malloc_r>
 8016ac4:	4605      	mov	r5, r0
 8016ac6:	2800      	cmp	r0, #0
 8016ac8:	d0ed      	beq.n	8016aa6 <_realloc_r+0x1e>
 8016aca:	42bc      	cmp	r4, r7
 8016acc:	4622      	mov	r2, r4
 8016ace:	4631      	mov	r1, r6
 8016ad0:	bf28      	it	cs
 8016ad2:	463a      	movcs	r2, r7
 8016ad4:	f7fd fd10 	bl	80144f8 <memcpy>
 8016ad8:	4631      	mov	r1, r6
 8016ada:	4640      	mov	r0, r8
 8016adc:	f7fd fd22 	bl	8014524 <_free_r>
 8016ae0:	e7e1      	b.n	8016aa6 <_realloc_r+0x1e>
 8016ae2:	4635      	mov	r5, r6
 8016ae4:	e7df      	b.n	8016aa6 <_realloc_r+0x1e>

08016ae6 <__sfputc_r>:
 8016ae6:	6893      	ldr	r3, [r2, #8]
 8016ae8:	b410      	push	{r4}
 8016aea:	3b01      	subs	r3, #1
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	6093      	str	r3, [r2, #8]
 8016af0:	da07      	bge.n	8016b02 <__sfputc_r+0x1c>
 8016af2:	6994      	ldr	r4, [r2, #24]
 8016af4:	42a3      	cmp	r3, r4
 8016af6:	db01      	blt.n	8016afc <__sfputc_r+0x16>
 8016af8:	290a      	cmp	r1, #10
 8016afa:	d102      	bne.n	8016b02 <__sfputc_r+0x1c>
 8016afc:	bc10      	pop	{r4}
 8016afe:	f000 b949 	b.w	8016d94 <__swbuf_r>
 8016b02:	6813      	ldr	r3, [r2, #0]
 8016b04:	1c58      	adds	r0, r3, #1
 8016b06:	6010      	str	r0, [r2, #0]
 8016b08:	7019      	strb	r1, [r3, #0]
 8016b0a:	4608      	mov	r0, r1
 8016b0c:	bc10      	pop	{r4}
 8016b0e:	4770      	bx	lr

08016b10 <__sfputs_r>:
 8016b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b12:	4606      	mov	r6, r0
 8016b14:	460f      	mov	r7, r1
 8016b16:	4614      	mov	r4, r2
 8016b18:	18d5      	adds	r5, r2, r3
 8016b1a:	42ac      	cmp	r4, r5
 8016b1c:	d101      	bne.n	8016b22 <__sfputs_r+0x12>
 8016b1e:	2000      	movs	r0, #0
 8016b20:	e007      	b.n	8016b32 <__sfputs_r+0x22>
 8016b22:	463a      	mov	r2, r7
 8016b24:	4630      	mov	r0, r6
 8016b26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b2a:	f7ff ffdc 	bl	8016ae6 <__sfputc_r>
 8016b2e:	1c43      	adds	r3, r0, #1
 8016b30:	d1f3      	bne.n	8016b1a <__sfputs_r+0xa>
 8016b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016b34 <_vfiprintf_r>:
 8016b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b38:	460d      	mov	r5, r1
 8016b3a:	4614      	mov	r4, r2
 8016b3c:	4698      	mov	r8, r3
 8016b3e:	4606      	mov	r6, r0
 8016b40:	b09d      	sub	sp, #116	; 0x74
 8016b42:	b118      	cbz	r0, 8016b4c <_vfiprintf_r+0x18>
 8016b44:	6983      	ldr	r3, [r0, #24]
 8016b46:	b90b      	cbnz	r3, 8016b4c <_vfiprintf_r+0x18>
 8016b48:	f7fd fc00 	bl	801434c <__sinit>
 8016b4c:	4b89      	ldr	r3, [pc, #548]	; (8016d74 <_vfiprintf_r+0x240>)
 8016b4e:	429d      	cmp	r5, r3
 8016b50:	d11b      	bne.n	8016b8a <_vfiprintf_r+0x56>
 8016b52:	6875      	ldr	r5, [r6, #4]
 8016b54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b56:	07d9      	lsls	r1, r3, #31
 8016b58:	d405      	bmi.n	8016b66 <_vfiprintf_r+0x32>
 8016b5a:	89ab      	ldrh	r3, [r5, #12]
 8016b5c:	059a      	lsls	r2, r3, #22
 8016b5e:	d402      	bmi.n	8016b66 <_vfiprintf_r+0x32>
 8016b60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016b62:	f7fd fcb6 	bl	80144d2 <__retarget_lock_acquire_recursive>
 8016b66:	89ab      	ldrh	r3, [r5, #12]
 8016b68:	071b      	lsls	r3, r3, #28
 8016b6a:	d501      	bpl.n	8016b70 <_vfiprintf_r+0x3c>
 8016b6c:	692b      	ldr	r3, [r5, #16]
 8016b6e:	b9eb      	cbnz	r3, 8016bac <_vfiprintf_r+0x78>
 8016b70:	4629      	mov	r1, r5
 8016b72:	4630      	mov	r0, r6
 8016b74:	f000 f96e 	bl	8016e54 <__swsetup_r>
 8016b78:	b1c0      	cbz	r0, 8016bac <_vfiprintf_r+0x78>
 8016b7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b7c:	07dc      	lsls	r4, r3, #31
 8016b7e:	d50e      	bpl.n	8016b9e <_vfiprintf_r+0x6a>
 8016b80:	f04f 30ff 	mov.w	r0, #4294967295
 8016b84:	b01d      	add	sp, #116	; 0x74
 8016b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b8a:	4b7b      	ldr	r3, [pc, #492]	; (8016d78 <_vfiprintf_r+0x244>)
 8016b8c:	429d      	cmp	r5, r3
 8016b8e:	d101      	bne.n	8016b94 <_vfiprintf_r+0x60>
 8016b90:	68b5      	ldr	r5, [r6, #8]
 8016b92:	e7df      	b.n	8016b54 <_vfiprintf_r+0x20>
 8016b94:	4b79      	ldr	r3, [pc, #484]	; (8016d7c <_vfiprintf_r+0x248>)
 8016b96:	429d      	cmp	r5, r3
 8016b98:	bf08      	it	eq
 8016b9a:	68f5      	ldreq	r5, [r6, #12]
 8016b9c:	e7da      	b.n	8016b54 <_vfiprintf_r+0x20>
 8016b9e:	89ab      	ldrh	r3, [r5, #12]
 8016ba0:	0598      	lsls	r0, r3, #22
 8016ba2:	d4ed      	bmi.n	8016b80 <_vfiprintf_r+0x4c>
 8016ba4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016ba6:	f7fd fc95 	bl	80144d4 <__retarget_lock_release_recursive>
 8016baa:	e7e9      	b.n	8016b80 <_vfiprintf_r+0x4c>
 8016bac:	2300      	movs	r3, #0
 8016bae:	9309      	str	r3, [sp, #36]	; 0x24
 8016bb0:	2320      	movs	r3, #32
 8016bb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016bb6:	2330      	movs	r3, #48	; 0x30
 8016bb8:	f04f 0901 	mov.w	r9, #1
 8016bbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8016bc0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8016d80 <_vfiprintf_r+0x24c>
 8016bc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016bc8:	4623      	mov	r3, r4
 8016bca:	469a      	mov	sl, r3
 8016bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016bd0:	b10a      	cbz	r2, 8016bd6 <_vfiprintf_r+0xa2>
 8016bd2:	2a25      	cmp	r2, #37	; 0x25
 8016bd4:	d1f9      	bne.n	8016bca <_vfiprintf_r+0x96>
 8016bd6:	ebba 0b04 	subs.w	fp, sl, r4
 8016bda:	d00b      	beq.n	8016bf4 <_vfiprintf_r+0xc0>
 8016bdc:	465b      	mov	r3, fp
 8016bde:	4622      	mov	r2, r4
 8016be0:	4629      	mov	r1, r5
 8016be2:	4630      	mov	r0, r6
 8016be4:	f7ff ff94 	bl	8016b10 <__sfputs_r>
 8016be8:	3001      	adds	r0, #1
 8016bea:	f000 80aa 	beq.w	8016d42 <_vfiprintf_r+0x20e>
 8016bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016bf0:	445a      	add	r2, fp
 8016bf2:	9209      	str	r2, [sp, #36]	; 0x24
 8016bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	f000 80a2 	beq.w	8016d42 <_vfiprintf_r+0x20e>
 8016bfe:	2300      	movs	r3, #0
 8016c00:	f04f 32ff 	mov.w	r2, #4294967295
 8016c04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c08:	f10a 0a01 	add.w	sl, sl, #1
 8016c0c:	9304      	str	r3, [sp, #16]
 8016c0e:	9307      	str	r3, [sp, #28]
 8016c10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016c14:	931a      	str	r3, [sp, #104]	; 0x68
 8016c16:	4654      	mov	r4, sl
 8016c18:	2205      	movs	r2, #5
 8016c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c1e:	4858      	ldr	r0, [pc, #352]	; (8016d80 <_vfiprintf_r+0x24c>)
 8016c20:	f7ff f9b8 	bl	8015f94 <memchr>
 8016c24:	9a04      	ldr	r2, [sp, #16]
 8016c26:	b9d8      	cbnz	r0, 8016c60 <_vfiprintf_r+0x12c>
 8016c28:	06d1      	lsls	r1, r2, #27
 8016c2a:	bf44      	itt	mi
 8016c2c:	2320      	movmi	r3, #32
 8016c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c32:	0713      	lsls	r3, r2, #28
 8016c34:	bf44      	itt	mi
 8016c36:	232b      	movmi	r3, #43	; 0x2b
 8016c38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8016c40:	2b2a      	cmp	r3, #42	; 0x2a
 8016c42:	d015      	beq.n	8016c70 <_vfiprintf_r+0x13c>
 8016c44:	4654      	mov	r4, sl
 8016c46:	2000      	movs	r0, #0
 8016c48:	f04f 0c0a 	mov.w	ip, #10
 8016c4c:	9a07      	ldr	r2, [sp, #28]
 8016c4e:	4621      	mov	r1, r4
 8016c50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c54:	3b30      	subs	r3, #48	; 0x30
 8016c56:	2b09      	cmp	r3, #9
 8016c58:	d94e      	bls.n	8016cf8 <_vfiprintf_r+0x1c4>
 8016c5a:	b1b0      	cbz	r0, 8016c8a <_vfiprintf_r+0x156>
 8016c5c:	9207      	str	r2, [sp, #28]
 8016c5e:	e014      	b.n	8016c8a <_vfiprintf_r+0x156>
 8016c60:	eba0 0308 	sub.w	r3, r0, r8
 8016c64:	fa09 f303 	lsl.w	r3, r9, r3
 8016c68:	4313      	orrs	r3, r2
 8016c6a:	46a2      	mov	sl, r4
 8016c6c:	9304      	str	r3, [sp, #16]
 8016c6e:	e7d2      	b.n	8016c16 <_vfiprintf_r+0xe2>
 8016c70:	9b03      	ldr	r3, [sp, #12]
 8016c72:	1d19      	adds	r1, r3, #4
 8016c74:	681b      	ldr	r3, [r3, #0]
 8016c76:	9103      	str	r1, [sp, #12]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	bfbb      	ittet	lt
 8016c7c:	425b      	neglt	r3, r3
 8016c7e:	f042 0202 	orrlt.w	r2, r2, #2
 8016c82:	9307      	strge	r3, [sp, #28]
 8016c84:	9307      	strlt	r3, [sp, #28]
 8016c86:	bfb8      	it	lt
 8016c88:	9204      	strlt	r2, [sp, #16]
 8016c8a:	7823      	ldrb	r3, [r4, #0]
 8016c8c:	2b2e      	cmp	r3, #46	; 0x2e
 8016c8e:	d10c      	bne.n	8016caa <_vfiprintf_r+0x176>
 8016c90:	7863      	ldrb	r3, [r4, #1]
 8016c92:	2b2a      	cmp	r3, #42	; 0x2a
 8016c94:	d135      	bne.n	8016d02 <_vfiprintf_r+0x1ce>
 8016c96:	9b03      	ldr	r3, [sp, #12]
 8016c98:	3402      	adds	r4, #2
 8016c9a:	1d1a      	adds	r2, r3, #4
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	9203      	str	r2, [sp, #12]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	bfb8      	it	lt
 8016ca4:	f04f 33ff 	movlt.w	r3, #4294967295
 8016ca8:	9305      	str	r3, [sp, #20]
 8016caa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8016d84 <_vfiprintf_r+0x250>
 8016cae:	2203      	movs	r2, #3
 8016cb0:	4650      	mov	r0, sl
 8016cb2:	7821      	ldrb	r1, [r4, #0]
 8016cb4:	f7ff f96e 	bl	8015f94 <memchr>
 8016cb8:	b140      	cbz	r0, 8016ccc <_vfiprintf_r+0x198>
 8016cba:	2340      	movs	r3, #64	; 0x40
 8016cbc:	eba0 000a 	sub.w	r0, r0, sl
 8016cc0:	fa03 f000 	lsl.w	r0, r3, r0
 8016cc4:	9b04      	ldr	r3, [sp, #16]
 8016cc6:	3401      	adds	r4, #1
 8016cc8:	4303      	orrs	r3, r0
 8016cca:	9304      	str	r3, [sp, #16]
 8016ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cd0:	2206      	movs	r2, #6
 8016cd2:	482d      	ldr	r0, [pc, #180]	; (8016d88 <_vfiprintf_r+0x254>)
 8016cd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016cd8:	f7ff f95c 	bl	8015f94 <memchr>
 8016cdc:	2800      	cmp	r0, #0
 8016cde:	d03f      	beq.n	8016d60 <_vfiprintf_r+0x22c>
 8016ce0:	4b2a      	ldr	r3, [pc, #168]	; (8016d8c <_vfiprintf_r+0x258>)
 8016ce2:	bb1b      	cbnz	r3, 8016d2c <_vfiprintf_r+0x1f8>
 8016ce4:	9b03      	ldr	r3, [sp, #12]
 8016ce6:	3307      	adds	r3, #7
 8016ce8:	f023 0307 	bic.w	r3, r3, #7
 8016cec:	3308      	adds	r3, #8
 8016cee:	9303      	str	r3, [sp, #12]
 8016cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016cf2:	443b      	add	r3, r7
 8016cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8016cf6:	e767      	b.n	8016bc8 <_vfiprintf_r+0x94>
 8016cf8:	460c      	mov	r4, r1
 8016cfa:	2001      	movs	r0, #1
 8016cfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8016d00:	e7a5      	b.n	8016c4e <_vfiprintf_r+0x11a>
 8016d02:	2300      	movs	r3, #0
 8016d04:	f04f 0c0a 	mov.w	ip, #10
 8016d08:	4619      	mov	r1, r3
 8016d0a:	3401      	adds	r4, #1
 8016d0c:	9305      	str	r3, [sp, #20]
 8016d0e:	4620      	mov	r0, r4
 8016d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d14:	3a30      	subs	r2, #48	; 0x30
 8016d16:	2a09      	cmp	r2, #9
 8016d18:	d903      	bls.n	8016d22 <_vfiprintf_r+0x1ee>
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d0c5      	beq.n	8016caa <_vfiprintf_r+0x176>
 8016d1e:	9105      	str	r1, [sp, #20]
 8016d20:	e7c3      	b.n	8016caa <_vfiprintf_r+0x176>
 8016d22:	4604      	mov	r4, r0
 8016d24:	2301      	movs	r3, #1
 8016d26:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d2a:	e7f0      	b.n	8016d0e <_vfiprintf_r+0x1da>
 8016d2c:	ab03      	add	r3, sp, #12
 8016d2e:	9300      	str	r3, [sp, #0]
 8016d30:	462a      	mov	r2, r5
 8016d32:	4630      	mov	r0, r6
 8016d34:	4b16      	ldr	r3, [pc, #88]	; (8016d90 <_vfiprintf_r+0x25c>)
 8016d36:	a904      	add	r1, sp, #16
 8016d38:	f7fd fd6e 	bl	8014818 <_printf_float>
 8016d3c:	4607      	mov	r7, r0
 8016d3e:	1c78      	adds	r0, r7, #1
 8016d40:	d1d6      	bne.n	8016cf0 <_vfiprintf_r+0x1bc>
 8016d42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016d44:	07d9      	lsls	r1, r3, #31
 8016d46:	d405      	bmi.n	8016d54 <_vfiprintf_r+0x220>
 8016d48:	89ab      	ldrh	r3, [r5, #12]
 8016d4a:	059a      	lsls	r2, r3, #22
 8016d4c:	d402      	bmi.n	8016d54 <_vfiprintf_r+0x220>
 8016d4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016d50:	f7fd fbc0 	bl	80144d4 <__retarget_lock_release_recursive>
 8016d54:	89ab      	ldrh	r3, [r5, #12]
 8016d56:	065b      	lsls	r3, r3, #25
 8016d58:	f53f af12 	bmi.w	8016b80 <_vfiprintf_r+0x4c>
 8016d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016d5e:	e711      	b.n	8016b84 <_vfiprintf_r+0x50>
 8016d60:	ab03      	add	r3, sp, #12
 8016d62:	9300      	str	r3, [sp, #0]
 8016d64:	462a      	mov	r2, r5
 8016d66:	4630      	mov	r0, r6
 8016d68:	4b09      	ldr	r3, [pc, #36]	; (8016d90 <_vfiprintf_r+0x25c>)
 8016d6a:	a904      	add	r1, sp, #16
 8016d6c:	f7fd fff0 	bl	8014d50 <_printf_i>
 8016d70:	e7e4      	b.n	8016d3c <_vfiprintf_r+0x208>
 8016d72:	bf00      	nop
 8016d74:	080305bc 	.word	0x080305bc
 8016d78:	080305dc 	.word	0x080305dc
 8016d7c:	0803059c 	.word	0x0803059c
 8016d80:	0803081c 	.word	0x0803081c
 8016d84:	08030822 	.word	0x08030822
 8016d88:	08030826 	.word	0x08030826
 8016d8c:	08014819 	.word	0x08014819
 8016d90:	08016b11 	.word	0x08016b11

08016d94 <__swbuf_r>:
 8016d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d96:	460e      	mov	r6, r1
 8016d98:	4614      	mov	r4, r2
 8016d9a:	4605      	mov	r5, r0
 8016d9c:	b118      	cbz	r0, 8016da6 <__swbuf_r+0x12>
 8016d9e:	6983      	ldr	r3, [r0, #24]
 8016da0:	b90b      	cbnz	r3, 8016da6 <__swbuf_r+0x12>
 8016da2:	f7fd fad3 	bl	801434c <__sinit>
 8016da6:	4b21      	ldr	r3, [pc, #132]	; (8016e2c <__swbuf_r+0x98>)
 8016da8:	429c      	cmp	r4, r3
 8016daa:	d12b      	bne.n	8016e04 <__swbuf_r+0x70>
 8016dac:	686c      	ldr	r4, [r5, #4]
 8016dae:	69a3      	ldr	r3, [r4, #24]
 8016db0:	60a3      	str	r3, [r4, #8]
 8016db2:	89a3      	ldrh	r3, [r4, #12]
 8016db4:	071a      	lsls	r2, r3, #28
 8016db6:	d52f      	bpl.n	8016e18 <__swbuf_r+0x84>
 8016db8:	6923      	ldr	r3, [r4, #16]
 8016dba:	b36b      	cbz	r3, 8016e18 <__swbuf_r+0x84>
 8016dbc:	6923      	ldr	r3, [r4, #16]
 8016dbe:	6820      	ldr	r0, [r4, #0]
 8016dc0:	b2f6      	uxtb	r6, r6
 8016dc2:	1ac0      	subs	r0, r0, r3
 8016dc4:	6963      	ldr	r3, [r4, #20]
 8016dc6:	4637      	mov	r7, r6
 8016dc8:	4283      	cmp	r3, r0
 8016dca:	dc04      	bgt.n	8016dd6 <__swbuf_r+0x42>
 8016dcc:	4621      	mov	r1, r4
 8016dce:	4628      	mov	r0, r5
 8016dd0:	f7ff f88e 	bl	8015ef0 <_fflush_r>
 8016dd4:	bb30      	cbnz	r0, 8016e24 <__swbuf_r+0x90>
 8016dd6:	68a3      	ldr	r3, [r4, #8]
 8016dd8:	3001      	adds	r0, #1
 8016dda:	3b01      	subs	r3, #1
 8016ddc:	60a3      	str	r3, [r4, #8]
 8016dde:	6823      	ldr	r3, [r4, #0]
 8016de0:	1c5a      	adds	r2, r3, #1
 8016de2:	6022      	str	r2, [r4, #0]
 8016de4:	701e      	strb	r6, [r3, #0]
 8016de6:	6963      	ldr	r3, [r4, #20]
 8016de8:	4283      	cmp	r3, r0
 8016dea:	d004      	beq.n	8016df6 <__swbuf_r+0x62>
 8016dec:	89a3      	ldrh	r3, [r4, #12]
 8016dee:	07db      	lsls	r3, r3, #31
 8016df0:	d506      	bpl.n	8016e00 <__swbuf_r+0x6c>
 8016df2:	2e0a      	cmp	r6, #10
 8016df4:	d104      	bne.n	8016e00 <__swbuf_r+0x6c>
 8016df6:	4621      	mov	r1, r4
 8016df8:	4628      	mov	r0, r5
 8016dfa:	f7ff f879 	bl	8015ef0 <_fflush_r>
 8016dfe:	b988      	cbnz	r0, 8016e24 <__swbuf_r+0x90>
 8016e00:	4638      	mov	r0, r7
 8016e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016e04:	4b0a      	ldr	r3, [pc, #40]	; (8016e30 <__swbuf_r+0x9c>)
 8016e06:	429c      	cmp	r4, r3
 8016e08:	d101      	bne.n	8016e0e <__swbuf_r+0x7a>
 8016e0a:	68ac      	ldr	r4, [r5, #8]
 8016e0c:	e7cf      	b.n	8016dae <__swbuf_r+0x1a>
 8016e0e:	4b09      	ldr	r3, [pc, #36]	; (8016e34 <__swbuf_r+0xa0>)
 8016e10:	429c      	cmp	r4, r3
 8016e12:	bf08      	it	eq
 8016e14:	68ec      	ldreq	r4, [r5, #12]
 8016e16:	e7ca      	b.n	8016dae <__swbuf_r+0x1a>
 8016e18:	4621      	mov	r1, r4
 8016e1a:	4628      	mov	r0, r5
 8016e1c:	f000 f81a 	bl	8016e54 <__swsetup_r>
 8016e20:	2800      	cmp	r0, #0
 8016e22:	d0cb      	beq.n	8016dbc <__swbuf_r+0x28>
 8016e24:	f04f 37ff 	mov.w	r7, #4294967295
 8016e28:	e7ea      	b.n	8016e00 <__swbuf_r+0x6c>
 8016e2a:	bf00      	nop
 8016e2c:	080305bc 	.word	0x080305bc
 8016e30:	080305dc 	.word	0x080305dc
 8016e34:	0803059c 	.word	0x0803059c

08016e38 <__ascii_wctomb>:
 8016e38:	4603      	mov	r3, r0
 8016e3a:	4608      	mov	r0, r1
 8016e3c:	b141      	cbz	r1, 8016e50 <__ascii_wctomb+0x18>
 8016e3e:	2aff      	cmp	r2, #255	; 0xff
 8016e40:	d904      	bls.n	8016e4c <__ascii_wctomb+0x14>
 8016e42:	228a      	movs	r2, #138	; 0x8a
 8016e44:	f04f 30ff 	mov.w	r0, #4294967295
 8016e48:	601a      	str	r2, [r3, #0]
 8016e4a:	4770      	bx	lr
 8016e4c:	2001      	movs	r0, #1
 8016e4e:	700a      	strb	r2, [r1, #0]
 8016e50:	4770      	bx	lr
	...

08016e54 <__swsetup_r>:
 8016e54:	4b32      	ldr	r3, [pc, #200]	; (8016f20 <__swsetup_r+0xcc>)
 8016e56:	b570      	push	{r4, r5, r6, lr}
 8016e58:	681d      	ldr	r5, [r3, #0]
 8016e5a:	4606      	mov	r6, r0
 8016e5c:	460c      	mov	r4, r1
 8016e5e:	b125      	cbz	r5, 8016e6a <__swsetup_r+0x16>
 8016e60:	69ab      	ldr	r3, [r5, #24]
 8016e62:	b913      	cbnz	r3, 8016e6a <__swsetup_r+0x16>
 8016e64:	4628      	mov	r0, r5
 8016e66:	f7fd fa71 	bl	801434c <__sinit>
 8016e6a:	4b2e      	ldr	r3, [pc, #184]	; (8016f24 <__swsetup_r+0xd0>)
 8016e6c:	429c      	cmp	r4, r3
 8016e6e:	d10f      	bne.n	8016e90 <__swsetup_r+0x3c>
 8016e70:	686c      	ldr	r4, [r5, #4]
 8016e72:	89a3      	ldrh	r3, [r4, #12]
 8016e74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016e78:	0719      	lsls	r1, r3, #28
 8016e7a:	d42c      	bmi.n	8016ed6 <__swsetup_r+0x82>
 8016e7c:	06dd      	lsls	r5, r3, #27
 8016e7e:	d411      	bmi.n	8016ea4 <__swsetup_r+0x50>
 8016e80:	2309      	movs	r3, #9
 8016e82:	6033      	str	r3, [r6, #0]
 8016e84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016e88:	f04f 30ff 	mov.w	r0, #4294967295
 8016e8c:	81a3      	strh	r3, [r4, #12]
 8016e8e:	e03e      	b.n	8016f0e <__swsetup_r+0xba>
 8016e90:	4b25      	ldr	r3, [pc, #148]	; (8016f28 <__swsetup_r+0xd4>)
 8016e92:	429c      	cmp	r4, r3
 8016e94:	d101      	bne.n	8016e9a <__swsetup_r+0x46>
 8016e96:	68ac      	ldr	r4, [r5, #8]
 8016e98:	e7eb      	b.n	8016e72 <__swsetup_r+0x1e>
 8016e9a:	4b24      	ldr	r3, [pc, #144]	; (8016f2c <__swsetup_r+0xd8>)
 8016e9c:	429c      	cmp	r4, r3
 8016e9e:	bf08      	it	eq
 8016ea0:	68ec      	ldreq	r4, [r5, #12]
 8016ea2:	e7e6      	b.n	8016e72 <__swsetup_r+0x1e>
 8016ea4:	0758      	lsls	r0, r3, #29
 8016ea6:	d512      	bpl.n	8016ece <__swsetup_r+0x7a>
 8016ea8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016eaa:	b141      	cbz	r1, 8016ebe <__swsetup_r+0x6a>
 8016eac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016eb0:	4299      	cmp	r1, r3
 8016eb2:	d002      	beq.n	8016eba <__swsetup_r+0x66>
 8016eb4:	4630      	mov	r0, r6
 8016eb6:	f7fd fb35 	bl	8014524 <_free_r>
 8016eba:	2300      	movs	r3, #0
 8016ebc:	6363      	str	r3, [r4, #52]	; 0x34
 8016ebe:	89a3      	ldrh	r3, [r4, #12]
 8016ec0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016ec4:	81a3      	strh	r3, [r4, #12]
 8016ec6:	2300      	movs	r3, #0
 8016ec8:	6063      	str	r3, [r4, #4]
 8016eca:	6923      	ldr	r3, [r4, #16]
 8016ecc:	6023      	str	r3, [r4, #0]
 8016ece:	89a3      	ldrh	r3, [r4, #12]
 8016ed0:	f043 0308 	orr.w	r3, r3, #8
 8016ed4:	81a3      	strh	r3, [r4, #12]
 8016ed6:	6923      	ldr	r3, [r4, #16]
 8016ed8:	b94b      	cbnz	r3, 8016eee <__swsetup_r+0x9a>
 8016eda:	89a3      	ldrh	r3, [r4, #12]
 8016edc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016ee4:	d003      	beq.n	8016eee <__swsetup_r+0x9a>
 8016ee6:	4621      	mov	r1, r4
 8016ee8:	4630      	mov	r0, r6
 8016eea:	f000 f84d 	bl	8016f88 <__smakebuf_r>
 8016eee:	89a0      	ldrh	r0, [r4, #12]
 8016ef0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016ef4:	f010 0301 	ands.w	r3, r0, #1
 8016ef8:	d00a      	beq.n	8016f10 <__swsetup_r+0xbc>
 8016efa:	2300      	movs	r3, #0
 8016efc:	60a3      	str	r3, [r4, #8]
 8016efe:	6963      	ldr	r3, [r4, #20]
 8016f00:	425b      	negs	r3, r3
 8016f02:	61a3      	str	r3, [r4, #24]
 8016f04:	6923      	ldr	r3, [r4, #16]
 8016f06:	b943      	cbnz	r3, 8016f1a <__swsetup_r+0xc6>
 8016f08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016f0c:	d1ba      	bne.n	8016e84 <__swsetup_r+0x30>
 8016f0e:	bd70      	pop	{r4, r5, r6, pc}
 8016f10:	0781      	lsls	r1, r0, #30
 8016f12:	bf58      	it	pl
 8016f14:	6963      	ldrpl	r3, [r4, #20]
 8016f16:	60a3      	str	r3, [r4, #8]
 8016f18:	e7f4      	b.n	8016f04 <__swsetup_r+0xb0>
 8016f1a:	2000      	movs	r0, #0
 8016f1c:	e7f7      	b.n	8016f0e <__swsetup_r+0xba>
 8016f1e:	bf00      	nop
 8016f20:	20000148 	.word	0x20000148
 8016f24:	080305bc 	.word	0x080305bc
 8016f28:	080305dc 	.word	0x080305dc
 8016f2c:	0803059c 	.word	0x0803059c

08016f30 <abort>:
 8016f30:	2006      	movs	r0, #6
 8016f32:	b508      	push	{r3, lr}
 8016f34:	f000 f898 	bl	8017068 <raise>
 8016f38:	2001      	movs	r0, #1
 8016f3a:	f7eb ffe0 	bl	8002efe <_exit>

08016f3e <__swhatbuf_r>:
 8016f3e:	b570      	push	{r4, r5, r6, lr}
 8016f40:	460e      	mov	r6, r1
 8016f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f46:	4614      	mov	r4, r2
 8016f48:	2900      	cmp	r1, #0
 8016f4a:	461d      	mov	r5, r3
 8016f4c:	b096      	sub	sp, #88	; 0x58
 8016f4e:	da08      	bge.n	8016f62 <__swhatbuf_r+0x24>
 8016f50:	2200      	movs	r2, #0
 8016f52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016f56:	602a      	str	r2, [r5, #0]
 8016f58:	061a      	lsls	r2, r3, #24
 8016f5a:	d410      	bmi.n	8016f7e <__swhatbuf_r+0x40>
 8016f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016f60:	e00e      	b.n	8016f80 <__swhatbuf_r+0x42>
 8016f62:	466a      	mov	r2, sp
 8016f64:	f000 f89c 	bl	80170a0 <_fstat_r>
 8016f68:	2800      	cmp	r0, #0
 8016f6a:	dbf1      	blt.n	8016f50 <__swhatbuf_r+0x12>
 8016f6c:	9a01      	ldr	r2, [sp, #4]
 8016f6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016f72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016f76:	425a      	negs	r2, r3
 8016f78:	415a      	adcs	r2, r3
 8016f7a:	602a      	str	r2, [r5, #0]
 8016f7c:	e7ee      	b.n	8016f5c <__swhatbuf_r+0x1e>
 8016f7e:	2340      	movs	r3, #64	; 0x40
 8016f80:	2000      	movs	r0, #0
 8016f82:	6023      	str	r3, [r4, #0]
 8016f84:	b016      	add	sp, #88	; 0x58
 8016f86:	bd70      	pop	{r4, r5, r6, pc}

08016f88 <__smakebuf_r>:
 8016f88:	898b      	ldrh	r3, [r1, #12]
 8016f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016f8c:	079d      	lsls	r5, r3, #30
 8016f8e:	4606      	mov	r6, r0
 8016f90:	460c      	mov	r4, r1
 8016f92:	d507      	bpl.n	8016fa4 <__smakebuf_r+0x1c>
 8016f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016f98:	6023      	str	r3, [r4, #0]
 8016f9a:	6123      	str	r3, [r4, #16]
 8016f9c:	2301      	movs	r3, #1
 8016f9e:	6163      	str	r3, [r4, #20]
 8016fa0:	b002      	add	sp, #8
 8016fa2:	bd70      	pop	{r4, r5, r6, pc}
 8016fa4:	466a      	mov	r2, sp
 8016fa6:	ab01      	add	r3, sp, #4
 8016fa8:	f7ff ffc9 	bl	8016f3e <__swhatbuf_r>
 8016fac:	9900      	ldr	r1, [sp, #0]
 8016fae:	4605      	mov	r5, r0
 8016fb0:	4630      	mov	r0, r6
 8016fb2:	f7fd fb1f 	bl	80145f4 <_malloc_r>
 8016fb6:	b948      	cbnz	r0, 8016fcc <__smakebuf_r+0x44>
 8016fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fbc:	059a      	lsls	r2, r3, #22
 8016fbe:	d4ef      	bmi.n	8016fa0 <__smakebuf_r+0x18>
 8016fc0:	f023 0303 	bic.w	r3, r3, #3
 8016fc4:	f043 0302 	orr.w	r3, r3, #2
 8016fc8:	81a3      	strh	r3, [r4, #12]
 8016fca:	e7e3      	b.n	8016f94 <__smakebuf_r+0xc>
 8016fcc:	4b0d      	ldr	r3, [pc, #52]	; (8017004 <__smakebuf_r+0x7c>)
 8016fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8016fd0:	89a3      	ldrh	r3, [r4, #12]
 8016fd2:	6020      	str	r0, [r4, #0]
 8016fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fd8:	81a3      	strh	r3, [r4, #12]
 8016fda:	9b00      	ldr	r3, [sp, #0]
 8016fdc:	6120      	str	r0, [r4, #16]
 8016fde:	6163      	str	r3, [r4, #20]
 8016fe0:	9b01      	ldr	r3, [sp, #4]
 8016fe2:	b15b      	cbz	r3, 8016ffc <__smakebuf_r+0x74>
 8016fe4:	4630      	mov	r0, r6
 8016fe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016fea:	f000 f86b 	bl	80170c4 <_isatty_r>
 8016fee:	b128      	cbz	r0, 8016ffc <__smakebuf_r+0x74>
 8016ff0:	89a3      	ldrh	r3, [r4, #12]
 8016ff2:	f023 0303 	bic.w	r3, r3, #3
 8016ff6:	f043 0301 	orr.w	r3, r3, #1
 8016ffa:	81a3      	strh	r3, [r4, #12]
 8016ffc:	89a0      	ldrh	r0, [r4, #12]
 8016ffe:	4305      	orrs	r5, r0
 8017000:	81a5      	strh	r5, [r4, #12]
 8017002:	e7cd      	b.n	8016fa0 <__smakebuf_r+0x18>
 8017004:	080142e5 	.word	0x080142e5

08017008 <_malloc_usable_size_r>:
 8017008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801700c:	1f18      	subs	r0, r3, #4
 801700e:	2b00      	cmp	r3, #0
 8017010:	bfbc      	itt	lt
 8017012:	580b      	ldrlt	r3, [r1, r0]
 8017014:	18c0      	addlt	r0, r0, r3
 8017016:	4770      	bx	lr

08017018 <_raise_r>:
 8017018:	291f      	cmp	r1, #31
 801701a:	b538      	push	{r3, r4, r5, lr}
 801701c:	4604      	mov	r4, r0
 801701e:	460d      	mov	r5, r1
 8017020:	d904      	bls.n	801702c <_raise_r+0x14>
 8017022:	2316      	movs	r3, #22
 8017024:	6003      	str	r3, [r0, #0]
 8017026:	f04f 30ff 	mov.w	r0, #4294967295
 801702a:	bd38      	pop	{r3, r4, r5, pc}
 801702c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801702e:	b112      	cbz	r2, 8017036 <_raise_r+0x1e>
 8017030:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017034:	b94b      	cbnz	r3, 801704a <_raise_r+0x32>
 8017036:	4620      	mov	r0, r4
 8017038:	f000 f830 	bl	801709c <_getpid_r>
 801703c:	462a      	mov	r2, r5
 801703e:	4601      	mov	r1, r0
 8017040:	4620      	mov	r0, r4
 8017042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017046:	f000 b817 	b.w	8017078 <_kill_r>
 801704a:	2b01      	cmp	r3, #1
 801704c:	d00a      	beq.n	8017064 <_raise_r+0x4c>
 801704e:	1c59      	adds	r1, r3, #1
 8017050:	d103      	bne.n	801705a <_raise_r+0x42>
 8017052:	2316      	movs	r3, #22
 8017054:	6003      	str	r3, [r0, #0]
 8017056:	2001      	movs	r0, #1
 8017058:	e7e7      	b.n	801702a <_raise_r+0x12>
 801705a:	2400      	movs	r4, #0
 801705c:	4628      	mov	r0, r5
 801705e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017062:	4798      	blx	r3
 8017064:	2000      	movs	r0, #0
 8017066:	e7e0      	b.n	801702a <_raise_r+0x12>

08017068 <raise>:
 8017068:	4b02      	ldr	r3, [pc, #8]	; (8017074 <raise+0xc>)
 801706a:	4601      	mov	r1, r0
 801706c:	6818      	ldr	r0, [r3, #0]
 801706e:	f7ff bfd3 	b.w	8017018 <_raise_r>
 8017072:	bf00      	nop
 8017074:	20000148 	.word	0x20000148

08017078 <_kill_r>:
 8017078:	b538      	push	{r3, r4, r5, lr}
 801707a:	2300      	movs	r3, #0
 801707c:	4d06      	ldr	r5, [pc, #24]	; (8017098 <_kill_r+0x20>)
 801707e:	4604      	mov	r4, r0
 8017080:	4608      	mov	r0, r1
 8017082:	4611      	mov	r1, r2
 8017084:	602b      	str	r3, [r5, #0]
 8017086:	f7eb ff2a 	bl	8002ede <_kill>
 801708a:	1c43      	adds	r3, r0, #1
 801708c:	d102      	bne.n	8017094 <_kill_r+0x1c>
 801708e:	682b      	ldr	r3, [r5, #0]
 8017090:	b103      	cbz	r3, 8017094 <_kill_r+0x1c>
 8017092:	6023      	str	r3, [r4, #0]
 8017094:	bd38      	pop	{r3, r4, r5, pc}
 8017096:	bf00      	nop
 8017098:	200015f8 	.word	0x200015f8

0801709c <_getpid_r>:
 801709c:	f7eb bf18 	b.w	8002ed0 <_getpid>

080170a0 <_fstat_r>:
 80170a0:	b538      	push	{r3, r4, r5, lr}
 80170a2:	2300      	movs	r3, #0
 80170a4:	4d06      	ldr	r5, [pc, #24]	; (80170c0 <_fstat_r+0x20>)
 80170a6:	4604      	mov	r4, r0
 80170a8:	4608      	mov	r0, r1
 80170aa:	4611      	mov	r1, r2
 80170ac:	602b      	str	r3, [r5, #0]
 80170ae:	f7eb ff74 	bl	8002f9a <_fstat>
 80170b2:	1c43      	adds	r3, r0, #1
 80170b4:	d102      	bne.n	80170bc <_fstat_r+0x1c>
 80170b6:	682b      	ldr	r3, [r5, #0]
 80170b8:	b103      	cbz	r3, 80170bc <_fstat_r+0x1c>
 80170ba:	6023      	str	r3, [r4, #0]
 80170bc:	bd38      	pop	{r3, r4, r5, pc}
 80170be:	bf00      	nop
 80170c0:	200015f8 	.word	0x200015f8

080170c4 <_isatty_r>:
 80170c4:	b538      	push	{r3, r4, r5, lr}
 80170c6:	2300      	movs	r3, #0
 80170c8:	4d05      	ldr	r5, [pc, #20]	; (80170e0 <_isatty_r+0x1c>)
 80170ca:	4604      	mov	r4, r0
 80170cc:	4608      	mov	r0, r1
 80170ce:	602b      	str	r3, [r5, #0]
 80170d0:	f7eb ff72 	bl	8002fb8 <_isatty>
 80170d4:	1c43      	adds	r3, r0, #1
 80170d6:	d102      	bne.n	80170de <_isatty_r+0x1a>
 80170d8:	682b      	ldr	r3, [r5, #0]
 80170da:	b103      	cbz	r3, 80170de <_isatty_r+0x1a>
 80170dc:	6023      	str	r3, [r4, #0]
 80170de:	bd38      	pop	{r3, r4, r5, pc}
 80170e0:	200015f8 	.word	0x200015f8

080170e4 <_init>:
 80170e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170e6:	bf00      	nop
 80170e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80170ea:	bc08      	pop	{r3}
 80170ec:	469e      	mov	lr, r3
 80170ee:	4770      	bx	lr

080170f0 <_fini>:
 80170f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170f2:	bf00      	nop
 80170f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80170f6:	bc08      	pop	{r3}
 80170f8:	469e      	mov	lr, r3
 80170fa:	4770      	bx	lr
