
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120254                       # Number of seconds simulated
sim_ticks                                120254149335                       # Number of ticks simulated
final_tick                               690085442469                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109451                       # Simulator instruction rate (inst/s)
host_op_rate                                   142362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5744003                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892068                       # Number of bytes of host memory used
host_seconds                                 20935.60                       # Real time elapsed on the host
sim_insts                                  2291418584                       # Number of instructions simulated
sim_ops                                    2980423695                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4443648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5516288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9963392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2341632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2341632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        34716                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        43096                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 77839                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18294                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18294                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36952139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45871914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82852792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19472359                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19472359                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19472359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36952139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45871914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              102325151                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288379256                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21153778                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18789777                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829393                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11115844                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10833618                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340551                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52575                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228272139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119776525                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21153778                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12174169                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24207764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5615153                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2879593                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13968711                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259135785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234928021     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097630      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037611      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764979      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3588546      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4342784      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042846      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565486      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9767882      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259135785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073354                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415344                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226291971                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4876352                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24171394                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24632                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3771435                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061497                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134821177                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3771435                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226578392                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2638934                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1308720                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903261                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       935041                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134676180                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       620111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177757448                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608890333                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608890333                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31046249                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18465                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9245                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2752209                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23495644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72862                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925423                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134173797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127398201                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80417                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20481423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42757301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259135785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491627                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174474                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204576635     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22903868      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11744347      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6726912      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7502608      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757363      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507313      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350134      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66605      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259135785                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233520     47.42%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184126     37.39%     84.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74824     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99978343     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006048      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22282624     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121966      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127398201                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441773                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492470                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514505074                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154673989                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124439224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127890671                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224118                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3969835                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114658                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3771435                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1873010                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74468                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134192263                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23495644                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143566                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9245                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          727                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126278339                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22007771                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119862                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26129692                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19519958                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121921                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437890                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124473917                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124439224                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71144183                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164096274                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431512                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433551                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21547315                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833820                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255364350                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213159350     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992849      6.26%     89.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12502176      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470541      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3112929      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056802      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4523772      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005418      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540513      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255364350                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540513                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388020364                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272164550                       # The number of ROB writes
system.switch_cpus0.timesIdled                6077985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29243471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.883792                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.883792                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346766                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346766                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584796130                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162273344                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142660876                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288379256                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22647252                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18511323                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2209453                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9439654                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8901148                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2324339                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100307                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    218322800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127150191                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22647252                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11225487                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26503751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6106072                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8965826                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13373835                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2211497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257651673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.944760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231147922     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1275649      0.50%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1940958      0.75%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2656588      1.03%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2724353      1.06%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2279687      0.88%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1291960      0.50%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1906980      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12427576      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257651673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078533                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.440913                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215811904                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11497461                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26431974                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51278                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3859053                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3741553                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155814445                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3859053                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216422075                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1730774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8219865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25884476                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1535427                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155718507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1970                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        355102                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2868                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216397996                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724678524                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724678524                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    187291615                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29106376                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43302                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        25019                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4443461                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14801771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8112033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       142901                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1758000                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155506561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147614964                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29614                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17498418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41415108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257651673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195212330     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25467530      9.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13178151      5.11%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9906983      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7701248      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3093747      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1970094      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       996828      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       124762      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257651673                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26224     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         96165     36.83%     46.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138689     53.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123671621     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2283347      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18283      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13589980      9.21%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8051733      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147614964                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.511878                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             261078                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    553172293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173048619                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145391896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147876042                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345316                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2442795                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       191141                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3859053                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1418973                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       142365                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155549830                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        71506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14801771                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8112033                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24984                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1287709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1251845                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2539554                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145602675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12813807                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2012289                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20863457                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20589855                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8049650                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.504900                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145392030                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145391896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83684597                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224157625                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.504169                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373329                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109688921                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    134811420                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20741161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2246029                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    253792620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.531187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    198672907     78.28%     78.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27178310     10.71%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10329471      4.07%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4983563      1.96%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4125713      1.63%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2468054      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2086494      0.82%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923471      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3024637      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    253792620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109688921                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     134811420                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20279865                       # Number of memory references committed
system.switch_cpus1.commit.loads             12358973                       # Number of loads committed
system.switch_cpus1.commit.membars              18284                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19335840                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121513372                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2750705                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3024637                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           406320564                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314964515                       # The number of ROB writes
system.switch_cpus1.timesIdled                3409019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30727583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109688921                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            134811420                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109688921                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.629065                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.629065                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380363                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380363                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656250148                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201736782                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145010543                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36568                       # number of misc regfile writes
system.l20.replacements                         34825                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21547                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35337                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.609757                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.340451                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.134824                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   503.803458                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.721267                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006524                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000263                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.983991                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.009221                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        16564                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  16564                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4655                       # number of Writeback hits
system.l20.Writeback_hits::total                 4655                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        16564                       # number of demand (read+write) hits
system.l20.demand_hits::total                   16564                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        16564                       # number of overall hits
system.l20.overall_hits::total                  16564                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        34716                       # number of ReadReq misses
system.l20.ReadReq_misses::total                34730                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        34716                       # number of demand (read+write) misses
system.l20.demand_misses::total                 34730                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        34716                       # number of overall misses
system.l20.overall_misses::total                34730                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3047450                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7185019868                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7188067318                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3047450                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7185019868                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7188067318                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3047450                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7185019868                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7188067318                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51280                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51294                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4655                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4655                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51280                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51294                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51280                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51294                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.676989                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.677077                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.676989                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.677077                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.676989                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.677077                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       217675                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206965.660445                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206969.977483                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       217675                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206965.660445                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206969.977483                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       217675                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206965.660445                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206969.977483                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3567                       # number of writebacks
system.l20.writebacks::total                     3567                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        34716                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           34730                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        34716                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            34730                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        34716                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           34730                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5102873015                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5105080558                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5102873015                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5105080558                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5102873015                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5105080558                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.676989                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.677077                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.676989                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.677077                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.676989                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.677077                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146989.083276                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146993.393550                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146989.083276                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146993.393550                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146989.083276                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146993.393550                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         43541                       # number of replacements
system.l21.tagsinuse                       511.998441                       # Cycle average of tags in use
system.l21.total_refs                           31977                       # Total number of references to valid blocks.
system.l21.sampled_refs                         44053                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.725876                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.158556                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.123767                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   499.681978                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             4.034140                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015935                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000242                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.975941                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.007879                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        14414                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  14414                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17542                       # number of Writeback hits
system.l21.Writeback_hits::total                17542                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        14414                       # number of demand (read+write) hits
system.l21.demand_hits::total                   14414                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        14414                       # number of overall hits
system.l21.overall_hits::total                  14414                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        43095                       # number of ReadReq misses
system.l21.ReadReq_misses::total                43108                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        43096                       # number of demand (read+write) misses
system.l21.demand_misses::total                 43109                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        43096                       # number of overall misses
system.l21.overall_misses::total                43109                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2538226                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9207401144                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9209939370                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       153470                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       153470                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2538226                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9207554614                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9210092840                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2538226                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9207554614                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9210092840                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        57509                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              57522                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17542                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17542                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        57510                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               57523                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        57510                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              57523                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.749361                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.749418                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.749365                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.749422                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.749365                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.749422                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 195248.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 213653.582643                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 213648.032152                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       153470                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       153470                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 195248.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 213652.186143                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 213646.636201                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 195248.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 213652.186143                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 213646.636201                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14727                       # number of writebacks
system.l21.writebacks::total                    14727                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        43095                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           43108                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        43096                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            43109                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        43096                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           43109                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1756436                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6615109094                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6616865530                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        93670                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        93670                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1756436                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6615202764                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6616959200                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1756436                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6615202764                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6616959200                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.749361                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.749418                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.749365                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.749422                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.749365                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.749422                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135110.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153500.617102                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153495.071216                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        93670                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        93670                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 135110.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153499.228792                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153493.683454                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 135110.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153499.228792                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153493.683454                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992627                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014000812                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874308.340111                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992627                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13968696                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13968696                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13968696                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13968696                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13968696                       # number of overall hits
system.cpu0.icache.overall_hits::total       13968696                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3513658                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3513658                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3513658                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3513658                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3513658                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3513658                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13968711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13968711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13968711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13968711                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13968711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13968711                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 234243.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 234243.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 234243.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3163650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3163650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3163650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       225975                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       225975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       225975                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51280                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246992283                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51536                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4792.616482                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.053554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.946446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20082982                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20082982                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24093416                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24093416                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24093416                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24093416                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204440                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204440                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204440                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204440                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204440                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34366861672                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34366861672                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34366861672                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34366861672                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34366861672                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34366861672                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20287422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20287422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24297856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24297856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24297856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24297856                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010077                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008414                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008414                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008414                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008414                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 168102.434318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 168102.434318                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 168102.434318                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 168102.434318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 168102.434318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 168102.434318                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4655                       # number of writebacks
system.cpu0.dcache.writebacks::total             4655                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       153160                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       153160                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       153160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       153160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       153160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       153160                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51280                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51280                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51280                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8551653062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8551653062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8551653062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8551653062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8551653062                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8551653062                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166763.905265                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166763.905265                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166763.905265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166763.905265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166763.905265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166763.905265                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998290                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095111097                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221320.683570                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998290                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13373821                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13373821                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13373821                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13373821                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13373821                       # number of overall hits
system.cpu1.icache.overall_hits::total       13373821                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2872441                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2872441                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2872441                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2872441                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2872441                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2872441                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13373835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13373835                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13373835                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13373835                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13373835                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13373835                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205174.357143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205174.357143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205174.357143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205174.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205174.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205174.357143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2646321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2646321                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2646321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2646321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2646321                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2646321                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 203563.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 203563.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 203563.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 203563.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 203563.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 203563.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 57510                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185964909                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 57766                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3219.279663                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.534451                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.465549                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912244                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087756                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9399870                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9399870                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7880331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880331                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19364                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19364                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18284                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18284                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17280201                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17280201                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17280201                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17280201                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167018                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167018                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2951                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169969                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169969                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169969                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169969                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32805994737                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32805994737                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    587762866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    587762866                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33393757603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33393757603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33393757603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33393757603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9566888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9566888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7883282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7883282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17450170                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17450170                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17450170                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17450170                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000374                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000374                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009740                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 196421.911034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 196421.911034                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 199174.132836                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 199174.132836                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 196469.695080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 196469.695080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 196469.695080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 196469.695080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2238227                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 159873.357143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17542                       # number of writebacks
system.cpu1.dcache.writebacks::total            17542                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109509                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112459                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112459                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        57509                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        57509                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57510                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57510                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10527835157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10527835157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       161770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       161770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10527996927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10527996927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10527996927                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10527996927                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003296                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003296                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003296                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003296                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 183064.131823                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 183064.131823                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       161770                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       161770                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 183063.761555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 183063.761555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 183063.761555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 183063.761555                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
