

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jan 18 19:24:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176454|  176454|  176454|  176454|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_135  |soft_max  |  432|  432|  432|  432|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  176020|  176020|     17602|          -|          -|    10|    no    |
        | + Flat_Loop  |   17600|   17600|        11|          -|          -|  1600|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|    1751|   3311|    -|
|Memory           |       32|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|     181|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     14|    1996|   3513|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      6|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32ncud_U32  |cnn_fadd_32ns_32ncud  |        0|      2|   205|   390|    0|
    |cnn_fmul_32ns_32ndEe_U33  |cnn_fmul_32ns_32ndEe  |        0|      3|   143|   321|    0|
    |grp_soft_max_fu_135       |soft_max              |        0|      9|  1403|  2600|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     14|  1751|  3311|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  64|   5|    0|  16010|   64|     2|       512320|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln35_4_fu_218_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln35_fu_212_p2    |     +    |      0|  0|  15|          15|          15|
    |d_fu_157_p2           |     +    |      0|  0|  13|           4|           1|
    |f_fu_177_p2           |     +    |      0|  0|  13|          11|           1|
    |icmp_ln29_fu_151_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_171_p2   |   icmp   |      0|  0|  13|          11|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  78|          60|          46|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  62|         15|    1|         15|
    |d_0_reg_100           |   9|          2|    4|          8|
    |dense_array_address0  |  15|          3|    4|         12|
    |dense_array_ce0       |  15|          3|    1|          3|
    |f_0_reg_124           |   9|          2|   11|         22|
    |w_sum_0_reg_111       |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 119|         27|   53|        124|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  14|   0|   14|          0|
    |d_0_reg_100                       |   4|   0|    4|          0|
    |d_reg_231                         |   4|   0|    4|          0|
    |dense_weights_load_reg_264        |  32|   0|   32|          0|
    |f_0_reg_124                       |  11|   0|   11|          0|
    |f_reg_249                         |  11|   0|   11|          0|
    |flat_array_load_reg_269           |  32|   0|   32|          0|
    |grp_soft_max_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_274                       |  32|   0|   32|          0|
    |w_sum_0_reg_111                   |  32|   0|   32|          0|
    |zext_ln33_reg_241                 |   4|   0|   15|         11|
    |zext_ln35_reg_236                 |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 181|   0|  252|         71|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|prediction_Addr_A    | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A      | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A     | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A    |  in |   32|    bram    |  prediction  |     array    |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

