# Risc-v-Multicycle-processor_wishbone_interface

Risc-v muticycle core
Memory controller
wishbone interface

Instructions are loaded into memory via a wishbone interface.Then those instructions are executed in a multicycle core.
