{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747192057448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747192057449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 11:07:37 2025 " "Processing started: Wed May 14 11:07:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747192057449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192057449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192057449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747192057979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747192057980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/spi_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/spi_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer " "Found entity 1: spi_platform_designer" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_irq_mapper " "Found entity 1: spi_platform_designer_irq_mapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064989 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_demux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_demux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_demux " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_demux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192064998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192064998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065010 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_004_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_004_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065018 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_004 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_004" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_002_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065021 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_002 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_001_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065023 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_001 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747192065025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065026 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router " "Found entity 2: spi_platform_designer_mm_interconnect_0_router" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_SYSID " "Found entity 1: spi_platform_designer_SYSID" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_SYSID.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_RAM " "Found entity 1: spi_platform_designer_RAM" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS " "Found entity 1: spi_platform_designer_NIOS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_ic_data_module " "Found entity 1: spi_platform_designer_NIOS_cpu_ic_data_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_NIOS_cpu_ic_tag_module " "Found entity 2: spi_platform_designer_NIOS_cpu_ic_tag_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_platform_designer_NIOS_cpu_bht_module " "Found entity 3: spi_platform_designer_NIOS_cpu_bht_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_platform_designer_NIOS_cpu_register_bank_a_module " "Found entity 4: spi_platform_designer_NIOS_cpu_register_bank_a_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_platform_designer_NIOS_cpu_register_bank_b_module " "Found entity 5: spi_platform_designer_NIOS_cpu_register_bank_b_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "6 spi_platform_designer_NIOS_cpu_dc_tag_module " "Found entity 6: spi_platform_designer_NIOS_cpu_dc_tag_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "7 spi_platform_designer_NIOS_cpu_dc_data_module " "Found entity 7: spi_platform_designer_NIOS_cpu_dc_data_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "8 spi_platform_designer_NIOS_cpu_dc_victim_module " "Found entity 8: spi_platform_designer_NIOS_cpu_dc_victim_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "9 spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Found entity 9: spi_platform_designer_NIOS_cpu_nios2_oci_debug" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "10 spi_platform_designer_NIOS_cpu_nios2_oci_break " "Found entity 10: spi_platform_designer_NIOS_cpu_nios2_oci_break" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "11 spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Found entity 11: spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "12 spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Found entity 12: spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "13 spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Found entity 13: spi_platform_designer_NIOS_cpu_nios2_oci_itrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "14 spi_platform_designer_NIOS_cpu_nios2_oci_td_mode " "Found entity 14: spi_platform_designer_NIOS_cpu_nios2_oci_td_mode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "15 spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Found entity 15: spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "16 spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "17 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "18 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "19 spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Found entity 19: spi_platform_designer_NIOS_cpu_nios2_oci_fifo" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "20 spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Found entity 20: spi_platform_designer_NIOS_cpu_nios2_oci_pib" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "21 spi_platform_designer_NIOS_cpu_nios2_oci_im " "Found entity 21: spi_platform_designer_NIOS_cpu_nios2_oci_im" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "22 spi_platform_designer_NIOS_cpu_nios2_performance_monitors " "Found entity 22: spi_platform_designer_NIOS_cpu_nios2_performance_monitors" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "23 spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Found entity 23: spi_platform_designer_NIOS_cpu_nios2_avalon_reg" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "24 spi_platform_designer_NIOS_cpu_ociram_sp_ram_module " "Found entity 24: spi_platform_designer_NIOS_cpu_ociram_sp_ram_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "25 spi_platform_designer_NIOS_cpu_nios2_ocimem " "Found entity 25: spi_platform_designer_NIOS_cpu_nios2_ocimem" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "26 spi_platform_designer_NIOS_cpu_nios2_oci " "Found entity 26: spi_platform_designer_NIOS_cpu_nios2_oci" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""} { "Info" "ISGN_ENTITY_NAME" "27 spi_platform_designer_NIOS_cpu " "Found entity 27: spi_platform_designer_NIOS_cpu" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_sysclk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_tck " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_tck" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_wrapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_mult_cell " "Found entity 1: spi_platform_designer_NIOS_cpu_mult_cell" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_test_bench " "Found entity 1: spi_platform_designer_NIOS_cpu_test_bench" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_LED " "Found entity 1: spi_platform_designer_LED" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_sint.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_sint.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI_SINT " "Found entity 1: spi_platform_designer_ESC_SPI_SINT" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_SINT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_SINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI_CS " "Found entity 1: spi_platform_designer_ESC_SPI_CS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI " "Found entity 1: spi_platform_designer_ESC_SPI" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_EEPDONE_INPUT " "Found entity 1: spi_platform_designer_ESC_EEPDONE_INPUT" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_DEBUG_sim_scfifo_w " "Found entity 1: spi_platform_designer_DEBUG_sim_scfifo_w" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065196 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_DEBUG_scfifo_w " "Found entity 2: spi_platform_designer_DEBUG_scfifo_w" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065196 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_platform_designer_DEBUG_sim_scfifo_r " "Found entity 3: spi_platform_designer_DEBUG_sim_scfifo_r" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065196 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_platform_designer_DEBUG_scfifo_r " "Found entity 4: spi_platform_designer_DEBUG_scfifo_r" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065196 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_platform_designer_DEBUG " "Found entity 5: spi_platform_designer_DEBUG" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_ip " "Found entity 1: heartbeat_ip" {  } { { "heartbeat_ip.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/heartbeat_ip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747192065307 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "unused_pin_l6 spi.v(7) " "Output port \"unused_pin_l6\" at spi.v(7) has no driver" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747192065307 "|spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_ip heartbeat_ip:u0 " "Elaborating entity \"heartbeat_ip\" for hierarchy \"heartbeat_ip:u0\"" {  } { { "spi.v" "u0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer spi_platform_designer:u1 " "Elaborating entity \"spi_platform_designer\" for hierarchy \"spi_platform_designer:u1\"" {  } { { "spi.v" "u1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug " "Elaborating entity \"spi_platform_designer_DEBUG\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG_scfifo_w spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w " "Elaborating entity \"spi_platform_designer_DEBUG_scfifo_w\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "the_spi_platform_designer_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065515 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192065515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/scfifo_cr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/scfifo_cr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/cntr_6o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_gio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/cntr_qnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192065714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192065714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG_scfifo_r spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r " "Elaborating entity \"spi_platform_designer_DEBUG_scfifo_r\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "the_spi_platform_designer_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "spi_platform_designer_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192065974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192065974 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192065974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_EEPDONE_INPUT spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input " "Elaborating entity \"spi_platform_designer_ESC_EEPDONE_INPUT\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_eepdone_input" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi " "Elaborating entity \"spi_platform_designer_ESC_SPI\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI_CS spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs " "Elaborating entity \"spi_platform_designer_ESC_SPI_CS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi_cs" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI_SINT spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_SINT:esc_spi_sint " "Elaborating entity \"spi_platform_designer_ESC_SPI_SINT\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_SINT:esc_spi_sint\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi_sint" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_LED spi_platform_designer:u1\|spi_platform_designer_LED:led " "Elaborating entity \"spi_platform_designer_LED\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_LED:led\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "led" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS spi_platform_designer:u1\|spi_platform_designer_NIOS:nios " "Elaborating entity \"spi_platform_designer_NIOS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "nios" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu " "Elaborating entity \"spi_platform_designer_NIOS_cpu\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_test_bench spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench " "Elaborating entity \"spi_platform_designer_NIOS_cpu_test_bench\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 5971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ic_data_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ic_data_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ic_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 6973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192066955 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192066955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_5jd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192066989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192066989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192066989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ic_tag_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ic_tag_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ic_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067040 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192067040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ad1 " "Found entity 1: altsyncram_4ad1" {  } { { "db/altsyncram_4ad1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_4ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192067073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192067073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ad1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ad1:auto_generated " "Elaborating entity \"altsyncram_4ad1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_bht_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht " "Elaborating entity \"spi_platform_designer_NIOS_cpu_bht_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_bht" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067115 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192067144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192067144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_a_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_a_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067195 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192067195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_8ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192067230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192067230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_b_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_b_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_mult_cell spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell " "Elaborating entity \"spi_platform_designer_NIOS_cpu_mult_cell\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_mult_cell" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067313 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192067313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192067349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192067349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192067435 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192067435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192067787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_tag_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_tag_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068149 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_cic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192068181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192068181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_data_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_data_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068232 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_ddf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192068265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192068265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_victim_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_victim_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_victim" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068323 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_k3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192068360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192068360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_nios2_rtl" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 10115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_debug spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_debug\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068487 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_break spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_break\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_xbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_itrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_itrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dtrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_td_mode spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_td_mode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_pib spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_pib\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_im spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_im\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_avalon_reg spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_avalon_reg\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_ocimem spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_ocimem\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ociram_sp_ram_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ociram_sp_ram_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068789 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192068830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192068830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_wrapper spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_wrapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_tck spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_tck\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_sysclk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_sysclk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "spi_platform_designer_NIOS_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192068956 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192068956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192068985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_RAM spi_platform_designer:u1\|spi_platform_designer_RAM:ram " "Elaborating entity \"spi_platform_designer_RAM\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192069029 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192069029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mhs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mhs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mhs1 " "Found entity 1: altsyncram_mhs1" {  } { { "db/altsyncram_mhs1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192069069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192069069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mhs1 spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated " "Elaborating entity \"altsyncram_mhs1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069070 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "spi_platform_designer_RAM.hex 2560 10 " "Width of data items in \"spi_platform_designer_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2560 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 spi_platform_designer_RAM.hex " "Data at line (2) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 spi_platform_designer_RAM.hex " "Data at line (3) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 spi_platform_designer_RAM.hex " "Data at line (4) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 spi_platform_designer_RAM.hex " "Data at line (5) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 spi_platform_designer_RAM.hex " "Data at line (6) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 spi_platform_designer_RAM.hex " "Data at line (7) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 spi_platform_designer_RAM.hex " "Data at line (8) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 spi_platform_designer_RAM.hex " "Data at line (9) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 spi_platform_designer_RAM.hex " "Data at line (10) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 spi_platform_designer_RAM.hex " "Data at line (11) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747192069102 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1747192069102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_esa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_esa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_esa " "Found entity 1: decode_esa" {  } { { "db/decode_esa.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/decode_esa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192069297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192069297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_esa spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|decode_esa:decode3 " "Elaborating entity \"decode_esa\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|decode_esa:decode3\"" {  } { { "db/altsyncram_mhs1.tdf" "decode3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bob " "Found entity 1: mux_bob" {  } { { "db/mux_bob.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mux_bob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192069334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192069334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bob spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|mux_bob:mux2 " "Elaborating entity \"mux_bob\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|mux_bob:mux2\"" {  } { { "db/altsyncram_mhs1.tdf" "mux2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_SYSID spi_platform_designer:u1\|spi_platform_designer_SYSID:sysid " "Elaborating entity \"spi_platform_designer_SYSID\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_SYSID:sysid\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "sysid" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_cs_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_spi_control_port_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_004" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_data_master_limiter\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_limiter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192069999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_demux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_demux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_demux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_demux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_irq_mapper spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper " "Elaborating entity \"spi_platform_designer_irq_mapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller spi_platform_designer:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192070264 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747192071549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.14.11:07:54 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl " "2025.05.14.11:07:54 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192074481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192077017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192077104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192080758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192080841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192080927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081037 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747192081692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192081864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192081930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192081932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192081973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192081973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192082038 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192082038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192082038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192082089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192082089 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747192085435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747192085435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747192085435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747192085435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192085496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085496 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192085496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mult_cp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192085527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192085527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192085567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747192085567 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747192085567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mult_c011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747192085607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192085607 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747192086111 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 355 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 245 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 133 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 58 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 255 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7643 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 398 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2639 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 4053 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 5895 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7652 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747192086226 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747192086227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_l6 GND " "Pin \"unused_pin_l6\" is stuck at GND" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747192087520 "|spi|unused_pin_l6"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_p1 VCC " "Pin \"unused_pin_p1\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747192087520 "|spi|unused_pin_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_r2 VCC " "Pin \"unused_pin_r2\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747192087520 "|spi|unused_pin_r2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747192087520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192087746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747192089759 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747192089883 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747192089883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192089989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192090690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747192092869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747192092869 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reserved_reset_n " "No output dependent on input pin \"reserved_reset_n\"" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747192093189 "|spi|reserved_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747192093189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4482 " "Implemented 4482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747192093189 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747192093189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4125 " "Implemented 4125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747192093189 ""} { "Info" "ICUT_CUT_TM_RAMS" "331 " "Implemented 331 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747192093189 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747192093189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747192093189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747192093261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 11:08:13 2025 " "Processing ended: Wed May 14 11:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747192093261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747192093261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747192093261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747192093261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747192094511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747192094511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 11:08:14 2025 " "Processing started: Wed May 14 11:08:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747192094511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747192094511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747192094511 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747192094615 ""}
{ "Info" "0" "" "Project  = spi" {  } {  } 0 0 "Project  = spi" 0 0 "Fitter" 0 0 1747192094615 ""}
{ "Info" "0" "" "Revision = spi" {  } {  } 0 0 "Revision = spi" 0 0 "Fitter" 0 0 1747192094615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747192094719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747192094720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi 10CL040YF484C8G " "Selected device 10CL040YF484C8G for design \"spi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747192094747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747192094783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747192094783 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747192094960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747192094964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484C8G " "Device 10CL016YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747192095209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484C8G " "Device 10CL055YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747192095209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484C8G " "Device 10CL080YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747192095209 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120YF484C8G " "Device 10CL120YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747192095209 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747192095209 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747192095214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747192095214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747192095214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747192095214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747192095214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747192095214 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747192095217 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747192095416 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747192095789 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192096209 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1747192096209 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_platform_designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spi_platform_designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747192096248 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.sdc " "Reading SDC File: 'spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747192096257 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|W_debug_mode clk " "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|W_debug_mode is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747192096296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747192096296 "|spi|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192096327 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192096327 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192096327 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1747192096327 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747192096338 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747192096339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747192096339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747192096339 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747192096339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747192096666 ""}  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 14121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747192096666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747192096666 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 13670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747192096666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_platform_designer:u1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node spi_platform_designer:u1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747192096666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_platform_designer:u1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node spi_platform_designer:u1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 5564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747192096666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747192096666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747192096666 ""}  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747192096666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747192097200 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747192097205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747192097206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747192097213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747192097223 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747192097231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747192097379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747192097384 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747192097384 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747192097384 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1747192097384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747192097384 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747192097410 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747192097410 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747192097410 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 32 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747192097411 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747192097411 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747192097411 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747192097648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747192097657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747192098683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747192099331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747192099379 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747192100398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747192100398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747192101084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747192103084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747192103084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747192104302 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747192104302 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747192104302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747192104305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747192104482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747192104512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747192104869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747192104871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747192105310 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747192106202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.fit.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747192106849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5550 " "Peak virtual memory: 5550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747192107976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 11:08:27 2025 " "Processing ended: Wed May 14 11:08:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747192107976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747192107976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747192107976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747192107976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747192109006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747192109006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 11:08:28 2025 " "Processing started: Wed May 14 11:08:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747192109006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747192109006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747192109006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747192109389 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747192110740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747192110788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747192110983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 11:08:30 2025 " "Processing ended: Wed May 14 11:08:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747192110983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747192110983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747192110983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747192110983 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747192111659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747192112176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747192112176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 11:08:31 2025 " "Processing started: Wed May 14 11:08:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747192112176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747192112176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi -c spi " "Command: quartus_sta spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747192112177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747192112284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747192112522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747192112522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192112560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192112560 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747192112951 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1747192112951 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_platform_designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spi_platform_designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747192112979 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.sdc " "Reading SDC File: 'spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747192112990 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready clk " "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747192113018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747192113018 "|spi|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113044 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113044 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113044 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747192113044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747192113055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747192113075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.063 " "Worst-case setup slack is 45.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.063               0.000 altera_reserved_tck  " "   45.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.567 " "Worst-case recovery slack is 46.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.567               0.000 altera_reserved_tck  " "   46.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.355 " "Worst-case removal slack is 1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 altera_reserved_tck  " "    1.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.510 " "Worst-case minimum pulse width slack is 49.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.510               0.000 altera_reserved_tck  " "   49.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.375 ns " "Worst Case Available Settling Time: 196.375 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747192113145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747192113150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747192113171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747192113644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready clk " "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747192113861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747192113861 "|spi|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192113879 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747192113879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.449 " "Worst-case setup slack is 45.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.449               0.000 altera_reserved_tck  " "   45.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.874 " "Worst-case recovery slack is 46.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.874               0.000 altera_reserved_tck  " "   46.874               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.258 " "Worst-case removal slack is 1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 altera_reserved_tck  " "    1.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.396 " "Worst-case minimum pulse width slack is 49.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.396               0.000 altera_reserved_tck  " "   49.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192113923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192113923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.674 ns " "Worst Case Available Settling Time: 196.674 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192113959 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747192113959 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747192113965 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready clk " "Register spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747192114126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747192114126 "|spi|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192114144 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192114144 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1747192114144 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1747192114144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.029 " "Worst-case setup slack is 48.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.029               0.000 altera_reserved_tck  " "   48.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192114162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192114170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.571 " "Worst-case recovery slack is 48.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.571               0.000 altera_reserved_tck  " "   48.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192114176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192114182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747192114188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747192114188 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.496 ns " "Worst Case Available Settling Time: 198.496 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747192114225 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747192114225 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747192114475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747192114476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747192114562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 11:08:34 2025 " "Processing ended: Wed May 14 11:08:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747192114562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747192114562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747192114562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747192114562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747192115581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747192115581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 11:08:35 2025 " "Processing started: Wed May 14 11:08:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747192115581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747192115581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747192115581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747192116077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi.vo C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/simulation/questa/ simulation " "Generated file spi.vo in folder \"C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747192116752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747192117381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 11:08:37 2025 " "Processing ended: Wed May 14 11:08:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747192117381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747192117381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747192117381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747192117381 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747192118048 ""}
