Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 26 19:40:41 2023
| Host         : DESKTOP-ICSAAF9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LED_TOP_timing_summary_routed.rpt -pb LED_TOP_timing_summary_routed.pb -rpx LED_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.161        0.000                      0                   17        0.359        0.000                      0                   17        7.000        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
i_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_CLK_PLL  {0.000 50.000}       100.000         10.000          
  clkfbout_CLK_PLL  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_CLK_PLL       96.161        0.000                      0                   17        0.359        0.000                      0                   17       49.500        0.000                       0                    19  
  clkfbout_CLK_PLL                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_PLL
  To Clock:  clk_out1_CLK_PLL

Setup :            0  Failing Endpoints,  Worst Slack       96.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.161ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.645 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/Q
                         net (fo=2, routed)           1.375    -0.270    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[4]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124    -0.146 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3/O
                         net (fo=16, routed)          1.611     1.465    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.589 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.589    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[6]
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[6]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.031    97.750    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.750    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                 96.161    

Slack (MET) :             96.164ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.704ns (19.104%)  route 2.981ns (80.896%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.645 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[4]/Q
                         net (fo=2, routed)           1.375    -0.270    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[4]
    SLICE_X37Y55         LUT4 (Prop_lut4_I1_O)        0.124    -0.146 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3/O
                         net (fo=16, routed)          1.606     1.460    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.584    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[5]
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.029    97.748    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.748    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 96.164    

Slack (MET) :             96.204ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.934ns (25.616%)  route 2.712ns (74.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 98.238 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          1.230     1.219    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.326     1.545 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.545    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[15]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.564    98.238    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/C
                         clock pessimism             -0.365    97.873    
                         clock uncertainty           -0.155    97.718    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.031    97.749    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         97.749    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 96.204    

Slack (MET) :             96.353ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.934ns (26.998%)  route 2.526ns (73.002%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 98.240 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          1.043     1.033    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I1_O)        0.326     1.359 r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.359    LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.566    98.240    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X40Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/C
                         clock pessimism             -0.402    97.838    
                         clock uncertainty           -0.155    97.683    
    SLICE_X40Y56         FDCE (Setup_fdce_C_D)        0.029    97.712    LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg
  -------------------------------------------------------------------
                         required time                         97.712    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                 96.353    

Slack (MET) :             96.405ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.934ns (27.123%)  route 2.510ns (72.877%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          1.027     1.017    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I1_O)        0.326     1.343 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.343    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[11]
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029    97.748    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         97.748    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 96.405    

Slack (MET) :             96.532ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.934ns (28.141%)  route 2.385ns (71.859%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          0.902     0.892    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I1_O)        0.326     1.218 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.218    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[12]
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.031    97.750    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         97.750    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 96.532    

Slack (MET) :             96.536ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.934ns (28.178%)  route 2.381ns (71.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          0.898     0.888    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I1_O)        0.326     1.214 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.214    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[10]
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.031    97.750    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         97.750    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 96.536    

Slack (MET) :             96.605ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.934ns (28.781%)  route 2.311ns (71.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 98.238 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          0.829     0.818    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.326     1.144 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.144    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[14]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.564    98.238    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/C
                         clock pessimism             -0.365    97.873    
                         clock uncertainty           -0.155    97.718    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.031    97.749    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         97.749    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 96.605    

Slack (MET) :             96.607ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.934ns (28.817%)  route 2.307ns (71.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 98.238 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          0.825     0.814    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.326     1.140 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.140    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[13]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.564    98.238    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/C
                         clock pessimism             -0.365    97.873    
                         clock uncertainty           -0.155    97.718    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.029    97.747    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         97.747    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 96.607    

Slack (MET) :             96.611ns  (required time - arrival time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_CLK_PLL rise@100.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.934ns (28.821%)  route 2.307ns (71.179%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 98.239 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.101ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.836    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.697 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.943    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.842 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.741    -2.101    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.645 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/Q
                         net (fo=3, routed)           1.483    -0.162    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[0]
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.152    -0.010 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4/O
                         net (fo=16, routed)          0.824     0.814    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_4_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I1_O)        0.326     1.140 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.140    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[9]
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459   101.459 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.640    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    94.989 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.584    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.675 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    98.239    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/C
                         clock pessimism             -0.365    97.874    
                         clock uncertainty           -0.155    97.719    
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)        0.032    97.751    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         97.751    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 96.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.555%)  route 0.235ns (50.445%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.149ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.126    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[12]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5/O
                         net (fo=16, routed)          0.116     0.035    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.080 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.080    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[15]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.857    -0.149    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/C
                         clock pessimism             -0.222    -0.371    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.092    -0.279    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.891%)  route 0.308ns (57.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.122    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6/O
                         net (fo=16, routed)          0.184     0.107    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.152 r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.152    LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.860    -0.146    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X40Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/C
                         clock pessimism             -0.202    -0.348    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)         0.091    -0.257    LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.629%)  route 0.275ns (54.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.122    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6/O
                         net (fo=16, routed)          0.152     0.075    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.120 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.120    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[10]
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                         clock pessimism             -0.238    -0.386    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.092    -0.294    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.393%)  route 0.355ns (60.607%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.122    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6/O
                         net (fo=16, routed)          0.232     0.155    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.200 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.200    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[8]
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[8]/C
                         clock pessimism             -0.222    -0.370    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092    -0.278    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.393%)  route 0.355ns (60.607%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.122    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.077 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6/O
                         net (fo=16, routed)          0.232     0.155    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_6_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.200 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.200    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[9]
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]/C
                         clock pessimism             -0.222    -0.370    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092    -0.278    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.042%)  route 0.361ns (60.958%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.148    -0.097    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I0_O)        0.045    -0.052 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3/O
                         net (fo=16, routed)          0.212     0.160    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.205 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.205    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[2]
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[2]/C
                         clock pessimism             -0.222    -0.370    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.092    -0.278    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.845%)  route 0.364ns (61.155%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X37Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[5]/Q
                         net (fo=2, routed)           0.148    -0.097    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[5]
    SLICE_X37Y55         LUT4 (Prop_lut4_I0_O)        0.045    -0.052 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3/O
                         net (fo=16, routed)          0.215     0.163    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_3_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.208 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.208    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[3]
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y54         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[3]/C
                         clock pessimism             -0.222    -0.370    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.092    -0.278    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/Q
                         net (fo=2, routed)           0.066    -0.179    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[7]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.069 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.092    LED_Drive_U0/CLK_DIV_module_U0/data0[7]
    SLICE_X39Y55         LUT5 (Prop_lut5_I4_O)        0.108     0.200 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.200    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[7]
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.858    -0.148    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y55         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]/C
                         clock pessimism             -0.238    -0.386    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092    -0.294    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.235%)  route 0.373ns (61.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.149ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.126    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[12]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5/O
                         net (fo=16, routed)          0.254     0.173    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.218 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.218    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[14]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.857    -0.149    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/C
                         clock pessimism             -0.222    -0.371    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.092    -0.279    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_PLL rise@0.000ns - clk_out1_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.231ns (38.172%)  route 0.374ns (61.828%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.149ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.497 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.000    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.974 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.588    -0.386    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y56         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.126    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[12]
    SLICE_X39Y57         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5/O
                         net (fo=16, routed)          0.255     0.174    LED_Drive_U0/CLK_DIV_module_U0/r_cnt[15]_i_5_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.219 r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     0.219    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_0[13]
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_PLL_U0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  CLK_PLL_U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.967    CLK_PLL_U0/inst/clk_in1_CLK_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.579 r  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.035    CLK_PLL_U0/inst/clk_out1_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.006 r  CLK_PLL_U0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.857    -0.149    LED_Drive_U0/CLK_DIV_module_U0/CLK
    SLICE_X39Y57         FDCE                                         r  LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/C
                         clock pessimism             -0.222    -0.371    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.091    -0.280    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_PLL
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   CLK_PLL_U0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X40Y56    LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y54    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y56    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X39Y57    LED_Drive_U0/CLK_DIV_module_U0/r_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_PLL
  To Clock:  clkfbout_CLK_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_PLL_U0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   CLK_PLL_U0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  CLK_PLL_U0/inst/plle2_adv_inst/CLKFBOUT



