<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Yeppp!: CpuMicroarchitecture Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">
  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-35967179-1']);
  _gaq.push(['_setDomainName', 'yeppp.info']);
  _gaq.push(['_trackPageview']);
  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.yeppp.info" title="Yeppp! library website"><img alt="Logo" src="yeppp-logo-doxygen.png"/></a></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Yeppp!
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>info</b></li><li class="navelem"><b>yeppp</b></li><li class="navelem"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="classinfo_1_1yeppp_1_1_cpu_microarchitecture-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CpuMicroarchitecture Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Type of processor microarchitecture.  
 <a href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8f1ba7769953b72e2925b4b6628f03b7"><td class="memItemLeft" align="right" valign="top">final String&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a8f1ba7769953b72e2925b4b6628f03b7">toString</a> ()</td></tr>
<tr class="memdesc:a8f1ba7769953b72e2925b4b6628f03b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a string ID for this CPU microarchitecture.  <a href="#a8f1ba7769953b72e2925b4b6628f03b7">More...</a><br/></td></tr>
<tr class="separator:a8f1ba7769953b72e2925b4b6628f03b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ebdbbd66aa030283e602a4a7fe57dc"><td class="memItemLeft" align="right" valign="top">final String&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a90ebdbbd66aa030283e602a4a7fe57dc">getDescription</a> ()</td></tr>
<tr class="memdesc:a90ebdbbd66aa030283e602a4a7fe57dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a text description for this CPU microarchitecture.  <a href="#a90ebdbbd66aa030283e602a4a7fe57dc">More...</a><br/></td></tr>
<tr class="separator:a90ebdbbd66aa030283e602a4a7fe57dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a22c8d4f979b9ab90cd6e0665dc6d7d5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22c8d4f979b9ab90cd6e0665dc6d7d5e"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a22c8d4f979b9ab90cd6e0665dc6d7d5e">Unknown</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>(0)</td></tr>
<tr class="memdesc:a22c8d4f979b9ab90cd6e0665dc6d7d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microarchitecture is unknown, or the library failed to get information about the microarchitecture from OS. <br/></td></tr>
<tr class="separator:a22c8d4f979b9ab90cd6e0665dc6d7d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f155d493610d8faf4b4b5954b9c8004"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f155d493610d8faf4b4b5954b9c8004"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a1f155d493610d8faf4b4b5954b9c8004">P5</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a1f155d493610d8faf4b4b5954b9c8004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium and Pentium MMX microarchitecture. <br/></td></tr>
<tr class="separator:a1f155d493610d8faf4b4b5954b9c8004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c90d6cd59c079b15259d7bdbc7a088"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0c90d6cd59c079b15259d7bdbc7a088"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ab0c90d6cd59c079b15259d7bdbc7a088">P6</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:ab0c90d6cd59c079b15259d7bdbc7a088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium Pro, Pentium II, and Pentium III. <br/></td></tr>
<tr class="separator:ab0c90d6cd59c079b15259d7bdbc7a088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39e79747875febd12ee36de868dc3f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac39e79747875febd12ee36de868dc3f6"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ac39e79747875febd12ee36de868dc3f6">Willamette</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:ac39e79747875febd12ee36de868dc3f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium 4 with Willamette, Northwood, or Foster cores. <br/></td></tr>
<tr class="separator:ac39e79747875febd12ee36de868dc3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad753331420607d836b38a0e801c89522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad753331420607d836b38a0e801c89522"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ad753331420607d836b38a0e801c89522">Prescott</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:ad753331420607d836b38a0e801c89522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium 4 with Prescott and later cores. <br/></td></tr>
<tr class="separator:ad753331420607d836b38a0e801c89522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26feb405e943e22969dbbcba1c5a02db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26feb405e943e22969dbbcba1c5a02db"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a26feb405e943e22969dbbcba1c5a02db">Dothan</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:a26feb405e943e22969dbbcba1c5a02db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium M. <br/></td></tr>
<tr class="separator:a26feb405e943e22969dbbcba1c5a02db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62ff646b56fc7241a8d178e0f4a2a66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af62ff646b56fc7241a8d178e0f4a2a66"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#af62ff646b56fc7241a8d178e0f4a2a66">Yonah</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:af62ff646b56fc7241a8d178e0f4a2a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel <a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> microarchitecture. <br/></td></tr>
<tr class="separator:af62ff646b56fc7241a8d178e0f4a2a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b024d0f99b7d6886ca57246bf6d138"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7b024d0f99b7d6886ca57246bf6d138"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#aa7b024d0f99b7d6886ca57246bf6d138">Conroe</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:aa7b024d0f99b7d6886ca57246bf6d138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel <a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> 2 microarchitecture on 65 nm process. <br/></td></tr>
<tr class="separator:aa7b024d0f99b7d6886ca57246bf6d138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bac4710a4243dee562fbecd11fc8d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99bac4710a4243dee562fbecd11fc8d8"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a99bac4710a4243dee562fbecd11fc8d8">Penryn</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:a99bac4710a4243dee562fbecd11fc8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel <a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> 2 microarchitecture on 45 nm process. <br/></td></tr>
<tr class="separator:a99bac4710a4243dee562fbecd11fc8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669b4ac97c1303a4c31653ef9a81c838"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a669b4ac97c1303a4c31653ef9a81c838"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a669b4ac97c1303a4c31653ef9a81c838">Bonnell</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0009)</td></tr>
<tr class="memdesc:a669b4ac97c1303a4c31653ef9a81c838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Atom on 45 nm process. <br/></td></tr>
<tr class="separator:a669b4ac97c1303a4c31653ef9a81c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586a2038af78c1be1465f05f55da5504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a586a2038af78c1be1465f05f55da5504"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a586a2038af78c1be1465f05f55da5504">Nehalem</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000A)</td></tr>
<tr class="memdesc:a586a2038af78c1be1465f05f55da5504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Nehalem and Westmere microarchitectures (<a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> i3/i5/i7 1st gen). <br/></td></tr>
<tr class="separator:a586a2038af78c1be1465f05f55da5504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc7c013e34c6fcfc5d863faf29e25cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcc7c013e34c6fcfc5d863faf29e25cb"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#adcc7c013e34c6fcfc5d863faf29e25cb">SandyBridge</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000B)</td></tr>
<tr class="memdesc:adcc7c013e34c6fcfc5d863faf29e25cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Sandy Bridge microarchitecture (<a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> i3/i5/i7 2nd gen). <br/></td></tr>
<tr class="separator:adcc7c013e34c6fcfc5d863faf29e25cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2822fff84b93e6d1b3d823005cc18d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2822fff84b93e6d1b3d823005cc18d8"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#af2822fff84b93e6d1b3d823005cc18d8">Saltwell</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000C)</td></tr>
<tr class="memdesc:af2822fff84b93e6d1b3d823005cc18d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Atom on 32 nm process. <br/></td></tr>
<tr class="separator:af2822fff84b93e6d1b3d823005cc18d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1882974ef3a6098715c21b210dc515d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1882974ef3a6098715c21b210dc515d"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ae1882974ef3a6098715c21b210dc515d">IvyBridge</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000D)</td></tr>
<tr class="memdesc:ae1882974ef3a6098715c21b210dc515d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Ivy Bridge microarchitecture (<a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> i3/i5/i7 3rd gen). <br/></td></tr>
<tr class="separator:ae1882974ef3a6098715c21b210dc515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229d64d10cc59afcc5d02cb07cb76f4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a229d64d10cc59afcc5d02cb07cb76f4d"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a229d64d10cc59afcc5d02cb07cb76f4d">Haswell</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000E)</td></tr>
<tr class="memdesc:a229d64d10cc59afcc5d02cb07cb76f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Haswell microarchitecture (<a class="el" href="classinfo_1_1yeppp_1_1_core.html" title="Basic arithmetic operations. ">Core</a> i3/i5/i7 4th gen). <br/></td></tr>
<tr class="separator:a229d64d10cc59afcc5d02cb07cb76f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb1df093934433ffb08ed89a915dde5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeb1df093934433ffb08ed89a915dde5"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#adeb1df093934433ffb08ed89a915dde5">Silvermont</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x000F)</td></tr>
<tr class="memdesc:adeb1df093934433ffb08ed89a915dde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Silvermont microarchitecture (22 nm out-of-order Atom). <br/></td></tr>
<tr class="separator:adeb1df093934433ffb08ed89a915dde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f445ca466bbbdb5c285306cf391342"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98f445ca466bbbdb5c285306cf391342"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a98f445ca466bbbdb5c285306cf391342">KnightsFerry</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0100)</td></tr>
<tr class="memdesc:a98f445ca466bbbdb5c285306cf391342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Knights Ferry HPC boards. <br/></td></tr>
<tr class="separator:a98f445ca466bbbdb5c285306cf391342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae576b686eed71d560b824d5f991a57e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae576b686eed71d560b824d5f991a57e1"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ae576b686eed71d560b824d5f991a57e1">KnightsCorner</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0101)</td></tr>
<tr class="memdesc:ae576b686eed71d560b824d5f991a57e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Knights Corner HPC boards (aka Xeon Phi). <br/></td></tr>
<tr class="separator:ae576b686eed71d560b824d5f991a57e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f0ec4727ef38cfc0b6534e47c72e27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32f0ec4727ef38cfc0b6534e47c72e27"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a32f0ec4727ef38cfc0b6534e47c72e27">K5</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a32f0ec4727ef38cfc0b6534e47c72e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K5. <br/></td></tr>
<tr class="separator:a32f0ec4727ef38cfc0b6534e47c72e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0890bce683cb1df08d8182e6e9807f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc0890bce683cb1df08d8182e6e9807f"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#adc0890bce683cb1df08d8182e6e9807f">K6</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:adc0890bce683cb1df08d8182e6e9807f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K6 and alike. <br/></td></tr>
<tr class="separator:adc0890bce683cb1df08d8182e6e9807f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad535fb73e892d18591de7ab55a36fc88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad535fb73e892d18591de7ab55a36fc88"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ad535fb73e892d18591de7ab55a36fc88">K7</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:ad535fb73e892d18591de7ab55a36fc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Athlon and Duron. <br/></td></tr>
<tr class="separator:ad535fb73e892d18591de7ab55a36fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11473d60253d148199a674093fca5642"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11473d60253d148199a674093fca5642"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a11473d60253d148199a674093fca5642">Geode</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:a11473d60253d148199a674093fca5642"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Geode GX and LX. <br/></td></tr>
<tr class="separator:a11473d60253d148199a674093fca5642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51989a10fb7db87dfa68c8105841e5e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51989a10fb7db87dfa68c8105841e5e9"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a51989a10fb7db87dfa68c8105841e5e9">K8</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:a51989a10fb7db87dfa68c8105841e5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Athlon 64, Opteron 64. <br/></td></tr>
<tr class="separator:a51989a10fb7db87dfa68c8105841e5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164455c5fd22ff7de3e268e20083f812"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a164455c5fd22ff7de3e268e20083f812"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a164455c5fd22ff7de3e268e20083f812">K10</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:a164455c5fd22ff7de3e268e20083f812"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K10 (Barcelona, Istambul, Magny-Cours). <br/></td></tr>
<tr class="separator:a164455c5fd22ff7de3e268e20083f812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075488d6d010858dfc6755fb5d313099"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a075488d6d010858dfc6755fb5d313099"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a075488d6d010858dfc6755fb5d313099">Bobcat</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:a075488d6d010858dfc6755fb5d313099"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Bobcat mobile microarchitecture. <br/></td></tr>
<tr class="separator:a075488d6d010858dfc6755fb5d313099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03367abf99589d01420bd908a79776a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03367abf99589d01420bd908a79776a2"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a03367abf99589d01420bd908a79776a2">Bulldozer</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:a03367abf99589d01420bd908a79776a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Bulldozer microarchitecture (1st gen K15). <br/></td></tr>
<tr class="separator:a03367abf99589d01420bd908a79776a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5908a540468e48f7ce0bf604af7684"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b5908a540468e48f7ce0bf604af7684"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a4b5908a540468e48f7ce0bf604af7684">Piledriver</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x0009)</td></tr>
<tr class="memdesc:a4b5908a540468e48f7ce0bf604af7684"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Piledriver microarchitecture (2nd gen K15). <br/></td></tr>
<tr class="separator:a4b5908a540468e48f7ce0bf604af7684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e6736c2475081eff6671110b99d258"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95e6736c2475081eff6671110b99d258"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a95e6736c2475081eff6671110b99d258">Jaguar</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x000A)</td></tr>
<tr class="memdesc:a95e6736c2475081eff6671110b99d258"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Jaguar mobile microarchitecture. <br/></td></tr>
<tr class="separator:a95e6736c2475081eff6671110b99d258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb205288c33ef85b1133963f25e2520d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb205288c33ef85b1133963f25e2520d"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#aeb205288c33ef85b1133963f25e2520d">Steamroller</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.getId() &lt;&lt; 24) + (CpuVendor.AMD.getId() &lt;&lt; 16) + 0x000B)</td></tr>
<tr class="memdesc:aeb205288c33ef85b1133963f25e2520d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Steamroller microarchitecture (3rd gen K15). <br/></td></tr>
<tr class="separator:aeb205288c33ef85b1133963f25e2520d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc0b99e2b3cedfe86f0a73f617465ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dc0b99e2b3cedfe86f0a73f617465ab"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a4dc0b99e2b3cedfe86f0a73f617465ab">StrongARM</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a4dc0b99e2b3cedfe86f0a73f617465ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEC/Intel StrongARM processors. <br/></td></tr>
<tr class="separator:a4dc0b99e2b3cedfe86f0a73f617465ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b418bcee60eaefd5d1ea3d434002460"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b418bcee60eaefd5d1ea3d434002460"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a7b418bcee60eaefd5d1ea3d434002460">XScale</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a7b418bcee60eaefd5d1ea3d434002460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel/Marvell XScale processors. <br/></td></tr>
<tr class="separator:a7b418bcee60eaefd5d1ea3d434002460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d4a7aea9eb3a82f8b80cc14c916820"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20d4a7aea9eb3a82f8b80cc14c916820"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a20d4a7aea9eb3a82f8b80cc14c916820">ARM7</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a20d4a7aea9eb3a82f8b80cc14c916820"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM7 series. <br/></td></tr>
<tr class="separator:a20d4a7aea9eb3a82f8b80cc14c916820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1ca7f8691f9fbcf76330fb616f6bbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca1ca7f8691f9fbcf76330fb616f6bbc"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#aca1ca7f8691f9fbcf76330fb616f6bbc">ARM9</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:aca1ca7f8691f9fbcf76330fb616f6bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM9 series. <br/></td></tr>
<tr class="separator:aca1ca7f8691f9fbcf76330fb616f6bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7bf505aa683672fc0fe54090cbcf76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e7bf505aa683672fc0fe54090cbcf76"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a4e7bf505aa683672fc0fe54090cbcf76">ARM11</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:a4e7bf505aa683672fc0fe54090cbcf76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM 1136, ARM 1156, ARM 1176, or ARM 11MPCore. <br/></td></tr>
<tr class="separator:a4e7bf505aa683672fc0fe54090cbcf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708444bd79dcde7f3d54bcf0cf4dfae1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a708444bd79dcde7f3d54bcf0cf4dfae1"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a708444bd79dcde7f3d54bcf0cf4dfae1">CortexA5</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:a708444bd79dcde7f3d54bcf0cf4dfae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A5. <br/></td></tr>
<tr class="separator:a708444bd79dcde7f3d54bcf0cf4dfae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe47c1efd0adac94834ecc4ac936541b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe47c1efd0adac94834ecc4ac936541b"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#abe47c1efd0adac94834ecc4ac936541b">CortexA7</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:abe47c1efd0adac94834ecc4ac936541b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A7. <br/></td></tr>
<tr class="separator:abe47c1efd0adac94834ecc4ac936541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb642dd40381bf577bb4935308bc4d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cb642dd40381bf577bb4935308bc4d1"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a4cb642dd40381bf577bb4935308bc4d1">CortexA8</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:a4cb642dd40381bf577bb4935308bc4d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A8. <br/></td></tr>
<tr class="separator:a4cb642dd40381bf577bb4935308bc4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33012406c152744305d73aa3d1c3d8b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33012406c152744305d73aa3d1c3d8b0"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a33012406c152744305d73aa3d1c3d8b0">CortexA9</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:a33012406c152744305d73aa3d1c3d8b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A9. <br/></td></tr>
<tr class="separator:a33012406c152744305d73aa3d1c3d8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82e2487fd351405863e5e96fcbb851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab82e2487fd351405863e5e96fcbb851b"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ab82e2487fd351405863e5e96fcbb851b">CortexA15</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.ARM.getId() &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:ab82e2487fd351405863e5e96fcbb851b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A15. <br/></td></tr>
<tr class="separator:ab82e2487fd351405863e5e96fcbb851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b6b335b67895f7a8f2cc39815349a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9b6b335b67895f7a8f2cc39815349a5"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#ae9b6b335b67895f7a8f2cc39815349a5">Scorpion</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Qualcomm.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:ae9b6b335b67895f7a8f2cc39815349a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Qualcomm Scorpion. <br/></td></tr>
<tr class="separator:ae9b6b335b67895f7a8f2cc39815349a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efd15d03120ca85ca3ca6e399a082a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3efd15d03120ca85ca3ca6e399a082a9"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a3efd15d03120ca85ca3ca6e399a082a9">Krait</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Qualcomm.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a3efd15d03120ca85ca3ca6e399a082a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Qualcomm Krait. <br/></td></tr>
<tr class="separator:a3efd15d03120ca85ca3ca6e399a082a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e18580607ed5ebd50214c265a36d0c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e18580607ed5ebd50214c265a36d0c6"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a0e18580607ed5ebd50214c265a36d0c6">PJ1</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Marvell.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a0e18580607ed5ebd50214c265a36d0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marvell Sheeva PJ1. <br/></td></tr>
<tr class="separator:a0e18580607ed5ebd50214c265a36d0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0c5bd1e0543e8fcbb436c1090504c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f0c5bd1e0543e8fcbb436c1090504c9"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a8f0c5bd1e0543e8fcbb436c1090504c9">PJ4</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Marvell.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a8f0c5bd1e0543e8fcbb436c1090504c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marvell Sheeva PJ4. <br/></td></tr>
<tr class="separator:a8f0c5bd1e0543e8fcbb436c1090504c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1900f0c63dfafb1a0e8f79f934d5ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae1900f0c63dfafb1a0e8f79f934d5ea"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#aae1900f0c63dfafb1a0e8f79f934d5ea">Swift</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.getId() &lt;&lt; 24) + (CpuVendor.Apple.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:aae1900f0c63dfafb1a0e8f79f934d5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apple A6 and A6X processors. <br/></td></tr>
<tr class="separator:aae1900f0c63dfafb1a0e8f79f934d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452ea748658d932abd6cfa53d7a84386"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a452ea748658d932abd6cfa53d7a84386"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a452ea748658d932abd6cfa53d7a84386">Itanium</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a452ea748658d932abd6cfa53d7a84386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Itanium. <br/></td></tr>
<tr class="separator:a452ea748658d932abd6cfa53d7a84386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e79c2c7735f7ebd922ec6b9e8d1346"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18e79c2c7735f7ebd922ec6b9e8d1346"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a18e79c2c7735f7ebd922ec6b9e8d1346">Itanium2</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.getId() &lt;&lt; 24) + (CpuVendor.Intel.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a18e79c2c7735f7ebd922ec6b9e8d1346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Itanium 2. <br/></td></tr>
<tr class="separator:a18e79c2c7735f7ebd922ec6b9e8d1346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1b6a41406efae5db216711d93d1608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb1b6a41406efae5db216711d93d1608"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#acb1b6a41406efae5db216711d93d1608">MIPS24K</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.getId() &lt;&lt; 24) + (CpuVendor.MIPS.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:acb1b6a41406efae5db216711d93d1608"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 24K. <br/></td></tr>
<tr class="separator:acb1b6a41406efae5db216711d93d1608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43c80455f9abe267ab23b06493f3eb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa43c80455f9abe267ab23b06493f3eb7"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#aa43c80455f9abe267ab23b06493f3eb7">MIPS34K</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.getId() &lt;&lt; 24) + (CpuVendor.MIPS.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:aa43c80455f9abe267ab23b06493f3eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 34K. <br/></td></tr>
<tr class="separator:aa43c80455f9abe267ab23b06493f3eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e3cad60eb67a57044fe56511a6249e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13e3cad60eb67a57044fe56511a6249e"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a13e3cad60eb67a57044fe56511a6249e">MIPS74K</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.getId() &lt;&lt; 24) + (CpuVendor.MIPS.getId() &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:a13e3cad60eb67a57044fe56511a6249e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 74K. <br/></td></tr>
<tr class="separator:a13e3cad60eb67a57044fe56511a6249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789e5b6962bd8507a0ce17787d6a3d5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789e5b6962bd8507a0ce17787d6a3d5a"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a789e5b6962bd8507a0ce17787d6a3d5a">XBurst</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.getId() &lt;&lt; 24) + (CpuVendor.Ingenic.getId() &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a789e5b6962bd8507a0ce17787d6a3d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ingenic XBurst. <br/></td></tr>
<tr class="separator:a789e5b6962bd8507a0ce17787d6a3d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b0e34fd07e10a4a89106dde176d4ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99b0e34fd07e10a4a89106dde176d4ef"></a>
static final <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a99b0e34fd07e10a4a89106dde176d4ef">XBurst2</a> = new <a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.getId() &lt;&lt; 24) + (CpuVendor.Ingenic.getId() &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a99b0e34fd07e10a4a89106dde176d4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ingenic XBurst 2. <br/></td></tr>
<tr class="separator:a99b0e34fd07e10a4a89106dde176d4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Type of processor microarchitecture. </p>
<p>Low-level instruction performance characteristics, such as latency and throughput, are constant within microarchitecture. Processors of the same microarchitecture can differ in supported instruction sets and other extensions. </p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="classinfo_1_1yeppp_1_1_library.html#a83abea87db696d5981359f6ab79ce1c7" title="Provides information about the microarchitecture of the processor. ">Library.getCpuMicroarchitecture</a> </dd></dl>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a8f1ba7769953b72e2925b4b6628f03b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">final String toString </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provides a string ID for this CPU microarchitecture. </p>
<dl class="section return"><dt>Returns</dt><dd>A string which starts with a Latin letter and contains only Latin letters, digits, and underscore symbol. </dd></dl>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a90ebdbbd66aa030283e602a4a7fe57dc" title="Provides a text description for this CPU microarchitecture. ">getDescription()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a90ebdbbd66aa030283e602a4a7fe57dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">final String getDescription </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provides a text description for this CPU microarchitecture. </p>
<dl class="section return"><dt>Returns</dt><dd>A string description which can contain spaces and non-ASCII characters. </dd></dl>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="classinfo_1_1yeppp_1_1_cpu_microarchitecture.html#a8f1ba7769953b72e2925b4b6628f03b7" title="Provides a string ID for this CPU microarchitecture. ">toString()</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<div class="tabs">
	<ul class="tablist">
		<li><a href="../c/index.html"><span>C/C++</span></a></li>
		<li><a href="../fortran/index.html"><span>FORTRAN</span></a></li>
		<li class="current"><a href="index.html"><span>Java</span></a></li>
		<li><a href="../cs/index.html"><span>C#</span></a></li>
	</ul>
</div>
<address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.png" alt="doxygen"/></a>
</small></address>
</body>
</html>
