Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 35c90f99b9e14463bb335bdd8bf916aa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_tb_behav xil_defaultlib.RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.RegWLoad_default
Compiling module xil_defaultlib.RegWLoad(SIZE=64)
Compiling module xil_defaultlib.RegWLoad(SIZE=155)
Compiling module xil_defaultlib.RegWLoad(SIZE=107)
Compiling module xil_defaultlib.RegWLoad(SIZE=71)
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.RippleAdder_default
Compiling module xil_defaultlib.Decoder5_32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux2_1(N=32)
Compiling module xil_defaultlib.AdderSub
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ShiftLeft1
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.RISCV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_tb_behav
