{"vcs1":{"timestamp_begin":1739963222.294913265, "rt":4.47, "ut":4.25, "st":0.17}}
{"vcselab":{"timestamp_begin":1739963226.839999727, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739963227.147125346, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739963222.006773511}
{"VCS_COMP_START_TIME": 1739963222.006773511}
{"VCS_COMP_END_TIME": 1739963227.450602800}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287964}}
{"vcselab": {"peak_mem": 150344}}
