#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012c99722ce0 .scope module, "RAM_tb" "RAM_tb" 2 1;
 .timescale 0 0;
P_0000012c9987bb00 .param/l "RAM_BITS" 0 2 4, +C4<00000000000000000000000000001000>;
P_0000012c9987bb38 .param/l "RAM_LOCATIONS" 0 2 3, +C4<00000000000000000000000000100000>;
v0000012c99754a40_0 .var "ADDR", 4 0;
v0000012c99754ef0_0 .var "DATA_IN", 7 0;
v0000012c99754f90_0 .net "DATA_OUT", 7 0, v0000012c99723000_0;  1 drivers
v0000012c997ab000_0 .var "WRITE", 0 0;
v0000012c997ab0a0_0 .var "clk", 0 0;
S_0000012c99722e70 .scope module, "inst1" "RAM" 2 13, 3 1 0, S_0000012c99722ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 5 "ADDR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "DATA_OUT";
P_0000012c99723400 .param/l "RAM_BITS" 0 3 1, +C4<00000000000000000000000000001000>;
P_0000012c99723438 .param/l "RAM_LOCATIONS" 0 3 1, +C4<00000000000000000000000000100000>;
v0000012c9987bd10_0 .net "ADDR", 4 0, v0000012c99754a40_0;  1 drivers
v0000012c99723270_0 .net "DATA_IN", 7 0, v0000012c99754ef0_0;  1 drivers
v0000012c99723000_0 .var "DATA_OUT", 7 0;
v0000012c997230a0 .array "RAM", 0 31, 7 0;
v0000012c99754900_0 .net "WRITE", 0 0, v0000012c997ab000_0;  1 drivers
v0000012c997549a0_0 .net "clk", 0 0, v0000012c997ab0a0_0;  1 drivers
E_0000012c99745e70 .event posedge, v0000012c997549a0_0;
    .scope S_0000012c99722e70;
T_0 ;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 176, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 126, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012c997230a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000012c99722e70;
T_1 ;
    %wait E_0000012c99745e70;
    %load/vec4 v0000012c99754900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000012c99723270_0;
    %load/vec4 v0000012c9987bd10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012c997230a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012c9987bd10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012c997230a0, 4;
    %assign/vec4 v0000012c99723000_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012c99722ce0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c997ab0a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000012c99722ce0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000012c997ab0a0_0;
    %inv;
    %store/vec4 v0000012c997ab0a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012c99722ce0;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012c99722ce0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000012c99722ce0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012c99754ef0_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012c99754a40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c997ab000_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012c99754ef0_0, 0, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012c99754a40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c997ab000_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000012c99754ef0_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000012c99754a40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c997ab000_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c997ab000_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012c99754ef0_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000012c99754a40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c997ab000_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM_TB.v";
    "RAM.v";
