{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543817631245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543817631250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 00:13:51 2018 " "Processing started: Mon Dec 03 00:13:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543817631250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817631250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817631250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543817632172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543817632172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irl_rcc_combo_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irl_rcc_combo_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_RCC_Combo_Test " "Found entity 1: IRL_RCC_Combo_Test" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543817639898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817639898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRL_RCC_Combo_Test " "Elaborating entity \"IRL_RCC_Combo_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543817640288 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Out1\[6..0\] Out " "Bus \"Out1\[6..0\]\" found using same base name as \"Out\", which might lead to a name conflict." {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } { 296 944 1120 312 "Out1\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1543817640304 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "seven_seg_decoder inst " "Logic function of type seven_seg_decoder and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 272 792 944 352 "inst" "" } { 296 440 760 456 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1543817640304 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543817640320 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543817640835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 00:14:00 2018 " "Processing ended: Mon Dec 03 00:14:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543817640835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543817640835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543817640835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817640835 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543817641794 ""}
