#LAB1

Lab1: design and implementation of a digital filter

## Folder Organisation

LAB1 is organised in the following folders:

- material: the directory containing the matlab and C verification codes

- src: the directory containing the VHDL files of the filter

- tb: the directory containing the VHDL and the verilog files of the test-bench

- sim: the directory containing the project files created by modelsim and the simulation scripts

- syn: the directory containing the synthesis scripts and the working files produced by the logic synthesizer

- netlist: the directory containing the verilog output netlists of the synthesis and the place & route processes

- vcd: the directory containing the vcd files (record switching activity from modelsim)

- saif: the directory containing the saif files (converted switching activity for synthesis)

- innovus: the directory containing the place and route files and results


