# 1 "arch/arm/boot/dts/socfpga_arria10_chameleonv3.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/socfpga_arria10_chameleonv3.dts"




/dts-v1/;
# 1 "arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi" 1





# 1 "arch/arm/boot/dts/socfpga_arria10.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm/boot/dts/socfpga_arria10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/altr,rst-mgr-a10.h" 1
# 8 "arch/arm/boot/dts/socfpga_arria10.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "altr,socfpga-a10-smp";

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
  };
  cpu1: cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };
 };

 pmu: pmu@ff111000 {
  compatible = "arm,cortex-a9-pmu";
  interrupt-parent = <&intc>;
  interrupts = <0 124 4>, <0 125 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
  reg = <0xff111000 0x1000>,
        <0xff113000 0x1000>;
 };

 intc: interrupt-controller@ffffd000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0xffffd000 0x1000>,
        <0xffffc100 0x100>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  device_type = "soc";
  interrupt-parent = <&intc>;
  ranges;

  amba {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pdma: pdma@ffda1000 {
    compatible = "arm,pl330", "arm,primecell";
    reg = <0xffda1000 0x1000>;
    interrupts = <0 83 4>,
          <0 84 4>,
          <0 85 4>,
          <0 86 4>,
          <0 87 4>,
          <0 88 4>,
          <0 89 4>,
          <0 90 4>,
          <0 91 4>;
    #dma-cells = <1>;
    clocks = <&l4_main_clk>;
    clock-names = "apb_pclk";
    resets = <&rst 48>, <&rst 53>;
    reset-names = "dma", "dma-ocp";
   };
  };

  base_fpga_region {
   #address-cells = <0x1>;
   #size-cells = <0x1>;

   compatible = "fpga-region";
   fpga-mgr = <&fpga_mgr>;
  };

  clkmgr@ffd04000 {
    compatible = "altr,clk-mgr";
    reg = <0xffd04000 0x1000>;

    clocks {
     #address-cells = <1>;
     #size-cells = <0>;

     cb_intosc_hs_div2_clk: cb_intosc_hs_div2_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     cb_intosc_ls_clk: cb_intosc_ls_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     f2s_free_clk: f2s_free_clk {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     osc1: osc1 {
      #clock-cells = <0>;
      compatible = "fixed-clock";
     };

     main_pll: main_pll@40 {
      #address-cells = <1>;
      #size-cells = <0>;
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-pll-clock";
      clocks = <&osc1>, <&cb_intosc_ls_clk>,
        <&f2s_free_clk>;
      reg = <0x40>;

      main_mpu_base_clk: main_mpu_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       div-reg = <0x140 0 11>;
      };

      main_noc_base_clk: main_noc_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       div-reg = <0x144 0 11>;
      };

      main_emaca_clk: main_emaca_clk@68 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x68>;
      };

      main_emacb_clk: main_emacb_clk@6c {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x6C>;
      };

      main_emac_ptp_clk: main_emac_ptp_clk@70 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x70>;
      };

      main_gpio_db_clk: main_gpio_db_clk@74 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x74>;
      };

      main_sdmmc_clk: main_sdmmc_clk@78 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk"
;
       clocks = <&main_pll>;
       reg = <0x78>;
      };

      main_s2f_usr0_clk: main_s2f_usr0_clk@7c {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x7C>;
      };

      main_s2f_usr1_clk: main_s2f_usr1_clk@80 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x80>;
      };

      main_hmc_pll_ref_clk: main_hmc_pll_ref_clk@84 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x84>;
      };

      main_periph_ref_clk: main_periph_ref_clk@9c {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&main_pll>;
       reg = <0x9C>;
      };
     };

     periph_pll: periph_pll@c0 {
      #address-cells = <1>;
      #size-cells = <0>;
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-pll-clock";
      clocks = <&osc1>, <&cb_intosc_ls_clk>,
        <&f2s_free_clk>, <&main_periph_ref_clk>;
      reg = <0xC0>;

      peri_mpu_base_clk: peri_mpu_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       div-reg = <0x140 16 11>;
      };

      peri_noc_base_clk: peri_noc_base_clk {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       div-reg = <0x144 16 11>;
      };

      peri_emaca_clk: peri_emaca_clk@e8 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xE8>;
      };

      peri_emacb_clk: peri_emacb_clk@ec {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xEC>;
      };

      peri_emac_ptp_clk: peri_emac_ptp_clk@f0 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF0>;
      };

      peri_gpio_db_clk: peri_gpio_db_clk@f4 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF4>;
      };

      peri_sdmmc_clk: peri_sdmmc_clk@f8 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xF8>;
      };

      peri_s2f_usr0_clk: peri_s2f_usr0_clk@fc {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0xFC>;
      };

      peri_s2f_usr1_clk: peri_s2f_usr1_clk@100 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0x100>;
      };

      peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk@104 {
       #clock-cells = <0>;
       compatible = "altr,socfpga-a10-perip-clk";
       clocks = <&periph_pll>;
       reg = <0x104>;
      };
     };

     mpu_free_clk: mpu_free_clk@60 {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_mpu_base_clk>, <&peri_mpu_base_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x60>;
     };

     noc_free_clk: noc_free_clk@64 {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_noc_base_clk>, <&peri_noc_base_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x64>;
     };

     s2f_user1_free_clk: s2f_user1_free_clk@104 {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_s2f_usr1_clk>, <&peri_s2f_usr1_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      reg = <0x104>;
     };

     sdmmc_free_clk: sdmmc_free_clk@f8 {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&main_sdmmc_clk>, <&peri_sdmmc_clk>,
        <&osc1>, <&cb_intosc_hs_div2_clk>,
        <&f2s_free_clk>;
      fixed-divider = <4>;
      reg = <0xF8>;
     };

     l4_sys_free_clk: l4_sys_free_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-perip-clk";
      clocks = <&noc_free_clk>;
      fixed-divider = <4>;
     };

     l4_main_clk: l4_main_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 0 2>;
      clk-gate = <0x48 1>;
     };

     l4_mp_clk: l4_mp_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 8 2>;
      clk-gate = <0x48 2>;
     };

     l4_sp_clk: l4_sp_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&noc_free_clk>;
      div-reg = <0xA8 16 2>;
      clk-gate = <0x48 3>;
     };

     mpu_periph_clk: mpu_periph_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&mpu_free_clk>;
      fixed-divider = <4>;
      clk-gate = <0x48 0>;
     };

     sdmmc_clk: sdmmc_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&sdmmc_free_clk>;
      clk-gate = <0xC8 5>;
      clk-phase = <0 135>;
     };

     qspi_clk: qspi_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_main_clk>;
      clk-gate = <0xC8 11>;
     };

     nand_x_clk: nand_x_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_mp_clk>;
      clk-gate = <0xC8 10>;
     };

     nand_ecc_clk: nand_ecc_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&nand_x_clk>;
      clk-gate = <0xC8 10>;
     };

     nand_clk: nand_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&nand_x_clk>;
      fixed-divider = <4>;
      clk-gate = <0xC8 10>;
     };

     spi_m_clk: spi_m_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_main_clk>;
      clk-gate = <0xC8 9>;
     };

     usb_clk: usb_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&l4_mp_clk>;
      clk-gate = <0xC8 8>;
     };

     s2f_usr1_clk: s2f_usr1_clk {
      #clock-cells = <0>;
      compatible = "altr,socfpga-a10-gate-clk";
      clocks = <&peri_s2f_usr1_clk>;
      clk-gate = <0xC8 6>;
     };
    };
  };

  socfpga_axi_setup: stmmac-axi-config {
   snps,wr_osr_lmt = <0xf>;
   snps,rd_osr_lmt = <0xf>;
   snps,blen = <0 0 0 0 16 0 0>;
  };

  gmac0: ethernet@ff800000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x44 0>;
   reg = <0xff800000 0x2000>;
   interrupts = <0 92 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;
   clock-names = "stmmaceth", "ptp_ref";
   resets = <&rst 32>, <&rst 40>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   snps,axi-config = <&socfpga_axi_setup>;
   status = "disabled";
  };

  gmac1: ethernet@ff802000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x48 8>;
          reg = <0xff802000 0x2000>;
   interrupts = <0 93 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;
   clock-names = "stmmaceth", "ptp_ref";
   resets = <&rst 33>, <&rst 41>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   snps,axi-config = <&socfpga_axi_setup>;
   status = "disabled";
  };

  gmac2: ethernet@ff804000 {
   compatible = "altr,socfpga-stmmac-a10-s10", "snps,dwmac-3.72a", "snps,dwmac";
   altr,sysmgr-syscon = <&sysmgr 0x4C 16>;
   reg = <0xff804000 0x2000>;
   interrupts = <0 94 4>;
   interrupt-names = "macirq";

   mac-address = [00 00 00 00 00 00];
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   tx-fifo-depth = <4096>;
   rx-fifo-depth = <16384>;
   clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;
   clock-names = "stmmaceth", "ptp_ref";
   resets = <&rst 34>, <&rst 42>;
   reset-names = "stmmaceth", "stmmaceth-ocp";
   snps,axi-config = <&socfpga_axi_setup>;
   status = "disabled";
  };

  gpio0: gpio@ffc02900 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02900 0x100>;
   resets = <&rst 88>;
   status = "disabled";

   porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 112 4>;
   };
  };

  gpio1: gpio@ffc02a00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02a00 0x100>;
   resets = <&rst 89>;
   status = "disabled";

   portb: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 113 4>;
   };
  };

  gpio2: gpio@ffc02b00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,dw-apb-gpio";
   reg = <0xffc02b00 0x100>;
   resets = <&rst 90>;
   status = "disabled";

   portc: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <27>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 114 4>;
   };
  };

  fpga_mgr: fpga-mgr@ffd03000 {
   compatible = "altr,socfpga-a10-fpga-mgr";
   reg = <0xffd03000 0x100
          0xffcfe400 0x20>;
   clocks = <&l4_mp_clk>;
   resets = <&rst 131>;
   reset-names = "fpgamgr";
  };

  i2c0: i2c@ffc02200 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02200 0x100>;
   interrupts = <0 105 4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 72>;
   status = "disabled";
  };

  i2c1: i2c@ffc02300 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02300 0x100>;
   interrupts = <0 106 4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 73>;
   status = "disabled";
  };

  i2c2: i2c@ffc02400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02400 0x100>;
   interrupts = <0 107 4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 74>;
   status = "disabled";
  };

  i2c3: i2c@ffc02500 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02500 0x100>;
   interrupts = <0 108 4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 75>;
   status = "disabled";
  };

  i2c4: i2c@ffc02600 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "snps,designware-i2c";
   reg = <0xffc02600 0x100>;
   interrupts = <0 109 4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 76>;
   status = "disabled";
  };

  spi0: spi@ffda4000 {
   compatible = "snps,dw-apb-ssi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xffda4000 0x100>;
   interrupts = <0 101 4>;
   num-cs = <4>;

   clocks = <&spi_m_clk>;
   resets = <&rst 49>;
   reset-names = "spi";
   status = "disabled";
  };

  spi1: spi@ffda5000 {
   compatible = "snps,dw-apb-ssi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xffda5000 0x100>;
   interrupts = <0 102 4>;
   num-cs = <4>;

   tx-dma-channel = <&pdma 16>;
   rx-dma-channel = <&pdma 17>;
   clocks = <&spi_m_clk>;
   resets = <&rst 50>;
   reset-names = "spi";
   status = "disabled";
  };

  sdr: sdr@ffcfb100 {
   compatible = "altr,sdr-ctl", "syscon";
   reg = <0xffcfb100 0x80>;
  };

  L2: cache-controller@fffff000 {
   compatible = "arm,pl310-cache";
   reg = <0xfffff000 0x1000>;
   interrupts = <0 18 4>;
   cache-unified;
   cache-level = <2>;
   prefetch-data = <1>;
   prefetch-instr = <1>;
   arm,shared-override;
  };

  mmc: dwmmc0@ff808000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "altr,socfpga-dw-mshc";
   reg = <0xff808000 0x1000>;
   interrupts = <0 98 4>;
   fifo-depth = <0x400>;
   clocks = <&l4_mp_clk>, <&sdmmc_clk>;
   clock-names = "biu", "ciu";
   resets = <&rst 39>;
   status = "disabled";
  };

  nand: nand@ffb90000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "altr,socfpga-denali-nand";
   reg = <0xffb90000 0x72000>,
         <0xffb80000 0x10000>;
   reg-names = "nand_data", "denali_reg";
   interrupts = <0 99 4>;
   clocks = <&nand_clk>, <&nand_x_clk>, <&nand_ecc_clk>;
   clock-names = "nand", "nand_x", "ecc";
   resets = <&rst 37>;
   status = "disabled";
  };

  ocram: sram@ffe00000 {
   compatible = "mmio-sram";
   reg = <0xffe00000 0x40000>;
  };

  eccmgr: eccmgr {
   compatible = "altr,socfpga-a10-ecc-manager";
   altr,sysmgr-syscon = <&sysmgr>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupts = <0 2 4>,
         <0 0 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   ranges;

   sdramedac {
    compatible = "altr,sdram-edac-a10";
    altr,sdr-syscon = <&sdr>;
    interrupts = <17 4>,
          <49 4>;
   };

   l2-ecc@ffd06010 {
    compatible = "altr,socfpga-a10-l2-ecc";
    reg = <0xffd06010 0x4>;
    interrupts = <0 4>,
          <32 4>;
   };

   ocram-ecc@ff8c3000 {
    compatible = "altr,socfpga-a10-ocram-ecc";
    reg = <0xff8c3000 0x400>;
    interrupts = <1 4>,
          <33 4>;
   };

   emac0-rx-ecc@ff8c0800 {
    compatible = "altr,socfpga-eth-mac-ecc";
    reg = <0xff8c0800 0x400>;
    altr,ecc-parent = <&gmac0>;
    interrupts = <4 4>,
          <36 4>;
   };

   emac0-tx-ecc@ff8c0c00 {
    compatible = "altr,socfpga-eth-mac-ecc";
    reg = <0xff8c0c00 0x400>;
    altr,ecc-parent = <&gmac0>;
    interrupts = <5 4>,
          <37 4>;
   };

   sdmmca-ecc@ff8c2c00 {
    compatible = "altr,socfpga-sdmmc-ecc";
    reg = <0xff8c2c00 0x400>;
    altr,ecc-parent = <&mmc>;
    interrupts = <15 4>,
          <47 4>,
          <16 4>,
          <48 4>;
   };

   dma-ecc@ff8c8000 {
    compatible = "altr,socfpga-dma-ecc";
    reg = <0xff8c8000 0x400>;
    altr,ecc-parent = <&pdma>;
    interrupts = <10 4>,
          <42 4>;
   };

   usb0-ecc@ff8c8800 {
    compatible = "altr,socfpga-usb-ecc";
    reg = <0xff8c8800 0x400>;
    altr,ecc-parent = <&usb0>;
    interrupts = <2 4>,
          <34 4>;
   };
  };

  qspi: spi@ff809000 {
   compatible = "intel,socfpga-qspi", "cdns,qspi-nor";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xff809000 0x100>,
         <0xffa00000 0x100000>;
   interrupts = <0 100 4>;
   cdns,fifo-depth = <128>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x00000000>;
   clocks = <&qspi_clk>;
   resets = <&rst 38>, <&rst 46>;
   reset-names = "qspi", "qspi-ocp";
   status = "disabled";
  };

  rst: rstmgr@ffd05000 {
   #reset-cells = <1>;
   compatible = "altr,rst-mgr";
   reg = <0xffd05000 0x100>;
   altr,modrst-offset = <0x20>;
  };

  scu: snoop-control-unit@ffffc000 {
   compatible = "arm,cortex-a9-scu";
   reg = <0xffffc000 0x100>;
  };

  sysmgr: sysmgr@ffd06000 {
   compatible = "altr,sys-mgr", "syscon";
   reg = <0xffd06000 0x300>;
   cpu1-start-addr = <0xffd06230>;
  };


  timer@ffffc600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0xffffc600 0x100>;
   interrupts = <1 13 0xf01>;
   clocks = <&mpu_periph_clk>;
  };

  timer0: timer0@ffc02700 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 115 4>;
   reg = <0xffc02700 0x100>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
   resets = <&rst 68>;
   reset-names = "timer";
  };

  timer1: timer1@ffc02800 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 116 4>;
   reg = <0xffc02800 0x100>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
   resets = <&rst 69>;
   reset-names = "timer";
  };

  timer2: timer2@ffd00000 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 117 4>;
   reg = <0xffd00000 0x100>;
   clocks = <&l4_sys_free_clk>;
   clock-names = "timer";
   resets = <&rst 66>;
   reset-names = "timer";
  };

  timer3: timer3@ffd00100 {
   compatible = "snps,dw-apb-timer";
   interrupts = <0 118 4>;
   reg = <0xffd00100 0x100>;
   clocks = <&l4_sys_free_clk>;
   clock-names = "timer";
   resets = <&rst 67>;
   reset-names = "timer";
  };

  uart0: serial0@ffc02000 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02000 0x100>;
   interrupts = <0 110 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 80>;
   status = "disabled";
  };

  uart1: serial1@ffc02100 {
   compatible = "snps,dw-apb-uart";
   reg = <0xffc02100 0x100>;
   interrupts = <0 111 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&l4_sp_clk>;
   resets = <&rst 81>;
   status = "disabled";
  };

  usbphy0: usbphy {
   #phy-cells = <0>;
   compatible = "usb-nop-xceiv";
   status = "okay";
  };

  usb0: usb@ffb00000 {
   compatible = "snps,dwc2";
   reg = <0xffb00000 0xffff>;
   interrupts = <0 95 4>;
   clocks = <&usb_clk>;
   clock-names = "otg";
   resets = <&rst 35>;
   reset-names = "dwc2";
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   status = "disabled";
  };

  usb1: usb@ffb40000 {
   compatible = "snps,dwc2";
   reg = <0xffb40000 0xffff>;
   interrupts = <0 96 4>;
   clocks = <&usb_clk>;
   clock-names = "otg";
   resets = <&rst 36>;
   reset-names = "dwc2";
   phys = <&usbphy0>;
   phy-names = "usb2-phy";
   status = "disabled";
  };

  watchdog0: watchdog@ffd00200 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00200 0x100>;
   interrupts = <0 119 4>;
   clocks = <&l4_sys_free_clk>;
   resets = <&rst 64>;
   status = "disabled";
  };

  watchdog1: watchdog@ffd00300 {
   compatible = "snps,dw-wdt";
   reg = <0xffd00300 0x100>;
   interrupts = <0 120 4>;
   clocks = <&l4_sys_free_clk>;
   resets = <&rst 65>;
   status = "disabled";
  };
 };
};
# 7 "arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi" 2

/ {

 model = "Enclustra Mercury AA1";
 compatible = "enclustra,mercury-aa1", "altr,socfpga-arria10", "altr,socfpga";

 aliases {
  ethernet0 = &gmac0;
  serial1 = &uart1;
 };

 memory@0 {
  name = "memory";
  device_type = "memory";
  reg = <0x0 0x80000000>;
 };

 chosen {
  stdout-path = "serial1:115200n8";
 };
};

&gmac0 {
 phy-mode = "rgmii";
 phy-addr = <0xffffffff>;

 max-frame-size = <3800>;

 phy-handle = <&phy3>;

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";
  phy3: ethernet-phy@3 {
   txd0-skew-ps = <0>;
   txd1-skew-ps = <0>;
   txd2-skew-ps = <0>;
   txd3-skew-ps = <0>;
   rxd0-skew-ps = <420>;
   rxd1-skew-ps = <420>;
   rxd2-skew-ps = <420>;
   rxd3-skew-ps = <420>;
   txen-skew-ps = <0>;
   txc-skew-ps = <1860>;
   rxdv-skew-ps = <420>;
   rxc-skew-ps = <1680>;
   reg = <3>;
  };
 };
};

&i2c1 {
 atsha204a: crypto@64 {
  compatible = "atmel,atsha204a";
  reg = <0x64>;
 };

 isl12022: isl12022@6f {
  compatible = "isil,isl12022";
  reg = <0x6f>;
 };
};


&mmc {
 cap-sd-highspeed;
 broken-cd;
 bus-width = <4>;
};

&osc1 {
 clock-frequency = <33330000>;
};
# 7 "arch/arm/boot/dts/socfpga_arria10_chameleonv3.dts" 2

/ {
 model = "Google Chameleon V3";
 compatible = "google,chameleon-v3", "enclustra,mercury-aa1",
       "altr,socfpga-arria10", "altr,socfpga";

 aliases {
  serial0 = &uart0;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
 };
};

&gmac0 {
 status = "okay";
};

&gpio0 {
 status = "okay";
};

&gpio1 {
 status = "okay";
};

&gpio2 {
 status = "okay";
};

&i2c0 {
 status = "okay";

 ssm2603: audio-codec@1a {
  compatible = "adi,ssm2603";
  reg = <0x1a>;
 };
};

&i2c1 {
 status = "okay";

 u80: gpio@21 {
  compatible = "nxp,pca9535";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;

  gpio-line-names =
   "SOM_AUD_MUTE",
   "DP1_OUT_CEC_EN",
   "DP2_OUT_CEC_EN",
   "DP1_SOM_PS8469_CAD",
   "DPD_SOM_PS8469_CAD",
   "DP_OUT_PWR_EN",
   "STM32_RST_L",
   "STM32_BOOT0",

   "FPGA_PROT",
   "STM32_FPGA_COMM0",
   "TP119",
   "TP120",
   "TP121",
   "TP122",
   "TP123",
   "TP124";
 };
};

&mmc {
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&usb0 {
 status = "okay";
 dr_mode = "host";
};
