INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sim_1/new/CALCULATOR_UNIT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CALCULATOR_UNIT_TB'
