#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002751363f260 .scope module, "cpu_tb_pipeline" "cpu_tb_pipeline" 2 3;
 .timescale -9 -9;
v00000275136b0050_0 .var "clk", 0 0;
v00000275136b0eb0_0 .var/i "drain_cycles", 31 0;
v00000275136b0190_0 .var/i "i", 31 0;
v00000275136b0230_0 .var "rst", 0 0;
S_00000275135a32e0 .scope task, "dump_state" "dump_state" 2 85, 2 85 0, S_000002751363f260;
 .timescale -9 -9;
TD_cpu_tb_pipeline.dump_state ;
    %vpi_call 2 87 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 88 "$display", "=== FINAL PROCESSOR STATE ===" {0 0 0};
    %vpi_call 2 89 "$display", "========================================" {0 0 0};
    %vpi_call 2 91 "$display", "\012=== REGISTER FILE ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136b0190_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000275136b0190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v00000275136b0190_0;
    %load/vec4a v00000275136ac350, 4;
    %load/vec4 v00000275136b0190_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1009590337, 0, 32; draw_string_vec4
    %pushi/vec4 1819763065, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7544880, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 2 93 "$display", "R%-2d = 0x%04h (%6d) %s", v00000275136b0190_0, &A<v00000275136ac350, v00000275136b0190_0 >, S<1,vec4,s16>, S<0,vec4,u88> {2 0 0};
    %load/vec4 v00000275136b0190_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136b0190_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 101 "$display", "\012=== DATA MEMORY [0..15] ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136b0190_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000275136b0190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000275136b0190_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 103 "$write", "\012" {0 0 0};
T_0.6 ;
    %vpi_call 2 104 "$write", "mem[%2d]=0x%04h  ", v00000275136b0190_0, &A<v0000027513610e50, v00000275136b0190_0 > {0 0 0};
    %load/vec4 v00000275136b0190_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136b0190_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 106 "$display", "\012" {0 0 0};
    %vpi_call 2 108 "$display", "\012=== PIPELINE STATE ===" {0 0 0};
    %vpi_call 2 109 "$display", "IF  stage: PC=0x%04h, Instr=0x%04h", v00000275136af760_0, v00000275136aee00_0 {0 0 0};
    %vpi_call 2 110 "$display", "ID  stage: Instr=0x%04h", v00000275136ae5e0_0 {0 0 0};
    %vpi_call 2 111 "$display", "EX1 stage: RD=%1h", v00000275136af3a0_0 {0 0 0};
    %vpi_call 2 112 "$display", "EX2 stage: RD=%1h", v00000275136adfa0_0 {0 0 0};
    %vpi_call 2 113 "$display", "MEM stage: RD=%1h", v00000275136b0690_0 {0 0 0};
    %vpi_call 2 114 "$display", "WB  stage: RD=%1h, Write=%b", v00000275136b19f0_0, v00000275136b00f0_0 {0 0 0};
    %vpi_call 2 116 "$display", "\012=== CONTROL SIGNALS ===" {0 0 0};
    %vpi_call 2 117 "$display", "Halted: %b", v00000275136adf00_0 {0 0 0};
    %vpi_call 2 118 "$display", "Stall:  %b", v00000275136b1090_0 {0 0 0};
    %vpi_call 2 119 "$display", "Flush:  %b", v00000275136ade60_0 {0 0 0};
    %vpi_call 2 120 "$display", "========================================\012" {0 0 0};
    %end;
S_000002751359d8a0 .scope module, "dut" "cpu_top_pipeline" 2 11, 3 4 0, S_000002751363f260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_00000275136349d0 .functor NOT 1, v00000275136a9370_0, C4<0>, C4<0>, C4<0>;
L_0000027513634a40 .functor AND 1, v000002751364ac60_0, L_00000275136b3290, C4<1>, C4<1>;
L_0000027513633e70 .functor AND 1, v00000275136a65d0_0, v00000275136a6850_0, C4<1>, C4<1>;
L_0000027513634260 .functor AND 1, v00000275136a5270_0, L_00000275136b8920, C4<1>, C4<1>;
L_00000275136342d0 .functor OR 1, L_0000027513633e70, L_0000027513634260, C4<0>, C4<0>;
L_00000275136343b0 .functor OR 1, L_00000275136342d0, L_0000027513634a40, C4<0>, C4<0>;
L_0000027513634b20 .functor OR 1, L_00000275136349d0, v00000275136adf00_0, C4<0>, C4<0>;
L_00000275136346c0 .functor OR 1, v00000275136a8150_0, L_00000275136343b0, C4<0>, C4<0>;
v00000275136ac710_0 .net *"_ivl_11", 11 0, L_00000275136b33d0;  1 drivers
v00000275136ad2f0_0 .net *"_ivl_15", 0 0, L_0000027513633e70;  1 drivers
v00000275136ac990_0 .net *"_ivl_17", 0 0, L_00000275136b8920;  1 drivers
v00000275136aca30_0 .net *"_ivl_19", 0 0, L_0000027513634260;  1 drivers
v00000275136ad930_0 .net *"_ivl_3", 0 0, L_00000275136b3290;  1 drivers
v00000275136adbb0_0 .net *"_ivl_35", 0 0, L_00000275136b8b00;  1 drivers
v00000275136ad6b0_0 .net *"_ivl_36", 11 0, L_00000275136b8f60;  1 drivers
v00000275136ac2b0_0 .net *"_ivl_39", 3 0, L_00000275136b86a0;  1 drivers
L_00000275136b9ea0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136ac850_0 .net/2u *"_ivl_42", 15 0, L_00000275136b9ea0;  1 drivers
L_00000275136ba128 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000275136ad110_0 .net/2u *"_ivl_48", 1 0, L_00000275136ba128;  1 drivers
v00000275136ad570_0 .net *"_ivl_50", 0 0, L_00000275136b8d80;  1 drivers
L_00000275136ba170 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000275136ad7f0_0 .net/2u *"_ivl_52", 1 0, L_00000275136ba170;  1 drivers
v00000275136ac7b0_0 .net *"_ivl_54", 0 0, L_00000275136b9320;  1 drivers
v00000275136ad9d0_0 .net *"_ivl_56", 15 0, L_00000275136b93c0;  1 drivers
L_00000275136ba1b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000275136ac170_0 .net/2u *"_ivl_60", 1 0, L_00000275136ba1b8;  1 drivers
v00000275136acb70_0 .net *"_ivl_62", 0 0, L_00000275136b9820;  1 drivers
L_00000275136ba200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000275136ad610_0 .net/2u *"_ivl_64", 1 0, L_00000275136ba200;  1 drivers
v00000275136ada70_0 .net *"_ivl_66", 0 0, L_00000275136b9a00;  1 drivers
v00000275136abf90_0 .net *"_ivl_68", 15 0, L_00000275136b96e0;  1 drivers
v00000275136ac3f0_0 .net *"_ivl_7", 0 0, L_00000275136b3330;  1 drivers
v00000275136accb0_0 .net *"_ivl_8", 3 0, L_00000275136b22f0;  1 drivers
v00000275136ad250_0 .net "alu_input_b", 15 0, L_00000275136b87e0;  1 drivers
v00000275136ac8f0_0 .net "branch_taken", 0 0, L_00000275136342d0;  1 drivers
v00000275136acd50_0 .net "clk", 0 0, v00000275136b0050_0;  1 drivers
v00000275136ace90_0 .net "ex1_alu_op", 3 0, v00000275136a8010_0;  1 drivers
v00000275136adb10_0 .net "ex1_alu_result", 15 0, v0000027513649b80_0;  1 drivers
v00000275136ac490_0 .net "ex1_alu_src", 0 0, v00000275136a8510_0;  1 drivers
v00000275136adcf0_0 .net "ex1_branch", 0 0, v00000275136a83d0_0;  1 drivers
v00000275136acf30_0 .net "ex1_branch_ne", 0 0, v00000275136a9c30_0;  1 drivers
v00000275136abe50_0 .net "ex1_branch_target", 15 0, L_00000275136b6a80;  1 drivers
v00000275136ad390_0 .net "ex1_imm", 15 0, v00000275136a85b0_0;  1 drivers
v00000275136acfd0_0 .net "ex1_mem_read", 0 0, v00000275136a8dd0_0;  1 drivers
v00000275136ad430_0 .net "ex1_mem_to_reg", 0 0, v00000275136a8330_0;  1 drivers
v00000275136abef0_0 .net "ex1_mem_write", 0 0, v00000275136a9190_0;  1 drivers
v00000275136ac530_0 .net "ex1_pc", 15 0, v00000275136a8650_0;  1 drivers
v00000275136af3a0_0 .net "ex1_rd", 3 0, v00000275136a9050_0;  1 drivers
v00000275136af940_0 .net "ex1_reg_write", 0 0, v00000275136a8290_0;  1 drivers
v00000275136ae360_0 .net "ex1_rs1", 3 0, v00000275136a8470_0;  1 drivers
v00000275136af580_0 .net "ex1_rs1_data", 15 0, v00000275136a8790_0;  1 drivers
v00000275136ae2c0_0 .net "ex1_rs1_fwd", 15 0, L_00000275136b9460;  1 drivers
v00000275136aeb80_0 .net "ex1_rs2", 3 0, v00000275136a97d0_0;  1 drivers
v00000275136ae040_0 .net "ex1_rs2_data", 15 0, v00000275136a9870_0;  1 drivers
v00000275136aed60_0 .net "ex1_rs2_fwd", 15 0, L_00000275136b98c0;  1 drivers
v00000275136ae860_0 .net "ex1_zero", 0 0, L_00000275136b9960;  1 drivers
v00000275136ae400_0 .net "ex2_alu_result", 15 0, v00000275136a63f0_0;  1 drivers
v00000275136aea40_0 .net "ex2_branch", 0 0, v00000275136a65d0_0;  1 drivers
v00000275136ae4a0_0 .net "ex2_branch_ne", 0 0, v00000275136a5270_0;  1 drivers
v00000275136af300_0 .net "ex2_branch_target", 15 0, v00000275136a6350_0;  1 drivers
v00000275136af9e0_0 .net "ex2_mem_read", 0 0, v00000275136a6530_0;  1 drivers
v00000275136ae180_0 .net "ex2_mem_to_reg", 0 0, v00000275136a6b70_0;  1 drivers
v00000275136aeea0_0 .net "ex2_mem_write", 0 0, v00000275136a5a90_0;  1 drivers
v00000275136adfa0_0 .net "ex2_rd", 3 0, v00000275136a5090_0;  1 drivers
v00000275136af440_0 .net "ex2_reg_write", 0 0, v00000275136a5310_0;  1 drivers
v00000275136ae220_0 .net "ex2_rs2_data", 15 0, v00000275136a6670_0;  1 drivers
v00000275136afc60_0 .net "ex2_zero", 0 0, v00000275136a6850_0;  1 drivers
v00000275136ade60_0 .net "flush_signal", 0 0, v00000275136a8150_0;  1 drivers
v00000275136ae7c0_0 .net "forward_a", 1 0, v00000275136a54f0_0;  1 drivers
v00000275136af260_0 .net "forward_b", 1 0, v00000275136a5590_0;  1 drivers
v00000275136adf00_0 .var "halted", 0 0;
v00000275136ae0e0_0 .net "id_alu_op", 3 0, v000002751364ada0_0;  1 drivers
v00000275136aef40_0 .net "id_alu_src", 0 0, v000002751364a120_0;  1 drivers
v00000275136ae540_0 .net "id_branch", 0 0, v000002751364a300_0;  1 drivers
v00000275136afbc0_0 .net "id_branch_ne", 0 0, v000002751364b020_0;  1 drivers
v00000275136afd00_0 .net "id_halt", 0 0, v000002751364a3a0_0;  1 drivers
v00000275136af080_0 .net "id_imm", 15 0, L_00000275136b8ba0;  1 drivers
v00000275136ae5e0_0 .net "id_instr", 15 0, v00000275136aa520_0;  1 drivers
v00000275136ae680_0 .net "id_jump", 0 0, v000002751364ac60_0;  1 drivers
v00000275136af4e0_0 .net "id_mem_read", 0 0, v000002751364ad00_0;  1 drivers
v00000275136af620_0 .net "id_mem_to_reg", 0 0, v000002751364b2a0_0;  1 drivers
v00000275136ae9a0_0 .net "id_mem_write", 0 0, v000002751364ae40_0;  1 drivers
v00000275136aefe0_0 .net "id_opcode", 3 0, L_00000275136b8e20;  1 drivers
v00000275136af6c0_0 .net "id_pc", 15 0, v00000275136aa0c0_0;  1 drivers
v00000275136ae720_0 .net "id_pc_write", 0 0, v00000275136a9cd0_0;  1 drivers
v00000275136ae900_0 .net "id_rd", 3 0, L_00000275136b8ec0;  1 drivers
v00000275136af800_0 .net "id_reg_write", 0 0, v000002751364b340_0;  1 drivers
v00000275136aeae0_0 .net "id_rs1", 3 0, L_00000275136b89c0;  1 drivers
v00000275136aec20_0 .net "id_rs1_data", 15 0, L_00000275136b8740;  1 drivers
v00000275136af1c0_0 .net "id_rs2", 3 0, L_00000275136b8880;  1 drivers
v00000275136af120_0 .net "id_rs2_data", 15 0, L_00000275136b9640;  1 drivers
v00000275136aecc0_0 .net "if_flush", 0 0, L_00000275136343b0;  1 drivers
v00000275136aee00_0 .net "if_instr", 15 0, L_0000027513634490;  1 drivers
v00000275136af760_0 .net "if_pc", 15 0, v00000275136ab9c0_0;  1 drivers
v00000275136af8a0_0 .net "ifid_write_en", 0 0, v00000275136a9370_0;  1 drivers
v00000275136afa80_0 .net "jump_taken", 0 0, L_0000027513634a40;  1 drivers
v00000275136afb20_0 .net "jump_target", 15 0, L_00000275136b3470;  1 drivers
v00000275136b0ff0_0 .net "mem_alu_result", 15 0, v00000275136a5db0_0;  1 drivers
v00000275136b18b0_0 .net "mem_branch", 0 0, v00000275136a5f90_0;  1 drivers
v00000275136b0a50_0 .net "mem_branch_ne", 0 0, v00000275136a53b0_0;  1 drivers
v00000275136b09b0_0 .net "mem_branch_target", 15 0, v00000275136a5c70_0;  1 drivers
v00000275136b0af0_0 .net "mem_mem_read", 0 0, v00000275136a6cb0_0;  1 drivers
v00000275136b1950_0 .net "mem_mem_to_reg", 0 0, v00000275136a5630_0;  1 drivers
v00000275136b1d10_0 .net "mem_mem_write", 0 0, v00000275136a4e10_0;  1 drivers
v00000275136b0690_0 .net "mem_rd", 3 0, v00000275136a4eb0_0;  1 drivers
v00000275136b16d0_0 .net "mem_read_data", 15 0, v0000027513611990_0;  1 drivers
v00000275136b02d0_0 .net "mem_reg_write", 0 0, v00000275136a4f50_0;  1 drivers
v00000275136b1810_0 .net "mem_rs2_data", 15 0, v00000275136a60d0_0;  1 drivers
v00000275136b0b90_0 .net "mem_zero", 0 0, v00000275136a5450_0;  1 drivers
v00000275136b0550_0 .net "rst", 0 0, v00000275136b0230_0;  1 drivers
v00000275136b1090_0 .net "stall_signal", 0 0, L_00000275136349d0;  1 drivers
v00000275136b07d0_0 .net "wb_alu_result", 15 0, v00000275136ab740_0;  1 drivers
v00000275136b1770_0 .net "wb_mem_data", 15 0, v00000275136aa5c0_0;  1 drivers
v00000275136b0870_0 .net "wb_mem_to_reg", 0 0, v00000275136a9ee0_0;  1 drivers
v00000275136b19f0_0 .net "wb_rd", 3 0, v00000275136a9f80_0;  1 drivers
v00000275136b00f0_0 .net "wb_reg_write", 0 0, v00000275136ab380_0;  1 drivers
v00000275136affb0_0 .net "wb_write_data", 15 0, L_00000275136b84c0;  1 drivers
L_00000275136b3290 .reduce/nor L_00000275136349d0;
L_00000275136b3330 .part v00000275136aa520_0, 11, 1;
L_00000275136b22f0 .concat [ 1 1 1 1], L_00000275136b3330, L_00000275136b3330, L_00000275136b3330, L_00000275136b3330;
L_00000275136b33d0 .part v00000275136aa520_0, 0, 12;
L_00000275136b3470 .concat [ 12 4 0 0], L_00000275136b33d0, L_00000275136b22f0;
L_00000275136b8920 .reduce/nor v00000275136a6850_0;
L_00000275136b8e20 .part v00000275136aa520_0, 12, 4;
L_00000275136b8ec0 .part v00000275136aa520_0, 8, 4;
L_00000275136b89c0 .part v00000275136aa520_0, 4, 4;
L_00000275136b8880 .part v00000275136aa520_0, 0, 4;
L_00000275136b8b00 .part v00000275136aa520_0, 3, 1;
LS_00000275136b8f60_0_0 .concat [ 1 1 1 1], L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00;
LS_00000275136b8f60_0_4 .concat [ 1 1 1 1], L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00;
LS_00000275136b8f60_0_8 .concat [ 1 1 1 1], L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00, L_00000275136b8b00;
L_00000275136b8f60 .concat [ 4 4 4 0], LS_00000275136b8f60_0_0, LS_00000275136b8f60_0_4, LS_00000275136b8f60_0_8;
L_00000275136b86a0 .part v00000275136aa520_0, 0, 4;
L_00000275136b8ba0 .concat [ 4 12 0 0], L_00000275136b86a0, L_00000275136b8f60;
L_00000275136b90a0 .cmp/eq 16, v00000275136aa520_0, L_00000275136b9ea0;
L_00000275136b8d80 .cmp/eq 2, v00000275136a54f0_0, L_00000275136ba128;
L_00000275136b9320 .cmp/eq 2, v00000275136a54f0_0, L_00000275136ba170;
L_00000275136b93c0 .functor MUXZ 16, v00000275136a8790_0, v00000275136a5db0_0, L_00000275136b9320, C4<>;
L_00000275136b9460 .functor MUXZ 16, L_00000275136b93c0, v00000275136a63f0_0, L_00000275136b8d80, C4<>;
L_00000275136b9820 .cmp/eq 2, v00000275136a5590_0, L_00000275136ba1b8;
L_00000275136b9a00 .cmp/eq 2, v00000275136a5590_0, L_00000275136ba200;
L_00000275136b96e0 .functor MUXZ 16, v00000275136a9870_0, v00000275136a5db0_0, L_00000275136b9a00, C4<>;
L_00000275136b98c0 .functor MUXZ 16, L_00000275136b96e0, v00000275136a63f0_0, L_00000275136b9820, C4<>;
L_00000275136b87e0 .functor MUXZ 16, L_00000275136b98c0, v00000275136a85b0_0, v00000275136a8510_0, C4<>;
L_00000275136b6a80 .arith/sum 16, v00000275136a8650_0, v00000275136a85b0_0;
L_00000275136b84c0 .functor MUXZ 16, v00000275136ab740_0, v00000275136aa5c0_0, v00000275136a9ee0_0, C4<>;
S_000002751359da30 .scope module, "u_alu" "alu" 3 215, 4 4 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000275136ba248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002751364a440_0 .net/2u *"_ivl_0", 15 0, L_00000275136ba248;  1 drivers
v000002751364a580_0 .net "a", 15 0, L_00000275136b9460;  alias, 1 drivers
v000002751364a080_0 .net "alu_op", 3 0, v00000275136a8010_0;  alias, 1 drivers
v0000027513649b80_0 .var "alu_result", 15 0;
v000002751364a260_0 .net "b", 15 0, L_00000275136b87e0;  alias, 1 drivers
v0000027513649e00_0 .net "zero", 0 0, L_00000275136b9960;  alias, 1 drivers
E_00000275136215a0 .event anyedge, v000002751364a080_0, v000002751364a580_0, v000002751364a260_0;
L_00000275136b9960 .cmp/eq 16, v0000027513649b80_0, L_00000275136ba248;
S_0000027513598400 .scope module, "u_ctrl" "control" 3 124, 5 1 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "is_nop";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "branch_ne";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "halt";
    .port_info 11 /OUTPUT 4 "alu_op";
v000002751364ada0_0 .var "alu_op", 3 0;
v000002751364a120_0 .var "alu_src", 0 0;
v000002751364a300_0 .var "branch", 0 0;
v000002751364b020_0 .var "branch_ne", 0 0;
v000002751364a3a0_0 .var "halt", 0 0;
v000002751364a4e0_0 .net "is_nop", 0 0, L_00000275136b90a0;  1 drivers
v000002751364ac60_0 .var "jump", 0 0;
v000002751364ad00_0 .var "mem_read", 0 0;
v000002751364b2a0_0 .var "mem_to_reg", 0 0;
v000002751364ae40_0 .var "mem_write", 0 0;
v000002751364aee0_0 .net "opcode", 3 0, L_00000275136b8e20;  alias, 1 drivers
v000002751364b340_0 .var "reg_write", 0 0;
E_0000027513620ea0 .event anyedge, v000002751364a4e0_0, v000002751364aee0_0;
S_0000027513598590 .scope module, "u_dmem" "dmem" 3 284, 6 3 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 16 "read_data";
v000002751364b3e0_0 .net "addr", 15 0, v00000275136a5db0_0;  alias, 1 drivers
v00000275136495e0_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136118f0_0 .var/i "i", 31 0;
v0000027513610e50 .array "mem", 255 0, 15 0;
v0000027513611490_0 .net "mem_read", 0 0, v00000275136a6cb0_0;  alias, 1 drivers
v0000027513611530_0 .net "mem_write", 0 0, v00000275136a4e10_0;  alias, 1 drivers
v0000027513611990_0 .var "read_data", 15 0;
v00000275136110d0_0 .net "write_data", 15 0, v00000275136a60d0_0;  alias, 1 drivers
v0000027513610e50_0 .array/port v0000027513610e50, 0;
v0000027513610e50_1 .array/port v0000027513610e50, 1;
E_0000027513620aa0/0 .event anyedge, v0000027513611490_0, v000002751364b3e0_0, v0000027513610e50_0, v0000027513610e50_1;
v0000027513610e50_2 .array/port v0000027513610e50, 2;
v0000027513610e50_3 .array/port v0000027513610e50, 3;
v0000027513610e50_4 .array/port v0000027513610e50, 4;
v0000027513610e50_5 .array/port v0000027513610e50, 5;
E_0000027513620aa0/1 .event anyedge, v0000027513610e50_2, v0000027513610e50_3, v0000027513610e50_4, v0000027513610e50_5;
v0000027513610e50_6 .array/port v0000027513610e50, 6;
v0000027513610e50_7 .array/port v0000027513610e50, 7;
v0000027513610e50_8 .array/port v0000027513610e50, 8;
v0000027513610e50_9 .array/port v0000027513610e50, 9;
E_0000027513620aa0/2 .event anyedge, v0000027513610e50_6, v0000027513610e50_7, v0000027513610e50_8, v0000027513610e50_9;
v0000027513610e50_10 .array/port v0000027513610e50, 10;
v0000027513610e50_11 .array/port v0000027513610e50, 11;
v0000027513610e50_12 .array/port v0000027513610e50, 12;
v0000027513610e50_13 .array/port v0000027513610e50, 13;
E_0000027513620aa0/3 .event anyedge, v0000027513610e50_10, v0000027513610e50_11, v0000027513610e50_12, v0000027513610e50_13;
v0000027513610e50_14 .array/port v0000027513610e50, 14;
v0000027513610e50_15 .array/port v0000027513610e50, 15;
v0000027513610e50_16 .array/port v0000027513610e50, 16;
v0000027513610e50_17 .array/port v0000027513610e50, 17;
E_0000027513620aa0/4 .event anyedge, v0000027513610e50_14, v0000027513610e50_15, v0000027513610e50_16, v0000027513610e50_17;
v0000027513610e50_18 .array/port v0000027513610e50, 18;
v0000027513610e50_19 .array/port v0000027513610e50, 19;
v0000027513610e50_20 .array/port v0000027513610e50, 20;
v0000027513610e50_21 .array/port v0000027513610e50, 21;
E_0000027513620aa0/5 .event anyedge, v0000027513610e50_18, v0000027513610e50_19, v0000027513610e50_20, v0000027513610e50_21;
v0000027513610e50_22 .array/port v0000027513610e50, 22;
v0000027513610e50_23 .array/port v0000027513610e50, 23;
v0000027513610e50_24 .array/port v0000027513610e50, 24;
v0000027513610e50_25 .array/port v0000027513610e50, 25;
E_0000027513620aa0/6 .event anyedge, v0000027513610e50_22, v0000027513610e50_23, v0000027513610e50_24, v0000027513610e50_25;
v0000027513610e50_26 .array/port v0000027513610e50, 26;
v0000027513610e50_27 .array/port v0000027513610e50, 27;
v0000027513610e50_28 .array/port v0000027513610e50, 28;
v0000027513610e50_29 .array/port v0000027513610e50, 29;
E_0000027513620aa0/7 .event anyedge, v0000027513610e50_26, v0000027513610e50_27, v0000027513610e50_28, v0000027513610e50_29;
v0000027513610e50_30 .array/port v0000027513610e50, 30;
v0000027513610e50_31 .array/port v0000027513610e50, 31;
v0000027513610e50_32 .array/port v0000027513610e50, 32;
v0000027513610e50_33 .array/port v0000027513610e50, 33;
E_0000027513620aa0/8 .event anyedge, v0000027513610e50_30, v0000027513610e50_31, v0000027513610e50_32, v0000027513610e50_33;
v0000027513610e50_34 .array/port v0000027513610e50, 34;
v0000027513610e50_35 .array/port v0000027513610e50, 35;
v0000027513610e50_36 .array/port v0000027513610e50, 36;
v0000027513610e50_37 .array/port v0000027513610e50, 37;
E_0000027513620aa0/9 .event anyedge, v0000027513610e50_34, v0000027513610e50_35, v0000027513610e50_36, v0000027513610e50_37;
v0000027513610e50_38 .array/port v0000027513610e50, 38;
v0000027513610e50_39 .array/port v0000027513610e50, 39;
v0000027513610e50_40 .array/port v0000027513610e50, 40;
v0000027513610e50_41 .array/port v0000027513610e50, 41;
E_0000027513620aa0/10 .event anyedge, v0000027513610e50_38, v0000027513610e50_39, v0000027513610e50_40, v0000027513610e50_41;
v0000027513610e50_42 .array/port v0000027513610e50, 42;
v0000027513610e50_43 .array/port v0000027513610e50, 43;
v0000027513610e50_44 .array/port v0000027513610e50, 44;
v0000027513610e50_45 .array/port v0000027513610e50, 45;
E_0000027513620aa0/11 .event anyedge, v0000027513610e50_42, v0000027513610e50_43, v0000027513610e50_44, v0000027513610e50_45;
v0000027513610e50_46 .array/port v0000027513610e50, 46;
v0000027513610e50_47 .array/port v0000027513610e50, 47;
v0000027513610e50_48 .array/port v0000027513610e50, 48;
v0000027513610e50_49 .array/port v0000027513610e50, 49;
E_0000027513620aa0/12 .event anyedge, v0000027513610e50_46, v0000027513610e50_47, v0000027513610e50_48, v0000027513610e50_49;
v0000027513610e50_50 .array/port v0000027513610e50, 50;
v0000027513610e50_51 .array/port v0000027513610e50, 51;
v0000027513610e50_52 .array/port v0000027513610e50, 52;
v0000027513610e50_53 .array/port v0000027513610e50, 53;
E_0000027513620aa0/13 .event anyedge, v0000027513610e50_50, v0000027513610e50_51, v0000027513610e50_52, v0000027513610e50_53;
v0000027513610e50_54 .array/port v0000027513610e50, 54;
v0000027513610e50_55 .array/port v0000027513610e50, 55;
v0000027513610e50_56 .array/port v0000027513610e50, 56;
v0000027513610e50_57 .array/port v0000027513610e50, 57;
E_0000027513620aa0/14 .event anyedge, v0000027513610e50_54, v0000027513610e50_55, v0000027513610e50_56, v0000027513610e50_57;
v0000027513610e50_58 .array/port v0000027513610e50, 58;
v0000027513610e50_59 .array/port v0000027513610e50, 59;
v0000027513610e50_60 .array/port v0000027513610e50, 60;
v0000027513610e50_61 .array/port v0000027513610e50, 61;
E_0000027513620aa0/15 .event anyedge, v0000027513610e50_58, v0000027513610e50_59, v0000027513610e50_60, v0000027513610e50_61;
v0000027513610e50_62 .array/port v0000027513610e50, 62;
v0000027513610e50_63 .array/port v0000027513610e50, 63;
v0000027513610e50_64 .array/port v0000027513610e50, 64;
v0000027513610e50_65 .array/port v0000027513610e50, 65;
E_0000027513620aa0/16 .event anyedge, v0000027513610e50_62, v0000027513610e50_63, v0000027513610e50_64, v0000027513610e50_65;
v0000027513610e50_66 .array/port v0000027513610e50, 66;
v0000027513610e50_67 .array/port v0000027513610e50, 67;
v0000027513610e50_68 .array/port v0000027513610e50, 68;
v0000027513610e50_69 .array/port v0000027513610e50, 69;
E_0000027513620aa0/17 .event anyedge, v0000027513610e50_66, v0000027513610e50_67, v0000027513610e50_68, v0000027513610e50_69;
v0000027513610e50_70 .array/port v0000027513610e50, 70;
v0000027513610e50_71 .array/port v0000027513610e50, 71;
v0000027513610e50_72 .array/port v0000027513610e50, 72;
v0000027513610e50_73 .array/port v0000027513610e50, 73;
E_0000027513620aa0/18 .event anyedge, v0000027513610e50_70, v0000027513610e50_71, v0000027513610e50_72, v0000027513610e50_73;
v0000027513610e50_74 .array/port v0000027513610e50, 74;
v0000027513610e50_75 .array/port v0000027513610e50, 75;
v0000027513610e50_76 .array/port v0000027513610e50, 76;
v0000027513610e50_77 .array/port v0000027513610e50, 77;
E_0000027513620aa0/19 .event anyedge, v0000027513610e50_74, v0000027513610e50_75, v0000027513610e50_76, v0000027513610e50_77;
v0000027513610e50_78 .array/port v0000027513610e50, 78;
v0000027513610e50_79 .array/port v0000027513610e50, 79;
v0000027513610e50_80 .array/port v0000027513610e50, 80;
v0000027513610e50_81 .array/port v0000027513610e50, 81;
E_0000027513620aa0/20 .event anyedge, v0000027513610e50_78, v0000027513610e50_79, v0000027513610e50_80, v0000027513610e50_81;
v0000027513610e50_82 .array/port v0000027513610e50, 82;
v0000027513610e50_83 .array/port v0000027513610e50, 83;
v0000027513610e50_84 .array/port v0000027513610e50, 84;
v0000027513610e50_85 .array/port v0000027513610e50, 85;
E_0000027513620aa0/21 .event anyedge, v0000027513610e50_82, v0000027513610e50_83, v0000027513610e50_84, v0000027513610e50_85;
v0000027513610e50_86 .array/port v0000027513610e50, 86;
v0000027513610e50_87 .array/port v0000027513610e50, 87;
v0000027513610e50_88 .array/port v0000027513610e50, 88;
v0000027513610e50_89 .array/port v0000027513610e50, 89;
E_0000027513620aa0/22 .event anyedge, v0000027513610e50_86, v0000027513610e50_87, v0000027513610e50_88, v0000027513610e50_89;
v0000027513610e50_90 .array/port v0000027513610e50, 90;
v0000027513610e50_91 .array/port v0000027513610e50, 91;
v0000027513610e50_92 .array/port v0000027513610e50, 92;
v0000027513610e50_93 .array/port v0000027513610e50, 93;
E_0000027513620aa0/23 .event anyedge, v0000027513610e50_90, v0000027513610e50_91, v0000027513610e50_92, v0000027513610e50_93;
v0000027513610e50_94 .array/port v0000027513610e50, 94;
v0000027513610e50_95 .array/port v0000027513610e50, 95;
v0000027513610e50_96 .array/port v0000027513610e50, 96;
v0000027513610e50_97 .array/port v0000027513610e50, 97;
E_0000027513620aa0/24 .event anyedge, v0000027513610e50_94, v0000027513610e50_95, v0000027513610e50_96, v0000027513610e50_97;
v0000027513610e50_98 .array/port v0000027513610e50, 98;
v0000027513610e50_99 .array/port v0000027513610e50, 99;
v0000027513610e50_100 .array/port v0000027513610e50, 100;
v0000027513610e50_101 .array/port v0000027513610e50, 101;
E_0000027513620aa0/25 .event anyedge, v0000027513610e50_98, v0000027513610e50_99, v0000027513610e50_100, v0000027513610e50_101;
v0000027513610e50_102 .array/port v0000027513610e50, 102;
v0000027513610e50_103 .array/port v0000027513610e50, 103;
v0000027513610e50_104 .array/port v0000027513610e50, 104;
v0000027513610e50_105 .array/port v0000027513610e50, 105;
E_0000027513620aa0/26 .event anyedge, v0000027513610e50_102, v0000027513610e50_103, v0000027513610e50_104, v0000027513610e50_105;
v0000027513610e50_106 .array/port v0000027513610e50, 106;
v0000027513610e50_107 .array/port v0000027513610e50, 107;
v0000027513610e50_108 .array/port v0000027513610e50, 108;
v0000027513610e50_109 .array/port v0000027513610e50, 109;
E_0000027513620aa0/27 .event anyedge, v0000027513610e50_106, v0000027513610e50_107, v0000027513610e50_108, v0000027513610e50_109;
v0000027513610e50_110 .array/port v0000027513610e50, 110;
v0000027513610e50_111 .array/port v0000027513610e50, 111;
v0000027513610e50_112 .array/port v0000027513610e50, 112;
v0000027513610e50_113 .array/port v0000027513610e50, 113;
E_0000027513620aa0/28 .event anyedge, v0000027513610e50_110, v0000027513610e50_111, v0000027513610e50_112, v0000027513610e50_113;
v0000027513610e50_114 .array/port v0000027513610e50, 114;
v0000027513610e50_115 .array/port v0000027513610e50, 115;
v0000027513610e50_116 .array/port v0000027513610e50, 116;
v0000027513610e50_117 .array/port v0000027513610e50, 117;
E_0000027513620aa0/29 .event anyedge, v0000027513610e50_114, v0000027513610e50_115, v0000027513610e50_116, v0000027513610e50_117;
v0000027513610e50_118 .array/port v0000027513610e50, 118;
v0000027513610e50_119 .array/port v0000027513610e50, 119;
v0000027513610e50_120 .array/port v0000027513610e50, 120;
v0000027513610e50_121 .array/port v0000027513610e50, 121;
E_0000027513620aa0/30 .event anyedge, v0000027513610e50_118, v0000027513610e50_119, v0000027513610e50_120, v0000027513610e50_121;
v0000027513610e50_122 .array/port v0000027513610e50, 122;
v0000027513610e50_123 .array/port v0000027513610e50, 123;
v0000027513610e50_124 .array/port v0000027513610e50, 124;
v0000027513610e50_125 .array/port v0000027513610e50, 125;
E_0000027513620aa0/31 .event anyedge, v0000027513610e50_122, v0000027513610e50_123, v0000027513610e50_124, v0000027513610e50_125;
v0000027513610e50_126 .array/port v0000027513610e50, 126;
v0000027513610e50_127 .array/port v0000027513610e50, 127;
v0000027513610e50_128 .array/port v0000027513610e50, 128;
v0000027513610e50_129 .array/port v0000027513610e50, 129;
E_0000027513620aa0/32 .event anyedge, v0000027513610e50_126, v0000027513610e50_127, v0000027513610e50_128, v0000027513610e50_129;
v0000027513610e50_130 .array/port v0000027513610e50, 130;
v0000027513610e50_131 .array/port v0000027513610e50, 131;
v0000027513610e50_132 .array/port v0000027513610e50, 132;
v0000027513610e50_133 .array/port v0000027513610e50, 133;
E_0000027513620aa0/33 .event anyedge, v0000027513610e50_130, v0000027513610e50_131, v0000027513610e50_132, v0000027513610e50_133;
v0000027513610e50_134 .array/port v0000027513610e50, 134;
v0000027513610e50_135 .array/port v0000027513610e50, 135;
v0000027513610e50_136 .array/port v0000027513610e50, 136;
v0000027513610e50_137 .array/port v0000027513610e50, 137;
E_0000027513620aa0/34 .event anyedge, v0000027513610e50_134, v0000027513610e50_135, v0000027513610e50_136, v0000027513610e50_137;
v0000027513610e50_138 .array/port v0000027513610e50, 138;
v0000027513610e50_139 .array/port v0000027513610e50, 139;
v0000027513610e50_140 .array/port v0000027513610e50, 140;
v0000027513610e50_141 .array/port v0000027513610e50, 141;
E_0000027513620aa0/35 .event anyedge, v0000027513610e50_138, v0000027513610e50_139, v0000027513610e50_140, v0000027513610e50_141;
v0000027513610e50_142 .array/port v0000027513610e50, 142;
v0000027513610e50_143 .array/port v0000027513610e50, 143;
v0000027513610e50_144 .array/port v0000027513610e50, 144;
v0000027513610e50_145 .array/port v0000027513610e50, 145;
E_0000027513620aa0/36 .event anyedge, v0000027513610e50_142, v0000027513610e50_143, v0000027513610e50_144, v0000027513610e50_145;
v0000027513610e50_146 .array/port v0000027513610e50, 146;
v0000027513610e50_147 .array/port v0000027513610e50, 147;
v0000027513610e50_148 .array/port v0000027513610e50, 148;
v0000027513610e50_149 .array/port v0000027513610e50, 149;
E_0000027513620aa0/37 .event anyedge, v0000027513610e50_146, v0000027513610e50_147, v0000027513610e50_148, v0000027513610e50_149;
v0000027513610e50_150 .array/port v0000027513610e50, 150;
v0000027513610e50_151 .array/port v0000027513610e50, 151;
v0000027513610e50_152 .array/port v0000027513610e50, 152;
v0000027513610e50_153 .array/port v0000027513610e50, 153;
E_0000027513620aa0/38 .event anyedge, v0000027513610e50_150, v0000027513610e50_151, v0000027513610e50_152, v0000027513610e50_153;
v0000027513610e50_154 .array/port v0000027513610e50, 154;
v0000027513610e50_155 .array/port v0000027513610e50, 155;
v0000027513610e50_156 .array/port v0000027513610e50, 156;
v0000027513610e50_157 .array/port v0000027513610e50, 157;
E_0000027513620aa0/39 .event anyedge, v0000027513610e50_154, v0000027513610e50_155, v0000027513610e50_156, v0000027513610e50_157;
v0000027513610e50_158 .array/port v0000027513610e50, 158;
v0000027513610e50_159 .array/port v0000027513610e50, 159;
v0000027513610e50_160 .array/port v0000027513610e50, 160;
v0000027513610e50_161 .array/port v0000027513610e50, 161;
E_0000027513620aa0/40 .event anyedge, v0000027513610e50_158, v0000027513610e50_159, v0000027513610e50_160, v0000027513610e50_161;
v0000027513610e50_162 .array/port v0000027513610e50, 162;
v0000027513610e50_163 .array/port v0000027513610e50, 163;
v0000027513610e50_164 .array/port v0000027513610e50, 164;
v0000027513610e50_165 .array/port v0000027513610e50, 165;
E_0000027513620aa0/41 .event anyedge, v0000027513610e50_162, v0000027513610e50_163, v0000027513610e50_164, v0000027513610e50_165;
v0000027513610e50_166 .array/port v0000027513610e50, 166;
v0000027513610e50_167 .array/port v0000027513610e50, 167;
v0000027513610e50_168 .array/port v0000027513610e50, 168;
v0000027513610e50_169 .array/port v0000027513610e50, 169;
E_0000027513620aa0/42 .event anyedge, v0000027513610e50_166, v0000027513610e50_167, v0000027513610e50_168, v0000027513610e50_169;
v0000027513610e50_170 .array/port v0000027513610e50, 170;
v0000027513610e50_171 .array/port v0000027513610e50, 171;
v0000027513610e50_172 .array/port v0000027513610e50, 172;
v0000027513610e50_173 .array/port v0000027513610e50, 173;
E_0000027513620aa0/43 .event anyedge, v0000027513610e50_170, v0000027513610e50_171, v0000027513610e50_172, v0000027513610e50_173;
v0000027513610e50_174 .array/port v0000027513610e50, 174;
v0000027513610e50_175 .array/port v0000027513610e50, 175;
v0000027513610e50_176 .array/port v0000027513610e50, 176;
v0000027513610e50_177 .array/port v0000027513610e50, 177;
E_0000027513620aa0/44 .event anyedge, v0000027513610e50_174, v0000027513610e50_175, v0000027513610e50_176, v0000027513610e50_177;
v0000027513610e50_178 .array/port v0000027513610e50, 178;
v0000027513610e50_179 .array/port v0000027513610e50, 179;
v0000027513610e50_180 .array/port v0000027513610e50, 180;
v0000027513610e50_181 .array/port v0000027513610e50, 181;
E_0000027513620aa0/45 .event anyedge, v0000027513610e50_178, v0000027513610e50_179, v0000027513610e50_180, v0000027513610e50_181;
v0000027513610e50_182 .array/port v0000027513610e50, 182;
v0000027513610e50_183 .array/port v0000027513610e50, 183;
v0000027513610e50_184 .array/port v0000027513610e50, 184;
v0000027513610e50_185 .array/port v0000027513610e50, 185;
E_0000027513620aa0/46 .event anyedge, v0000027513610e50_182, v0000027513610e50_183, v0000027513610e50_184, v0000027513610e50_185;
v0000027513610e50_186 .array/port v0000027513610e50, 186;
v0000027513610e50_187 .array/port v0000027513610e50, 187;
v0000027513610e50_188 .array/port v0000027513610e50, 188;
v0000027513610e50_189 .array/port v0000027513610e50, 189;
E_0000027513620aa0/47 .event anyedge, v0000027513610e50_186, v0000027513610e50_187, v0000027513610e50_188, v0000027513610e50_189;
v0000027513610e50_190 .array/port v0000027513610e50, 190;
v0000027513610e50_191 .array/port v0000027513610e50, 191;
v0000027513610e50_192 .array/port v0000027513610e50, 192;
v0000027513610e50_193 .array/port v0000027513610e50, 193;
E_0000027513620aa0/48 .event anyedge, v0000027513610e50_190, v0000027513610e50_191, v0000027513610e50_192, v0000027513610e50_193;
v0000027513610e50_194 .array/port v0000027513610e50, 194;
v0000027513610e50_195 .array/port v0000027513610e50, 195;
v0000027513610e50_196 .array/port v0000027513610e50, 196;
v0000027513610e50_197 .array/port v0000027513610e50, 197;
E_0000027513620aa0/49 .event anyedge, v0000027513610e50_194, v0000027513610e50_195, v0000027513610e50_196, v0000027513610e50_197;
v0000027513610e50_198 .array/port v0000027513610e50, 198;
v0000027513610e50_199 .array/port v0000027513610e50, 199;
v0000027513610e50_200 .array/port v0000027513610e50, 200;
v0000027513610e50_201 .array/port v0000027513610e50, 201;
E_0000027513620aa0/50 .event anyedge, v0000027513610e50_198, v0000027513610e50_199, v0000027513610e50_200, v0000027513610e50_201;
v0000027513610e50_202 .array/port v0000027513610e50, 202;
v0000027513610e50_203 .array/port v0000027513610e50, 203;
v0000027513610e50_204 .array/port v0000027513610e50, 204;
v0000027513610e50_205 .array/port v0000027513610e50, 205;
E_0000027513620aa0/51 .event anyedge, v0000027513610e50_202, v0000027513610e50_203, v0000027513610e50_204, v0000027513610e50_205;
v0000027513610e50_206 .array/port v0000027513610e50, 206;
v0000027513610e50_207 .array/port v0000027513610e50, 207;
v0000027513610e50_208 .array/port v0000027513610e50, 208;
v0000027513610e50_209 .array/port v0000027513610e50, 209;
E_0000027513620aa0/52 .event anyedge, v0000027513610e50_206, v0000027513610e50_207, v0000027513610e50_208, v0000027513610e50_209;
v0000027513610e50_210 .array/port v0000027513610e50, 210;
v0000027513610e50_211 .array/port v0000027513610e50, 211;
v0000027513610e50_212 .array/port v0000027513610e50, 212;
v0000027513610e50_213 .array/port v0000027513610e50, 213;
E_0000027513620aa0/53 .event anyedge, v0000027513610e50_210, v0000027513610e50_211, v0000027513610e50_212, v0000027513610e50_213;
v0000027513610e50_214 .array/port v0000027513610e50, 214;
v0000027513610e50_215 .array/port v0000027513610e50, 215;
v0000027513610e50_216 .array/port v0000027513610e50, 216;
v0000027513610e50_217 .array/port v0000027513610e50, 217;
E_0000027513620aa0/54 .event anyedge, v0000027513610e50_214, v0000027513610e50_215, v0000027513610e50_216, v0000027513610e50_217;
v0000027513610e50_218 .array/port v0000027513610e50, 218;
v0000027513610e50_219 .array/port v0000027513610e50, 219;
v0000027513610e50_220 .array/port v0000027513610e50, 220;
v0000027513610e50_221 .array/port v0000027513610e50, 221;
E_0000027513620aa0/55 .event anyedge, v0000027513610e50_218, v0000027513610e50_219, v0000027513610e50_220, v0000027513610e50_221;
v0000027513610e50_222 .array/port v0000027513610e50, 222;
v0000027513610e50_223 .array/port v0000027513610e50, 223;
v0000027513610e50_224 .array/port v0000027513610e50, 224;
v0000027513610e50_225 .array/port v0000027513610e50, 225;
E_0000027513620aa0/56 .event anyedge, v0000027513610e50_222, v0000027513610e50_223, v0000027513610e50_224, v0000027513610e50_225;
v0000027513610e50_226 .array/port v0000027513610e50, 226;
v0000027513610e50_227 .array/port v0000027513610e50, 227;
v0000027513610e50_228 .array/port v0000027513610e50, 228;
v0000027513610e50_229 .array/port v0000027513610e50, 229;
E_0000027513620aa0/57 .event anyedge, v0000027513610e50_226, v0000027513610e50_227, v0000027513610e50_228, v0000027513610e50_229;
v0000027513610e50_230 .array/port v0000027513610e50, 230;
v0000027513610e50_231 .array/port v0000027513610e50, 231;
v0000027513610e50_232 .array/port v0000027513610e50, 232;
v0000027513610e50_233 .array/port v0000027513610e50, 233;
E_0000027513620aa0/58 .event anyedge, v0000027513610e50_230, v0000027513610e50_231, v0000027513610e50_232, v0000027513610e50_233;
v0000027513610e50_234 .array/port v0000027513610e50, 234;
v0000027513610e50_235 .array/port v0000027513610e50, 235;
v0000027513610e50_236 .array/port v0000027513610e50, 236;
v0000027513610e50_237 .array/port v0000027513610e50, 237;
E_0000027513620aa0/59 .event anyedge, v0000027513610e50_234, v0000027513610e50_235, v0000027513610e50_236, v0000027513610e50_237;
v0000027513610e50_238 .array/port v0000027513610e50, 238;
v0000027513610e50_239 .array/port v0000027513610e50, 239;
v0000027513610e50_240 .array/port v0000027513610e50, 240;
v0000027513610e50_241 .array/port v0000027513610e50, 241;
E_0000027513620aa0/60 .event anyedge, v0000027513610e50_238, v0000027513610e50_239, v0000027513610e50_240, v0000027513610e50_241;
v0000027513610e50_242 .array/port v0000027513610e50, 242;
v0000027513610e50_243 .array/port v0000027513610e50, 243;
v0000027513610e50_244 .array/port v0000027513610e50, 244;
v0000027513610e50_245 .array/port v0000027513610e50, 245;
E_0000027513620aa0/61 .event anyedge, v0000027513610e50_242, v0000027513610e50_243, v0000027513610e50_244, v0000027513610e50_245;
v0000027513610e50_246 .array/port v0000027513610e50, 246;
v0000027513610e50_247 .array/port v0000027513610e50, 247;
v0000027513610e50_248 .array/port v0000027513610e50, 248;
v0000027513610e50_249 .array/port v0000027513610e50, 249;
E_0000027513620aa0/62 .event anyedge, v0000027513610e50_246, v0000027513610e50_247, v0000027513610e50_248, v0000027513610e50_249;
v0000027513610e50_250 .array/port v0000027513610e50, 250;
v0000027513610e50_251 .array/port v0000027513610e50, 251;
v0000027513610e50_252 .array/port v0000027513610e50, 252;
v0000027513610e50_253 .array/port v0000027513610e50, 253;
E_0000027513620aa0/63 .event anyedge, v0000027513610e50_250, v0000027513610e50_251, v0000027513610e50_252, v0000027513610e50_253;
v0000027513610e50_254 .array/port v0000027513610e50, 254;
v0000027513610e50_255 .array/port v0000027513610e50, 255;
E_0000027513620aa0/64 .event anyedge, v0000027513610e50_254, v0000027513610e50_255;
E_0000027513620aa0 .event/or E_0000027513620aa0/0, E_0000027513620aa0/1, E_0000027513620aa0/2, E_0000027513620aa0/3, E_0000027513620aa0/4, E_0000027513620aa0/5, E_0000027513620aa0/6, E_0000027513620aa0/7, E_0000027513620aa0/8, E_0000027513620aa0/9, E_0000027513620aa0/10, E_0000027513620aa0/11, E_0000027513620aa0/12, E_0000027513620aa0/13, E_0000027513620aa0/14, E_0000027513620aa0/15, E_0000027513620aa0/16, E_0000027513620aa0/17, E_0000027513620aa0/18, E_0000027513620aa0/19, E_0000027513620aa0/20, E_0000027513620aa0/21, E_0000027513620aa0/22, E_0000027513620aa0/23, E_0000027513620aa0/24, E_0000027513620aa0/25, E_0000027513620aa0/26, E_0000027513620aa0/27, E_0000027513620aa0/28, E_0000027513620aa0/29, E_0000027513620aa0/30, E_0000027513620aa0/31, E_0000027513620aa0/32, E_0000027513620aa0/33, E_0000027513620aa0/34, E_0000027513620aa0/35, E_0000027513620aa0/36, E_0000027513620aa0/37, E_0000027513620aa0/38, E_0000027513620aa0/39, E_0000027513620aa0/40, E_0000027513620aa0/41, E_0000027513620aa0/42, E_0000027513620aa0/43, E_0000027513620aa0/44, E_0000027513620aa0/45, E_0000027513620aa0/46, E_0000027513620aa0/47, E_0000027513620aa0/48, E_0000027513620aa0/49, E_0000027513620aa0/50, E_0000027513620aa0/51, E_0000027513620aa0/52, E_0000027513620aa0/53, E_0000027513620aa0/54, E_0000027513620aa0/55, E_0000027513620aa0/56, E_0000027513620aa0/57, E_0000027513620aa0/58, E_0000027513620aa0/59, E_0000027513620aa0/60, E_0000027513620aa0/61, E_0000027513620aa0/62, E_0000027513620aa0/63, E_0000027513620aa0/64;
E_0000027513620ee0 .event posedge, v00000275136495e0_0;
S_0000027513642850 .scope module, "u_ex1_ex2" "pipe_ex1_ex2" 3 227, 7 11 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "ex1_alu_result";
    .port_info 3 /INPUT 16 "ex1_rs2_data";
    .port_info 4 /INPUT 16 "ex1_branch_target";
    .port_info 5 /INPUT 4 "ex1_rd";
    .port_info 6 /INPUT 1 "ex1_zero";
    .port_info 7 /INPUT 1 "ex1_reg_write";
    .port_info 8 /INPUT 1 "ex1_mem_read";
    .port_info 9 /INPUT 1 "ex1_mem_write";
    .port_info 10 /INPUT 1 "ex1_mem_to_reg";
    .port_info 11 /INPUT 1 "ex1_branch";
    .port_info 12 /INPUT 1 "ex1_branch_ne";
    .port_info 13 /OUTPUT 16 "ex2_alu_result";
    .port_info 14 /OUTPUT 16 "ex2_rs2_data";
    .port_info 15 /OUTPUT 16 "ex2_branch_target";
    .port_info 16 /OUTPUT 4 "ex2_rd";
    .port_info 17 /OUTPUT 1 "ex2_zero";
    .port_info 18 /OUTPUT 1 "ex2_reg_write";
    .port_info 19 /OUTPUT 1 "ex2_mem_read";
    .port_info 20 /OUTPUT 1 "ex2_mem_write";
    .port_info 21 /OUTPUT 1 "ex2_mem_to_reg";
    .port_info 22 /OUTPUT 1 "ex2_branch";
    .port_info 23 /OUTPUT 1 "ex2_branch_ne";
v0000027513611e90_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v0000027513611f30_0 .net "ex1_alu_result", 15 0, v0000027513649b80_0;  alias, 1 drivers
v0000027513611fd0_0 .net "ex1_branch", 0 0, v00000275136a83d0_0;  alias, 1 drivers
v0000027513612070_0 .net "ex1_branch_ne", 0 0, v00000275136a9c30_0;  alias, 1 drivers
v0000027513610310_0 .net "ex1_branch_target", 15 0, L_00000275136b6a80;  alias, 1 drivers
v0000027513610450_0 .net "ex1_mem_read", 0 0, v00000275136a8dd0_0;  alias, 1 drivers
v00000275136104f0_0 .net "ex1_mem_to_reg", 0 0, v00000275136a8330_0;  alias, 1 drivers
v000002751360bd60_0 .net "ex1_mem_write", 0 0, v00000275136a9190_0;  alias, 1 drivers
v000002751360b720_0 .net "ex1_rd", 3 0, v00000275136a9050_0;  alias, 1 drivers
v00000275136a6490_0 .net "ex1_reg_write", 0 0, v00000275136a8290_0;  alias, 1 drivers
v00000275136a6030_0 .net "ex1_rs2_data", 15 0, L_00000275136b98c0;  alias, 1 drivers
v00000275136a5e50_0 .net "ex1_zero", 0 0, L_00000275136b9960;  alias, 1 drivers
v00000275136a63f0_0 .var "ex2_alu_result", 15 0;
v00000275136a65d0_0 .var "ex2_branch", 0 0;
v00000275136a5270_0 .var "ex2_branch_ne", 0 0;
v00000275136a6350_0 .var "ex2_branch_target", 15 0;
v00000275136a6530_0 .var "ex2_mem_read", 0 0;
v00000275136a6b70_0 .var "ex2_mem_to_reg", 0 0;
v00000275136a5a90_0 .var "ex2_mem_write", 0 0;
v00000275136a5090_0 .var "ex2_rd", 3 0;
v00000275136a5310_0 .var "ex2_reg_write", 0 0;
v00000275136a6670_0 .var "ex2_rs2_data", 15 0;
v00000275136a6850_0 .var "ex2_zero", 0 0;
v00000275136a68f0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
E_0000027513621120 .event posedge, v00000275136a68f0_0, v00000275136495e0_0;
S_000002751358c770 .scope module, "u_ex2_mem" "pipe_ex2_mem" 3 255, 8 14 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush_mem";
    .port_info 3 /INPUT 16 "ex2_alu_result";
    .port_info 4 /INPUT 16 "ex2_rs2_data";
    .port_info 5 /INPUT 4 "ex2_rd";
    .port_info 6 /INPUT 16 "ex2_branch_target";
    .port_info 7 /INPUT 1 "ex2_zero";
    .port_info 8 /INPUT 1 "ex2_reg_write";
    .port_info 9 /INPUT 1 "ex2_mem_read";
    .port_info 10 /INPUT 1 "ex2_mem_write";
    .port_info 11 /INPUT 1 "ex2_mem_to_reg";
    .port_info 12 /INPUT 1 "ex2_branch";
    .port_info 13 /INPUT 1 "ex2_branch_ne";
    .port_info 14 /OUTPUT 16 "mem_alu_result";
    .port_info 15 /OUTPUT 16 "mem_rs2_data";
    .port_info 16 /OUTPUT 4 "mem_rd";
    .port_info 17 /OUTPUT 16 "mem_branch_target";
    .port_info 18 /OUTPUT 1 "mem_zero";
    .port_info 19 /OUTPUT 1 "mem_reg_write";
    .port_info 20 /OUTPUT 1 "mem_mem_read";
    .port_info 21 /OUTPUT 1 "mem_mem_write";
    .port_info 22 /OUTPUT 1 "mem_mem_to_reg";
    .port_info 23 /OUTPUT 1 "mem_branch";
    .port_info 24 /OUTPUT 1 "mem_branch_ne";
v00000275136a6710_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136a6170_0 .net "ex2_alu_result", 15 0, v00000275136a63f0_0;  alias, 1 drivers
v00000275136a5b30_0 .net "ex2_branch", 0 0, v00000275136a65d0_0;  alias, 1 drivers
v00000275136a67b0_0 .net "ex2_branch_ne", 0 0, v00000275136a5270_0;  alias, 1 drivers
v00000275136a51d0_0 .net "ex2_branch_target", 15 0, v00000275136a6350_0;  alias, 1 drivers
v00000275136a4ff0_0 .net "ex2_mem_read", 0 0, v00000275136a6530_0;  alias, 1 drivers
v00000275136a5bd0_0 .net "ex2_mem_to_reg", 0 0, v00000275136a6b70_0;  alias, 1 drivers
v00000275136a6990_0 .net "ex2_mem_write", 0 0, v00000275136a5a90_0;  alias, 1 drivers
v00000275136a59f0_0 .net "ex2_rd", 3 0, v00000275136a5090_0;  alias, 1 drivers
v00000275136a5130_0 .net "ex2_reg_write", 0 0, v00000275136a5310_0;  alias, 1 drivers
v00000275136a6a30_0 .net "ex2_rs2_data", 15 0, v00000275136a6670_0;  alias, 1 drivers
v00000275136a6ad0_0 .net "ex2_zero", 0 0, v00000275136a6850_0;  alias, 1 drivers
L_00000275136ba290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000275136a6c10_0 .net "flush_mem", 0 0, L_00000275136ba290;  1 drivers
v00000275136a5db0_0 .var "mem_alu_result", 15 0;
v00000275136a5f90_0 .var "mem_branch", 0 0;
v00000275136a53b0_0 .var "mem_branch_ne", 0 0;
v00000275136a5c70_0 .var "mem_branch_target", 15 0;
v00000275136a6cb0_0 .var "mem_mem_read", 0 0;
v00000275136a5630_0 .var "mem_mem_to_reg", 0 0;
v00000275136a4e10_0 .var "mem_mem_write", 0 0;
v00000275136a4eb0_0 .var "mem_rd", 3 0;
v00000275136a4f50_0 .var "mem_reg_write", 0 0;
v00000275136a60d0_0 .var "mem_rs2_data", 15 0;
v00000275136a5450_0 .var "mem_zero", 0 0;
v00000275136a5ef0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
S_0000027513583ab0 .scope module, "u_fwd" "forwarding_unit" 3 189, 9 14 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "idex_rs1";
    .port_info 1 /INPUT 4 "idex_rs2";
    .port_info 2 /INPUT 1 "exmem_reg_write";
    .port_info 3 /INPUT 1 "exmem_mem_to_reg";
    .port_info 4 /INPUT 4 "exmem_rd";
    .port_info 5 /INPUT 1 "memwb_reg_write";
    .port_info 6 /INPUT 4 "memwb_rd";
    .port_info 7 /OUTPUT 2 "forward_a";
    .port_info 8 /OUTPUT 2 "forward_b";
v00000275136a5950_0 .net "exmem_mem_to_reg", 0 0, v00000275136a6b70_0;  alias, 1 drivers
v00000275136a5d10_0 .net "exmem_rd", 3 0, v00000275136a5090_0;  alias, 1 drivers
v00000275136a56d0_0 .net "exmem_reg_write", 0 0, v00000275136a5310_0;  alias, 1 drivers
v00000275136a54f0_0 .var "forward_a", 1 0;
v00000275136a5590_0 .var "forward_b", 1 0;
v00000275136a5770_0 .net "idex_rs1", 3 0, v00000275136a8470_0;  alias, 1 drivers
v00000275136a5810_0 .net "idex_rs2", 3 0, v00000275136a97d0_0;  alias, 1 drivers
v00000275136a6210_0 .net "memwb_rd", 3 0, v00000275136a4eb0_0;  alias, 1 drivers
v00000275136a62b0_0 .net "memwb_reg_write", 0 0, v00000275136a4f50_0;  alias, 1 drivers
E_00000275136212e0/0 .event anyedge, v00000275136a5310_0, v00000275136a6b70_0, v00000275136a5090_0, v00000275136a5770_0;
E_00000275136212e0/1 .event anyedge, v00000275136a4f50_0, v00000275136a4eb0_0, v00000275136a5810_0;
E_00000275136212e0 .event/or E_00000275136212e0/0, E_00000275136212e0/1;
S_00000275136a72d0 .scope module, "u_hazard" "hazard_unit" 3 67, 10 17 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "ifid_rs1";
    .port_info 1 /INPUT 4 "ifid_rs2";
    .port_info 2 /INPUT 4 "idex_rd";
    .port_info 3 /INPUT 1 "idex_mem_read";
    .port_info 4 /OUTPUT 1 "pc_write";
    .port_info 5 /OUTPUT 1 "ifid_write";
    .port_info 6 /OUTPUT 1 "idex_flush";
v00000275136a8150_0 .var "idex_flush", 0 0;
v00000275136a7f70_0 .net "idex_mem_read", 0 0, v00000275136a8dd0_0;  alias, 1 drivers
v00000275136a81f0_0 .net "idex_rd", 3 0, v00000275136a9050_0;  alias, 1 drivers
v00000275136a8ab0_0 .net "ifid_rs1", 3 0, L_00000275136b89c0;  alias, 1 drivers
v00000275136a86f0_0 .net "ifid_rs2", 3 0, L_00000275136b8880;  alias, 1 drivers
v00000275136a9370_0 .var "ifid_write", 0 0;
v00000275136a9cd0_0 .var "pc_write", 0 0;
E_0000027513621660 .event anyedge, v0000027513610450_0, v000002751360b720_0, v00000275136a8ab0_0, v00000275136a86f0_0;
S_00000275136a7c30 .scope module, "u_id_ex" "pipe_id_ex" 3 152, 11 13 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 16 "id_pc";
    .port_info 4 /INPUT 16 "id_rs1_data";
    .port_info 5 /INPUT 16 "id_rs2_data";
    .port_info 6 /INPUT 16 "id_imm";
    .port_info 7 /INPUT 4 "id_rs1";
    .port_info 8 /INPUT 4 "id_rs2";
    .port_info 9 /INPUT 4 "id_rd";
    .port_info 10 /INPUT 4 "id_alu_op";
    .port_info 11 /INPUT 1 "id_reg_write";
    .port_info 12 /INPUT 1 "id_alu_src";
    .port_info 13 /INPUT 1 "id_mem_read";
    .port_info 14 /INPUT 1 "id_mem_write";
    .port_info 15 /INPUT 1 "id_mem_to_reg";
    .port_info 16 /INPUT 1 "id_branch";
    .port_info 17 /INPUT 1 "id_branch_ne";
    .port_info 18 /OUTPUT 16 "ex_pc";
    .port_info 19 /OUTPUT 16 "ex_rs1_data";
    .port_info 20 /OUTPUT 16 "ex_rs2_data";
    .port_info 21 /OUTPUT 16 "ex_imm";
    .port_info 22 /OUTPUT 4 "ex_rs1";
    .port_info 23 /OUTPUT 4 "ex_rs2";
    .port_info 24 /OUTPUT 4 "ex_rd";
    .port_info 25 /OUTPUT 4 "ex_alu_op";
    .port_info 26 /OUTPUT 1 "ex_reg_write";
    .port_info 27 /OUTPUT 1 "ex_alu_src";
    .port_info 28 /OUTPUT 1 "ex_mem_read";
    .port_info 29 /OUTPUT 1 "ex_mem_write";
    .port_info 30 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 31 /OUTPUT 1 "ex_branch";
    .port_info 32 /OUTPUT 1 "ex_branch_ne";
v00000275136a88d0_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136a8010_0 .var "ex_alu_op", 3 0;
v00000275136a8510_0 .var "ex_alu_src", 0 0;
v00000275136a83d0_0 .var "ex_branch", 0 0;
v00000275136a9c30_0 .var "ex_branch_ne", 0 0;
v00000275136a85b0_0 .var "ex_imm", 15 0;
v00000275136a8dd0_0 .var "ex_mem_read", 0 0;
v00000275136a8330_0 .var "ex_mem_to_reg", 0 0;
v00000275136a9190_0 .var "ex_mem_write", 0 0;
v00000275136a8650_0 .var "ex_pc", 15 0;
v00000275136a9050_0 .var "ex_rd", 3 0;
v00000275136a8290_0 .var "ex_reg_write", 0 0;
v00000275136a8470_0 .var "ex_rs1", 3 0;
v00000275136a8790_0 .var "ex_rs1_data", 15 0;
v00000275136a97d0_0 .var "ex_rs2", 3 0;
v00000275136a9870_0 .var "ex_rs2_data", 15 0;
v00000275136a8830_0 .net "flush", 0 0, L_00000275136346c0;  1 drivers
v00000275136a8970_0 .net "id_alu_op", 3 0, v000002751364ada0_0;  alias, 1 drivers
v00000275136a8a10_0 .net "id_alu_src", 0 0, v000002751364a120_0;  alias, 1 drivers
v00000275136a8b50_0 .net "id_branch", 0 0, v000002751364a300_0;  alias, 1 drivers
v00000275136a92d0_0 .net "id_branch_ne", 0 0, v000002751364b020_0;  alias, 1 drivers
v00000275136a8fb0_0 .net "id_imm", 15 0, L_00000275136b8ba0;  alias, 1 drivers
v00000275136a8bf0_0 .net "id_mem_read", 0 0, v000002751364ad00_0;  alias, 1 drivers
v00000275136a7e30_0 .net "id_mem_to_reg", 0 0, v000002751364b2a0_0;  alias, 1 drivers
v00000275136a7ed0_0 .net "id_mem_write", 0 0, v000002751364ae40_0;  alias, 1 drivers
v00000275136a80b0_0 .net "id_pc", 15 0, v00000275136aa0c0_0;  alias, 1 drivers
v00000275136a8c90_0 .net "id_rd", 3 0, L_00000275136b8ec0;  alias, 1 drivers
v00000275136a9230_0 .net "id_reg_write", 0 0, v000002751364b340_0;  alias, 1 drivers
v00000275136a8d30_0 .net "id_rs1", 3 0, L_00000275136b89c0;  alias, 1 drivers
v00000275136a8e70_0 .net "id_rs1_data", 15 0, L_00000275136b8740;  alias, 1 drivers
v00000275136a8f10_0 .net "id_rs2", 3 0, L_00000275136b8880;  alias, 1 drivers
v00000275136a9690_0 .net "id_rs2_data", 15 0, L_00000275136b9640;  alias, 1 drivers
v00000275136a90f0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
S_00000275136a75f0 .scope module, "u_if" "if_stage" 3 91, 12 13 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_if";
    .port_info 3 /INPUT 1 "flush_if";
    .port_info 4 /INPUT 1 "halt";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 16 "branch_target";
    .port_info 7 /INPUT 1 "jump_taken";
    .port_info 8 /INPUT 16 "jump_target";
    .port_info 9 /OUTPUT 16 "if_pc";
    .port_info 10 /OUTPUT 16 "if_instr";
v00000275136a9a50_0 .net "branch_taken", 0 0, L_00000275136342d0;  alias, 1 drivers
v00000275136a9af0_0 .net "branch_target", 15 0, v00000275136a6350_0;  alias, 1 drivers
v00000275136a9b90_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136aa3e0_0 .net "flush_if", 0 0, L_00000275136343b0;  alias, 1 drivers
v00000275136abba0_0 .net "halt", 0 0, v00000275136adf00_0;  1 drivers
v00000275136ab100_0 .net "if_instr", 15 0, L_0000027513634490;  alias, 1 drivers
v00000275136ab9c0_0 .var "if_pc", 15 0;
v00000275136abb00_0 .net "jump_taken", 0 0, L_0000027513634a40;  alias, 1 drivers
v00000275136aa8e0_0 .net "jump_target", 15 0, L_00000275136b3470;  alias, 1 drivers
v00000275136ab600_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
v00000275136a9e40_0 .net "stall_if", 0 0, L_0000027513634b20;  1 drivers
S_00000275136a7aa0 .scope module, "u_imem" "imem" 12 36, 13 11 0, S_00000275136a75f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "instr";
L_0000027513634490 .functor BUFZ 16, L_00000275136b9000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000275136a9410_0 .net *"_ivl_0", 15 0, L_00000275136b9000;  1 drivers
v00000275136a94b0_0 .net *"_ivl_3", 7 0, L_00000275136b8a60;  1 drivers
v00000275136a9550_0 .net *"_ivl_4", 9 0, L_00000275136b8c40;  1 drivers
L_00000275136b9e58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275136a95f0_0 .net *"_ivl_7", 1 0, L_00000275136b9e58;  1 drivers
v00000275136a9730_0 .net "addr", 15 0, v00000275136ab9c0_0;  alias, 1 drivers
v00000275136a9910_0 .net "instr", 15 0, L_0000027513634490;  alias, 1 drivers
v00000275136a99b0 .array "mem", 255 0, 15 0;
L_00000275136b9000 .array/port v00000275136a99b0, L_00000275136b8c40;
L_00000275136b8a60 .part v00000275136ab9c0_0, 0, 8;
L_00000275136b8c40 .concat [ 8 2 0 0], L_00000275136b8a60, L_00000275136b9e58;
S_00000275136a6e20 .scope module, "u_if_id" "pipe_if_id" 3 106, 14 14 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "if_pc";
    .port_info 5 /INPUT 16 "if_instr";
    .port_info 6 /OUTPUT 16 "id_pc";
    .port_info 7 /OUTPUT 16 "id_instr";
v00000275136aa480_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136aa340_0 .net "flush", 0 0, L_00000275136343b0;  alias, 1 drivers
v00000275136aa520_0 .var "id_instr", 15 0;
v00000275136aa0c0_0 .var "id_pc", 15 0;
v00000275136ab240_0 .net "if_instr", 15 0, L_0000027513634490;  alias, 1 drivers
v00000275136ab060_0 .net "if_pc", 15 0, v00000275136ab9c0_0;  alias, 1 drivers
v00000275136ab6a0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
v00000275136abc40_0 .net "stall", 0 0, L_00000275136349d0;  alias, 1 drivers
S_00000275136a7460 .scope module, "u_mem_wb" "pipe_mem_wb" 3 294, 15 3 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 16 "alu_result_in";
    .port_info 6 /INPUT 16 "mem_data_in";
    .port_info 7 /INPUT 4 "rd_in";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 16 "alu_result";
    .port_info 11 /OUTPUT 16 "mem_data";
    .port_info 12 /OUTPUT 4 "rd";
v00000275136ab740_0 .var "alu_result", 15 0;
v00000275136aa980_0 .net "alu_result_in", 15 0, v00000275136a5db0_0;  alias, 1 drivers
v00000275136ab2e0_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
o0000027513656078 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136aaa20_0 .net "flush", 0 0, o0000027513656078;  0 drivers
v00000275136aa5c0_0 .var "mem_data", 15 0;
v00000275136abce0_0 .net "mem_data_in", 15 0, v0000027513611990_0;  alias, 1 drivers
v00000275136a9ee0_0 .var "mem_to_reg", 0 0;
v00000275136aa660_0 .net "mem_to_reg_in", 0 0, v00000275136a5630_0;  alias, 1 drivers
v00000275136a9f80_0 .var "rd", 3 0;
v00000275136aa020_0 .net "rd_in", 3 0, v00000275136a4eb0_0;  alias, 1 drivers
v00000275136ab380_0 .var "reg_write", 0 0;
v00000275136aa160_0 .net "reg_write_in", 0 0, v00000275136a4f50_0;  alias, 1 drivers
v00000275136aaca0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
S_00000275136a6fb0 .scope module, "u_rf" "regfile" 3 139, 16 12 0, S_000002751359d8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 16 "rd_data";
    .port_info 7 /OUTPUT 16 "rs1_data";
    .port_info 8 /OUTPUT 16 "rs2_data";
L_0000027513634030 .functor AND 1, v00000275136ab380_0, L_00000275136b91e0, C4<1>, C4<1>;
L_0000027513634500 .functor AND 1, L_0000027513634030, L_00000275136b9aa0, C4<1>, C4<1>;
L_00000275136345e0 .functor AND 1, v00000275136ab380_0, L_00000275136b9d20, C4<1>, C4<1>;
L_0000027513634570 .functor AND 1, L_00000275136345e0, L_00000275136b9280, C4<1>, C4<1>;
L_00000275136b9ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136aa200_0 .net/2u *"_ivl_0", 3 0, L_00000275136b9ee8;  1 drivers
L_00000275136b9f78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275136ab920_0 .net *"_ivl_11", 1 0, L_00000275136b9f78;  1 drivers
L_00000275136b9fc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136ab1a0_0 .net/2u *"_ivl_14", 3 0, L_00000275136b9fc0;  1 drivers
v00000275136aa7a0_0 .net *"_ivl_16", 0 0, L_00000275136b95a0;  1 drivers
L_00000275136ba008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136aa840_0 .net/2u *"_ivl_18", 15 0, L_00000275136ba008;  1 drivers
v00000275136aaac0_0 .net *"_ivl_2", 0 0, L_00000275136b9be0;  1 drivers
v00000275136ab7e0_0 .net *"_ivl_20", 15 0, L_00000275136b9c80;  1 drivers
v00000275136ab420_0 .net *"_ivl_22", 5 0, L_00000275136b8ce0;  1 drivers
L_00000275136ba050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275136ab880_0 .net *"_ivl_25", 1 0, L_00000275136ba050;  1 drivers
v00000275136aab60_0 .net *"_ivl_28", 0 0, L_00000275136b91e0;  1 drivers
v00000275136aa2a0_0 .net *"_ivl_31", 0 0, L_0000027513634030;  1 drivers
L_00000275136ba098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136aba60_0 .net/2u *"_ivl_32", 3 0, L_00000275136ba098;  1 drivers
v00000275136ab4c0_0 .net *"_ivl_34", 0 0, L_00000275136b9aa0;  1 drivers
v00000275136ab560_0 .net *"_ivl_37", 0 0, L_0000027513634500;  1 drivers
L_00000275136b9f30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136aac00_0 .net/2u *"_ivl_4", 15 0, L_00000275136b9f30;  1 drivers
v00000275136aad40_0 .net *"_ivl_40", 0 0, L_00000275136b9d20;  1 drivers
v00000275136aade0_0 .net *"_ivl_43", 0 0, L_00000275136345e0;  1 drivers
L_00000275136ba0e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136aae80_0 .net/2u *"_ivl_44", 3 0, L_00000275136ba0e0;  1 drivers
v00000275136aaf20_0 .net *"_ivl_46", 0 0, L_00000275136b9280;  1 drivers
v00000275136aafc0_0 .net *"_ivl_49", 0 0, L_0000027513634570;  1 drivers
v00000275136ac0d0_0 .net *"_ivl_6", 15 0, L_00000275136b9b40;  1 drivers
v00000275136ac030_0 .net *"_ivl_8", 5 0, L_00000275136b9780;  1 drivers
v00000275136ad890_0 .net "clk", 0 0, v00000275136b0050_0;  alias, 1 drivers
v00000275136acc10_0 .var/i "i", 31 0;
v00000275136adc50_0 .net "rd", 3 0, v00000275136a9f80_0;  alias, 1 drivers
v00000275136ac5d0_0 .net "rd_data", 15 0, L_00000275136b84c0;  alias, 1 drivers
v00000275136acdf0_0 .net "reg_write", 0 0, v00000275136ab380_0;  alias, 1 drivers
v00000275136ac350 .array "regs", 15 0, 15 0;
v00000275136ad1b0_0 .net "rs1", 3 0, L_00000275136b89c0;  alias, 1 drivers
v00000275136ac670_0 .net "rs1_data", 15 0, L_00000275136b8740;  alias, 1 drivers
v00000275136ad070_0 .net "rs1_raw", 15 0, L_00000275136b9500;  1 drivers
v00000275136ac210_0 .net "rs2", 3 0, L_00000275136b8880;  alias, 1 drivers
v00000275136ad750_0 .net "rs2_data", 15 0, L_00000275136b9640;  alias, 1 drivers
v00000275136acad0_0 .net "rs2_raw", 15 0, L_00000275136b9140;  1 drivers
v00000275136ad4d0_0 .net "rst", 0 0, v00000275136b0230_0;  alias, 1 drivers
L_00000275136b9be0 .cmp/eq 4, L_00000275136b89c0, L_00000275136b9ee8;
L_00000275136b9b40 .array/port v00000275136ac350, L_00000275136b9780;
L_00000275136b9780 .concat [ 4 2 0 0], L_00000275136b89c0, L_00000275136b9f78;
L_00000275136b9500 .functor MUXZ 16, L_00000275136b9b40, L_00000275136b9f30, L_00000275136b9be0, C4<>;
L_00000275136b95a0 .cmp/eq 4, L_00000275136b8880, L_00000275136b9fc0;
L_00000275136b9c80 .array/port v00000275136ac350, L_00000275136b8ce0;
L_00000275136b8ce0 .concat [ 4 2 0 0], L_00000275136b8880, L_00000275136ba050;
L_00000275136b9140 .functor MUXZ 16, L_00000275136b9c80, L_00000275136ba008, L_00000275136b95a0, C4<>;
L_00000275136b91e0 .cmp/eq 4, v00000275136a9f80_0, L_00000275136b89c0;
L_00000275136b9aa0 .cmp/ne 4, v00000275136a9f80_0, L_00000275136ba098;
L_00000275136b8740 .functor MUXZ 16, L_00000275136b9500, L_00000275136b84c0, L_0000027513634500, C4<>;
L_00000275136b9d20 .cmp/eq 4, v00000275136a9f80_0, L_00000275136b8880;
L_00000275136b9280 .cmp/ne 4, v00000275136a9f80_0, L_00000275136ba0e0;
L_00000275136b9640 .functor MUXZ 16, L_00000275136b9140, L_00000275136b84c0, L_0000027513634570, C4<>;
S_00000275135b2f80 .scope module, "ex1_stage" "ex1_stage" 17 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc_in";
    .port_info 1 /INPUT 4 "alu_op";
    .port_info 2 /INPUT 4 "rd";
    .port_info 3 /INPUT 16 "rs1_data";
    .port_info 4 /INPUT 16 "rs2_data";
    .port_info 5 /INPUT 16 "imm";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 2 "forward_a";
    .port_info 8 /INPUT 2 "forward_b";
    .port_info 9 /INPUT 16 "ex2_alu_result";
    .port_info 10 /INPUT 16 "mem_wb_data";
    .port_info 11 /OUTPUT 16 "alu_result";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 16 "branch_target";
    .port_info 14 /OUTPUT 4 "rd_out";
o00000275136572d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000027513600cc0 .functor BUFZ 4, o00000275136572d8, C4<0000>, C4<0000>, C4<0000>;
v00000275136b04b0_0 .net "alu_b", 15 0, L_00000275136b8240;  1 drivers
o0000027513656f78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000275136b1c70_0 .net "alu_op", 3 0, o0000027513656f78;  0 drivers
v00000275136afe70_0 .net "alu_result", 15 0, v00000275136b05f0_0;  1 drivers
o0000027513657128 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b0730_0 .net "alu_src", 0 0, o0000027513657128;  0 drivers
v00000275136b0910_0 .net "branch_target", 15 0, L_00000275136b6300;  1 drivers
o0000027513657188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b0c30_0 .net "ex2_alu_result", 15 0, o0000027513657188;  0 drivers
o00000275136571b8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000275136b1590_0 .net "forward_a", 1 0, o00000275136571b8;  0 drivers
o00000275136571e8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000275136aff10_0 .net "forward_b", 1 0, o00000275136571e8;  0 drivers
o0000027513657218 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b1310_0 .net "imm", 15 0, o0000027513657218;  0 drivers
o0000027513657248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b0cd0_0 .net "mem_wb_data", 15 0, o0000027513657248;  0 drivers
v00000275136b0d70_0 .var "op_a", 15 0;
v00000275136b0e10_0 .var "op_b", 15 0;
o00000275136572a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b1450_0 .net "pc_in", 15 0, o00000275136572a8;  0 drivers
v00000275136b0f50_0 .net "rd", 3 0, o00000275136572d8;  0 drivers
v00000275136b1130_0 .net "rd_out", 3 0, L_0000027513600cc0;  1 drivers
o0000027513657338 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b11d0_0 .net "rs1_data", 15 0, o0000027513657338;  0 drivers
o0000027513657368 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b1270_0 .net "rs2_data", 15 0, o0000027513657368;  0 drivers
v00000275136b13b0_0 .net "zero", 0 0, L_00000275136b75c0;  1 drivers
E_00000275136209e0 .event anyedge, v00000275136aff10_0, v00000275136b0c30_0, v00000275136b0cd0_0, v00000275136b1270_0;
E_0000027513621220 .event anyedge, v00000275136b1590_0, v00000275136b0c30_0, v00000275136b0cd0_0, v00000275136b11d0_0;
L_00000275136b8240 .functor MUXZ 16, v00000275136b0e10_0, o0000027513657218, o0000027513657128, C4<>;
L_00000275136b6300 .arith/sum 16, o00000275136572a8, o0000027513657218;
S_00000275136a7780 .scope module, "u_alu" "alu" 17 61, 4 4 0, S_00000275135b2f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000275136ba2d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136b1a90_0 .net/2u *"_ivl_0", 15 0, L_00000275136ba2d8;  1 drivers
v00000275136b0370_0 .net "a", 15 0, v00000275136b0d70_0;  1 drivers
v00000275136b1b30_0 .net "alu_op", 3 0, o0000027513656f78;  alias, 0 drivers
v00000275136b05f0_0 .var "alu_result", 15 0;
v00000275136b0410_0 .net "b", 15 0, L_00000275136b8240;  alias, 1 drivers
v00000275136b1bd0_0 .net "zero", 0 0, L_00000275136b75c0;  alias, 1 drivers
E_0000027513621260 .event anyedge, v00000275136b1b30_0, v00000275136b0370_0, v00000275136b0410_0;
L_00000275136b75c0 .cmp/eq 16, v00000275136b05f0_0, L_00000275136ba2d8;
S_00000275135b3110 .scope module, "ex2_stage" "ex2_stage" 18 7;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "alu_result_in";
    .port_info 3 /INPUT 16 "rs2_data_in";
    .port_info 4 /INPUT 4 "rd_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "mem_to_reg_in";
    .port_info 9 /OUTPUT 16 "alu_result_out";
    .port_info 10 /OUTPUT 16 "rs2_data_out";
    .port_info 11 /OUTPUT 4 "rd_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "mem_to_reg_out";
o0000027513657668 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b14f0_0 .net "alu_result_in", 15 0, o0000027513657668;  0 drivers
v00000275136b1630_0 .var "alu_result_out", 15 0;
o00000275136576c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b4eb0_0 .net "clk", 0 0, o00000275136576c8;  0 drivers
o00000275136576f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b5770_0 .net "mem_read_in", 0 0, o00000275136576f8;  0 drivers
v00000275136b49b0_0 .var "mem_read_out", 0 0;
o0000027513657758 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b4f50_0 .net "mem_to_reg_in", 0 0, o0000027513657758;  0 drivers
v00000275136b5630_0 .var "mem_to_reg_out", 0 0;
o00000275136577b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b4af0_0 .net "mem_write_in", 0 0, o00000275136577b8;  0 drivers
v00000275136b4690_0 .var "mem_write_out", 0 0;
o0000027513657818 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000275136b5270_0 .net "rd_in", 3 0, o0000027513657818;  0 drivers
v00000275136b5450_0 .var "rd_out", 3 0;
o0000027513657878 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b54f0_0 .net "reg_write_in", 0 0, o0000027513657878;  0 drivers
v00000275136b4910_0 .var "reg_write_out", 0 0;
o00000275136578d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b47d0_0 .net "rs2_data_in", 15 0, o00000275136578d8;  0 drivers
v00000275136b59f0_0 .var "rs2_data_out", 15 0;
o0000027513657938 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b4c30_0 .net "rst", 0 0, o0000027513657938;  0 drivers
E_00000275136216a0 .event posedge, v00000275136b4c30_0, v00000275136b4eb0_0;
S_00000275135a59f0 .scope module, "id_stage" "id_stage" 19 13;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "id_instr";
    .port_info 3 /INPUT 16 "id_pc";
    .port_info 4 /INPUT 16 "wb_rd_data";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 4 "wb_rd";
    .port_info 7 /OUTPUT 4 "opcode";
    .port_info 8 /OUTPUT 4 "rd";
    .port_info 9 /OUTPUT 4 "rs1";
    .port_info 10 /OUTPUT 4 "rs2";
    .port_info 11 /OUTPUT 16 "rs1_data";
    .port_info 12 /OUTPUT 16 "rs2_data";
    .port_info 13 /OUTPUT 16 "imm_i";
    .port_info 14 /OUTPUT 16 "imm_b";
    .port_info 15 /OUTPUT 16 "pc_out";
    .port_info 16 /OUTPUT 1 "is_nop";
o00000275136585f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_00000275136014a0 .functor BUFZ 16, o00000275136585f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000275136ba320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136b2070_0 .net/2u *"_ivl_0", 15 0, L_00000275136ba320;  1 drivers
v00000275136b2570_0 .net *"_ivl_13", 0 0, L_00000275136b7980;  1 drivers
v00000275136b2110_0 .net *"_ivl_14", 11 0, L_00000275136b72a0;  1 drivers
v00000275136b2930_0 .net *"_ivl_17", 3 0, L_00000275136b6620;  1 drivers
v00000275136b2f70_0 .net *"_ivl_21", 0 0, L_00000275136b8600;  1 drivers
v00000275136b2390_0 .net *"_ivl_22", 11 0, L_00000275136b7a20;  1 drivers
v00000275136b3b50_0 .net *"_ivl_25", 3 0, L_00000275136b7c00;  1 drivers
o0000027513658088 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b4190_0 .net "clk", 0 0, o0000027513658088;  0 drivers
o00000275136585c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b4230_0 .net "id_instr", 15 0, o00000275136585c8;  0 drivers
v00000275136b1e90_0 .net "id_pc", 15 0, o00000275136585f8;  0 drivers
v00000275136b4370_0 .net "imm_b", 15 0, L_00000275136b6440;  1 drivers
v00000275136b2e30_0 .net "imm_i", 15 0, L_00000275136b5f40;  1 drivers
v00000275136b4410_0 .net "is_nop", 0 0, L_00000275136b70c0;  1 drivers
v00000275136b3d30_0 .net "opcode", 3 0, L_00000275136b7f20;  1 drivers
v00000275136b3010_0 .net "pc_out", 15 0, L_00000275136014a0;  1 drivers
v00000275136b4550_0 .net "rd", 3 0, L_00000275136b7b60;  1 drivers
v00000275136b27f0_0 .net "rs1", 3 0, L_00000275136b6d00;  1 drivers
v00000275136b3bf0_0 .net "rs1_data", 15 0, L_00000275136b82e0;  1 drivers
v00000275136b36f0_0 .net "rs2", 3 0, L_00000275136b8100;  1 drivers
v00000275136b2a70_0 .net "rs2_data", 15 0, L_00000275136b64e0;  1 drivers
o0000027513658298 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b35b0_0 .net "rst", 0 0, o0000027513658298;  0 drivers
o00000275136580e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000275136b3510_0 .net "wb_rd", 3 0, o00000275136580e8;  0 drivers
o0000027513658118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b2610_0 .net "wb_rd_data", 15 0, o0000027513658118;  0 drivers
o0000027513658148 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b24d0_0 .net "wb_reg_write", 0 0, o0000027513658148;  0 drivers
L_00000275136b70c0 .cmp/eq 16, o00000275136585c8, L_00000275136ba320;
L_00000275136b7f20 .part o00000275136585c8, 12, 4;
L_00000275136b7b60 .part o00000275136585c8, 8, 4;
L_00000275136b6d00 .part o00000275136585c8, 4, 4;
L_00000275136b8100 .part o00000275136585c8, 0, 4;
L_00000275136b7980 .part o00000275136585c8, 3, 1;
LS_00000275136b72a0_0_0 .concat [ 1 1 1 1], L_00000275136b7980, L_00000275136b7980, L_00000275136b7980, L_00000275136b7980;
LS_00000275136b72a0_0_4 .concat [ 1 1 1 1], L_00000275136b7980, L_00000275136b7980, L_00000275136b7980, L_00000275136b7980;
LS_00000275136b72a0_0_8 .concat [ 1 1 1 1], L_00000275136b7980, L_00000275136b7980, L_00000275136b7980, L_00000275136b7980;
L_00000275136b72a0 .concat [ 4 4 4 0], LS_00000275136b72a0_0_0, LS_00000275136b72a0_0_4, LS_00000275136b72a0_0_8;
L_00000275136b6620 .part o00000275136585c8, 0, 4;
L_00000275136b5f40 .concat [ 4 12 0 0], L_00000275136b6620, L_00000275136b72a0;
L_00000275136b8600 .part o00000275136585c8, 11, 1;
LS_00000275136b7a20_0_0 .concat [ 1 1 1 1], L_00000275136b8600, L_00000275136b8600, L_00000275136b8600, L_00000275136b8600;
LS_00000275136b7a20_0_4 .concat [ 1 1 1 1], L_00000275136b8600, L_00000275136b8600, L_00000275136b8600, L_00000275136b8600;
LS_00000275136b7a20_0_8 .concat [ 1 1 1 1], L_00000275136b8600, L_00000275136b8600, L_00000275136b8600, L_00000275136b8600;
L_00000275136b7a20 .concat [ 4 4 4 0], LS_00000275136b7a20_0_0, LS_00000275136b7a20_0_4, LS_00000275136b7a20_0_8;
L_00000275136b7c00 .part o00000275136585c8, 8, 4;
L_00000275136b6440 .concat [ 4 12 0 0], L_00000275136b7c00, L_00000275136b7a20;
S_00000275136a7140 .scope module, "u_regfile" "regfile" 19 58, 16 12 0, S_00000275135a59f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 16 "rd_data";
    .port_info 7 /OUTPUT 16 "rs1_data";
    .port_info 8 /OUTPUT 16 "rs2_data";
L_0000027513600e10 .functor AND 1, o0000027513658148, L_00000275136b81a0, C4<1>, C4<1>;
L_0000027513601660 .functor AND 1, L_0000027513600e10, L_00000275136b77a0, C4<1>, C4<1>;
L_00000275135c4170 .functor AND 1, o0000027513658148, L_00000275136b63a0, C4<1>, C4<1>;
L_00000275135c3fb0 .functor AND 1, L_00000275135c4170, L_00000275136b6ee0, C4<1>, C4<1>;
L_00000275136ba368 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136b56d0_0 .net/2u *"_ivl_0", 3 0, L_00000275136ba368;  1 drivers
L_00000275136ba3f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275136b4b90_0 .net *"_ivl_11", 1 0, L_00000275136ba3f8;  1 drivers
L_00000275136ba440 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136b4d70_0 .net/2u *"_ivl_14", 3 0, L_00000275136ba440;  1 drivers
v00000275136b5b30_0 .net *"_ivl_16", 0 0, L_00000275136b5ea0;  1 drivers
L_00000275136ba488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136b51d0_0 .net/2u *"_ivl_18", 15 0, L_00000275136ba488;  1 drivers
v00000275136b5590_0 .net *"_ivl_2", 0 0, L_00000275136b6bc0;  1 drivers
v00000275136b4a50_0 .net *"_ivl_20", 15 0, L_00000275136b7700;  1 drivers
v00000275136b4ff0_0 .net *"_ivl_22", 5 0, L_00000275136b8060;  1 drivers
L_00000275136ba4d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275136b5810_0 .net *"_ivl_25", 1 0, L_00000275136ba4d0;  1 drivers
v00000275136b5090_0 .net *"_ivl_28", 0 0, L_00000275136b81a0;  1 drivers
v00000275136b58b0_0 .net *"_ivl_31", 0 0, L_0000027513600e10;  1 drivers
L_00000275136ba518 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136b5950_0 .net/2u *"_ivl_32", 3 0, L_00000275136ba518;  1 drivers
v00000275136b4cd0_0 .net *"_ivl_34", 0 0, L_00000275136b77a0;  1 drivers
v00000275136b4870_0 .net *"_ivl_37", 0 0, L_0000027513601660;  1 drivers
L_00000275136ba3b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275136b4e10_0 .net/2u *"_ivl_4", 15 0, L_00000275136ba3b0;  1 drivers
v00000275136b5310_0 .net *"_ivl_40", 0 0, L_00000275136b63a0;  1 drivers
v00000275136b53b0_0 .net *"_ivl_43", 0 0, L_00000275135c4170;  1 drivers
L_00000275136ba560 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000275136b5a90_0 .net/2u *"_ivl_44", 3 0, L_00000275136ba560;  1 drivers
v00000275136b5bd0_0 .net *"_ivl_46", 0 0, L_00000275136b6ee0;  1 drivers
v00000275136b5c70_0 .net *"_ivl_49", 0 0, L_00000275135c3fb0;  1 drivers
v00000275136b5d10_0 .net *"_ivl_6", 15 0, L_00000275136b6e40;  1 drivers
v00000275136b4730_0 .net *"_ivl_8", 5 0, L_00000275136b7ac0;  1 drivers
v00000275136b3a10_0 .net "clk", 0 0, o0000027513658088;  alias, 0 drivers
v00000275136b2cf0_0 .var/i "i", 31 0;
v00000275136b2890_0 .net "rd", 3 0, o00000275136580e8;  alias, 0 drivers
v00000275136b2ed0_0 .net "rd_data", 15 0, o0000027513658118;  alias, 0 drivers
v00000275136b29d0_0 .net "reg_write", 0 0, o0000027513658148;  alias, 0 drivers
v00000275136b2430 .array "regs", 15 0, 15 0;
v00000275136b3ab0_0 .net "rs1", 3 0, L_00000275136b6d00;  alias, 1 drivers
v00000275136b4050_0 .net "rs1_data", 15 0, L_00000275136b82e0;  alias, 1 drivers
v00000275136b2d90_0 .net "rs1_raw", 15 0, L_00000275136b6080;  1 drivers
v00000275136b45f0_0 .net "rs2", 3 0, L_00000275136b8100;  alias, 1 drivers
v00000275136b42d0_0 .net "rs2_data", 15 0, L_00000275136b64e0;  alias, 1 drivers
v00000275136b2c50_0 .net "rs2_raw", 15 0, L_00000275136b5fe0;  1 drivers
v00000275136b40f0_0 .net "rst", 0 0, o0000027513658298;  alias, 0 drivers
E_0000027513620720 .event posedge, v00000275136b40f0_0, v00000275136b3a10_0;
L_00000275136b6bc0 .cmp/eq 4, L_00000275136b6d00, L_00000275136ba368;
L_00000275136b6e40 .array/port v00000275136b2430, L_00000275136b7ac0;
L_00000275136b7ac0 .concat [ 4 2 0 0], L_00000275136b6d00, L_00000275136ba3f8;
L_00000275136b6080 .functor MUXZ 16, L_00000275136b6e40, L_00000275136ba3b0, L_00000275136b6bc0, C4<>;
L_00000275136b5ea0 .cmp/eq 4, L_00000275136b8100, L_00000275136ba440;
L_00000275136b7700 .array/port v00000275136b2430, L_00000275136b8060;
L_00000275136b8060 .concat [ 4 2 0 0], L_00000275136b8100, L_00000275136ba4d0;
L_00000275136b5fe0 .functor MUXZ 16, L_00000275136b7700, L_00000275136ba488, L_00000275136b5ea0, C4<>;
L_00000275136b81a0 .cmp/eq 4, o00000275136580e8, L_00000275136b6d00;
L_00000275136b77a0 .cmp/ne 4, o00000275136580e8, L_00000275136ba518;
L_00000275136b82e0 .functor MUXZ 16, L_00000275136b6080, o0000027513658118, L_0000027513601660, C4<>;
L_00000275136b63a0 .cmp/eq 4, o00000275136580e8, L_00000275136b8100;
L_00000275136b6ee0 .cmp/ne 4, o00000275136580e8, L_00000275136ba560;
L_00000275136b64e0 .functor MUXZ 16, L_00000275136b5fe0, o0000027513658118, L_00000275135c3fb0, C4<>;
S_00000275135a5b80 .scope module, "mem_stage" "mem_stage" 20 6;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 16 "alu_result_in";
    .port_info 7 /INPUT 16 "rs2_data_in";
    .port_info 8 /INPUT 4 "rd_in";
    .port_info 9 /OUTPUT 1 "mem_to_reg_out";
    .port_info 10 /OUTPUT 1 "reg_write_out";
    .port_info 11 /OUTPUT 16 "alu_result_out";
    .port_info 12 /OUTPUT 16 "mem_data_out";
    .port_info 13 /OUTPUT 4 "rd_out";
o0000027513658a78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b26b0_0 .net "alu_result_in", 15 0, o0000027513658a78;  0 drivers
v00000275136b44b0_0 .var "alu_result_out", 15 0;
o0000027513658ad8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b2b10_0 .net "clk", 0 0, o0000027513658ad8;  0 drivers
v00000275136b3650 .array "dmem", 255 0, 15 0;
v00000275136b2750_0 .var/i "i", 31 0;
v00000275136b30b0_0 .net "mem_addr", 7 0, L_00000275136b7fc0;  1 drivers
v00000275136b3790_0 .var "mem_data_out", 15 0;
o0000027513658b98 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b3c90_0 .net "mem_read_in", 0 0, o0000027513658b98;  0 drivers
o0000027513658bc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b3f10_0 .net "mem_to_reg_in", 0 0, o0000027513658bc8;  0 drivers
v00000275136b2bb0_0 .var "mem_to_reg_out", 0 0;
o0000027513658c28 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b3dd0_0 .net "mem_write_in", 0 0, o0000027513658c28;  0 drivers
o0000027513658c58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000275136b3830_0 .net "rd_in", 3 0, o0000027513658c58;  0 drivers
v00000275136b21b0_0 .var "rd_out", 3 0;
o0000027513658cb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b3e70_0 .net "reg_write_in", 0 0, o0000027513658cb8;  0 drivers
v00000275136b3fb0_0 .var "reg_write_out", 0 0;
o0000027513658d18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b1f30_0 .net "rs2_data_in", 15 0, o0000027513658d18;  0 drivers
o0000027513658d48 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b3150_0 .net "rst", 0 0, o0000027513658d48;  0 drivers
E_0000027513620f60 .event posedge, v00000275136b3150_0, v00000275136b2b10_0;
L_00000275136b7fc0 .part o0000027513658a78, 0, 8;
S_00000275135a3150 .scope module, "pc" "pc" 21 15;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 16 "next_pc";
    .port_info 4 /OUTPUT 16 "pc_cur";
o0000027513659018 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b38d0_0 .net "clk", 0 0, o0000027513659018;  0 drivers
o0000027513659048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000275136b3970_0 .net "next_pc", 15 0, o0000027513659048;  0 drivers
v00000275136b2250_0 .var "pc_cur", 15 0;
o00000275136590a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b1fd0_0 .net "pc_en", 0 0, o00000275136590a8;  0 drivers
o00000275136590d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000275136b31f0_0 .net "rst", 0 0, o00000275136590d8;  0 drivers
E_0000027513620fa0 .event posedge, v00000275136b31f0_0, v00000275136b38d0_0;
    .scope S_00000275136a72d0;
T_1 ;
    %wait E_0000027513621660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275136a9cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275136a9370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275136a8150_0, 0, 1;
    %load/vec4 v00000275136a7f70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v00000275136a81f0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v00000275136a81f0_0;
    %load/vec4 v00000275136a8ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_1.4, 4;
    %load/vec4 v00000275136a81f0_0;
    %load/vec4 v00000275136a86f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275136a9cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275136a9370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275136a8150_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000275136a7aa0;
T_2 ;
    %vpi_call 13 21 "$readmemh", "program.hex", v00000275136a99b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000275136a75f0;
T_3 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136ab600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136ab9c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000275136a9e40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v00000275136abba0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000275136abb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v00000275136aa8e0_0;
    %assign/vec4 v00000275136ab9c0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v00000275136a9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v00000275136a9af0_0;
    %assign/vec4 v00000275136ab9c0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000275136ab9c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000275136ab9c0_0, 0;
T_3.8 ;
T_3.6 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000275136a6e20;
T_4 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136ab6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v00000275136aa340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136aa0c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136aa520_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000275136abc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v00000275136ab060_0;
    %assign/vec4 v00000275136aa0c0_0, 0;
    %load/vec4 v00000275136ab240_0;
    %assign/vec4 v00000275136aa520_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027513598400;
T_5 ;
    %wait E_0000027513620ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364ac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002751364a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %load/vec4 v000002751364a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002751364aee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b2a0_0, 0, 1;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364ae40_0, 0, 1;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a300_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364b020_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002751364ada0_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364ac60_0, 0, 1;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002751364a3a0_0, 0, 1;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000275136a6fb0;
T_6 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136ad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136acc10_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000275136acc10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000275136acc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275136ac350, 0, 4;
    %load/vec4 v00000275136acc10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136acc10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000275136acdf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v00000275136adc50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000275136ac5d0_0;
    %load/vec4 v00000275136adc50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275136ac350, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000275136a7c30;
T_7 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136a90f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v00000275136a8830_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a8650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a8790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a9870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a85b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a8470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a97d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a9050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a8010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a8dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a8330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a83d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a9c30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000275136a80b0_0;
    %assign/vec4 v00000275136a8650_0, 0;
    %load/vec4 v00000275136a8e70_0;
    %assign/vec4 v00000275136a8790_0, 0;
    %load/vec4 v00000275136a9690_0;
    %assign/vec4 v00000275136a9870_0, 0;
    %load/vec4 v00000275136a8fb0_0;
    %assign/vec4 v00000275136a85b0_0, 0;
    %load/vec4 v00000275136a8d30_0;
    %assign/vec4 v00000275136a8470_0, 0;
    %load/vec4 v00000275136a8f10_0;
    %assign/vec4 v00000275136a97d0_0, 0;
    %load/vec4 v00000275136a8c90_0;
    %assign/vec4 v00000275136a9050_0, 0;
    %load/vec4 v00000275136a8970_0;
    %assign/vec4 v00000275136a8010_0, 0;
    %load/vec4 v00000275136a9230_0;
    %assign/vec4 v00000275136a8290_0, 0;
    %load/vec4 v00000275136a8a10_0;
    %assign/vec4 v00000275136a8510_0, 0;
    %load/vec4 v00000275136a8bf0_0;
    %assign/vec4 v00000275136a8dd0_0, 0;
    %load/vec4 v00000275136a7ed0_0;
    %assign/vec4 v00000275136a9190_0, 0;
    %load/vec4 v00000275136a7e30_0;
    %assign/vec4 v00000275136a8330_0, 0;
    %load/vec4 v00000275136a8b50_0;
    %assign/vec4 v00000275136a83d0_0, 0;
    %load/vec4 v00000275136a92d0_0;
    %assign/vec4 v00000275136a9c30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027513583ab0;
T_8 ;
    %wait E_00000275136212e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000275136a54f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000275136a5590_0, 0, 2;
    %load/vec4 v00000275136a56d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.4, 11;
    %load/vec4 v00000275136a5950_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v00000275136a5d10_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000275136a5d10_0;
    %load/vec4 v00000275136a5770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000275136a54f0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000275136a62b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.9, 11;
    %load/vec4 v00000275136a6210_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v00000275136a56d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.11, 11;
    %load/vec4 v00000275136a5950_0;
    %nor/r;
    %and;
T_8.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.10, 10;
    %load/vec4 v00000275136a5d10_0;
    %load/vec4 v00000275136a5770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %nor/r;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v00000275136a6210_0;
    %load/vec4 v00000275136a5770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000275136a54f0_0, 0, 2;
T_8.5 ;
T_8.1 ;
    %load/vec4 v00000275136a56d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.16, 11;
    %load/vec4 v00000275136a5950_0;
    %nor/r;
    %and;
T_8.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v00000275136a5d10_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v00000275136a5d10_0;
    %load/vec4 v00000275136a5810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000275136a5590_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000275136a62b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.21, 11;
    %load/vec4 v00000275136a6210_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.20, 10;
    %load/vec4 v00000275136a56d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.23, 11;
    %load/vec4 v00000275136a5950_0;
    %nor/r;
    %and;
T_8.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.22, 10;
    %load/vec4 v00000275136a5d10_0;
    %load/vec4 v00000275136a5810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.22;
    %nor/r;
    %and;
T_8.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v00000275136a6210_0;
    %load/vec4 v00000275136a5810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000275136a5590_0, 0, 2;
T_8.17 ;
T_8.13 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002751359da30;
T_9 ;
    %wait E_00000275136215a0;
    %load/vec4 v000002751364a080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %add;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %sub;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %and;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %or;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %xor;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000002751364a580_0;
    %load/vec4 v000002751364a260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0000027513649b80_0, 0, 16;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027513642850;
T_10 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136a68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a63f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a6670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a6350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a5090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a6850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a6530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a6b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5270_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027513611f30_0;
    %assign/vec4 v00000275136a63f0_0, 0;
    %load/vec4 v00000275136a6030_0;
    %assign/vec4 v00000275136a6670_0, 0;
    %load/vec4 v0000027513610310_0;
    %assign/vec4 v00000275136a6350_0, 0;
    %load/vec4 v000002751360b720_0;
    %assign/vec4 v00000275136a5090_0, 0;
    %load/vec4 v00000275136a5e50_0;
    %assign/vec4 v00000275136a6850_0, 0;
    %load/vec4 v00000275136a6490_0;
    %assign/vec4 v00000275136a5310_0, 0;
    %load/vec4 v0000027513610450_0;
    %assign/vec4 v00000275136a6530_0, 0;
    %load/vec4 v000002751360bd60_0;
    %assign/vec4 v00000275136a5a90_0, 0;
    %load/vec4 v00000275136104f0_0;
    %assign/vec4 v00000275136a6b70_0, 0;
    %load/vec4 v0000027513611fd0_0;
    %assign/vec4 v00000275136a65d0_0, 0;
    %load/vec4 v0000027513612070_0;
    %assign/vec4 v00000275136a5270_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002751358c770;
T_11 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136a5ef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v00000275136a6c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a5db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a60d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a4eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136a5c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a4f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a6cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a53b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000275136a6170_0;
    %assign/vec4 v00000275136a5db0_0, 0;
    %load/vec4 v00000275136a6a30_0;
    %assign/vec4 v00000275136a60d0_0, 0;
    %load/vec4 v00000275136a59f0_0;
    %assign/vec4 v00000275136a4eb0_0, 0;
    %load/vec4 v00000275136a51d0_0;
    %assign/vec4 v00000275136a5c70_0, 0;
    %load/vec4 v00000275136a6ad0_0;
    %assign/vec4 v00000275136a5450_0, 0;
    %load/vec4 v00000275136a5130_0;
    %assign/vec4 v00000275136a4f50_0, 0;
    %load/vec4 v00000275136a4ff0_0;
    %assign/vec4 v00000275136a6cb0_0, 0;
    %load/vec4 v00000275136a6990_0;
    %assign/vec4 v00000275136a4e10_0, 0;
    %load/vec4 v00000275136a5bd0_0;
    %assign/vec4 v00000275136a5630_0, 0;
    %load/vec4 v00000275136a5b30_0;
    %assign/vec4 v00000275136a5f90_0, 0;
    %load/vec4 v00000275136a67b0_0;
    %assign/vec4 v00000275136a53b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027513598590;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136118f0_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000275136118f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000275136118f0_0;
    %store/vec4a v0000027513610e50, 4, 0;
    %load/vec4 v00000275136118f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136118f0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000027513598590;
T_13 ;
    %wait E_0000027513620ee0;
    %load/vec4 v0000027513611530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000275136110d0_0;
    %load/vec4 v000002751364b3e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027513610e50, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027513598590;
T_14 ;
    %wait E_0000027513620aa0;
    %load/vec4 v0000027513611490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002751364b3e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027513610e50, 4;
    %store/vec4 v0000027513611990_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027513611990_0, 0, 16;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000275136a7460;
T_15 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136aaca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136ab380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136ab740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136aa5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a9f80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000275136aaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136a9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136ab380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136ab740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136aa5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136a9f80_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000275136aa660_0;
    %assign/vec4 v00000275136a9ee0_0, 0;
    %load/vec4 v00000275136aa160_0;
    %assign/vec4 v00000275136ab380_0, 0;
    %load/vec4 v00000275136aa980_0;
    %assign/vec4 v00000275136ab740_0, 0;
    %load/vec4 v00000275136abce0_0;
    %assign/vec4 v00000275136aa5c0_0, 0;
    %load/vec4 v00000275136aa020_0;
    %assign/vec4 v00000275136a9f80_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002751359d8a0;
T_16 ;
    %wait E_0000027513621120;
    %load/vec4 v00000275136b0550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136adf00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000275136afd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275136adf00_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002751363f260;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275136b0050_0, 0, 1;
T_17.0 ;
    %delay 5, 0;
    %load/vec4 v00000275136b0050_0;
    %inv;
    %store/vec4 v00000275136b0050_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_000002751363f260;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_pipeline.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002751363f260 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002751363f260;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275136b0230_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275136b0230_0, 0, 1;
    %vpi_call 2 33 "$display", "=== Reset released at T=%0t ===\012", $time {0 0 0};
    %end;
    .thread T_19;
    .scope S_000002751363f260;
T_20 ;
    %vpi_call 2 38 "$display", "\012=== AK-16 6-STAGE PIPELINE CPU SIMULATION START ===" {0 0 0};
    %vpi_call 2 39 "$display", "=== Stages: IF -> ID -> EX1 -> EX2 -> MEM -> WB ===\012" {0 0 0};
    %vpi_call 2 40 "$display", "Time    | IF_PC | IF_INSTR | ID_INSTR | EX1_RD | EX2_RD | MEM_RD | WB_RD | WB_W" {0 0 0};
    %vpi_call 2 41 "$display", "--------|-------|----------|----------|--------|--------|--------|-------|-----" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002751363f260;
T_21 ;
    %wait E_0000027513620ee0;
    %load/vec4 v00000275136b0230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 47 "$display", "%7t | %04h  |   %04h   |   %04h   |   %1h    |   %1h    |   %1h    |  %1h    |  %b", $time, v00000275136af760_0, v00000275136aee00_0, v00000275136ae5e0_0, v00000275136af3a0_0, v00000275136adfa0_0, v00000275136b0690_0, v00000275136b19f0_0, v00000275136b00f0_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002751363f260;
T_22 ;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "\012=== TIMEOUT: Maximum cycles reached ===" {0 0 0};
    %fork TD_cpu_tb_pipeline.dump_state, S_00000275135a32e0;
    %join;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_000002751363f260;
T_23 ;
    %wait E_0000027513620ee0;
    %load/vec4 v00000275136adf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v00000275136b0230_0;
    %nor/r;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000275136b0eb0_0, 0, 32;
T_23.3 ;
    %load/vec4 v00000275136b0eb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.4, 5;
    %wait E_0000027513620ee0;
    %load/vec4 v00000275136b0eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000275136b0eb0_0, 0, 32;
    %jmp T_23.3;
T_23.4 ;
    %vpi_call 2 77 "$display", "\012=== HALT DETECTED at T=%0t ===", $time {0 0 0};
    %fork TD_cpu_tb_pipeline.dump_state, S_00000275135a32e0;
    %join;
    %vpi_call 2 79 "$display", "\012=== SIMULATION COMPLETE ===\012" {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000275136a7780;
T_24 ;
    %wait E_0000027513621260;
    %load/vec4 v00000275136b1b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.0 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %add;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.1 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %sub;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %and;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %or;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %xor;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v00000275136b0370_0;
    %load/vec4 v00000275136b0410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v00000275136b05f0_0, 0, 16;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000275135b2f80;
T_25 ;
    %wait E_0000027513621220;
    %load/vec4 v00000275136b1590_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %load/vec4 v00000275136b11d0_0;
    %store/vec4 v00000275136b0d70_0, 0, 16;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v00000275136b0c30_0;
    %store/vec4 v00000275136b0d70_0, 0, 16;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v00000275136b0cd0_0;
    %store/vec4 v00000275136b0d70_0, 0, 16;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000275135b2f80;
T_26 ;
    %wait E_00000275136209e0;
    %load/vec4 v00000275136aff10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %load/vec4 v00000275136b1270_0;
    %store/vec4 v00000275136b0e10_0, 0, 16;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v00000275136b0c30_0;
    %store/vec4 v00000275136b0e10_0, 0, 16;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v00000275136b0cd0_0;
    %store/vec4 v00000275136b0e10_0, 0, 16;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000275135b3110;
T_27 ;
    %wait E_00000275136216a0;
    %load/vec4 v00000275136b4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b1630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b59f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136b5450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b49b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b4690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b5630_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000275136b14f0_0;
    %assign/vec4 v00000275136b1630_0, 0;
    %load/vec4 v00000275136b47d0_0;
    %assign/vec4 v00000275136b59f0_0, 0;
    %load/vec4 v00000275136b5270_0;
    %assign/vec4 v00000275136b5450_0, 0;
    %load/vec4 v00000275136b54f0_0;
    %assign/vec4 v00000275136b4910_0, 0;
    %load/vec4 v00000275136b5770_0;
    %assign/vec4 v00000275136b49b0_0, 0;
    %load/vec4 v00000275136b4af0_0;
    %assign/vec4 v00000275136b4690_0, 0;
    %load/vec4 v00000275136b4f50_0;
    %assign/vec4 v00000275136b5630_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000275136a7140;
T_28 ;
    %wait E_0000027513620720;
    %load/vec4 v00000275136b40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136b2cf0_0, 0, 32;
T_28.2 ;
    %load/vec4 v00000275136b2cf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000275136b2cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275136b2430, 0, 4;
    %load/vec4 v00000275136b2cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136b2cf0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000275136b29d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v00000275136b2890_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v00000275136b2ed0_0;
    %load/vec4 v00000275136b2890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275136b2430, 0, 4;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000275135a5b80;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275136b2750_0, 0, 32;
T_29.0 ;
    %load/vec4 v00000275136b2750_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000275136b2750_0;
    %store/vec4a v00000275136b3650, 4, 0;
    %load/vec4 v00000275136b2750_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275136b2750_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_00000275135a5b80;
T_30 ;
    %wait E_0000027513620f60;
    %load/vec4 v00000275136b3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b3790_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000275136b3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000275136b1f30_0;
    %load/vec4 v00000275136b30b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275136b3650, 0, 4;
T_30.2 ;
    %load/vec4 v00000275136b3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v00000275136b30b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000275136b3650, 4;
    %assign/vec4 v00000275136b3790_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b3790_0, 0;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000275135a5b80;
T_31 ;
    %wait E_0000027513620f60;
    %load/vec4 v00000275136b3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275136b3fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b44b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000275136b21b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000275136b3f10_0;
    %assign/vec4 v00000275136b2bb0_0, 0;
    %load/vec4 v00000275136b3e70_0;
    %assign/vec4 v00000275136b3fb0_0, 0;
    %load/vec4 v00000275136b26b0_0;
    %assign/vec4 v00000275136b44b0_0, 0;
    %load/vec4 v00000275136b3830_0;
    %assign/vec4 v00000275136b21b0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000275135a3150;
T_32 ;
    %wait E_0000027513620fa0;
    %load/vec4 v00000275136b31f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000275136b2250_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000275136b1fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000275136b3970_0;
    %assign/vec4 v00000275136b2250_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "cpu_tb_pipeline.v";
    "cpu_top_pipeline.v";
    "alu.v";
    "control.v";
    "dmem.v";
    "pipe_ex1_ex2.v";
    "pipe_ex2_mem.v";
    "forwarding_unit.v";
    "hazard_unit.v";
    "pipe_id_ex.v";
    "if_stage.v";
    "imem.v";
    "pipe_if_id.v";
    "pipe_mem_wb.v";
    "regfile.v";
    "ex1_stage.v";
    "ex2_stage.v";
    "id_stage.v";
    "mem_stage.v";
    "pc.v";
