INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/Asynchronous_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/bin_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/fifo_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/read_ptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ptr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/sync_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sources_1/new/write_ptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ptr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/FIFO/FIFO.srcs/sim_1/new/asynch_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_tb
