

================================================================
== Vitis HLS Report for 'makePatches_ShadowQuilt_fromEdges'
================================================================
* Date:           Thu Jul 11 15:46:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solveNextPatchPair_fu_293  |solveNextPatchPair  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shadowQuilt_loop       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + solveNextColumn_loop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 2 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%saved_apexZ0 = alloca i32 1"   --->   Operation 9 'alloca' 'saved_apexZ0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %apexZ0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %apexZ0, void @empty_39, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stop"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stop, void @empty_39, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_39, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leftRight"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leftRight, void @empty_39, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_patches"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_patches, void @empty_39, i32 0, i32 0, void @empty_40, i32 0, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %GDarray"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_2"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_3"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_4"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_5"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_6"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_7"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_8"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_9"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_10"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_11"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_12"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_13"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_14"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_15"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_16"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_17"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_18"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_19"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_20"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_21"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_22"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_23"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_24"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_25"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_26"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_27"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_28"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_29"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_30"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints_31"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_parameters_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_parameters_1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_parameters_2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_parameters_3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_parameters_4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl" [patchMaker.cpp:455]   --->   Operation 99 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln463 = store i64 22000100, i64 %saved_apexZ0" [patchMaker.cpp:463]   --->   Operation 100 'store' 'store_ln463' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln463 = br void" [patchMaker.cpp:463]   --->   Operation 101 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%saved_apexZ0_1 = load i64 %saved_apexZ0"   --->   Operation 102 'load' 'saved_apexZ0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.06ns)   --->   "%icmp_ln463 = icmp_sgt  i64 %saved_apexZ0_1, i64 18446744073687551516" [patchMaker.cpp:463]   --->   Operation 103 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void, void" [patchMaker.cpp:463]   --->   Operation 104 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln470 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:470]   --->   Operation 105 'specloopname' 'specloopname_ln470' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches" [patchMaker.cpp:480]   --->   Operation 106 'read' 'n_patches_read' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln480 = icmp_sgt  i32 %n_patches_read, i32 0" [patchMaker.cpp:480]   --->   Operation 107 'icmp' 'icmp_ln480' <Predicate = (icmp_ln463)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln480 = br i1 %icmp_ln480, void %._crit_edge.preheader, void" [patchMaker.cpp:480]   --->   Operation 108 'br' 'br_ln480' <Predicate = (icmp_ln463)> <Delay = 0.38>
ST_2 : Operation 109 [2/2] (4.35ns)   --->   "%conv2_i = sitofp i64 %saved_apexZ0_1" [patchMaker.cpp:147->patchMaker.cpp:482]   --->   Operation 109 'sitofp' 'conv2_i' <Predicate = (icmp_ln463 & icmp_ln480)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln468 = ret" [patchMaker.cpp:468]   --->   Operation 110 'ret' 'ret_ln468' <Predicate = (!icmp_ln463)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 111 [1/2] (4.35ns)   --->   "%conv2_i = sitofp i64 %saved_apexZ0_1" [patchMaker.cpp:147->patchMaker.cpp:482]   --->   Operation 111 'sitofp' 'conv2_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 112 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv2_i, i32 5" [patchMaker.cpp:147->patchMaker.cpp:482]   --->   Operation 112 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 113 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv2_i, i32 5" [patchMaker.cpp:147->patchMaker.cpp:482]   --->   Operation 113 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.21>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 114 'bitcast' 'data_V' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 116 'partselect' 'tmp_142' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i32 %data_V"   --->   Operation 117 'trunc' 'tmp_143' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_143, i1 0"   --->   Operation 118 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 119 'zext' 'zext_ln15' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_142" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 120 'zext' 'zext_ln341' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 121 'add' 'add_ln341' <Predicate = (icmp_ln480)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 122 'bitselect' 'isNeg' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_142"   --->   Operation 123 'sub' 'sub_ln1311' <Predicate = (icmp_ln480)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 124 'sext' 'sext_ln1311' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 125 'select' 'ush' <Predicate = (icmp_ln480)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 126 'sext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast"   --->   Operation 127 'zext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 128 'lshr' 'r_V' <Predicate = (icmp_ln480)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_14 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 129 'shl' 'r_V_14' <Predicate = (icmp_ln480)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 130 'bitselect' 'tmp' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 131 'zext' 'zext_ln662' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_14, i32 24, i32 87"   --->   Operation 132 'partselect' 'tmp_s' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s"   --->   Operation 133 'select' 'val' <Predicate = (icmp_ln480)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.14ns)   --->   "%result_V_17 = sub i64 0, i64 %val"   --->   Operation 134 'sub' 'result_V_17' <Predicate = (icmp_ln480)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_17, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 135 'select' 'result_V' <Predicate = (icmp_ln480)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln147 = add i64 %result_V, i64 60000000" [patchMaker.cpp:147->patchMaker.cpp:482]   --->   Operation 136 'add' 'add_ln147' <Predicate = (icmp_ln480)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.06ns)   --->   "%icmp_ln482 = icmp_sgt  i64 %add_ln147, i64 50000000" [patchMaker.cpp:482]   --->   Operation 137 'icmp' 'icmp_ln482' <Predicate = (icmp_ln480)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.41ns)   --->   "%z_top_max = select i1 %icmp_ln482, i64 50000000, i64 %add_ln147" [patchMaker.cpp:482]   --->   Operation 138 'select' 'z_top_max' <Predicate = (icmp_ln480)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.38ns)   --->   "%br_ln484 = br void %._crit_edge.preheader" [patchMaker.cpp:484]   --->   Operation 139 'br' 'br_ln484' <Predicate = (icmp_ln480)> <Delay = 0.38>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%z_top_max_19_ph = phi i64 50000000, void, i64 %z_top_max, void"   --->   Operation 140 'phi' 'z_top_max_19_ph' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.38ns)   --->   "%br_ln505 = br void %._crit_edge" [patchMaker.cpp:505]   --->   Operation 141 'br' 'br_ln505' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 3.78>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%phi_ln506 = phi i1 %icmp_ln491_1, void, i1 1, void %._crit_edge.preheader" [patchMaker.cpp:506]   --->   Operation 142 'phi' 'phi_ln506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%nPatchesInColumn_assign = phi i32 %nPatchesInColumn, void, i32 0, void %._crit_edge.preheader"   --->   Operation 143 'phi' 'nPatchesInColumn_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%z_top_max_19 = phi i64 %z_top_max_1, void, i64 %z_top_max_19_ph, void %._crit_edge.preheader"   --->   Operation 144 'phi' 'z_top_max_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%phi_ln506_1 = phi i1 %icmp_ln491, void, i1 1, void %._crit_edge.preheader" [patchMaker.cpp:506]   --->   Operation 145 'phi' 'phi_ln506_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%complementary_apexZ0_0 = phi i64 %complementary_apexZ0, void, i64 0, void %._crit_edge.preheader"   --->   Operation 146 'phi' 'complementary_apexZ0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%z_top_min_0 = phi i64 %z_top_min, void, i64 18446744073659551616, void %._crit_edge.preheader"   --->   Operation 147 'phi' 'z_top_min_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.85ns)   --->   "%icmp_ln506 = icmp_slt  i32 %nPatchesInColumn_assign, i32 100000000" [patchMaker.cpp:506]   --->   Operation 148 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln506_1)   --->   "%and_ln506 = and i1 %icmp_ln506, i1 %phi_ln506" [patchMaker.cpp:506]   --->   Operation 149 'and' 'and_ln506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln506_1 = and i1 %and_ln506, i1 %phi_ln506_1" [patchMaker.cpp:506]   --->   Operation 150 'and' 'and_ln506_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln491 = br i1 %and_ln506_1, void %_Z15solveNextColumnliibblRiRSt5arrayIS0_IS0_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit, void" [patchMaker.cpp:491]   --->   Operation 151 'br' 'br_ln491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (2.80ns)   --->   "%call_ret1 = call i416 @solveNextPatchPair, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %saved_apexZ0_1, i32 %ppl_read, i32 %nPatchesInColumn_assign, i64 %z_top_min_0, i64 %z_top_max_19, i64 %complementary_apexZ0_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1" [patchMaker.cpp:493]   --->   Operation 152 'call' 'call_ret1' <Predicate = (and_ln506_1)> <Delay = 2.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln463 = br void" [patchMaker.cpp:463]   --->   Operation 153 'br' 'br_ln463' <Predicate = (!and_ln506_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.06>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:493]   --->   Operation 154 'specloopname' 'specloopname_ln493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/2] (0.00ns)   --->   "%call_ret1 = call i416 @solveNextPatchPair, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %saved_apexZ0_1, i32 %ppl_read, i32 %nPatchesInColumn_assign, i64 %z_top_min_0, i64 %z_top_max_19, i64 %complementary_apexZ0_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1" [patchMaker.cpp:493]   --->   Operation 155 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%complementary_apexZ0 = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 156 'extractvalue' 'complementary_apexZ0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln491_1)   --->   "%projectionOfCornerToBeam = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 157 'extractvalue' 'projectionOfCornerToBeam' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln491)   --->   "%c_corner = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 158 'extractvalue' 'c_corner' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%nPatchesInColumn = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 159 'extractvalue' 'nPatchesInColumn' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%saved_apexZ0_assign = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 160 'extractvalue' 'saved_apexZ0_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%z_top_max_1 = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 161 'extractvalue' 'z_top_max_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%z_top_min = extractvalue i416 %call_ret1" [patchMaker.cpp:493]   --->   Operation 162 'extractvalue' 'z_top_min' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln491 = icmp_sgt  i64 %c_corner, i64 18446744073659551516" [patchMaker.cpp:491]   --->   Operation 163 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln491_1 = icmp_slt  i64 %projectionOfCornerToBeam, i64 15000000" [patchMaker.cpp:491]   --->   Operation 164 'icmp' 'icmp_ln491_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.38ns)   --->   "%store_ln491 = store i64 %saved_apexZ0_assign, i64 %saved_apexZ0" [patchMaker.cpp:491]   --->   Operation 165 'store' 'store_ln491' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln491 = br void %._crit_edge" [patchMaker.cpp:491]   --->   Operation 166 'br' 'br_ln491' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stop]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ppl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDarray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_parameters_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ patches_parameters_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ patches_parameters_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_parameters_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ patches_parameters_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ radii]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_238]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_339]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_137]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_229]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_330]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_128]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ NPpatches_parameters_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
saved_apexZ0                            (alloca        ) [ 011111111]
spectopmodule_ln0                       (spectopmodule ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
specinterface_ln0                       (specinterface ) [ 000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 000000000]
ppl_read                                (read          ) [ 001111111]
store_ln463                             (store         ) [ 000000000]
br_ln463                                (br            ) [ 000000000]
saved_apexZ0_1                          (load          ) [ 000111111]
icmp_ln463                              (icmp          ) [ 001111111]
br_ln463                                (br            ) [ 000000000]
specloopname_ln470                      (specloopname  ) [ 000000000]
n_patches_read                          (read          ) [ 000000000]
icmp_ln480                              (icmp          ) [ 001111111]
br_ln480                                (br            ) [ 001111111]
ret_ln468                               (ret           ) [ 000000000]
conv2_i                                 (sitofp        ) [ 000011000]
dc                                      (fmul          ) [ 001000111]
data_V                                  (bitcast       ) [ 000000000]
p_Result_s                              (bitselect     ) [ 000000000]
tmp_142                                 (partselect    ) [ 000000000]
tmp_143                                 (trunc         ) [ 000000000]
mantissa                                (bitconcatenate) [ 000000000]
zext_ln15                               (zext          ) [ 000000000]
zext_ln341                              (zext          ) [ 000000000]
add_ln341                               (add           ) [ 000000000]
isNeg                                   (bitselect     ) [ 000000000]
sub_ln1311                              (sub           ) [ 000000000]
sext_ln1311                             (sext          ) [ 000000000]
ush                                     (select        ) [ 000000000]
sh_prom_i_i_i_i_i_i_cast_cast_cast      (sext          ) [ 000000000]
sh_prom_i_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 000000000]
r_V                                     (lshr          ) [ 000000000]
r_V_14                                  (shl           ) [ 000000000]
tmp                                     (bitselect     ) [ 000000000]
zext_ln662                              (zext          ) [ 000000000]
tmp_s                                   (partselect    ) [ 000000000]
val                                     (select        ) [ 000000000]
result_V_17                             (sub           ) [ 000000000]
result_V                                (select        ) [ 000000000]
add_ln147                               (add           ) [ 000000000]
icmp_ln482                              (icmp          ) [ 000000000]
z_top_max                               (select        ) [ 000000000]
br_ln484                                (br            ) [ 000000000]
z_top_max_19_ph                         (phi           ) [ 000111111]
br_ln505                                (br            ) [ 001111111]
phi_ln506                               (phi           ) [ 000000010]
nPatchesInColumn_assign                 (phi           ) [ 000000011]
z_top_max_19                            (phi           ) [ 000000011]
phi_ln506_1                             (phi           ) [ 000000010]
complementary_apexZ0_0                  (phi           ) [ 000000011]
z_top_min_0                             (phi           ) [ 000000011]
icmp_ln506                              (icmp          ) [ 000000000]
and_ln506                               (and           ) [ 000000000]
and_ln506_1                             (and           ) [ 001111111]
br_ln491                                (br            ) [ 000000000]
br_ln463                                (br            ) [ 000000000]
specloopname_ln493                      (specloopname  ) [ 000000000]
call_ret1                               (call          ) [ 000000000]
complementary_apexZ0                    (extractvalue  ) [ 001111111]
projectionOfCornerToBeam                (extractvalue  ) [ 000000000]
c_corner                                (extractvalue  ) [ 000000000]
nPatchesInColumn                        (extractvalue  ) [ 001111111]
saved_apexZ0_assign                     (extractvalue  ) [ 000000000]
z_top_max_1                             (extractvalue  ) [ 001111111]
z_top_min                               (extractvalue  ) [ 001111111]
icmp_ln491                              (icmp          ) [ 001111111]
icmp_ln491_1                            (icmp          ) [ 001111111]
store_ln491                             (store         ) [ 000000000]
br_ln491                                (br            ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="apexZ0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stop">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ppl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ppl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="leftRight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_patches">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="GDarray">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarray"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="GDn_points">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patches_superpoints_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_superpoints_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="patches_superpoints_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="patches_superpoints_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="patches_superpoints_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="patches_superpoints_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="patches_superpoints_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="patches_superpoints_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="patches_superpoints_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="patches_superpoints_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="patches_superpoints_10">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="patches_superpoints_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="patches_superpoints_12">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="patches_superpoints_13">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="patches_superpoints_14">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="patches_superpoints_15">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="patches_superpoints_16">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="patches_superpoints_17">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_17"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="patches_superpoints_18">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_18"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="patches_superpoints_19">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_19"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="patches_superpoints_20">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_20"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="patches_superpoints_21">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_21"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="patches_superpoints_22">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_22"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="patches_superpoints_23">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_23"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="patches_superpoints_24">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_24"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="patches_superpoints_25">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_25"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="patches_superpoints_26">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_26"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="patches_superpoints_27">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_27"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="patches_superpoints_28">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_28"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="patches_superpoints_29">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_29"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="patches_superpoints_30">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_30"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="patches_superpoints_31">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_31"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="patches_parameters_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="patches_parameters_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="patches_parameters_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="patches_parameters_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="patches_parameters_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="radii">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radii"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="trapezoid_edges">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="temp">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="NPpatches_parameters_238">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_238"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="NPpatches_parameters_339">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_339"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="NPpatches_parameters_137">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_137"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="NPpatches_parameters_229">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_229"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="NPpatches_parameters_330">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_330"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="NPpatches_parameters_128">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="NPpatches_parameters_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="NPpatches_parameters_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="NPpatches_parameters_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NPpatches_parameters_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="solveNextPatchPair"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="saved_apexZ0_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="saved_apexZ0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ppl_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ppl_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="n_patches_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="z_top_max_19_ph_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_top_max_19_ph (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="z_top_max_19_ph_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="27" slack="4"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_max_19_ph/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="phi_ln506_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln506 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="phi_ln506_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln506/7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="nPatchesInColumn_assign_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nPatchesInColumn_assign (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="nPatchesInColumn_assign_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nPatchesInColumn_assign/7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="z_top_max_19_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_top_max_19 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="z_top_max_19_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="64" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_max_19/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="phi_ln506_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln506_1 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="phi_ln506_1_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln506_1/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="complementary_apexZ0_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="complementary_apexZ0_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="complementary_apexZ0_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_apexZ0_0/7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="z_top_min_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_top_min_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="z_top_min_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="27" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_min_0/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_solveNextPatchPair_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="416" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="192" slack="0"/>
<pin id="297" dir="0" index="3" bw="32" slack="0"/>
<pin id="298" dir="0" index="4" bw="64" slack="0"/>
<pin id="299" dir="0" index="5" bw="64" slack="0"/>
<pin id="300" dir="0" index="6" bw="64" slack="0"/>
<pin id="301" dir="0" index="7" bw="64" slack="0"/>
<pin id="302" dir="0" index="8" bw="64" slack="0"/>
<pin id="303" dir="0" index="9" bw="64" slack="0"/>
<pin id="304" dir="0" index="10" bw="64" slack="0"/>
<pin id="305" dir="0" index="11" bw="64" slack="0"/>
<pin id="306" dir="0" index="12" bw="64" slack="0"/>
<pin id="307" dir="0" index="13" bw="64" slack="0"/>
<pin id="308" dir="0" index="14" bw="64" slack="0"/>
<pin id="309" dir="0" index="15" bw="64" slack="0"/>
<pin id="310" dir="0" index="16" bw="64" slack="0"/>
<pin id="311" dir="0" index="17" bw="64" slack="0"/>
<pin id="312" dir="0" index="18" bw="64" slack="0"/>
<pin id="313" dir="0" index="19" bw="64" slack="0"/>
<pin id="314" dir="0" index="20" bw="64" slack="0"/>
<pin id="315" dir="0" index="21" bw="64" slack="0"/>
<pin id="316" dir="0" index="22" bw="64" slack="0"/>
<pin id="317" dir="0" index="23" bw="64" slack="0"/>
<pin id="318" dir="0" index="24" bw="64" slack="0"/>
<pin id="319" dir="0" index="25" bw="64" slack="0"/>
<pin id="320" dir="0" index="26" bw="64" slack="0"/>
<pin id="321" dir="0" index="27" bw="64" slack="0"/>
<pin id="322" dir="0" index="28" bw="64" slack="0"/>
<pin id="323" dir="0" index="29" bw="64" slack="0"/>
<pin id="324" dir="0" index="30" bw="64" slack="0"/>
<pin id="325" dir="0" index="31" bw="64" slack="0"/>
<pin id="326" dir="0" index="32" bw="64" slack="0"/>
<pin id="327" dir="0" index="33" bw="64" slack="0"/>
<pin id="328" dir="0" index="34" bw="64" slack="0"/>
<pin id="329" dir="0" index="35" bw="64" slack="0"/>
<pin id="330" dir="0" index="36" bw="64" slack="0"/>
<pin id="331" dir="0" index="37" bw="64" slack="0"/>
<pin id="332" dir="0" index="38" bw="64" slack="0"/>
<pin id="333" dir="0" index="39" bw="64" slack="0"/>
<pin id="334" dir="0" index="40" bw="64" slack="0"/>
<pin id="335" dir="0" index="41" bw="64" slack="2147483647"/>
<pin id="336" dir="0" index="42" bw="32" slack="6"/>
<pin id="337" dir="0" index="43" bw="32" slack="0"/>
<pin id="338" dir="0" index="44" bw="64" slack="0"/>
<pin id="339" dir="0" index="45" bw="64" slack="0"/>
<pin id="340" dir="0" index="46" bw="64" slack="0"/>
<pin id="341" dir="0" index="47" bw="25" slack="0"/>
<pin id="342" dir="0" index="48" bw="26" slack="0"/>
<pin id="343" dir="0" index="49" bw="64" slack="0"/>
<pin id="344" dir="0" index="50" bw="64" slack="0"/>
<pin id="345" dir="0" index="51" bw="1" slack="0"/>
<pin id="346" dir="0" index="52" bw="1" slack="0"/>
<pin id="347" dir="0" index="53" bw="64" slack="0"/>
<pin id="348" dir="0" index="54" bw="1" slack="0"/>
<pin id="349" dir="0" index="55" bw="1" slack="0"/>
<pin id="350" dir="0" index="56" bw="64" slack="0"/>
<pin id="351" dir="0" index="57" bw="1" slack="0"/>
<pin id="352" dir="0" index="58" bw="1" slack="0"/>
<pin id="353" dir="1" index="59" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2_i/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln463_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="26" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln463/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="saved_apexZ0_1_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="saved_apexZ0_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln463_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="26" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln463/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln480_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="data_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_142_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_143_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_143/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mantissa_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="25" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="23" slack="0"/>
<pin id="469" dir="0" index="3" bw="1" slack="0"/>
<pin id="470" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln15_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="25" slack="0"/>
<pin id="477" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln341_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln341_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="isNeg_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln1311_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln1311_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="ush_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="9" slack="0"/>
<pin id="511" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_i_cast_cast_cast/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_i_cast_cast_cast_cast/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="r_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="25" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="r_V_14_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="25" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_14/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="111" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln662_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_s_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="111" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="0" index="3" bw="8" slack="0"/>
<pin id="552" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="val_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="64" slack="0"/>
<pin id="561" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="result_V_17_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_17/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="result_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="0" index="2" bw="64" slack="0"/>
<pin id="575" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln147_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="27" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln482_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="27" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln482/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="z_top_max_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="27" slack="0"/>
<pin id="594" dir="0" index="2" bw="64" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_top_max/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln506_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="28" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln506_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln506/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln506_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln506_1/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="complementary_apexZ0_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="416" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="complementary_apexZ0/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="projectionOfCornerToBeam_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="416" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="projectionOfCornerToBeam/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="c_corner_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="416" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_corner/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="nPatchesInColumn_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="416" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPatchesInColumn/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="saved_apexZ0_assign_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="416" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="saved_apexZ0_assign/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="z_top_max_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="416" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z_top_max_1/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="z_top_min_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="416" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z_top_min/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln491_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="27" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln491/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln491_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="25" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln491_1/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln491_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="7"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln491/8 "/>
</bind>
</comp>

<comp id="663" class="1005" name="saved_apexZ0_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="saved_apexZ0 "/>
</bind>
</comp>

<comp id="670" class="1005" name="ppl_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="6"/>
<pin id="672" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ppl_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln480_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="4"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="685" class="1005" name="conv2_i_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="690" class="1005" name="dc_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="698" class="1005" name="complementary_apexZ0_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="complementary_apexZ0 "/>
</bind>
</comp>

<comp id="703" class="1005" name="nPatchesInColumn_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nPatchesInColumn "/>
</bind>
</comp>

<comp id="708" class="1005" name="z_top_max_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_top_max_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="z_top_min_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="1"/>
<pin id="715" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_top_min "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln491_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln491 "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln491_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln491_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="112" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="132" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="142" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="182" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="158" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="124" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="256"><net_src comp="212" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="261"><net_src comp="158" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="178" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="184" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="354"><net_src comp="188" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="293" pin=4"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="293" pin=5"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="293" pin=6"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="293" pin=7"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="293" pin=8"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="293" pin=9"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="293" pin=10"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="293" pin=11"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="293" pin=12"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="293" pin=13"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="293" pin=14"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="293" pin=15"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="293" pin=16"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="293" pin=17"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="293" pin=18"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="293" pin=19"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="293" pin=20"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="293" pin=21"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="293" pin=22"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="293" pin=23"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="293" pin=24"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="293" pin=25"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="293" pin=26"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="293" pin=27"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="293" pin=28"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="293" pin=29"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="293" pin=30"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="293" pin=31"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="293" pin=32"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="293" pin=33"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="293" pin=34"/></net>

<net id="389"><net_src comp="76" pin="0"/><net_sink comp="293" pin=35"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="293" pin=36"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="293" pin=37"/></net>

<net id="392"><net_src comp="82" pin="0"/><net_sink comp="293" pin=38"/></net>

<net id="393"><net_src comp="84" pin="0"/><net_sink comp="293" pin=39"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="293" pin=40"/></net>

<net id="395"><net_src comp="239" pin="4"/><net_sink comp="293" pin=43"/></net>

<net id="396"><net_src comp="285" pin="4"/><net_sink comp="293" pin=44"/></net>

<net id="397"><net_src comp="250" pin="4"/><net_sink comp="293" pin=45"/></net>

<net id="398"><net_src comp="273" pin="4"/><net_sink comp="293" pin=46"/></net>

<net id="399"><net_src comp="88" pin="0"/><net_sink comp="293" pin=47"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="293" pin=48"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="293" pin=49"/></net>

<net id="402"><net_src comp="94" pin="0"/><net_sink comp="293" pin=50"/></net>

<net id="403"><net_src comp="96" pin="0"/><net_sink comp="293" pin=51"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="293" pin=52"/></net>

<net id="405"><net_src comp="100" pin="0"/><net_sink comp="293" pin=53"/></net>

<net id="406"><net_src comp="102" pin="0"/><net_sink comp="293" pin=54"/></net>

<net id="407"><net_src comp="104" pin="0"/><net_sink comp="293" pin=55"/></net>

<net id="408"><net_src comp="106" pin="0"/><net_sink comp="293" pin=56"/></net>

<net id="409"><net_src comp="108" pin="0"/><net_sink comp="293" pin=57"/></net>

<net id="410"><net_src comp="110" pin="0"/><net_sink comp="293" pin=58"/></net>

<net id="415"><net_src comp="144" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="134" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="136" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="206" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="124" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="448"><net_src comp="146" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="148" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="457"><net_src comp="150" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="440" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="152" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="154" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="440" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="156" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="158" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="160" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="451" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="162" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="164" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="166" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="168" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="451" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="489" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="483" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="475" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="475" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="519" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="170" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="172" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="174" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="529" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="172" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="176" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="489" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="543" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="547" pin="4"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="178" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="557" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="443" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="557" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="180" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="182" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="182" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="579" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="599"><net_src comp="591" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="604"><net_src comp="239" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="186" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="228" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="262" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="293" pin="59"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="293" pin="59"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="293" pin="59"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="293" pin="59"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="293" pin="59"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="293" pin="59"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="293" pin="59"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="626" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="192" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="622" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="194" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="634" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="196" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="673"><net_src comp="200" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="293" pin=42"/></net>

<net id="684"><net_src comp="434" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="416" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="693"><net_src comp="411" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="701"><net_src comp="618" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="706"><net_src comp="630" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="711"><net_src comp="638" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="716"><net_src comp="642" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="721"><net_src comp="646" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="726"><net_src comp="652" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {7 8 }
	Port: patches_superpoints_0 | {7 8 }
	Port: patches_superpoints_1 | {7 8 }
	Port: patches_superpoints_2 | {7 8 }
	Port: patches_superpoints_3 | {7 8 }
	Port: patches_superpoints_4 | {7 8 }
	Port: patches_superpoints_5 | {7 8 }
	Port: patches_superpoints_6 | {7 8 }
	Port: patches_superpoints_7 | {7 8 }
	Port: patches_superpoints_8 | {7 8 }
	Port: patches_superpoints_9 | {7 8 }
	Port: patches_superpoints_10 | {7 8 }
	Port: patches_superpoints_11 | {7 8 }
	Port: patches_superpoints_12 | {7 8 }
	Port: patches_superpoints_13 | {7 8 }
	Port: patches_superpoints_14 | {7 8 }
	Port: patches_superpoints_15 | {7 8 }
	Port: patches_superpoints_16 | {7 8 }
	Port: patches_superpoints_17 | {7 8 }
	Port: patches_superpoints_18 | {7 8 }
	Port: patches_superpoints_19 | {7 8 }
	Port: patches_superpoints_20 | {7 8 }
	Port: patches_superpoints_21 | {7 8 }
	Port: patches_superpoints_22 | {7 8 }
	Port: patches_superpoints_23 | {7 8 }
	Port: patches_superpoints_24 | {7 8 }
	Port: patches_superpoints_25 | {7 8 }
	Port: patches_superpoints_26 | {7 8 }
	Port: patches_superpoints_27 | {7 8 }
	Port: patches_superpoints_28 | {7 8 }
	Port: patches_superpoints_29 | {7 8 }
	Port: patches_superpoints_30 | {7 8 }
	Port: patches_superpoints_31 | {7 8 }
	Port: patches_parameters_0 | {7 8 }
	Port: patches_parameters_1 | {7 8 }
	Port: patches_parameters_2 | {7 8 }
	Port: patches_parameters_3 | {7 8 }
	Port: patches_parameters_4 | {7 8 }
	Port: temp | {7 8 }
	Port: NPpatches_parameters_238 | {7 8 }
	Port: NPpatches_parameters_339 | {7 8 }
	Port: NPpatches_parameters_229 | {7 8 }
	Port: NPpatches_parameters_330 | {7 8 }
	Port: NPpatches_parameters_2 | {7 8 }
	Port: NPpatches_parameters_3 | {7 8 }
 - Input state : 
	Port: makePatches_ShadowQuilt_fromEdges : ppl | {1 }
	Port: makePatches_ShadowQuilt_fromEdges : n_patches | {2 7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : GDarray | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : GDn_points | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_0 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_1 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_2 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_3 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_4 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_5 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_6 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_7 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_8 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_9 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_10 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_11 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_12 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_13 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_14 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_15 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_16 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_17 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_18 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_19 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_20 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_21 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_22 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_23 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_24 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_25 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_26 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_27 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_28 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_29 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_30 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints_31 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_parameters_0 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_parameters_1 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_parameters_2 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_parameters_3 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_parameters_4 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : radii | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : trapezoid_edges | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : temp | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_238 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_339 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_137 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_229 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_330 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_128 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_2 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_3 | {7 8 }
	Port: makePatches_ShadowQuilt_fromEdges : NPpatches_parameters_1 | {7 8 }
  - Chain level:
	State 1
		store_ln463 : 1
	State 2
		icmp_ln463 : 1
		br_ln463 : 2
		br_ln480 : 1
		conv2_i : 1
	State 3
	State 4
	State 5
	State 6
		p_Result_s : 1
		tmp_142 : 1
		tmp_143 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_14 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_s : 9
		val : 11
		result_V_17 : 12
		result_V : 13
		add_ln147 : 14
		icmp_ln482 : 15
		z_top_max : 16
		z_top_max_19_ph : 17
	State 7
		icmp_ln506 : 1
		and_ln506 : 2
		and_ln506_1 : 2
		br_ln491 : 2
		call_ret1 : 1
	State 8
		complementary_apexZ0 : 1
		projectionOfCornerToBeam : 1
		c_corner : 1
		nPatchesInColumn : 1
		saved_apexZ0_assign : 1
		z_top_max_1 : 1
		z_top_min : 1
		icmp_ln491 : 2
		icmp_ln491_1 : 2
		store_ln491 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   call   |          grp_solveNextPatchPair_fu_293         |    88   |   334   | 435.688 |  72268  |  112996 |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   fmul   |                   grp_fu_411                   |    0    |    3    |    0    |   128   |    77   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   ush_fu_507                   |    0    |    0    |    0    |    0    |    9    |
|  select  |                   val_fu_557                   |    0    |    0    |    0    |    0    |    63   |
|          |                 result_V_fu_571                |    0    |    0    |    0    |    0    |    63   |
|          |                z_top_max_fu_591                |    0    |    0    |    0    |    0    |    63   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                icmp_ln463_fu_428               |    0    |    0    |    0    |    0    |    29   |
|          |                icmp_ln480_fu_434               |    0    |    0    |    0    |    0    |    20   |
|   icmp   |                icmp_ln482_fu_585               |    0    |    0    |    0    |    0    |    29   |
|          |                icmp_ln506_fu_600               |    0    |    0    |    0    |    0    |    20   |
|          |                icmp_ln491_fu_646               |    0    |    0    |    0    |    0    |    29   |
|          |               icmp_ln491_1_fu_652              |    0    |    0    |    0    |    0    |    29   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |                   r_V_fu_523                   |    0    |    0    |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                  r_V_14_fu_529                 |    0    |    0    |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                add_ln341_fu_483                |    0    |    0    |    0    |    0    |    15   |
|          |                add_ln147_fu_579                |    0    |    0    |    0    |    0    |    71   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |                sub_ln1311_fu_497               |    0    |    0    |    0    |    0    |    15   |
|          |               result_V_17_fu_565               |    0    |    0    |    0    |    0    |    71   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    and   |                and_ln506_fu_606                |    0    |    0    |    0    |    0    |    2    |
|          |               and_ln506_1_fu_612               |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              ppl_read_read_fu_200              |    0    |    0    |    0    |    0    |    0    |
|          |           n_patches_read_read_fu_206           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|  sitofp  |                   grp_fu_416                   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                p_Result_s_fu_443               |    0    |    0    |    0    |    0    |    0    |
| bitselect|                  isNeg_fu_489                  |    0    |    0    |    0    |    0    |    0    |
|          |                   tmp_fu_535                   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                 tmp_142_fu_451                 |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_s_fu_547                  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                 tmp_143_fu_461                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_465                |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                zext_ln15_fu_475                |    0    |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln341_fu_479               |    0    |    0    |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_519 |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln662_fu_543               |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   sext   |               sext_ln1311_fu_503               |    0    |    0    |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_515   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |           complementary_apexZ0_fu_618          |    0    |    0    |    0    |    0    |    0    |
|          |         projectionOfCornerToBeam_fu_622        |    0    |    0    |    0    |    0    |    0    |
|          |                 c_corner_fu_626                |    0    |    0    |    0    |    0    |    0    |
|extractvalue|             nPatchesInColumn_fu_630            |    0    |    0    |    0    |    0    |    0    |
|          |           saved_apexZ0_assign_fu_634           |    0    |    0    |    0    |    0    |    0    |
|          |               z_top_max_1_fu_638               |    0    |    0    |    0    |    0    |    0    |
|          |                z_top_min_fu_642                |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    88   |   337   | 435.688 |  72396  |  113787 |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
| NPpatches_parameters_1 |    0   |    2   |    3   |
|NPpatches_parameters_128|    0   |    2   |    3   |
|NPpatches_parameters_137|    0   |    2   |    3   |
| NPpatches_parameters_2 |    0   |   64   |   65   |
|NPpatches_parameters_229|    0   |   64   |   65   |
|NPpatches_parameters_238|    0   |   64   |   65   |
| NPpatches_parameters_3 |    0   |    2   |    3   |
|NPpatches_parameters_330|    0   |    2   |    3   |
|NPpatches_parameters_339|    0   |    2   |    3   |
|          radii         |    0   |   32   |   33   |
|          temp          |    4   |    0   |    0   |
|     trapezoid_edges    |    0   |   32   |   33   |
+------------------------+--------+--------+--------+
|          Total         |    4   |   268  |   279  |
+------------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| complementary_apexZ0_0_reg_269|   64   |
|  complementary_apexZ0_reg_698 |   64   |
|        conv2_i_reg_685        |   32   |
|           dc_reg_690          |   32   |
|       icmp_ln480_reg_681      |    1   |
|      icmp_ln491_1_reg_723     |    1   |
|       icmp_ln491_reg_718      |    1   |
|nPatchesInColumn_assign_reg_235|   32   |
|    nPatchesInColumn_reg_703   |   32   |
|      phi_ln506_1_reg_258      |    1   |
|       phi_ln506_reg_224       |    1   |
|        ppl_read_reg_670       |   32   |
|      saved_apexZ0_reg_663     |   64   |
|    z_top_max_19_ph_reg_212    |   64   |
|      z_top_max_19_reg_247     |   64   |
|      z_top_max_1_reg_708      |   64   |
|      z_top_min_0_reg_281      |   64   |
|       z_top_min_reg_713       |   64   |
+-------------------------------+--------+
|             Total             |   677  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|     z_top_max_19_ph_reg_212     |  p0  |   2  |  64  |   128  ||    9    |
| nPatchesInColumn_assign_reg_235 |  p0  |   2  |  32  |   64   ||    9    |
|  complementary_apexZ0_0_reg_269 |  p0  |   2  |  64  |   128  ||    9    |
|       z_top_min_0_reg_281       |  p0  |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   448  ||  1.548  ||    36   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   88   |   337  |   435  |  72396 | 113787 |
|   Memory  |    4   |    -   |    -   |   268  |   279  |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |    -   |   677  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   92   |   337  |   437  |  73341 | 114102 |
+-----------+--------+--------+--------+--------+--------+
