// Seed: 2961451285
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd8
);
  wire [1 'b0 : !  (  -1 'b0 )] _id_1;
  wire [id_1  ==  1 : -1 'b0] _id_2;
  logic id_3;
  assign id_1 = id_3;
  union packed {logic [-1 : id_1] id_4;} [-1 : -1  ==  id_1  #  (  .  id_2  (  1  )  )] id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 _id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire [id_3 : {  -1  }] id_6;
endmodule
