INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/uni_comp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uni_comp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uni_comp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laska/Desktop/STUDY/Digital electronics/Lab2_Simulating_Combinational_Logic/Task1-Testbench for the comparator/Task1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
