// Seed: 567478849
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7
);
  uwire id_9;
  tri id_10, id_11;
  if (id_2) final id_9 = 1;
  else begin : LABEL_0
    if (id_11) wor id_12 = id_10;
    else begin : LABEL_0
      assign id_6 = ~-1;
    end
  end
  assign id_9 = id_3;
  wand id_13, id_14;
  assign id_10 = id_3;
  supply1 id_15;
  wire id_16;
  if (1) assign id_14 = 1;
  assign id_15 = -1;
  wire id_17;
  wire id_18, id_19, id_20;
  wire id_21;
  module_0 modCall_1 ();
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25;
endmodule
