INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BRAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_demo_top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_toplevel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sim_1/new/i2s_demo_top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_demo_top_level_tb'
