INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nzp_logic
INFO: [VRFC 10-311] analyzing module ben_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-311] analyzing module mdr_mux
INFO: [VRFC 10-311] analyzing module dr_mux
INFO: [VRFC 10-311] analyzing module sr1_mux
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module addr1_mux
INFO: [VRFC 10-311] analyzing module addr2_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_5_1
