

================================================================
== Synthesis Summary Report of 'loop_pipeline'
================================================================
+ General Information: 
    * Date:           Mon Apr 10 16:14:52 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        loop_pipeline
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |     Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |            |           |     |
    |     & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ loop_pipeline  |     -|  0.00|       94|  940.000|         -|       95|     -|        no|     -|  1 (~0%)|  2440 (~0%)|  3828 (1%)|    -|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 5 -> 8     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                                    |
| s_axi_control | A_1       | 0x18   | 32    | W      | Data signal of A                 |                                                                                    |
| s_axi_control | A_2       | 0x1c   | 32    | W      | Data signal of A                 |                                                                                    |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| return   | out       | ap_int<20> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| A        | m_axi_gmem    | interface |          |                                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x18 range=32       |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x1c range=32       |
| return   | s_axi_control | register  |          | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| + loop_pipeline                         | 1   |        |           |     |        |         |
|   empty_13_fu_346_p2                    | -   |        | empty_13  | add | fabric | 0       |
|   empty_15_fu_357_p2                    | -   |        | empty_15  | add | fabric | 0       |
|   empty_17_fu_368_p2                    | -   |        | empty_17  | add | fabric | 0       |
|   empty_19_fu_379_p2                    | -   |        | empty_19  | add | fabric | 0       |
|   empty_21_fu_390_p2                    | -   |        | empty_21  | add | fabric | 0       |
|   empty_23_fu_401_p2                    | -   |        | empty_23  | add | fabric | 0       |
|   empty_25_fu_412_p2                    | -   |        | empty_25  | add | fabric | 0       |
|   empty_27_fu_423_p2                    | -   |        | empty_27  | add | fabric | 0       |
|   empty_29_fu_434_p2                    | -   |        | empty_29  | add | fabric | 0       |
|   empty_31_fu_445_p2                    | -   |        | empty_31  | add | fabric | 0       |
|   empty_33_fu_456_p2                    | -   |        | empty_33  | add | fabric | 0       |
|   empty_35_fu_467_p2                    | -   |        | empty_35  | add | fabric | 0       |
|   empty_37_fu_478_p2                    | -   |        | empty_37  | add | fabric | 0       |
|   empty_39_fu_489_p2                    | -   |        | empty_39  | add | fabric | 0       |
|   empty_41_fu_500_p2                    | -   |        | empty_41  | add | fabric | 0       |
|   empty_43_fu_511_p2                    | -   |        | empty_43  | add | fabric | 0       |
|   empty_45_fu_522_p2                    | -   |        | empty_45  | add | fabric | 0       |
|   empty_47_fu_533_p2                    | -   |        | empty_47  | add | fabric | 0       |
|   empty_49_fu_544_p2                    | -   |        | empty_49  | add | fabric | 0       |
|   tmp4_fu_573_p2                        | -   |        | tmp4      | add | fabric | 0       |
|   tmp6_fu_603_p2                        | -   |        | tmp6      | add | fabric | 0       |
|   tmp5_fu_613_p2                        | -   |        | tmp5      | add | fabric | 0       |
|   tmp1_fu_623_p2                        | -   |        | tmp1      | add | fabric | 0       |
|   tmp8_fu_643_p2                        | -   |        | tmp8      | add | fabric | 0       |
|   tmp10_fu_676_p2                       | -   |        | tmp10     | add | fabric | 0       |
|   tmp9_fu_686_p2                        | -   |        | tmp9      | add | fabric | 0       |
|   tmp7_fu_696_p2                        | -   |        | tmp7      | add | fabric | 0       |
|   tmp_fu_706_p2                         | -   |        | tmp       | add | fabric | 0       |
|   tmp13_fu_726_p2                       | -   |        | tmp13     | add | fabric | 0       |
|   tmp15_fu_756_p2                       | -   |        | tmp15     | add | fabric | 0       |
|   tmp14_fu_766_p2                       | -   |        | tmp14     | add | fabric | 0       |
|   tmp12_fu_776_p2                       | -   |        | tmp12     | add | fabric | 0       |
|   tmp17_fu_796_p2                       | -   |        | tmp17     | add | fabric | 0       |
|   tmp19_fu_828_p2                       | -   |        | tmp19     | add | fabric | 0       |
|   tmp18_fu_838_p2                       | -   |        | tmp18     | add | fabric | 0       |
|   tmp16_fu_848_p2                       | -   |        | tmp16     | add | fabric | 0       |
|   tmp11_fu_858_p2                       | -   |        | tmp11     | add | fabric | 0       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | tmp2      | add | dsp48  | 3       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | tmp3      | mul | dsp48  | 3       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | add_ln840 | add | dsp48  | 3       |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------------------------------+
| Type     | Options | Location                                                  |
+----------+---------+-----------------------------------------------------------+
| pipeline |         | loop_pipeline/solution1/directives.tcl:7 in loop_pipeline |
+----------+---------+-----------------------------------------------------------+


