

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_49_4'
================================================================
* Date:           Sun Jun 23 03:43:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       27|     3202|  0.135 us|  16.010 us|   27|  3202|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_49_4  |       25|     3200|        25|         25|          1|  1 ~ 128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 25, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 28 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln46_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln46_1"   --->   Operation 29 'read' 'select_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln49_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln49"   --->   Operation 30 'read' 'zext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%numBF_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numBF_1"   --->   Operation 31 'read' 'numBF_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln49_cast = zext i4 %zext_ln49_read"   --->   Operation 32 'zext' 'zext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln49 = store i8 0, i8 %j_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 37 'store' 'store_ln49' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc168"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j = load i8 %j_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 39 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln49 = icmp_eq  i8 %j, i8 %numBF_1_read" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.87ns)   --->   "%add_ln49 = add i8 %j, i8 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc168.split, void %for.inc171.loopexit.exitStub" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i8 %j" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 44 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %trunc_ln50" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 45 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%shl_ln50 = shl i9 %zext_ln50_1, i9 %zext_ln49_cast" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 46 'shl' 'shl_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %shl_ln50" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 47 'zext' 'zext_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln50" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 48 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%cos_coefficients_table_load = load i9 %cos_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 49 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln50" [HLS-benchmarks/Inter-Block/fft/fft.cpp:51]   --->   Operation 50 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.29ns)   --->   "%sin_coefficients_table_load = load i9 %sin_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:51]   --->   Operation 51 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%add_ln54 = add i8 %j, i8 %numBF_1_read" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 52 'add' 'add_ln54' <Predicate = (!icmp_ln49)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln46_1_read, i1 0, i8 %add_ln54" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 53 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %add_ln2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 54 'zext' 'zext_ln54' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln54" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 55 'getelementptr' 'X_R_1_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%X_R_1_load = load i10 %X_R_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 56 'load' 'X_R_1_load' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln54" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 57 'getelementptr' 'X_I_1_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.29ns)   --->   "%X_I_1_load = load i10 %X_I_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 58 'load' 'X_I_1_load' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln46_1_read, i1 0, i8 %j" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 59 'bitconcatenate' 'add_ln3' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 60 'zext' 'zext_ln57' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln57" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 61 'getelementptr' 'X_R_1_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.29ns)   --->   "%X_R_1_load_1 = load i10 %X_R_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 62 'load' 'X_R_1_load_1' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln57" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 63 'getelementptr' 'X_I_1_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.29ns)   --->   "%X_I_1_load_1 = load i10 %X_I_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 64 'load' 'X_I_1_load_1' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln49 = store i8 %add_ln49, i8 %j_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 65 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.46>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 66 [1/2] (1.29ns)   --->   "%cos_coefficients_table_load = load i9 %cos_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 66 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 67 [1/2] (1.29ns)   --->   "%sin_coefficients_table_load = load i9 %sin_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:51]   --->   Operation 67 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 68 [1/2] (1.29ns)   --->   "%X_R_1_load = load i10 %X_R_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 68 'load' 'X_R_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 69 [1/2] (1.29ns)   --->   "%X_I_1_load = load i10 %X_I_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 69 'load' 'X_I_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [1/2] (1.29ns)   --->   "%X_R_1_load_1 = load i10 %X_R_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 70 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [1/2] (1.29ns)   --->   "%X_I_1_load_1 = load i10 %X_I_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 71 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%c = bitcast i32 %cos_coefficients_table_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:50]   --->   Operation 72 'bitcast' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%s = bitcast i32 %sin_coefficients_table_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:51]   --->   Operation 73 'bitcast' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %X_R_1_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 74 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [4/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln54, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 75 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %X_I_1_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 76 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [4/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln54_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 77 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [4/4] (2.78ns)   --->   "%mul6 = fmul i32 %bitcast_ln54_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 78 'fmul' 'mul6' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [4/4] (2.78ns)   --->   "%mul7 = fmul i32 %bitcast_ln54, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 79 'fmul' 'mul7' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 80 [3/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln54, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 80 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln54_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 81 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/4] (2.78ns)   --->   "%mul6 = fmul i32 %bitcast_ln54_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 82 'fmul' 'mul6' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [3/4] (2.78ns)   --->   "%mul7 = fmul i32 %bitcast_ln54, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 83 'fmul' 'mul7' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 84 [2/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln54, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 84 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln54_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 85 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/4] (2.78ns)   --->   "%mul6 = fmul i32 %bitcast_ln54_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 86 'fmul' 'mul6' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/4] (2.78ns)   --->   "%mul7 = fmul i32 %bitcast_ln54, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 87 'fmul' 'mul7' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 88 [1/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln54, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 88 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln54_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 89 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/4] (2.78ns)   --->   "%mul6 = fmul i32 %bitcast_ln54_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 90 'fmul' 'mul6' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/4] (2.78ns)   --->   "%mul7 = fmul i32 %bitcast_ln54, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 91 'fmul' 'mul7' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 92 [5/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 92 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [5/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul6, i32 %mul7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 93 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 94 [4/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 94 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [4/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul6, i32 %mul7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 95 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 96 [3/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 96 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [3/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul6, i32 %mul7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 97 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 98 [2/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 98 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [2/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul6, i32 %mul7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 99 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 100 [1/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:54]   --->   Operation 100 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul6, i32 %mul7" [HLS-benchmarks/Inter-Block/fft/fft.cpp:56]   --->   Operation 101 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %X_R_1_load_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 102 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [5/5] (3.57ns)   --->   "%sub3 = fsub i32 %bitcast_ln57, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 103 'fsub' 'sub3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %X_I_1_load_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 104 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [5/5] (3.57ns)   --->   "%sub4 = fsub i32 %bitcast_ln58, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 105 'fsub' 'sub4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 106 [4/5] (3.57ns)   --->   "%sub3 = fsub i32 %bitcast_ln57, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 106 'fsub' 'sub3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/5] (3.57ns)   --->   "%sub4 = fsub i32 %bitcast_ln58, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 107 'fsub' 'sub4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 108 [3/5] (3.57ns)   --->   "%sub3 = fsub i32 %bitcast_ln57, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 108 'fsub' 'sub3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/5] (3.57ns)   --->   "%sub4 = fsub i32 %bitcast_ln58, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 109 'fsub' 'sub4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 110 [2/5] (3.57ns)   --->   "%sub3 = fsub i32 %bitcast_ln57, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 110 'fsub' 'sub3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [2/5] (3.57ns)   --->   "%sub4 = fsub i32 %bitcast_ln58, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 111 'fsub' 'sub4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 112 [1/5] (3.57ns)   --->   "%sub3 = fsub i32 %bitcast_ln57, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 112 'fsub' 'sub3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/5] (3.57ns)   --->   "%sub4 = fsub i32 %bitcast_ln58, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 113 'fsub' 'sub4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %sub3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 114 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_1, i10 %X_R_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:57]   --->   Operation 115 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast i32 %sub4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 116 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %bitcast_ln58_1, i10 %X_I_1_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:58]   --->   Operation 117 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 118 [2/2] (1.29ns)   --->   "%X_R_1_load_2 = load i10 %X_R_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 118 'load' 'X_R_1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 119 [2/2] (1.29ns)   --->   "%X_I_1_load_2 = load i10 %X_I_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 119 'load' 'X_I_1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 120 [1/2] (1.29ns)   --->   "%X_R_1_load_2 = load i10 %X_R_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 120 'load' 'X_R_1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 121 [1/2] (1.29ns)   --->   "%X_I_1_load_2 = load i10 %X_I_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 121 'load' 'X_I_1_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %X_R_1_load_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 122 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [5/5] (3.57ns)   --->   "%add3 = fadd i32 %bitcast_ln59, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 123 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %X_I_1_load_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 124 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [5/5] (3.57ns)   --->   "%add4 = fadd i32 %bitcast_ln60, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 125 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 126 [4/5] (3.57ns)   --->   "%add3 = fadd i32 %bitcast_ln59, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 126 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [4/5] (3.57ns)   --->   "%add4 = fadd i32 %bitcast_ln60, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 127 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 128 [3/5] (3.57ns)   --->   "%add3 = fadd i32 %bitcast_ln59, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 128 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [3/5] (3.57ns)   --->   "%add4 = fadd i32 %bitcast_ln60, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 129 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 130 [2/5] (3.57ns)   --->   "%add3 = fadd i32 %bitcast_ln59, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 130 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [2/5] (3.57ns)   --->   "%add4 = fadd i32 %bitcast_ln60, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 131 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 132 [1/5] (3.57ns)   --->   "%add3 = fadd i32 %bitcast_ln59, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 132 'fadd' 'add3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/5] (3.57ns)   --->   "%add4 = fadd i32 %bitcast_ln60, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 133 'fadd' 'add4' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 134 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 135 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %add3" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 136 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %bitcast_ln59_1, i10 %X_R_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:59]   --->   Operation 137 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %add4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 138 'bitcast' 'bitcast_ln60_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln60 = store i32 %bitcast_ln60_1, i10 %X_I_1_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:60]   --->   Operation 139 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc168" [HLS-benchmarks/Inter-Block/fft/fft.cpp:49]   --->   Operation 140 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.628ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln49', HLS-benchmarks/Inter-Block/fft/fft.cpp:49) of constant 0 on local variable 'j', HLS-benchmarks/Inter-Block/fft/fft.cpp:49 [17]  (0.460 ns)
	'load' operation 8 bit ('j', HLS-benchmarks/Inter-Block/fft/fft.cpp:50) on local variable 'j', HLS-benchmarks/Inter-Block/fft/fft.cpp:49 [20]  (0.000 ns)
	'add' operation 8 bit ('add_ln54', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [38]  (0.871 ns)
	'getelementptr' operation 10 bit ('X_R_1_addr', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [41]  (0.000 ns)
	'load' operation 32 bit ('X_R_1_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) on array 'X_R_1' [42]  (1.297 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('cos_coefficients_table_load', HLS-benchmarks/Inter-Block/fft/fft.cpp:50) on array 'cos_coefficients_table' [33]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [44]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [44]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [44]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [44]  (2.787 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('temp_R', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [49]  (3.579 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('temp_R', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [49]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('temp_R', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [49]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('temp_R', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [49]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('temp_R', HLS-benchmarks/Inter-Block/fft/fft.cpp:54) [49]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub3', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) [58]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub3', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) [58]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub3', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) [58]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub3', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) [58]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub3', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) [58]  (3.579 ns)

 <State 17>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', HLS-benchmarks/Inter-Block/fft/fft.cpp:57) of variable 'bitcast_ln57_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:57 on array 'X_R_1' [60]  (1.297 ns)

 <State 18>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('X_R_1_load_2', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) on array 'X_R_1' [67]  (1.297 ns)

 <State 19>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('X_R_1_load_2', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) on array 'X_R_1' [67]  (1.297 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) [69]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) [69]  (3.579 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) [69]  (3.579 ns)

 <State 23>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) [69]  (3.579 ns)

 <State 24>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) [69]  (3.579 ns)

 <State 25>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', HLS-benchmarks/Inter-Block/fft/fft.cpp:59) of variable 'bitcast_ln59_1', HLS-benchmarks/Inter-Block/fft/fft.cpp:59 on array 'X_R_1' [71]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
