Project Information          d:\maxplus\projects\exp5\crom\controm\controm.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/29/2023 19:37:52

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


CONTROM


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

controm   EPM7032LC44-6    6        26       0      26      0           81 %

User Pins:                 6        26       0  



Project Information          d:\maxplus\projects\exp5\crom\controm\controm.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 40: File d:\maxplus\projects\exp5\crom\controm\controm.vhd: Signal "DATAOUT" was zero extended
Warning: Primitive 'UA5' is stuck at GND
Warning: Primitive 'UA4' is stuck at GND
Warning: Primitive 'UA3' is stuck at GND
Warning: Primitive 'UA2' is stuck at GND
Warning: Primitive 'UA1' is stuck at GND
Warning: Primitive 'UA0' is stuck at GND
Warning: Primitive 'D19' is stuck at GND
Warning: Primitive 'D18' is stuck at GND
Warning: Primitive 'D17' is stuck at GND
Warning: Primitive 'D15' is stuck at GND
Warning: Primitive 'D14' is stuck at GND
Warning: Primitive 'D13' is stuck at VCC
Warning: Primitive 'D12' is stuck at GND
Warning: Primitive 'D11' is stuck at GND
Warning: Primitive 'D10' is stuck at GND
Warning: Primitive 'D9' is stuck at VCC
Warning: Primitive 'D8' is stuck at VCC
Warning: Primitive 'D7' is stuck at VCC
Warning: Primitive 'D6' is stuck at VCC
Warning: Primitive 'D5' is stuck at VCC
Warning: Primitive 'D4' is stuck at VCC
Warning: Primitive 'D2' is stuck at VCC
Warning: Primitive 'D1' is stuck at GND
Warning: Primitive 'D0' is stuck at GND


Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

***** Logic for device 'controm' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** ERROR SUMMARY **

Info: Chip 'controm' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
           A  A  A                          
           D  D  D                          
           D  D  D  V  G  G  G  G  G  D  D  
           R  R  R  C  N  N  N  N  N  1  1  
           2  1  0  C  D  D  D  D  D  6  4  
         -----------------------------------_ 
       /   6  5  4  3  2  1 44 43 42 41 40   | 
ADDR3 |  7                                39 | D13 
ADDR4 |  8                                38 | D12 
ADDR5 |  9                                37 | D11 
  GND | 10                                36 | D10 
  D15 | 11                                35 | VCC 
  D17 | 12         EPM7032LC44-6          34 | D9 
  D18 | 13                                33 | D4 
  D19 | 14                                32 | D5 
  VCC | 15                                31 | D2 
  UA0 | 16                                30 | GND 
  UA1 | 17                                29 | D6 
      |_  18 19 20 21 22 23 24 25 26 27 28  _| 
        ------------------------------------ 
           U  U  U  U  G  V  D  D  D  D  D  
           A  A  A  A  N  C  8  0  1  7  3  
           2  3  4  5  D  C                 
                                            
                                            


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  16/16(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)   0/16(  0%)   6/36( 16%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            32/32     (100%)
Total logic cells used:                         26/32     ( 81%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                   26/32     ( 81%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  0.46
Total fan-in:                                    12

Total input pins required:                       6
Total output pins required:                     26
Total bidirectional pins required:               0
Total logic cells required:                     26
Total flipflops required:                        0
Total product terms required:                   28
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    2    0  ADDR0
   5    (2)  (A)      INPUT               0      0   0    0    0    2    0  ADDR1
   6    (3)  (A)      INPUT               0      0   0    0    0    2    0  ADDR2
   7    (4)  (A)      INPUT               0      0   0    0    0    2    0  ADDR3
   8    (5)  (A)      INPUT               0      0   0    0    0    2    0  ADDR4
   9    (6)  (A)      INPUT               0      0   0    0    0    2    0  ADDR5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  25     31    B     OUTPUT      t        0      0   0    0    0    0    0  D0
  26     30    B     OUTPUT      t        0      0   0    0    0    0    0  D1
  31     26    B     OUTPUT      t        0      0   0    0    0    0    0  D2
  28     28    B     OUTPUT      t        0      0   0    6    0    0    0  D3
  33     24    B     OUTPUT      t        0      0   0    0    0    0    0  D4
  32     25    B     OUTPUT      t        0      0   0    0    0    0    0  D5
  29     27    B     OUTPUT      t        0      0   0    0    0    0    0  D6
  27     29    B     OUTPUT      t        0      0   0    0    0    0    0  D7
  24     32    B     OUTPUT      t        0      0   0    0    0    0    0  D8
  34     23    B     OUTPUT      t        0      0   0    0    0    0    0  D9
  36     22    B     OUTPUT      t        0      0   0    0    0    0    0  D10
  37     21    B     OUTPUT      t        0      0   0    0    0    0    0  D11
  38     20    B     OUTPUT      t        0      0   0    0    0    0    0  D12
  39     19    B     OUTPUT      t        0      0   0    0    0    0    0  D13
  40     18    B     OUTPUT      t        0      0   0    0    0    0    0  D14
  11      7    A     OUTPUT      t        0      0   0    0    0    0    0  D15
  41     17    B     OUTPUT      t        0      0   0    6    0    0    0  D16
  12      8    A     OUTPUT      t        0      0   0    0    0    0    0  D17
  13      9    A     OUTPUT      t        0      0   0    0    0    0    0  D18
  14     10    A     OUTPUT      t        0      0   0    0    0    0    0  D19
  16     11    A     OUTPUT      t        0      0   0    0    0    0    0  UA0
  17     12    A     OUTPUT      t        0      0   0    0    0    0    0  UA1
  18     13    A     OUTPUT      t        0      0   0    0    0    0    0  UA2
  19     14    A     OUTPUT      t        0      0   0    0    0    0    0  UA3
  20     15    A     OUTPUT      t        0      0   0    0    0    0    0  UA4
  21     16    A     OUTPUT      t        0      0   0    0    0    0    0  UA5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC7 D15
        | +----------------- LC8 D17
        | | +--------------- LC9 D18
        | | | +------------- LC10 D19
        | | | | +----------- LC11 UA0
        | | | | | +--------- LC12 UA1
        | | | | | | +------- LC13 UA2
        | | | | | | | +----- LC14 UA3
        | | | | | | | | +--- LC15 UA4
        | | | | | | | | | +- LC16 UA5
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':

Pin


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC31 D0
        | +----------------------------- LC30 D1
        | | +--------------------------- LC26 D2
        | | | +------------------------- LC28 D3
        | | | | +----------------------- LC24 D4
        | | | | | +--------------------- LC25 D5
        | | | | | | +------------------- LC27 D6
        | | | | | | | +----------------- LC29 D7
        | | | | | | | | +--------------- LC32 D8
        | | | | | | | | | +------------- LC23 D9
        | | | | | | | | | | +----------- LC22 D10
        | | | | | | | | | | | +--------- LC21 D11
        | | | | | | | | | | | | +------- LC20 D12
        | | | | | | | | | | | | | +----- LC19 D13
        | | | | | | | | | | | | | | +--- LC18 D14
        | | | | | | | | | | | | | | | +- LC17 D16
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
4    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR0
5    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR1
6    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR2
7    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR3
8    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR4
9    -> - - - * - - - - - - - - - - - * | - * | <-- ADDR5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information: d:\maxplus\projects\exp5\crom\controm\controm.rpt
controm

** EQUATIONS **

ADDR0    : INPUT;
ADDR1    : INPUT;
ADDR2    : INPUT;
ADDR3    : INPUT;
ADDR4    : INPUT;
ADDR5    : INPUT;

-- Node name is 'D0' 
-- Equation name is 'D0', location is LC031, type is output.
 D0      = LCELL( VCC $  VCC);

-- Node name is 'D1' 
-- Equation name is 'D1', location is LC030, type is output.
 D1      = LCELL( VCC $  VCC);

-- Node name is 'D2' 
-- Equation name is 'D2', location is LC026, type is output.
 D2      = LCELL( GND $  VCC);

-- Node name is 'D3' 
-- Equation name is 'D3', location is LC028, type is output.
 D3      = LCELL( _EQ001 $  VCC);
  _EQ001 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR5
         # !ADDR4 & !ADDR5;

-- Node name is 'D4' 
-- Equation name is 'D4', location is LC024, type is output.
 D4      = LCELL( GND $  VCC);

-- Node name is 'D5' 
-- Equation name is 'D5', location is LC025, type is output.
 D5      = LCELL( GND $  VCC);

-- Node name is 'D6' 
-- Equation name is 'D6', location is LC027, type is output.
 D6      = LCELL( GND $  VCC);

-- Node name is 'D7' 
-- Equation name is 'D7', location is LC029, type is output.
 D7      = LCELL( GND $  VCC);

-- Node name is 'D8' 
-- Equation name is 'D8', location is LC032, type is output.
 D8      = LCELL( GND $  VCC);

-- Node name is 'D9' 
-- Equation name is 'D9', location is LC023, type is output.
 D9      = LCELL( GND $  VCC);

-- Node name is 'D10' 
-- Equation name is 'D10', location is LC022, type is output.
 D10     = LCELL( VCC $  VCC);

-- Node name is 'D11' 
-- Equation name is 'D11', location is LC021, type is output.
 D11     = LCELL( VCC $  VCC);

-- Node name is 'D12' 
-- Equation name is 'D12', location is LC020, type is output.
 D12     = LCELL( VCC $  VCC);

-- Node name is 'D13' 
-- Equation name is 'D13', location is LC019, type is output.
 D13     = LCELL( GND $  VCC);

-- Node name is 'D14' 
-- Equation name is 'D14', location is LC018, type is output.
 D14     = LCELL( VCC $  VCC);

-- Node name is 'D15' 
-- Equation name is 'D15', location is LC007, type is output.
 D15     = LCELL( VCC $  VCC);

-- Node name is 'D16' 
-- Equation name is 'D16', location is LC017, type is output.
 D16     = LCELL( _EQ002 $  GND);
  _EQ002 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !ADDR5
         # !ADDR4 & !ADDR5;

-- Node name is 'D17' 
-- Equation name is 'D17', location is LC008, type is output.
 D17     = LCELL( VCC $  VCC);

-- Node name is 'D18' 
-- Equation name is 'D18', location is LC009, type is output.
 D18     = LCELL( GND $  GND);

-- Node name is 'D19' 
-- Equation name is 'D19', location is LC010, type is output.
 D19     = LCELL( GND $  GND);

-- Node name is 'UA0' 
-- Equation name is 'UA0', location is LC011, type is output.
 UA0     = LCELL( VCC $  VCC);

-- Node name is 'UA1' 
-- Equation name is 'UA1', location is LC012, type is output.
 UA1     = LCELL( VCC $  VCC);

-- Node name is 'UA2' 
-- Equation name is 'UA2', location is LC013, type is output.
 UA2     = LCELL( VCC $  VCC);

-- Node name is 'UA3' 
-- Equation name is 'UA3', location is LC014, type is output.
 UA3     = LCELL( VCC $  VCC);

-- Node name is 'UA4' 
-- Equation name is 'UA4', location is LC015, type is output.
 UA4     = LCELL( VCC $  VCC);

-- Node name is 'UA5' 
-- Equation name is 'UA5', location is LC016, type is output.
 UA5     = LCELL( VCC $  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information          d:\maxplus\projects\exp5\crom\controm\controm.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,470K
