
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 388.605 ; gain = 99.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/i2c_dri.v:35]
	Parameter st_0 bound to: 8'b00000001 
	Parameter st_1 bound to: 8'b00000010 
	Parameter st_2 bound to: 8'b00000100 
	Parameter st_3 bound to: 8'b00001000 
	Parameter st_4 bound to: 8'b00010000 
	Parameter st_5 bound to: 8'b00100000 
	Parameter st_6 bound to: 8'b01000000 
	Parameter st_7 bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/i2c_dri.v:238]
WARNING: [Synth 8-5788] Register slave_address_reg_reg in module i2c_dri is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/i2c_dri.v:250]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (1#1) [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/i2c_dri.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [E:/vivado_files/iic_test/iic_test.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 444.227 ; gain = 154.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 444.227 ; gain = 154.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 444.227 ; gain = 154.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado_files/iic_test/iic_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/vivado_files/iic_test/iic_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_files/iic_test/iic_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.711 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.711 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 765.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.711 ; gain = 476.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.711 ; gain = 476.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.711 ; gain = 476.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri'
INFO: [Synth 8-5546] ROM "dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    st_0 |                         00000001 |                         00000001
                    st_1 |                         00000010 |                         00000010
                    st_2 |                         00000100 |                         00000100
                    st_3 |                         00001000 |                         00001000
                    st_4 |                         00010000 |                         00010000
                    st_5 |                         00100000 |                         00100000
                    st_6 |                         01000000 |                         01000000
                    st_7 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.711 ; gain = 476.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_dri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "inst_i2c_dri/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "inst_i2c_dri/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inst_i2c_dri/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/i2c_r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/data_r_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[8]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[9]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[10]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[11]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[12]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[13]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[14]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[15]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[0]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[1]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[2]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[3]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[4]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[5]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[6]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[7]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[0]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[1]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[2]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[3]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[4]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[5]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[6]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_dri/data_w_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[0]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[1]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[2]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[3]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[4]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_dri/slave_address_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_i2c_dri/slave_address_reg_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.711 ; gain = 476.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|i2c_dri     | scl                  | 128x1         | LUT            | 
|i2c_dri     | sda_out              | 128x1         | LUT            | 
|top         | inst_i2c_dri/scl     | 128x1         | LUT            | 
|top         | inst_i2c_dri/sda_out | 128x1         | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 766.035 ; gain = 476.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 766.184 ; gain = 476.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     3|
|3     |LUT2  |     7|
|4     |LUT3  |    15|
|5     |LUT4  |    13|
|6     |LUT5  |    20|
|7     |LUT6  |    43|
|8     |FDCE  |    44|
|9     |FDPE  |     4|
|10    |IBUF  |     2|
|11    |IOBUF |     1|
|12    |OBUF  |    11|
+------+------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   165|
|2     |  inst_i2c_dri |i2c_dri |   149|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.941 ; gain = 487.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 776.941 ; gain = 166.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 776.941 ; gain = 487.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 786.543 ; gain = 509.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_files/iic_test/iic_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 23 19:55:47 2022...
