INFO: [VRFC 10-2263] Analyzing Verilog file "E:/8-IITG Summer Internship/3-Verilog Files/32-bits/32-bits.srcs/sim_1/new/TBGeneral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBGeneral
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/8-IITG Summer Internship/3-Verilog Files/32-bits/32-bits.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
