// Seed: 3108470840
module module_0;
  assign id_1 = id_1 - id_1;
  id_2 :
  assert property (@(negedge -1 + 1'b0) ~1'b0 && 1'b0 - 1) id_1 <= (id_1);
  parameter id_3 = -1;
  assign id_2 = -1;
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    output wand id_0,
    id_2
);
  parameter id_3 = id_3;
  parameter id_4 = -1;
  module_0 modCall_1 ();
endmodule
