Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep  5 07:53:19 2022
| Host         : jooaben running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_thingy_top_timing_summary_routed.rpt -pb led_thingy_top_timing_summary_routed.pb -rpx led_thingy_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_thingy_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 5.395ns (55.775%)  route 4.278ns (44.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.622     3.085    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I1_O)        0.152     3.237 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.656     5.894    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.780     9.674 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.674    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 5.170ns (53.770%)  route 4.445ns (46.230%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.622     3.085    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I0_O)        0.124     3.209 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.823     6.033    led5_b_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.615 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     9.615    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.530ns  (logic 5.392ns (56.581%)  route 4.138ns (43.419%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.623     3.086    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I2_O)        0.152     3.238 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.515     5.753    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.777     9.530 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     9.530    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 5.183ns (55.467%)  route 4.161ns (44.533%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.622     3.085    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I0_O)        0.124     3.209 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.539     5.748    led5_b_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595     9.344 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     9.344    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 5.088ns (57.589%)  route 3.747ns (42.411%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.622     3.085    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I0_O)        0.124     3.209 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           2.125     5.334    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500     8.834 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     8.834    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 5.100ns (57.761%)  route 3.730ns (42.239%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.623     3.086    btn_IBUF[0]
    SLICE_X113Y131       LUT4 (Prop_lut4_I0_O)        0.124     3.210 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.107     5.317    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513     8.830 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     8.830    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.527ns (63.533%)  route 0.877ns (36.467%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.336     0.616    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I3_O)        0.045     0.661 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.541     1.202    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.201     2.404 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.404    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.539ns (62.918%)  route 0.907ns (37.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.388     0.668    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I1_O)        0.045     0.713 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.520     1.233    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     2.447 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.447    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.621ns (60.312%)  route 1.067ns (39.688%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.336     0.616    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I3_O)        0.045     0.661 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.731     1.392    led5_b_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     2.688 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.688    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.664ns (60.231%)  route 1.099ns (39.769%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.388     0.668    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I1_O)        0.046     0.714 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.711     1.425    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.337     2.763 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.763    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.669ns (60.018%)  route 1.112ns (39.982%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.336     0.616    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I2_O)        0.049     0.665 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.776     1.441    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.340     2.781 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.781    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.609ns (57.688%)  route 1.180ns (42.312%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.336     0.616    btn_IBUF[2]
    SLICE_X113Y131       LUT4 (Prop_lut4_I3_O)        0.045     0.661 r  led5_r_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.844     1.506    led5_b_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.789 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.789    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------





