<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>functions in system verilog and verilog - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ✅ Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '☀️';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: '🌙';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

























<main>

  <h1>🔍 What is a Function in SystemVerilog?</h1>
  <p>A function is a reusable piece of code that performs a calculation and returns a value. Unlike tasks, functions must execute instantly (zero simulation time) and cannot include delays.</p>

  <h3>🏪 Real-Life Analogy:</h3>
  <p>Think of a function like a calculator 🧮.</p>
  <ul>
    <li>You input numbers → it instantly gives you an answer.</li>
    <li>You can’t ask it to wait or pause ⏳.</li>
    <li>It can only give one answer back — no side effects like delays, printing, etc.</li>
    <li>❌ It’s not like a kitchen task where you wait for food to cook (that would be a task!)</li>
  </ul>

  <h2>🛠️ Key Features of Functions</h2>
  <table border="1" cellpadding="6" cellspacing="0">
    <thead>
      <tr>
        <th>Feature</th>
        <th>Function</th>
      </tr>
    </thead>
    <tbody>
      <tr><td>Returns a value?</td><td>✅ Yes</td></tr>
      <tr><td>Can have inputs?</td><td>✅ Yes</td></tr>
      <tr><td>Can have output/inout ports?</td><td>✅ Since SystemVerilog</td></tr>
      <tr><td>Can have delays (e.g. #10)?</td><td>❌ NO</td></tr>
      <tr><td>Can call tasks inside?</td><td>❌ NO</td></tr>
      <tr><td>Can be static or automatic?</td><td>✅ Yes</td></tr>
      <tr><td>Can return early using return?</td><td>✅ Yes</td></tr>
      <tr><td>Default type/direction?</td><td>logic, input</td></tr>
    </tbody>
  </table>

  <h3>🧪 Example 1: Function with Arguments in Parentheses</h3>
  <pre><code class="language-verilog">module sv_function;
  int x;

  function int sum(input int a, b);
    sum = a + b;
  endfunction

  initial begin
    x = sum(10, 5);
    $display("Value of x = %0d", x);  // Output: 15
  end
endmodule</code></pre>
  <p>✅ This function adds two integers and returns the result.</p>
  <br>
  <h3>🧪 Example 2: Function with Arguments Declared Inside</h3>
  <pre><code class="language-verilog">module sv_function;
  int x;

  function int sum;
    input int a, b;
    sum = a + b;
  endfunction

  initial begin
    x = sum(10, 5);
    $display("Value of x = %0d", x);  // Output: 15
  end
endmodule</code></pre>
  <p>📌 Same behavior, different syntax.</p>
  <br>
  <h3>🔁 Example 3: Function with return Keyword</h3>
  <pre><code class="language-verilog">function int sum;
  input int a, b;
  return a + b;
endfunction</code></pre>
  <p>✅ You can use return to exit early with a result.</p>
   <br>
  <h3>🚫 Functions Can't Use Delays</h3>
  <p>This will cause an error:</p>
  <pre><code class="language-verilog">function void bad_delay;
  #10; // ❌ ILLEGAL
  $display("This will not work!");
endfunction</code></pre>
  <p><strong>🧠 Why?</strong><br>Because functions must complete immediately — they're like pure math. Delays would break their deterministic behavior and cause issues in combinational logic.</p>
   <br>
  <h3>🕳️ Example 4: Void Function (No Return Value)</h3>
  <pre><code class="language-verilog">function void current_time;
  $display("Time = %0t", $time);
endfunction

initial begin
  #10; current_time(); // Time = 10
  #20; current_time(); // Time = 30
end</code></pre>
  <p>✅ Use void if you don’t want to return a value but want to do something like print.</p>
   <br>
  <h3>🗑️ Example 5: Discarding Function Return (Using void')</h3>
  <pre><code class="language-verilog">void'(sum(10, 5)); // Call function and ignore its result</code></pre>
  <p>Avoids warnings from unused return values. Useful for testbenches.</p>
   <br>
  <h3>➕ Example 6: Using Function in Expressions</h3>
  <pre><code class="language-verilog">x = 10 + sum(10, 5); // x = 25</code></pre>
  <p>🧮 Treat functions just like any mathematical expression.</p>
   <br><br>
  <h2>🏗️ Static vs Automatic Functions</h2>

  <h3>🔒 Static Function</h3>
  <p>Shared memory space for all calls.</p>
  <pre><code class="language-verilog">function static int counter;
  static int x = 0;
  x++;
  return x;
endfunction</code></pre>
  <p><strong>Output on 3 calls:</strong><br>1<br>2<br>3</p>

  <h3>🧳 Automatic Function</h3>
  <p>Each call gets its own copy of variables.</p>
  <pre><code class="language-verilog">function automatic int counter;
  int x = 0;
  x++;
  return x;
endfunction</code></pre>
  <p><strong>Output on 3 calls:</strong><br>1<br>1<br>1</p>

  <h2>📊 Task vs Function — Summary</h2>
  <table border="1" cellpadding="6" cellspacing="0">
    <thead>
      <tr>
        <th>Feature</th>
        <th>Task 🛠️</th>
        <th>Function 🧮</th>
      </tr>
    </thead>
    <tbody>
      <tr><td>Returns a value?</td><td>Optional (via output)</td><td>✅ Required (1 value)</td></tr>
      <tr><td>Allows delay?</td><td>✅ Yes</td><td>❌ No</td></tr>
      <tr><td>Call syntax</td><td>taskname(...);</td><td>x = funcname(...);</td></tr>
      <tr><td>Input/output args</td><td>✅ Yes</td><td>✅ Yes (SV only)</td></tr>
      <tr><td>Used for</td><td>Actions, simulations</td><td>Computations, logic</td></tr>
    </tbody>
  </table>

</main>



















































<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>









<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svtask.html" style="text-decoration: none; color: var(--link);">
      ← Back to task
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svTaskandFunctionArgumentPassing.html" style="text-decoration: none; color: var(--link);">
      Next: Task and Function Argument Passing →
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ↩ Return to System Verilog Home
    </a>
  </div>
</div>










</body>
</html>
