// Seed: 4135932814
module module_0 ();
  always @(1 - id_1 or posedge id_1) begin
    assume #1  (1)
    else $display;
  end
  wire id_4;
  wor  id_5;
  assign id_5 = 1'b0;
  assign id_4 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4
    , id_14,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri0 id_12
);
  wire id_15 = 1;
  module_0();
endmodule
