{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 08:51:35 2013 " "Info: Processing started: Thu Oct 03 08:51:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decount -c decount " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decount -c decount" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1Hz " "Info: Assuming node \"clk1Hz\" is an undefined clock" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1Hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1Hz register mask register leftimetemp\[16\]~reg0 59.23 MHz 16.884 ns Internal " "Info: Clock \"clk1Hz\" has Internal fmax of 59.23 MHz between source register \"mask\" and destination register \"leftimetemp\[16\]~reg0\" (period= 16.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.175 ns + Longest register register " "Info: + Longest register to register delay is 16.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mask 1 REG LC_X9_Y6_N0 74 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N0; Fanout = 74; REG Node = 'mask'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mask } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(0.511 ns) 3.207 ns timesetemp~8 2 COMB LC_X14_Y7_N0 8 " "Info: 2: + IC(2.696 ns) + CELL(0.511 ns) = 3.207 ns; Loc. = LC_X14_Y7_N0; Fanout = 8; COMB Node = 'timesetemp~8'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { mask timesetemp~8 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.914 ns) 6.089 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[13\]~18 3 COMB LC_X14_Y9_N7 3 " "Info: 3: + IC(1.968 ns) + CELL(0.914 ns) = 6.089 ns; Loc. = LC_X14_Y9_N7; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[13\]~18'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { timesetemp~8 lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.978 ns) 9.331 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~32 4 COMB LC_X11_Y9_N6 2 " "Info: 4: + IC(2.264 ns) + CELL(0.978 ns) = 9.331 ns; Loc. = LC_X11_Y9_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~32'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.146 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~35 5 COMB LC_X11_Y9_N7 3 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 10.146 ns; Loc. = LC_X11_Y9_N7; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~35'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.747 ns) 13.359 ns leftimetemp\[14\]~23 6 COMB LC_X6_Y6_N5 2 " "Info: 6: + IC(2.466 ns) + CELL(0.747 ns) = 13.359 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; COMB Node = 'leftimetemp\[14\]~23'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 leftimetemp[14]~23 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.482 ns leftimetemp\[15\]~25 7 COMB LC_X6_Y6_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 13.482 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'leftimetemp\[15\]~25'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { leftimetemp[14]~23 leftimetemp[15]~25 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.243 ns) 13.725 ns leftimetemp\[15\]~reg0_ins_coutCOUT0_94 8 COMB LC_X6_Y6_N7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.243 ns) = 13.725 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_coutCOUT0_94'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.243 ns" { leftimetemp[15]~25 leftimetemp[15]~reg0_ins_coutCOUT0_94 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.243 ns) 13.968 ns leftimetemp\[15\]~reg0_ins_cout_ins_coutCOUT0_97 9 COMB LC_X6_Y6_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.243 ns) = 13.968 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_cout_ins_coutCOUT0_97'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.243 ns" { leftimetemp[15]~reg0_ins_coutCOUT0_94 leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.581 ns) 14.549 ns leftimetemp\[15\]~reg0_ins_cout_ins_cout_ins_cout 10 COMB LC_X6_Y6_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.581 ns) = 14.549 ns; Loc. = LC_X6_Y6_N9; Fanout = 1; COMB Node = 'leftimetemp\[15\]~reg0_ins_cout_ins_cout_ins_cout'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 16.175 ns leftimetemp\[16\]~reg0 11 REG LC_X7_Y6_N0 1 " "Info: 11: + IC(0.000 ns) + CELL(1.626 ns) = 16.175 ns; Loc. = LC_X7_Y6_N0; Fanout = 1; REG Node = 'leftimetemp\[16\]~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout leftimetemp[16]~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.781 ns ( 41.92 % ) " "Info: Total cell delay = 6.781 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.394 ns ( 58.08 % ) " "Info: Total interconnect delay = 9.394 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.175 ns" { mask timesetemp~8 lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 leftimetemp[14]~23 leftimetemp[15]~25 leftimetemp[15]~reg0_ins_coutCOUT0_94 leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout leftimetemp[16]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "16.175 ns" { mask {} timesetemp~8 {} lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 {} leftimetemp[14]~23 {} leftimetemp[15]~25 {} leftimetemp[15]~reg0_ins_coutCOUT0_94 {} leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 {} leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout {} leftimetemp[16]~reg0 {} } { 0.000ns 2.696ns 1.968ns 2.264ns 0.000ns 2.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.914ns 0.978ns 0.815ns 0.747ns 0.123ns 0.243ns 0.243ns 0.581ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns leftimetemp\[16\]~reg0 2 REG LC_X7_Y6_N0 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y6_N0; Fanout = 1; REG Node = 'leftimetemp\[16\]~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz leftimetemp[16]~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz leftimetemp[16]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} leftimetemp[16]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1Hz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns mask 2 REG LC_X9_Y6_N0 74 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N0; Fanout = 74; REG Node = 'mask'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz mask } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz leftimetemp[16]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} leftimetemp[16]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.175 ns" { mask timesetemp~8 lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 leftimetemp[14]~23 leftimetemp[15]~25 leftimetemp[15]~reg0_ins_coutCOUT0_94 leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout leftimetemp[16]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "16.175 ns" { mask {} timesetemp~8 {} lpm_mult:Mult0|multcore:mult_core|romout[0][13]~18 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35 {} leftimetemp[14]~23 {} leftimetemp[15]~25 {} leftimetemp[15]~reg0_ins_coutCOUT0_94 {} leftimetemp[15]~reg0_ins_cout_ins_coutCOUT0_97 {} leftimetemp[15]~reg0_ins_cout_ins_cout_ins_cout {} leftimetemp[16]~reg0 {} } { 0.000ns 2.696ns 1.968ns 2.264ns 0.000ns 2.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.914ns 0.978ns 0.815ns 0.747ns 0.123ns 0.243ns 0.243ns 0.581ns 1.626ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz leftimetemp[16]~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} leftimetemp[16]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz mask } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} mask {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "close~reg0 timeset\[2\] clk1Hz 14.889 ns register " "Info: tsu for register \"close~reg0\" (data pin = \"timeset\[2\]\", clock pin = \"clk1Hz\") is 14.889 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.375 ns + Longest pin register " "Info: + Longest pin to register delay is 18.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns timeset\[2\] 1 PIN PIN_124 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 12; PIN Node = 'timeset\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timeset[2] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.914 ns) 5.484 ns timesetemp~3 2 COMB LC_X14_Y7_N2 10 " "Info: 2: + IC(3.438 ns) + CELL(0.914 ns) = 5.484 ns; Loc. = LC_X14_Y7_N2; Fanout = 10; COMB Node = 'timesetemp~3'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { timeset[2] timesetemp~3 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.914 ns) 8.995 ns lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[13\]~0 3 COMB LC_X9_Y5_N0 3 " "Info: 3: + IC(2.597 ns) + CELL(0.914 ns) = 8.995 ns; Loc. = LC_X9_Y5_N0; Fanout = 3; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[13\]~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.511 ns" { timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(0.747 ns) 12.328 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB LC_X13_Y7_N6 2 " "Info: 4: + IC(2.586 ns) + CELL(0.747 ns) = 12.328 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.143 ns lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 5 COMB LC_X13_Y7_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 13.143 ns; Loc. = LC_X13_Y7_N7; Fanout = 1; COMB Node = 'lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/eda/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.954 ns) 15.839 ns LessThan0~12 6 COMB LC_X11_Y7_N4 1 " "Info: 6: + IC(1.742 ns) + CELL(0.954 ns) = 15.839 ns; Loc. = LC_X11_Y7_N4; Fanout = 1; COMB Node = 'LessThan0~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.814 ns LessThan0~0 7 COMB LC_X11_Y7_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 16.814 ns; Loc. = LC_X11_Y7_N6; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan0~12 LessThan0~0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.804 ns) 18.375 ns close~reg0 8 REG LC_X11_Y7_N9 1 " "Info: 8: + IC(0.757 ns) + CELL(0.804 ns) = 18.375 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { LessThan0~0 close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.255 ns ( 39.48 % ) " "Info: Total cell delay = 7.255 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.120 ns ( 60.52 % ) " "Info: Total interconnect delay = 11.120 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.375 ns" { timeset[2] timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "18.375 ns" { timeset[2] {} timeset[2]~combout {} timesetemp~3 {} lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 0.000ns 3.438ns 2.597ns 2.586ns 0.000ns 1.742ns 0.000ns 0.757ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.747ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns close~reg0 2 REG LC_X11_Y7_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y7_N9; Fanout = 1; REG Node = 'close~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.375 ns" { timeset[2] timesetemp~3 lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 LessThan0~12 LessThan0~0 close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "18.375 ns" { timeset[2] {} timeset[2]~combout {} timesetemp~3 {} lpm_mult:Mult2|multcore:mult_core|romout[0][13]~0 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 {} LessThan0~12 {} LessThan0~0 {} close~reg0 {} } { 0.000ns 0.000ns 3.438ns 2.597ns 2.586ns 0.000ns 1.742ns 0.000ns 0.757ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.747ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz close~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} close~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1Hz timecontrol timecontrol~reg0 10.448 ns register " "Info: tco from clock \"clk1Hz\" to destination pin \"timecontrol\" through register \"timecontrol~reg0\" is 10.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1Hz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns timecontrol~reg0 2 REG LC_X11_Y7_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; REG Node = 'timecontrol~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz timecontrol~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timecontrol~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timecontrol~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.253 ns + Longest register pin " "Info: + Longest register to pin delay is 6.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timecontrol~reg0 1 REG LC_X11_Y7_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; REG Node = 'timecontrol~reg0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timecontrol~reg0 } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.931 ns) + CELL(2.322 ns) 6.253 ns timecontrol 2 PIN PIN_11 0 " "Info: 2: + IC(3.931 ns) + CELL(2.322 ns) = 6.253 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'timecontrol'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { timecontrol~reg0 timecontrol } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.13 % ) " "Info: Total cell delay = 2.322 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 62.87 % ) " "Info: Total interconnect delay = 3.931 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { timecontrol~reg0 timecontrol } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { timecontrol~reg0 {} timecontrol {} } { 0.000ns 3.931ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timecontrol~reg0 } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timecontrol~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { timecontrol~reg0 timecontrol } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { timecontrol~reg0 {} timecontrol {} } { 0.000ns 3.931ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timecount\[15\] reset clk1Hz -1.138 ns register " "Info: th for register \"timecount\[15\]\" (data pin = \"reset\", clock pin = \"clk1Hz\") is -1.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1Hz destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1Hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1Hz 1 CLK PIN_18 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 44; CLK Node = 'clk1Hz'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1Hz } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns timecount\[15\] 2 REG LC_X10_Y6_N9 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y6_N9; Fanout = 3; REG Node = 'timecount\[15\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1Hz timecount[15] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timecount[15] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timecount[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.178 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_58 64 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 64; PIN Node = 'reset'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(1.061 ns) 5.178 ns timecount\[15\] 2 REG LC_X10_Y6_N9 3 " "Info: 2: + IC(2.985 ns) + CELL(1.061 ns) = 5.178 ns; Loc. = LC_X10_Y6_N9; Fanout = 3; REG Node = 'timecount\[15\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { reset timecount[15] } "NODE_NAME" } } { "decount.vhd" "" { Text "C:/Documents and Settings/admin/桌面/wave_final/decount.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 42.35 % ) " "Info: Total cell delay = 2.193 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.985 ns ( 57.65 % ) " "Info: Total interconnect delay = 2.985 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { reset timecount[15] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { reset {} reset~combout {} timecount[15] {} } { 0.000ns 0.000ns 2.985ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1Hz timecount[15] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1Hz {} clk1Hz~combout {} timecount[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { reset timecount[15] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { reset {} reset~combout {} timecount[15] {} } { 0.000ns 0.000ns 2.985ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 08:51:36 2013 " "Info: Processing ended: Thu Oct 03 08:51:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
