#OPTIONS:"|-layerid|0|-orig_srs|osyn|-top|main|-prodtype|synplify_pro|-useclone|-ui|-synchk|-I|/home/awhite/CLionProjects/led_display/fpga/|-I|/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib|-v2001|-primux|-fixsmult|-infer_seqShift|-ice|-sdff_counter|-nram|-divnmod|-nostructver|-devicelib|/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/linux_a_64/c_ver":1550809676
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":1550809675
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v":1550809676
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v":1550809676
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v":1550809676
#CUR:"/home/awhite/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh":1550809676
#CUR:"/home/awhite/CLionProjects/led_display/fpga/brightness.v":1551239604
#CUR:"/home/awhite/CLionProjects/led_display/fpga/clock_divider.v":1551482632
#CUR:"/home/awhite/CLionProjects/led_display/fpga/control_module.v":1553135379
#CUR:"/home/awhite/CLionProjects/led_display/fpga/framebuffer.v":1552613474
#CUR:"/home/awhite/CLionProjects/led_display/fpga/framebuffer_fetch.v":1552751813
#CUR:"/home/awhite/CLionProjects/led_display/fpga/main.v":1553218161
#CUR:"/home/awhite/CLionProjects/led_display/fpga/matrix_scan.v":1552855657
#CUR:"/home/awhite/CLionProjects/led_display/fpga/pixel_split.v":1551239604
#CUR:"/home/awhite/CLionProjects/led_display/fpga/rgb565.v":1551239604
#CUR:"/home/awhite/CLionProjects/led_display/fpga/timeout.v":1551239604
#CUR:"/home/awhite/CLionProjects/led_display/fpga/uart_rx.v":1552873273
#CUR:"/home/awhite/CLionProjects/led_display/fpga/newram.v":1552668286
#CUR:"/home/awhite/CLionProjects/led_display/fpga/syncore_ram.v":1550809675
#CUR:"/home/awhite/CLionProjects/led_display/fpga/newram2.v":1552666323
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram.v":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mrram.v":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/dpram.v":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram_gen.v":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram_xor.v":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh":1552622589
#CUR:"/home/awhite/CLionProjects/led_display/fpga/uart_tx.v":1552953387
#CUR:"/home/awhite/CLionProjects/led_display/fpga/debugger.v":1553214230
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/awhite/CLionProjects/led_display/fpga/brightness.v" verilog
1			"/home/awhite/CLionProjects/led_display/fpga/clock_divider.v" verilog
2			"/home/awhite/CLionProjects/led_display/fpga/control_module.v" verilog
3			"/home/awhite/CLionProjects/led_display/fpga/framebuffer.v" verilog
4			"/home/awhite/CLionProjects/led_display/fpga/framebuffer_fetch.v" verilog
5			"/home/awhite/CLionProjects/led_display/fpga/main.v" verilog
6			"/home/awhite/CLionProjects/led_display/fpga/matrix_scan.v" verilog
7			"/home/awhite/CLionProjects/led_display/fpga/pixel_split.v" verilog
8			"/home/awhite/CLionProjects/led_display/fpga/rgb565.v" verilog
9			"/home/awhite/CLionProjects/led_display/fpga/timeout.v" verilog
10			"/home/awhite/CLionProjects/led_display/fpga/uart_rx.v" verilog
11			"/home/awhite/CLionProjects/led_display/fpga/newram.v" verilog
12			"/home/awhite/CLionProjects/led_display/fpga/syncore_ram.v" verilog
13			"/home/awhite/CLionProjects/led_display/fpga/newram2.v" verilog
14			"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram.v" verilog
15		*	"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/utils.vh" verilog
16			"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mrram.v" verilog
17			"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/dpram.v" verilog
18			"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram_gen.v" verilog
19			"/home/awhite/CLionProjects/led_display/fpga/Multiported-RAM/mpram_xor.v" verilog
20			"/home/awhite/CLionProjects/led_display/fpga/uart_tx.v" verilog
21			"/home/awhite/CLionProjects/led_display/fpga/debugger.v" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 10 9
3 -1
4 9
5 9 1 6 4 2 13 7 21
6 9
7 8 0
8 -1
9 -1
10 1 9
11 12
12 -1
13 14 15
14 15 16 19
15 14 15
16 15 17 14
17 15 18 14
18 15 14
19 15 16 14
20 -1
21 20
#Dependency Lists(Users Of)
0 7
1 5 10
2 5
3 -1
4 5
5 -1
6 5
7 5
8 7
9 2 4 5 6 10
10 2
11 -1
12 11
13 5
14 13 15 16 17 18 19
15 13 14 15 16 17 18 19
16 14 19
17 16
18 17
19 14
20 21
21 5
#Design Unit to File Association
module work brightness 0
module work clock_divider 1
module work uart_rx 10
module work timeout 9
module work control_module 2
module work framebuffer 3
module work framebuffer_fetch 4
module work matrix_scan 6
module work newram2 13
module work pixel_split 7
module work debugger 21
module work main 5
module work rgb565 8
module work Syncore_ram 12
module work newram 11
module work mpram 14
module work mrram 16
module work mpram_xor 19
module work dpram 17
module work mpram_gen 18
module work uart_tx 20
