# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Dlatch_8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ Solutions/Assignment\ 1/8-bit\ D\ latch {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:38 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit.v 
# -- Compiling module D_latch
# -- Compiling module Dlatch_8bit
# 
# Top level modules:
# 	Dlatch_8bit
# End time: 23:34:38 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ Solutions/Assignment\ 1/8-bit\ D\ latch {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:38 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit_tb.v 
# -- Compiling module Dlatch_8bit_tb
# 
# Top level modules:
# 	Dlatch_8bit_tb
# End time: 23:34:38 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Dlatch_8bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Dlatch_8bit_tb 
# Start time: 23:34:39 on Aug 08,2024
# Loading work.Dlatch_8bit_tb
# Loading work.Dlatch_8bit
# Loading work.D_latch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | reset=0 | enable=0 | d=00000000 | q=00000000
# Time=10000 | reset=1 | enable=0 | d=00000000 | q=00000000
# Time=20000 | reset=0 | enable=0 | d=00000000 | q=00000000
# Time=30000 | reset=1 | enable=0 | d=10101010 | q=00000000
# Time=40000 | reset=1 | enable=1 | d=10101010 | q=10101010
# Time=50000 | reset=1 | enable=0 | d=10101010 | q=10101010
# Time=60000 | reset=1 | enable=0 | d=11001100 | q=10101010
# Time=70000 | reset=1 | enable=1 | d=11001100 | q=11001100
# Time=80000 | reset=0 | enable=1 | d=11001100 | q=00000000
# Time=90000 | reset=1 | enable=1 | d=11001100 | q=11001100
# ** Note: $finish    : C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit_tb.v(36)
#    Time: 110 ns  Iteration: 0  Instance: /Dlatch_8bit_tb
# 1
# Break in Module Dlatch_8bit_tb at C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/8-bit D latch/Dlatch_8bit_tb.v line 36
# End time: 23:34:49 on Aug 08,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
