use ieee.std_logic_unsigned.all;

entity Bin_Dec is
port (A: in std_logic_vector (1 downto 0);
      B: out std_logic_vector (2 downto 0));
        end Bin_Dec;
architecture solution of Bin_Dec is
begin


with A select
 
B<="000" when "00", --0
	"100" when "01", --1
	"110" when "10", --2
	"111" when "11", --3

end solution;
