# A80/PIO
< [A80][4600]
 
## Programmable I/O Pins
Port Bank A  
---  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PA00``][4603]``` `` | \-  | I/O  | [ERXD3][4604] | _reserved_ | [UART1_TX][4605] | _reserved_ | [PA_EINT0][4606] | _reserved_  
`[PA01``][4607]``` `` | \-  | I/O  | [ERXD2][4604] | _reserved_ | [UART1_RX][4605] | _reserved_ | [PA_EINT1][4606] | _reserved_  
`[PA02``][4608]``` `` | \-  | I/O  | [ERXD1][4604] | _reserved_ | [UART1_RTS][4605] | _reserved_ | [PA_EINT2][4606] | _reserved_  
`[PA03``][4609]``` `` | \-  | I/O  | [ERXD0][4604] | _reserved_ | [UART1_CTS][4605] | _reserved_ | [PA_EINT3][4606] | _reserved_  
`[PA04``][4610]``` `` | \-  | I/O  | [ERXCK][4604] | _reserved_ | [UART1_DTR][4605] | _reserved_ | [PA_EINT4][4606] | _reserved_  
`[PA05``][4611]``` `` | \-  | I/O  | [ERXDV][4604] | _reserved_ | [UART1_DSR][4605] | _reserved_ | [PA_EINT5][4606] | _reserved_  
`[PA06``][4612]``` `` | \-  | I/O  | [ERXERR][4604] | _reserved_ | [UART1_DCD][4605] | _reserved_ | [PA_EINT6][4606] | _reserved_  
`[PA07``][4613]``` `` | \-  | I/O  | [ETXD3][4604] | _reserved_ | [UART1_RING][4605] | _reserved_ | [PA_EINT7][4606] | _reserved_  
`[PA08``][4614]``` `` | \-  | I/O  | [ETXD2][4604] | _reserved_ | [ECLK_IN0][4615] | _reserved_ | [PA_EINT8][4606] | _reserved_  
`[PA09``][4616]``` `` | \-  | I/O  | [ETXD1][4604] | _reserved_ | [ECLK_IN1][4615] | _reserved_ | [PA_EINT9][4606] | _reserved_  
`[PA10``][4617]``` `` | \-  | I/O  | [ETXD0][4604] | _reserved_ | [CLKA_OUT][4618] | _reserved_ | [PA_EINT10][4606] | _reserved_  
`[PA11``][4619]``` `` | \-  | I/O  | [ECRS][4604] | _reserved_ | [CLKB_OUT][4620] | _reserved_ | [PA_EINT11][4606] | _reserved_  
`[PA12``][4621]``` `` | \-  | I/O  | [ETXCK][4604] | _reserved_ | [PWM3_P][4622] | _reserved_ | [PA_EINT12][4606] | _reserved_  
`[PA13``][4623]``` `` | \-  | I/O  | [ETXEN][4604] | _reserved_ | [PWM3_N][4622] | _reserved_ | [PA_EINT13][4606] | _reserved_  
`[PA14``][4624]``` `` | \-  | I/O  | [ETXERR][4604] | _reserved_ | [SPI1_CSO][4625] | _reserved_ | [PA_EINT14][4606] | _reserved_  
`[PA15``][4626]``` `` | \-  | I/O  | [ECOL][4604] | _reserved_ | [SPI1_CLK][4625] | _reserved_ | [PA_EINT15][4606] | _reserved_  
`[PA16``][4627]``` `` | \-  | I/O  | [EMDC][4604] | _reserved_ | [SPI1_MOSI][4625] | _reserved_ | [PA_EINT16][4606] | _reserved_  
`[PA17``][4628]``` `` | \-  | I/O  | [EMDIO][4604] | _reserved_ | [SPI1_MISO][4625] | _reserved_ | [PA_EINT17][4606] | _reserved_   
  
Port Bank B  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PB00``][4629]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB01``][4630]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB02``][4631]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB03``][4632]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB04``][4633]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB05``][4634]``` `` | \-  | I/O  | _reserved_ | [UART3_TX][4605] | _reserved_ | _reserved_ | [PB_EINT5][4606] | _reserved_  
`[PB06``][4635]``` `` | \-  | I/O  | _reserved_ | [UART3_RX][4605] | _reserved_ | _reserved_ | [PB_EINT6][4606] | _reserved_  
`[PB07``][4636]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB08``][4637]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB09``][4638]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB10``][4639]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB11``][4640]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB12``][4641]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB13``][4642]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PB14``][4643]``` `` | \-  | I/O  | _reserved_ | [MCSI_MCLK][4644] | _reserved_ | _reserved_ | [PB_EINT14][4606] | _reserved_  
`[PB15``][4645]``` `` | \-  | I/O  | _reserved_ | [MCSI_SCK][4644] | [TWI4_SCK][4646] | _reserved_ | [PB_EINT15][4606] | _reserved_  
`[PB16``][4647]``` `` | \-  | I/O  | _reserved_ | [MCSI_SDA][4644] | [TWI4_SDA][4646] | _reserved_ | [PB_EINT16][4606] | _reserved_  
`[PB17``][4648]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_   
  
Port Bank C  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PC00``][4649]``` `` | \-  | I/O  | [NAND0_WE][4650] | [SPI0_MOSI][4625] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC01``][4651]``` `` | \-  | I/O  | [NAND0_ALE][4650] | [SPI0_MISO][4625] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC02``][4652]``` `` | \-  | I/O  | [NAND0_CLE][4650] | [SPI0_CLK][4625] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC03``][4653]``` `` | \-  | I/O  | [NAND0_CE1][4650] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC04``][4654]``` `` | \-  | I/O  | [NAND0_CE0][4650] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC05``][4655]``` `` | \-  | I/O  | [NAND0_RE][4650] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC06``][4656]``` `` | \-  | I/O  | [NAND0_RB0][4650] | [SDC2_CMD][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC07``][4658]``` `` | \-  | I/O  | [NAND0_RB1][4650] | [SDC2_CLK][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC08``][4659]``` `` | \-  | I/O  | [NAND0_DQ0][4650] | [SDC2_D0][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC09``][4660]``` `` | \-  | I/O  | [NAND0_DQ1][4650] | [SDC2_D1][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC10``][4661]``` `` | \-  | I/O  | [NAND0_DQ2][4650] | [SDC2_D2][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC11``][4662]``` `` | \-  | I/O  | [NAND0_DQ3][4650] | [SDC2_D3][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC12``][4663]``` `` | \-  | I/O  | [NAND0_DQ4][4650] | [SDC2_D4][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC13``][4664]``` `` | \-  | I/O  | [NAND0_DQ5][4650] | [SDC2_D5][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC14``][4665]``` `` | \-  | I/O  | [NAND0_DQ6][4650] | [SDC2_D6][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC15``][4666]``` `` | \-  | I/O  | [NAND0_DQ7][4650] | [SDC2_D7][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC16``][4667]``` `` | \-  | I/O  | [NAND0_DQS][4650] | [SDC2_RST][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC17``][4668]``` `` | \-  | I/O  | [NAND0_CE2][4650] | [NAND0_RE_B][4650] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC18``][4669]``` `` | \-  | I/O  | [NAND0_CE3][4650] | [NAND0_DQS_B][4650] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PC19``][4670]``` `` | \-  | I/O  | _reserved_ | [SPI0_CS0][4625] | _reserved_ | _reserved_ | _reserved_ | _reserved_   
  
Port Bank D  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PD00``][4671]``` `` | \-  | I/O  | [LCD_D0][4672] | [LVDS0_VP0][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD01``][4674]``` `` | \-  | I/O  | [LCD_D1][4672] | [LVDS0_VN0][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD02``][4675]``` `` | \-  | I/O  | [LCD_D2][4672] | [LVDS0_VP1][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD03``][4676]``` `` | \-  | I/O  | [LCD_D3][4672] | [LVDS0_VN1][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD04``][4677]``` `` | \-  | I/O  | [LCD_D4][4672] | [LVDS0_VP2][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD05``][4678]``` `` | \-  | I/O  | [LCD_D5][4672] | [LVDS0_VN2][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD06``][4679]``` `` | \-  | I/O  | [LCD_D6][4672] | [LVDS0_VPC][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD07``][4680]``` `` | \-  | I/O  | [LCD_D7][4672] | [LVDS0_VNC][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD08``][4681]``` `` | \-  | I/O  | [LCD_D8][4672] | [LVDS0_VP3][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD09``][4682]``` `` | \-  | I/O  | [LCD_D9][4672] | [LVDS0_VN3][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD10``][4683]``` `` | \-  | I/O  | [LCD_D10][4672] | [LVDS1_VP0][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD11``][4684]``` `` | \-  | I/O  | [LCD_D11][4672] | [LVDS1_VN0][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD12``][4685]``` `` | \-  | I/O  | [LCD_D12][4672] | [LVDS1_VP1][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD13``][4686]``` `` | \-  | I/O  | [LCD_D13][4672] | [LVDS1_VN1][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD14``][4687]``` `` | \-  | I/O  | [LCD_D14][4672] | [LVDS1_VP2][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD15``][4688]``` `` | \-  | I/O  | [LCD_D15][4672] | [LVDS1_VN2][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD16``][4689]``` `` | \-  | I/O  | [LCD_D16][4672] | [LVDS1_VPC][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD17``][4690]``` `` | \-  | I/O  | [LCD_D17][4672] | [LVDS1_VNC][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD18``][4691]``` `` | \-  | I/O  | [LCD_D18][4672] | [LVDS1_VP3][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD19``][4692]``` `` | \-  | I/O  | [LCD_D19][4672] | [LVDS1_VN3][4673] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD20``][4693]``` `` | \-  | I/O  | [LCD_D20][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD21``][4694]``` `` | \-  | I/O  | [LCD_D21][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD22``][4695]``` `` | \-  | I/O  | [LCD_D22][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD23``][4696]``` `` | \-  | I/O  | [LCD_D23][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD24``][4697]``` `` | \-  | I/O  | [LCD_CLK][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD25``][4698]``` `` | \-  | I/O  | [LCD_DE][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD26``][4699]``` `` | \-  | I/O  | [LCD_HSYNC][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PD27``][4700]``` `` | \-  | I/O  | [LCD_VSYNC][4672] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_   
  
Port Bank E  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PE00``][4701]``` `` | \-  | I/O  | [CSI_PCLK][4702] | [TS_CLK][4703] | _reserved_ | _reserved_ | [PE_EINT0][4606] | _reserved_  
`[PE01``][4704]``` `` | \-  | I/O  | [CSI_MCLK][4702] | [TS_ERR][4703] | _reserved_ | _reserved_ | [PE_EINT1][4606] | _reserved_  
`[PE02``][4705]``` `` | \-  | I/O  | [CSI_HSYNC][4702] | [TS_SYNC][4703] | _reserved_ | _reserved_ | [PE_EINT2][4606] | _reserved_  
`[PE03``][4706]``` `` | \-  | I/O  | [CSI_VSYNC][4702] | [TS_DVLD][4703] | _reserved_ | _reserved_ | [PE_EINT3][4606] | _reserved_  
`[PE04``][4707]``` `` | \-  | I/O  | [CSI_D0][4702] | [SPI2_CSO][4625] | [UART5_TX][4605] | _reserved_ | [PE_EINT4][4606] | _reserved_  
`[PE05``][4708]``` `` | \-  | I/O  | [CSI_D1][4702] | [SPI2_CLK][4625] | [UART5_RX][4605] | _reserved_ | [PE_EINT5][4606] | _reserved_  
`[PE06``][4709]``` `` | \-  | I/O  | [CSI_D2][4702] | [SPI2_MOSI][4625] | [UART5_RTS][4605] | _reserved_ | [PE_EINT6][4606] | _reserved_  
`[PE07``][4710]``` `` | \-  | I/O  | [CSI_D3][4702] | [SPI2_MISO][4625] | [UART5_CTS][4605] | _reserved_ | [PE_EINT7][4606] | _reserved_  
`[PE08``][4711]``` `` | \-  | I/O  | [CSI_D4][4702] | [TS_D0][4703] | _reserved_ | _reserved_ | [PE_EINT8][4606] | _reserved_  
`[PE09``][4712]``` `` | \-  | I/O  | [CSI_D5][4702] | [TS_D1][4703] | _reserved_ | _reserved_ | [PE_EINT9][4606] | _reserved_  
`[PE10``][4713]``` `` | \-  | I/O  | [CSI_D6][4702] | [TS_D2][4703] | _reserved_ | _reserved_ | [PE_EINT10][4606] | _reserved_  
`[PE11``][4714]``` `` | \-  | I/O  | [CSI_D7][4702] | [TS_D3][4703] | _reserved_ | _reserved_ | [PE_EINT11][4606] | _reserved_  
`[PE12``][4715]``` `` | \-  | I/O  | [CSI_D8][4702] | [TS_D4][4703] | _reserved_ | _reserved_ | [PE_EINT12][4606] | _reserved_  
`[PE13``][4716]``` `` | \-  | I/O  | [CSI_D9][4702] | [TS_D5][4703] | _reserved_ | _reserved_ | [PE_EINT13][4606] | _reserved_  
`[PE14``][4717]``` `` | \-  | I/O  | [CSI_D10][4702] | [TS_D6][4703] | _reserved_ | _reserved_ | [PE_EINT14][4606] | _reserved_  
`[PE15``][4718]``` `` | \-  | I/O  | [CSI_D11][4702] | [TS_D7][4703] | _reserved_ | _reserved_ | [PE_EINT15][4606] | _reserved_  
`[PE16``][4719]``` `` | \-  | I/O  | [CSI_SCK][4702] | [TWI4_SCK][4646] | _reserved_ | _reserved_ | [PE_EINT16][4606] | _reserved_  
`[PE17``][4720]``` `` | \-  | I/O  | [CSI_SDA][4702] | [TWI4_SDA][4646] | _reserved_ | _reserved_ | [PE_EINT17][4606] | _reserved_   
  
Port Bank F  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PF00``][4721]``` `` | \-  | I/O  | [SDC0_D1][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PF01``][4722]``` `` | \-  | I/O  | [SDC0_D0][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PF02``][4723]``` `` | \-  | I/O  | [SDC0_CLK][4657] | _reserved_ | [UART0_TX][4605] | _reserved_ | _reserved_ | _reserved_  
`[PF03``][4724]``` `` | \-  | I/O  | [SDC0_CMD][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PF04``][4725]``` `` | \-  | I/O  | [SDC0_D3][4657] | _reserved_ | [UART0_RX][4605] | _reserved_ | _reserved_ | _reserved_  
`[PF05``][4726]``` `` | \-  | I/O  | [SDC0_D2][4657] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_   
  
Port Bank G  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PG00``][4727]``` `` | \-  | I/O  | [SDC1_CLK][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT0][4606] | _reserved_  
`[PG01``][4728]``` `` | \-  | I/O  | [SDC1_CMD][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT1][4606] | _reserved_  
`[PG02``][4729]``` `` | \-  | I/O  | [SDC1_D0][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT2][4606] | _reserved_  
`[PG03``][4730]``` `` | \-  | I/O  | [SDC1_D1][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT3][4606] | _reserved_  
`[PG04``][4731]``` `` | \-  | I/O  | [SDC1_D2][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT4][4606] | _reserved_  
`[PG05``][4732]``` `` | \-  | I/O  | [SDC1_D3][4657] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT5][4606] | _reserved_  
`[PG06``][4733]``` `` | \-  | I/O  | [UART2_TX][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT6][4606] | _reserved_  
`[PG07``][4734]``` `` | \-  | I/O  | [UART2_RX][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT7][4606] | _reserved_  
`[PG08``][4735]``` `` | \-  | I/O  | [UART2_RTS][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT8][4606] | _reserved_  
`[PG09``][4736]``` `` | \-  | I/O  | [UART2_CTS][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT9][4606] | _reserved_  
`[PG10``][4737]``` `` | \-  | I/O  | [TWI3_SCK][4646] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT10][4606] | _reserved_  
`[PG11``][4738]``` `` | \-  | I/O  | [TWI3_SDA][4646] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT11][4606] | _reserved_  
`[PG12``][4739]``` `` | \-  | I/O  | [UART4_TX][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT12][4606] | _reserved_  
`[PG13``][4740]``` `` | \-  | I/O  | [UART4_RX][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT13][4606] | _reserved_  
`[PG14``][4741]``` `` | \-  | I/O  | [UART4_RTS][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT14][4606] | _reserved_  
`[PG15``][4742]``` `` | \-  | I/O  | [UART4_CTS][4605] | _reserved_ | _reserved_ | _reserved_ | [PG_EINT15][4606] | _reserved_   
  
Port Bank H  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PH00``][4743]``` `` | \-  | I/O  | [TWI0_SCK][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH01``][4744]``` `` | \-  | I/O  | [TWI0_SDA][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH02``][4745]``` `` | \-  | I/O  | [TWI1_SCK][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH03``][4746]``` `` | \-  | I/O  | [TWI1_SDA][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH04``][4747]``` `` | \-  | I/O  | [TWI2_SCK][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH05``][4748]``` `` | \-  | I/O  | [TWI2_SDA][4646] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH06``][4749]``` `` | \-  | I/O  | [PWM0][4622] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH08``][4750]``` `` | \-  | I/O  | _reserved_ | [PWM1_P][4622] | _reserved_ | _reserved_ | [PH_EINT8][4606] | _reserved_  
`[PH09``][4751]``` `` | \-  | I/O  | _reserved_ | [PWM1_N][4622] | _reserved_ | _reserved_ | [PH_EINT9][4606] | _reserved_  
`[PH10``][4752]``` `` | \-  | I/O  | _reserved_ | [PWM2_P][4622] | _reserved_ | _reserved_ | [PH_EINT10][4606] | _reserved_  
`[PH11``][4753]``` `` | \-  | I/O  | _reserved_ | [PWM2_N][4622] | _reserved_ | _reserved_ | [PH_EINT11][4606] | _reserved_  
`[PH12``][4754]``` `` | \-  | I/O  | [UART0_TX][4605] | [SPI3_CS2][4625] | _reserved_ | _reserved_ | [PH_EINT12][4606] | _reserved_  
`[PH13``][4755]``` `` | \-  | I/O  | [UART0_RX][4605] | [SPI3_CS3][4625] | _reserved_ | _reserved_ | [PH_EINT13][4606] | _reserved_  
`[PH14``][4756]``` `` | \-  | I/O  | [SPI3_CLK][4625] | _reserved_ | _reserved_ | _reserved_ | [PH_EINT14][4606] | _reserved_  
`[PH15``][4757]``` `` | \-  | I/O  | [SPI3_MOSI][4625] | _reserved_ | _reserved_ | _reserved_ | [PH_EINT15][4606] | _reserved_  
`[PH16``][4758]``` `` | \-  | I/O  | [SPI3_MISO][4625] | _reserved_ | _reserved_ | _reserved_ | [PH_EINT16][4606] | _reserved_  
`[PH17``][4759]``` `` | \-  | I/O  | [SPI3_CS0][4625] | _reserved_ | _reserved_ | _reserved_ | [PH_EINT17][4606] | _reserved_  
`[PH18``][4760]``` `` | \-  | I/O  | [SPI3_CS1][4625] | _reserved_ | _reserved_ | _reserved_ | [PH_EINT18][4606] | _reserved_  
`[PH19``][4761]``` `` | \-  | I/O  | [HSCL][4762] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH20``][4763]``` `` | \-  | I/O  | [HSDA][4764] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PH21``][4765]``` `` | \-  | I/O  | [HCEC][4766] | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_   
  
Port Bank L  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PL00``][4767]``` `` | \-  | I/O  | _reserved_ | [S_UART_TX][4605] | _reserved_ | _reserved_ | [S_PL_EINT0][4606] | _reserved_  
`[PL01``][4768]``` `` | \-  | I/O  | _reserved_ | [UART_S_UART_RX][4769] | _reserved_ | _reserved_ | [S_PL_EINT1][4606] | _reserved_  
`[PL02``][4770]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PL_EINT2][4606] | _reserved_  
`[PL03``][4771]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PL_EINT3][4606] | _reserved_  
`[PL04``][4772]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PL_EINT4][4606] | _reserved_  
`[PL05``][4773]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PL_EINT5][4606] | _reserved_  
`[PL06``][4774]``` `` | \-  | I/O  | _reserved_ | [S_CIR_RX][4775] | _reserved_ | _reserved_ | [S_PL_EINT6][4606] | _reserved_  
`[PL07``][4776]``` `` | \-  | I/O  | _reserved_ | [1WIRE][4777] | _reserved_ | _reserved_ | [S_PL_EINT7][4606] | _reserved_  
`[PL08``][4778]``` `` | \-  | I/O  | _reserved_ | [S_PS2_SCK1][4779] | _reserved_ | _reserved_ | [S_PL_EINT8][4606] | _reserved_  
`[PL09``][4780]``` `` | \-  | I/O  | _reserved_ | [S_PS2_SDA1][4779] | _reserved_ | _reserved_ | [S_PL_EINT9][4606] | _reserved_   
  
Port Bank M  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PM00``][4781]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PM_EINT0][4606] | _reserved_  
`[PM01``][4782]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PM_EINT1][4606] | _reserved_  
`[PM02``][4783]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PM_EINT2][4606] | _reserved_  
`[PM03``][4784]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PM_EINT3][4606] | _reserved_  
`[PM04``][4785]``` `` | \-  | I/O  | _reserved_ | [S_I2S1_LRCKR][4786] | _reserved_ | _reserved_ | [S_PM_EINT4][4606] | _reserved_  
`[PM05``][4787]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM06``][4788]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM07``][4789]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM08``][4790]``` `` | \-  | I/O  | _reserved_ | [S_TWI1_SCK][4646] | _reserved_ | _reserved_ | [S_PM_EINT8][4606] | _reserved_  
`[PM09``][4791]``` `` | \-  | I/O  | _reserved_ | [S_TWI1_SDA][4646] | _reserved_ | _reserved_ | [S_PM_EINT9][4606] | _reserved_  
`[PM10``][4792]``` `` | \-  | I/O  | [S_I2S_MCLK][4786] | [S_I2S1_MCLK][4786] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM11``][4793]``` `` | \-  | I/O  | [S_I2S_BCLK][4786] | [S_I2S1_BCLK][4786] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM12``][4794]``` `` | \-  | I/O  | [S_I2S_LRCK][4786] | [S_I2S1_LRCK][4786] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM13``][4795]``` `` | \-  | I/O  | [S_I2S_DIN][4786] | [S_I2S1_DIN][4786] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM14``][4796]``` `` | \-  | I/O  | [S_I2S_DOUT][4786] | [S_I2S1_DOUT0][4786] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PM15``][4797]``` `` | \-  | I/O  | _reserved_ | _reserved_ | _reserved_ | _reserved_ | [S_PM_EINT15][4606] | _reserved_   
  
Port Bank N  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
`[PN00``][4798]``` `` | \-  | I/O  | [S_TWI0_SCK][4646] | [S_RSB_SCK][4799] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
`[PN01``][4800]``` `` | \-  | I/O  | [S_TWI0_SDA][4646] | [S_RSB_SDA][4799] | _reserved_ | _reserved_ | _reserved_ | _reserved_  
## See also
  * [A20/PIO][4801]
  * [A10/PIO][4802]
  * [A13/PIO][4803]
