Design, implementation and verification of UART using Verilog and testbench on Vivado.
