# RV64 Single Cycle

 Single-cycle RISC V (RV64) processor written in Verilog for an undergraduate course on computer architecture.
 Tested with Xilinx Vivado 2019.
 
 Supported instructions:
 - I-format: ld, addi, jalr
 - S-format: sd
 - R-format: add, sub, and, or, xor, slt
 - SB-format: beq, bne
 - J-Type: jal 
