// Seed: 967721126
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1'b0), .id_1(1 === id_5), .id_2(1), .id_3(id_2)
  );
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  tri   id_6
);
  wand id_8;
  assign id_8 = id_5;
  wire id_9;
  integer id_10;
  uwire id_11;
  assign id_11 = id_8;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10
  );
  assign modCall_1.id_5 = 0;
endmodule
