// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_stream_dout,
        input_stream_num_data_valid,
        input_stream_fifo_cap,
        input_stream_empty_n,
        input_stream_read,
        ROWS_dout,
        ROWS_num_data_valid,
        ROWS_fifo_cap,
        ROWS_empty_n,
        ROWS_read,
        COLS_dout,
        COLS_num_data_valid,
        COLS_fifo_cap,
        COLS_empty_n,
        COLS_read,
        mul1_dout,
        mul1_num_data_valid,
        mul1_fifo_cap,
        mul1_empty_n,
        mul1_read,
        shift1_dout,
        shift1_num_data_valid,
        shift1_fifo_cap,
        shift1_empty_n,
        shift1_read,
        mul2_dout,
        mul2_num_data_valid,
        mul2_fifo_cap,
        mul2_empty_n,
        mul2_read,
        shift2_dout,
        shift2_num_data_valid,
        shift2_fifo_cap,
        shift2_empty_n,
        shift2_read,
        output_stream_din,
        output_stream_num_data_valid,
        output_stream_fifo_cap,
        output_stream_full_n,
        output_stream_write,
        ROWS_c_din,
        ROWS_c_num_data_valid,
        ROWS_c_fifo_cap,
        ROWS_c_full_n,
        ROWS_c_write,
        COLS_c_din,
        COLS_c_num_data_valid,
        COLS_c_fifo_cap,
        COLS_c_full_n,
        COLS_c_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] input_stream_dout;
input  [6:0] input_stream_num_data_valid;
input  [6:0] input_stream_fifo_cap;
input   input_stream_empty_n;
output   input_stream_read;
input  [31:0] ROWS_dout;
input  [1:0] ROWS_num_data_valid;
input  [1:0] ROWS_fifo_cap;
input   ROWS_empty_n;
output   ROWS_read;
input  [31:0] COLS_dout;
input  [1:0] COLS_num_data_valid;
input  [1:0] COLS_fifo_cap;
input   COLS_empty_n;
output   COLS_read;
input  [31:0] mul1_dout;
input  [2:0] mul1_num_data_valid;
input  [2:0] mul1_fifo_cap;
input   mul1_empty_n;
output   mul1_read;
input  [31:0] shift1_dout;
input  [2:0] shift1_num_data_valid;
input  [2:0] shift1_fifo_cap;
input   shift1_empty_n;
output   shift1_read;
input  [31:0] mul2_dout;
input  [2:0] mul2_num_data_valid;
input  [2:0] mul2_fifo_cap;
input   mul2_empty_n;
output   mul2_read;
input  [31:0] shift2_dout;
input  [2:0] shift2_num_data_valid;
input  [2:0] shift2_fifo_cap;
input   shift2_empty_n;
output   shift2_read;
output  [255:0] output_stream_din;
input  [6:0] output_stream_num_data_valid;
input  [6:0] output_stream_fifo_cap;
input   output_stream_full_n;
output   output_stream_write;
output  [31:0] ROWS_c_din;
input  [1:0] ROWS_c_num_data_valid;
input  [1:0] ROWS_c_fifo_cap;
input   ROWS_c_full_n;
output   ROWS_c_write;
output  [31:0] COLS_c_din;
input  [1:0] COLS_c_num_data_valid;
input  [1:0] COLS_c_fifo_cap;
input   COLS_c_full_n;
output   COLS_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_stream_read;
reg ROWS_read;
reg COLS_read;
reg mul1_read;
reg shift1_read;
reg mul2_read;
reg shift2_read;
reg[255:0] output_stream_din;
reg output_stream_write;
reg ROWS_c_write;
reg COLS_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_stream_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln43_fu_819_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln68_fu_3415_p2;
reg    ROWS_blk_n;
reg    COLS_blk_n;
reg    mul1_blk_n;
reg    shift1_blk_n;
reg    mul2_blk_n;
reg    shift2_blk_n;
reg    output_stream_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state7;
reg    ROWS_c_blk_n;
reg    COLS_c_blk_n;
reg   [7:0] reg_591;
reg   [7:0] reg_595;
reg   [7:0] reg_599;
reg   [7:0] reg_603;
reg   [7:0] reg_607;
reg   [7:0] reg_611;
reg   [7:0] reg_615;
reg   [7:0] reg_619;
reg   [7:0] reg_623;
reg   [7:0] reg_627;
reg   [7:0] reg_631;
reg   [7:0] reg_635;
reg   [7:0] reg_639;
reg   [7:0] reg_643;
reg   [7:0] reg_647;
reg   [7:0] reg_651;
reg   [7:0] reg_655;
reg   [7:0] reg_659;
reg   [7:0] reg_663;
reg   [7:0] reg_667;
reg   [7:0] reg_671;
reg   [7:0] reg_675;
reg   [7:0] reg_679;
reg   [7:0] reg_683;
reg   [7:0] reg_687;
reg   [7:0] reg_691;
reg   [7:0] reg_695;
reg   [7:0] reg_699;
reg   [7:0] reg_703;
reg   [7:0] reg_707;
reg   [7:0] reg_711;
reg   [31:0] shift2_read_reg_5942;
reg   [31:0] mul2_read_reg_5948;
wire   [30:0] empty_fu_715_p1;
reg   [30:0] empty_reg_5953;
reg   [26:0] div_cast_reg_5958;
wire   [0:0] cmp15_fu_771_p2;
reg   [0:0] cmp15_reg_5964;
wire   [63:0] sh_prom_fu_777_p1;
reg   [63:0] sh_prom_reg_6000;
wire  signed [63:0] conv16_fu_781_p1;
reg  signed [63:0] conv16_reg_6036;
wire  signed [63:0] pos_rounding_value_fu_803_p1;
reg  signed [63:0] pos_rounding_value_reg_6072;
wire   [63:0] sh_prom22_fu_807_p1;
reg   [63:0] sh_prom22_reg_6108;
wire   [7:0] temp_fu_830_p1;
reg   [7:0] temp_reg_6147;
wire  signed [63:0] conv72_fu_849_p1;
reg  signed [63:0] conv72_reg_6159;
wire   [0:0] cmp67_fu_871_p2;
reg   [0:0] cmp67_reg_6195;
wire   [63:0] sh_prom69_fu_877_p1;
reg   [63:0] sh_prom69_reg_6231;
wire  signed [63:0] pos_rounding_value_1_fu_899_p1;
reg  signed [63:0] pos_rounding_value_1_reg_6267;
wire   [63:0] sh_prom81_fu_903_p1;
reg   [63:0] sh_prom81_reg_6303;
wire   [63:0] temp_3_fu_932_p2;
reg   [63:0] temp_3_reg_6339;
wire    ap_CS_fsm_state3;
wire   [63:0] temp_9_fu_958_p2;
reg   [63:0] temp_9_reg_6344;
wire   [63:0] temp_43_fu_984_p2;
reg   [63:0] temp_43_reg_6349;
wire   [63:0] temp_48_fu_1010_p2;
reg   [63:0] temp_48_reg_6354;
wire   [63:0] temp_53_fu_1036_p2;
reg   [63:0] temp_53_reg_6359;
wire   [63:0] temp_58_fu_1062_p2;
reg   [63:0] temp_58_reg_6364;
wire   [63:0] temp_63_fu_1088_p2;
reg   [63:0] temp_63_reg_6369;
wire   [63:0] temp_68_fu_1114_p2;
reg   [63:0] temp_68_reg_6374;
wire   [63:0] temp_73_fu_1140_p2;
reg   [63:0] temp_73_reg_6379;
wire   [63:0] temp_78_fu_1166_p2;
reg   [63:0] temp_78_reg_6384;
wire   [63:0] temp_83_fu_1192_p2;
reg   [63:0] temp_83_reg_6389;
wire   [63:0] temp_88_fu_1218_p2;
reg   [63:0] temp_88_reg_6394;
wire   [63:0] temp_93_fu_1244_p2;
reg   [63:0] temp_93_reg_6399;
wire   [63:0] temp_98_fu_1270_p2;
reg   [63:0] temp_98_reg_6404;
wire   [63:0] temp_103_fu_1296_p2;
reg   [63:0] temp_103_reg_6409;
wire   [63:0] temp_108_fu_1322_p2;
reg   [63:0] temp_108_reg_6414;
wire   [63:0] temp_113_fu_1348_p2;
reg   [63:0] temp_113_reg_6419;
wire   [63:0] temp_118_fu_1374_p2;
reg   [63:0] temp_118_reg_6424;
wire   [63:0] temp_123_fu_1400_p2;
reg   [63:0] temp_123_reg_6429;
wire   [63:0] temp_128_fu_1426_p2;
reg   [63:0] temp_128_reg_6434;
wire   [63:0] temp_133_fu_1452_p2;
reg   [63:0] temp_133_reg_6439;
wire   [63:0] temp_138_fu_1478_p2;
reg   [63:0] temp_138_reg_6444;
wire   [63:0] temp_143_fu_1504_p2;
reg   [63:0] temp_143_reg_6449;
wire   [63:0] temp_148_fu_1530_p2;
reg   [63:0] temp_148_reg_6454;
wire   [63:0] temp_153_fu_1556_p2;
reg   [63:0] temp_153_reg_6459;
wire   [63:0] temp_158_fu_1582_p2;
reg   [63:0] temp_158_reg_6464;
wire   [63:0] temp_163_fu_1608_p2;
reg   [63:0] temp_163_reg_6469;
wire   [63:0] temp_168_fu_1634_p2;
reg   [63:0] temp_168_reg_6474;
wire   [63:0] temp_194_fu_1660_p2;
reg   [63:0] temp_194_reg_6479;
wire   [63:0] temp_200_fu_1686_p2;
reg   [63:0] temp_200_reg_6484;
wire   [63:0] temp_207_fu_1712_p2;
reg   [63:0] temp_207_reg_6489;
wire   [63:0] temp_212_fu_1738_p2;
reg   [63:0] temp_212_reg_6494;
wire   [7:0] temp_222_fu_3426_p1;
reg   [7:0] temp_222_reg_6502;
wire   [63:0] temp_226_fu_3455_p2;
reg   [63:0] temp_226_reg_6507;
wire    ap_CS_fsm_state6;
wire   [63:0] temp_232_fu_3481_p2;
reg   [63:0] temp_232_reg_6512;
wire   [63:0] temp_238_fu_3507_p2;
reg   [63:0] temp_238_reg_6517;
wire   [63:0] temp_244_fu_3533_p2;
reg   [63:0] temp_244_reg_6522;
wire   [63:0] temp_250_fu_3559_p2;
reg   [63:0] temp_250_reg_6527;
wire   [63:0] temp_256_fu_3585_p2;
reg   [63:0] temp_256_reg_6532;
wire   [63:0] temp_262_fu_3611_p2;
reg   [63:0] temp_262_reg_6537;
wire   [63:0] temp_268_fu_3637_p2;
reg   [63:0] temp_268_reg_6542;
wire   [63:0] temp_274_fu_3663_p2;
reg   [63:0] temp_274_reg_6547;
wire   [63:0] temp_280_fu_3689_p2;
reg   [63:0] temp_280_reg_6552;
wire   [63:0] temp_286_fu_3715_p2;
reg   [63:0] temp_286_reg_6557;
wire   [63:0] temp_292_fu_3741_p2;
reg   [63:0] temp_292_reg_6562;
wire   [63:0] temp_298_fu_3767_p2;
reg   [63:0] temp_298_reg_6567;
wire   [63:0] temp_304_fu_3793_p2;
reg   [63:0] temp_304_reg_6572;
wire   [63:0] temp_310_fu_3819_p2;
reg   [63:0] temp_310_reg_6577;
wire   [63:0] temp_316_fu_3845_p2;
reg   [63:0] temp_316_reg_6582;
wire   [63:0] temp_322_fu_3871_p2;
reg   [63:0] temp_322_reg_6587;
wire   [63:0] temp_328_fu_3897_p2;
reg   [63:0] temp_328_reg_6592;
wire   [63:0] temp_334_fu_3923_p2;
reg   [63:0] temp_334_reg_6597;
wire   [63:0] temp_340_fu_3949_p2;
reg   [63:0] temp_340_reg_6602;
wire   [63:0] temp_346_fu_3975_p2;
reg   [63:0] temp_346_reg_6607;
wire   [63:0] temp_352_fu_4001_p2;
reg   [63:0] temp_352_reg_6612;
wire   [63:0] temp_358_fu_4027_p2;
reg   [63:0] temp_358_reg_6617;
wire   [63:0] temp_364_fu_4053_p2;
reg   [63:0] temp_364_reg_6622;
wire   [63:0] temp_370_fu_4079_p2;
reg   [63:0] temp_370_reg_6627;
wire   [63:0] temp_376_fu_4105_p2;
reg   [63:0] temp_376_reg_6632;
wire   [63:0] temp_382_fu_4131_p2;
reg   [63:0] temp_382_reg_6637;
wire   [63:0] temp_388_fu_4157_p2;
reg   [63:0] temp_388_reg_6642;
wire   [63:0] temp_394_fu_4183_p2;
reg   [63:0] temp_394_reg_6647;
wire   [63:0] temp_400_fu_4209_p2;
reg   [63:0] temp_400_reg_6652;
wire   [63:0] temp_407_fu_4235_p2;
reg   [63:0] temp_407_reg_6657;
wire   [63:0] temp_413_fu_4261_p2;
reg   [63:0] temp_413_reg_6662;
reg   [26:0] i_fu_208;
wire   [26:0] add_ln43_fu_824_p2;
reg    ap_block_state2;
reg    ap_block_state1;
reg   [26:0] i_1_fu_212;
wire   [26:0] add_ln68_fu_3420_p2;
reg    ap_block_state5;
wire   [255:0] or_ln62_s_fu_3343_p33;
wire   [255:0] or_ln89_s_fu_5866_p33;
wire   [0:0] icmp_ln37_fu_723_p2;
wire   [30:0] empty_42_fu_719_p1;
wire   [30:0] right_shift_fu_729_p3;
wire   [31:0] sub_ln38_fu_741_p2;
wire   [31:0] mul_fu_755_p2;
wire   [31:0] left_shift_fu_747_p3;
wire   [31:0] zext_ln37_fu_737_p1;
wire   [31:0] sub18_fu_791_p2;
wire   [31:0] pos_rounding_value_2_fu_797_p2;
wire   [31:0] total_right_shift_fu_785_p2;
wire   [0:0] cmp56_fu_839_p2;
wire   [30:0] right_shift_1_fu_852_p3;
wire   [31:0] sub64_fu_844_p2;
wire   [31:0] left_shift_1_fu_863_p3;
wire   [31:0] right_shift_1_cast_fu_859_p1;
wire   [31:0] sub77_fu_887_p2;
wire   [31:0] pos_rounding_value_3_fu_893_p2;
wire   [31:0] total_right_shift_1_fu_881_p2;
wire  signed [63:0] sext_ln541_fu_912_p1;
wire   [63:0] shl_ln50_fu_915_p2;
wire  signed [63:0] temp_2_fu_927_p0;
wire  signed [31:0] temp_2_fu_927_p1;
wire   [63:0] temp_2_fu_927_p2;
wire  signed [63:0] sext_ln541_1_fu_937_p1;
wire   [63:0] shl_ln50_1_fu_941_p2;
wire  signed [63:0] temp_8_fu_953_p0;
wire  signed [31:0] temp_8_fu_953_p1;
wire   [63:0] temp_8_fu_953_p2;
wire  signed [63:0] sext_ln541_2_fu_963_p1;
wire   [63:0] shl_ln50_2_fu_967_p2;
wire  signed [63:0] temp_42_fu_979_p0;
wire  signed [31:0] temp_42_fu_979_p1;
wire   [63:0] temp_42_fu_979_p2;
wire  signed [63:0] sext_ln541_3_fu_989_p1;
wire   [63:0] shl_ln50_3_fu_993_p2;
wire  signed [63:0] temp_47_fu_1005_p0;
wire  signed [31:0] temp_47_fu_1005_p1;
wire   [63:0] temp_47_fu_1005_p2;
wire  signed [63:0] sext_ln541_4_fu_1015_p1;
wire   [63:0] shl_ln50_4_fu_1019_p2;
wire  signed [63:0] temp_52_fu_1031_p0;
wire  signed [31:0] temp_52_fu_1031_p1;
wire   [63:0] temp_52_fu_1031_p2;
wire  signed [63:0] sext_ln541_5_fu_1041_p1;
wire   [63:0] shl_ln50_5_fu_1045_p2;
wire  signed [63:0] temp_57_fu_1057_p0;
wire  signed [31:0] temp_57_fu_1057_p1;
wire   [63:0] temp_57_fu_1057_p2;
wire  signed [63:0] sext_ln541_6_fu_1067_p1;
wire   [63:0] shl_ln50_6_fu_1071_p2;
wire  signed [63:0] temp_62_fu_1083_p0;
wire  signed [31:0] temp_62_fu_1083_p1;
wire   [63:0] temp_62_fu_1083_p2;
wire  signed [63:0] sext_ln541_7_fu_1093_p1;
wire   [63:0] shl_ln50_7_fu_1097_p2;
wire  signed [63:0] temp_67_fu_1109_p0;
wire  signed [31:0] temp_67_fu_1109_p1;
wire   [63:0] temp_67_fu_1109_p2;
wire  signed [63:0] sext_ln541_8_fu_1119_p1;
wire   [63:0] shl_ln50_8_fu_1123_p2;
wire  signed [63:0] temp_72_fu_1135_p0;
wire  signed [31:0] temp_72_fu_1135_p1;
wire   [63:0] temp_72_fu_1135_p2;
wire  signed [63:0] sext_ln541_9_fu_1145_p1;
wire   [63:0] shl_ln50_9_fu_1149_p2;
wire  signed [63:0] temp_77_fu_1161_p0;
wire  signed [31:0] temp_77_fu_1161_p1;
wire   [63:0] temp_77_fu_1161_p2;
wire  signed [63:0] sext_ln541_10_fu_1171_p1;
wire   [63:0] shl_ln50_10_fu_1175_p2;
wire  signed [63:0] temp_82_fu_1187_p0;
wire  signed [31:0] temp_82_fu_1187_p1;
wire   [63:0] temp_82_fu_1187_p2;
wire  signed [63:0] sext_ln541_11_fu_1197_p1;
wire   [63:0] shl_ln50_11_fu_1201_p2;
wire  signed [63:0] temp_87_fu_1213_p0;
wire  signed [31:0] temp_87_fu_1213_p1;
wire   [63:0] temp_87_fu_1213_p2;
wire  signed [63:0] sext_ln541_12_fu_1223_p1;
wire   [63:0] shl_ln50_12_fu_1227_p2;
wire  signed [63:0] temp_92_fu_1239_p0;
wire  signed [31:0] temp_92_fu_1239_p1;
wire   [63:0] temp_92_fu_1239_p2;
wire  signed [63:0] sext_ln541_13_fu_1249_p1;
wire   [63:0] shl_ln50_13_fu_1253_p2;
wire  signed [63:0] temp_97_fu_1265_p0;
wire  signed [31:0] temp_97_fu_1265_p1;
wire   [63:0] temp_97_fu_1265_p2;
wire  signed [63:0] sext_ln541_14_fu_1275_p1;
wire   [63:0] shl_ln50_14_fu_1279_p2;
wire  signed [63:0] temp_102_fu_1291_p0;
wire  signed [31:0] temp_102_fu_1291_p1;
wire   [63:0] temp_102_fu_1291_p2;
wire  signed [63:0] sext_ln541_15_fu_1301_p1;
wire   [63:0] shl_ln50_15_fu_1305_p2;
wire  signed [63:0] temp_107_fu_1317_p0;
wire  signed [31:0] temp_107_fu_1317_p1;
wire   [63:0] temp_107_fu_1317_p2;
wire  signed [63:0] sext_ln541_16_fu_1327_p1;
wire   [63:0] shl_ln50_16_fu_1331_p2;
wire  signed [63:0] temp_112_fu_1343_p0;
wire  signed [31:0] temp_112_fu_1343_p1;
wire   [63:0] temp_112_fu_1343_p2;
wire  signed [63:0] sext_ln541_17_fu_1353_p1;
wire   [63:0] shl_ln50_17_fu_1357_p2;
wire  signed [63:0] temp_117_fu_1369_p0;
wire  signed [31:0] temp_117_fu_1369_p1;
wire   [63:0] temp_117_fu_1369_p2;
wire  signed [63:0] sext_ln541_18_fu_1379_p1;
wire   [63:0] shl_ln50_18_fu_1383_p2;
wire  signed [63:0] temp_122_fu_1395_p0;
wire  signed [31:0] temp_122_fu_1395_p1;
wire   [63:0] temp_122_fu_1395_p2;
wire  signed [63:0] sext_ln541_19_fu_1405_p1;
wire   [63:0] shl_ln50_19_fu_1409_p2;
wire  signed [63:0] temp_127_fu_1421_p0;
wire  signed [31:0] temp_127_fu_1421_p1;
wire   [63:0] temp_127_fu_1421_p2;
wire  signed [63:0] sext_ln541_20_fu_1431_p1;
wire   [63:0] shl_ln50_20_fu_1435_p2;
wire  signed [63:0] temp_132_fu_1447_p0;
wire  signed [31:0] temp_132_fu_1447_p1;
wire   [63:0] temp_132_fu_1447_p2;
wire  signed [63:0] sext_ln541_21_fu_1457_p1;
wire   [63:0] shl_ln50_21_fu_1461_p2;
wire  signed [63:0] temp_137_fu_1473_p0;
wire  signed [31:0] temp_137_fu_1473_p1;
wire   [63:0] temp_137_fu_1473_p2;
wire  signed [63:0] sext_ln541_22_fu_1483_p1;
wire   [63:0] shl_ln50_22_fu_1487_p2;
wire  signed [63:0] temp_142_fu_1499_p0;
wire  signed [31:0] temp_142_fu_1499_p1;
wire   [63:0] temp_142_fu_1499_p2;
wire  signed [63:0] sext_ln541_23_fu_1509_p1;
wire   [63:0] shl_ln50_23_fu_1513_p2;
wire  signed [63:0] temp_147_fu_1525_p0;
wire  signed [31:0] temp_147_fu_1525_p1;
wire   [63:0] temp_147_fu_1525_p2;
wire  signed [63:0] sext_ln541_24_fu_1535_p1;
wire   [63:0] shl_ln50_24_fu_1539_p2;
wire  signed [63:0] temp_152_fu_1551_p0;
wire  signed [31:0] temp_152_fu_1551_p1;
wire   [63:0] temp_152_fu_1551_p2;
wire  signed [63:0] sext_ln541_25_fu_1561_p1;
wire   [63:0] shl_ln50_25_fu_1565_p2;
wire  signed [63:0] temp_157_fu_1577_p0;
wire  signed [31:0] temp_157_fu_1577_p1;
wire   [63:0] temp_157_fu_1577_p2;
wire  signed [63:0] sext_ln541_26_fu_1587_p1;
wire   [63:0] shl_ln50_26_fu_1591_p2;
wire  signed [63:0] temp_162_fu_1603_p0;
wire  signed [31:0] temp_162_fu_1603_p1;
wire   [63:0] temp_162_fu_1603_p2;
wire  signed [63:0] sext_ln541_27_fu_1613_p1;
wire   [63:0] shl_ln50_27_fu_1617_p2;
wire  signed [63:0] temp_167_fu_1629_p0;
wire  signed [31:0] temp_167_fu_1629_p1;
wire   [63:0] temp_167_fu_1629_p2;
wire  signed [63:0] sext_ln541_28_fu_1639_p1;
wire   [63:0] shl_ln50_28_fu_1643_p2;
wire  signed [63:0] temp_193_fu_1655_p0;
wire  signed [31:0] temp_193_fu_1655_p1;
wire   [63:0] temp_193_fu_1655_p2;
wire  signed [63:0] sext_ln541_29_fu_1665_p1;
wire   [63:0] shl_ln50_29_fu_1669_p2;
wire  signed [63:0] temp_198_fu_1681_p0;
wire  signed [31:0] temp_198_fu_1681_p1;
wire   [63:0] temp_198_fu_1681_p2;
wire  signed [63:0] sext_ln541_30_fu_1691_p1;
wire   [63:0] shl_ln50_30_fu_1695_p2;
wire  signed [63:0] temp_205_fu_1707_p0;
wire  signed [31:0] temp_205_fu_1707_p1;
wire   [63:0] temp_205_fu_1707_p2;
wire  signed [63:0] sext_ln541_31_fu_1717_p1;
wire   [63:0] shl_ln50_31_fu_1721_p2;
wire  signed [63:0] temp_211_fu_1733_p0;
wire  signed [31:0] temp_211_fu_1733_p1;
wire   [63:0] temp_211_fu_1733_p2;
wire   [63:0] temp_4_fu_1743_p2;
wire   [25:0] tmp_fu_1751_p4;
wire   [0:0] icmp_ln58_fu_1761_p2;
wire   [32:0] trunc_ln46_fu_1747_p1;
wire   [32:0] temp_5_fu_1767_p3;
wire   [0:0] icmp_ln59_fu_1775_p2;
wire   [7:0] trunc_ln216_fu_1781_p1;
wire   [63:0] temp_10_fu_1793_p2;
wire   [25:0] tmp_1_fu_1801_p4;
wire   [0:0] icmp_ln58_1_fu_1811_p2;
wire   [32:0] trunc_ln46_1_fu_1797_p1;
wire   [32:0] temp_11_fu_1817_p3;
wire   [0:0] icmp_ln59_1_fu_1825_p2;
wire   [7:0] trunc_ln216_1_fu_1831_p1;
wire   [63:0] temp_44_fu_1843_p2;
wire   [25:0] tmp_2_fu_1851_p4;
wire   [0:0] icmp_ln58_2_fu_1861_p2;
wire   [32:0] trunc_ln46_2_fu_1847_p1;
wire   [32:0] temp_45_fu_1867_p3;
wire   [0:0] icmp_ln59_2_fu_1875_p2;
wire   [7:0] trunc_ln216_2_fu_1881_p1;
wire   [63:0] temp_49_fu_1893_p2;
wire   [25:0] tmp_3_fu_1901_p4;
wire   [0:0] icmp_ln58_3_fu_1911_p2;
wire   [32:0] trunc_ln46_3_fu_1897_p1;
wire   [32:0] temp_50_fu_1917_p3;
wire   [0:0] icmp_ln59_3_fu_1925_p2;
wire   [7:0] trunc_ln216_3_fu_1931_p1;
wire   [63:0] temp_54_fu_1943_p2;
wire   [25:0] tmp_4_fu_1951_p4;
wire   [0:0] icmp_ln58_4_fu_1961_p2;
wire   [32:0] trunc_ln46_4_fu_1947_p1;
wire   [32:0] temp_55_fu_1967_p3;
wire   [0:0] icmp_ln59_4_fu_1975_p2;
wire   [7:0] trunc_ln216_4_fu_1981_p1;
wire   [63:0] temp_59_fu_1993_p2;
wire   [25:0] tmp_5_fu_2001_p4;
wire   [0:0] icmp_ln58_5_fu_2011_p2;
wire   [32:0] trunc_ln46_5_fu_1997_p1;
wire   [32:0] temp_60_fu_2017_p3;
wire   [0:0] icmp_ln59_5_fu_2025_p2;
wire   [7:0] trunc_ln216_5_fu_2031_p1;
wire   [63:0] temp_64_fu_2043_p2;
wire   [25:0] tmp_6_fu_2051_p4;
wire   [0:0] icmp_ln58_6_fu_2061_p2;
wire   [32:0] trunc_ln46_6_fu_2047_p1;
wire   [32:0] temp_65_fu_2067_p3;
wire   [0:0] icmp_ln59_6_fu_2075_p2;
wire   [7:0] trunc_ln216_6_fu_2081_p1;
wire   [63:0] temp_69_fu_2093_p2;
wire   [25:0] tmp_7_fu_2101_p4;
wire   [0:0] icmp_ln58_7_fu_2111_p2;
wire   [32:0] trunc_ln46_7_fu_2097_p1;
wire   [32:0] temp_70_fu_2117_p3;
wire   [0:0] icmp_ln59_7_fu_2125_p2;
wire   [7:0] trunc_ln216_7_fu_2131_p1;
wire   [63:0] temp_74_fu_2143_p2;
wire   [25:0] tmp_8_fu_2151_p4;
wire   [0:0] icmp_ln58_8_fu_2161_p2;
wire   [32:0] trunc_ln46_8_fu_2147_p1;
wire   [32:0] temp_75_fu_2167_p3;
wire   [0:0] icmp_ln59_8_fu_2175_p2;
wire   [7:0] trunc_ln216_8_fu_2181_p1;
wire   [63:0] temp_79_fu_2193_p2;
wire   [25:0] tmp_9_fu_2201_p4;
wire   [0:0] icmp_ln58_9_fu_2211_p2;
wire   [32:0] trunc_ln46_9_fu_2197_p1;
wire   [32:0] temp_80_fu_2217_p3;
wire   [0:0] icmp_ln59_9_fu_2225_p2;
wire   [7:0] trunc_ln216_9_fu_2231_p1;
wire   [63:0] temp_84_fu_2243_p2;
wire   [25:0] tmp_10_fu_2251_p4;
wire   [0:0] icmp_ln58_10_fu_2261_p2;
wire   [32:0] trunc_ln46_10_fu_2247_p1;
wire   [32:0] temp_85_fu_2267_p3;
wire   [0:0] icmp_ln59_10_fu_2275_p2;
wire   [7:0] trunc_ln216_10_fu_2281_p1;
wire   [63:0] temp_89_fu_2293_p2;
wire   [25:0] tmp_11_fu_2301_p4;
wire   [0:0] icmp_ln58_11_fu_2311_p2;
wire   [32:0] trunc_ln46_11_fu_2297_p1;
wire   [32:0] temp_90_fu_2317_p3;
wire   [0:0] icmp_ln59_11_fu_2325_p2;
wire   [7:0] trunc_ln216_11_fu_2331_p1;
wire   [63:0] temp_94_fu_2343_p2;
wire   [25:0] tmp_12_fu_2351_p4;
wire   [0:0] icmp_ln58_12_fu_2361_p2;
wire   [32:0] trunc_ln46_12_fu_2347_p1;
wire   [32:0] temp_95_fu_2367_p3;
wire   [0:0] icmp_ln59_12_fu_2375_p2;
wire   [7:0] trunc_ln216_12_fu_2381_p1;
wire   [63:0] temp_99_fu_2393_p2;
wire   [25:0] tmp_13_fu_2401_p4;
wire   [0:0] icmp_ln58_13_fu_2411_p2;
wire   [32:0] trunc_ln46_13_fu_2397_p1;
wire   [32:0] temp_100_fu_2417_p3;
wire   [0:0] icmp_ln59_13_fu_2425_p2;
wire   [7:0] trunc_ln216_13_fu_2431_p1;
wire   [63:0] temp_104_fu_2443_p2;
wire   [25:0] tmp_14_fu_2451_p4;
wire   [0:0] icmp_ln58_14_fu_2461_p2;
wire   [32:0] trunc_ln46_14_fu_2447_p1;
wire   [32:0] temp_105_fu_2467_p3;
wire   [0:0] icmp_ln59_14_fu_2475_p2;
wire   [7:0] trunc_ln216_14_fu_2481_p1;
wire   [63:0] temp_109_fu_2493_p2;
wire   [25:0] tmp_15_fu_2501_p4;
wire   [0:0] icmp_ln58_15_fu_2511_p2;
wire   [32:0] trunc_ln46_15_fu_2497_p1;
wire   [32:0] temp_110_fu_2517_p3;
wire   [0:0] icmp_ln59_15_fu_2525_p2;
wire   [7:0] trunc_ln216_15_fu_2531_p1;
wire   [63:0] temp_114_fu_2543_p2;
wire   [25:0] tmp_16_fu_2551_p4;
wire   [0:0] icmp_ln58_16_fu_2561_p2;
wire   [32:0] trunc_ln46_16_fu_2547_p1;
wire   [32:0] temp_115_fu_2567_p3;
wire   [0:0] icmp_ln59_16_fu_2575_p2;
wire   [7:0] trunc_ln216_16_fu_2581_p1;
wire   [63:0] temp_119_fu_2593_p2;
wire   [25:0] tmp_17_fu_2601_p4;
wire   [0:0] icmp_ln58_17_fu_2611_p2;
wire   [32:0] trunc_ln46_17_fu_2597_p1;
wire   [32:0] temp_120_fu_2617_p3;
wire   [0:0] icmp_ln59_17_fu_2625_p2;
wire   [7:0] trunc_ln216_17_fu_2631_p1;
wire   [63:0] temp_124_fu_2643_p2;
wire   [25:0] tmp_18_fu_2651_p4;
wire   [0:0] icmp_ln58_18_fu_2661_p2;
wire   [32:0] trunc_ln46_18_fu_2647_p1;
wire   [32:0] temp_125_fu_2667_p3;
wire   [0:0] icmp_ln59_18_fu_2675_p2;
wire   [7:0] trunc_ln216_18_fu_2681_p1;
wire   [63:0] temp_129_fu_2693_p2;
wire   [25:0] tmp_19_fu_2701_p4;
wire   [0:0] icmp_ln58_19_fu_2711_p2;
wire   [32:0] trunc_ln46_19_fu_2697_p1;
wire   [32:0] temp_130_fu_2717_p3;
wire   [0:0] icmp_ln59_19_fu_2725_p2;
wire   [7:0] trunc_ln216_19_fu_2731_p1;
wire   [63:0] temp_134_fu_2743_p2;
wire   [25:0] tmp_20_fu_2751_p4;
wire   [0:0] icmp_ln58_20_fu_2761_p2;
wire   [32:0] trunc_ln46_20_fu_2747_p1;
wire   [32:0] temp_135_fu_2767_p3;
wire   [0:0] icmp_ln59_20_fu_2775_p2;
wire   [7:0] trunc_ln216_20_fu_2781_p1;
wire   [63:0] temp_139_fu_2793_p2;
wire   [25:0] tmp_21_fu_2801_p4;
wire   [0:0] icmp_ln58_21_fu_2811_p2;
wire   [32:0] trunc_ln46_21_fu_2797_p1;
wire   [32:0] temp_140_fu_2817_p3;
wire   [0:0] icmp_ln59_21_fu_2825_p2;
wire   [7:0] trunc_ln216_21_fu_2831_p1;
wire   [63:0] temp_144_fu_2843_p2;
wire   [25:0] tmp_22_fu_2851_p4;
wire   [0:0] icmp_ln58_22_fu_2861_p2;
wire   [32:0] trunc_ln46_22_fu_2847_p1;
wire   [32:0] temp_145_fu_2867_p3;
wire   [0:0] icmp_ln59_22_fu_2875_p2;
wire   [7:0] trunc_ln216_22_fu_2881_p1;
wire   [63:0] temp_149_fu_2893_p2;
wire   [25:0] tmp_23_fu_2901_p4;
wire   [0:0] icmp_ln58_23_fu_2911_p2;
wire   [32:0] trunc_ln46_23_fu_2897_p1;
wire   [32:0] temp_150_fu_2917_p3;
wire   [0:0] icmp_ln59_23_fu_2925_p2;
wire   [7:0] trunc_ln216_23_fu_2931_p1;
wire   [63:0] temp_154_fu_2943_p2;
wire   [25:0] tmp_24_fu_2951_p4;
wire   [0:0] icmp_ln58_24_fu_2961_p2;
wire   [32:0] trunc_ln46_24_fu_2947_p1;
wire   [32:0] temp_155_fu_2967_p3;
wire   [0:0] icmp_ln59_24_fu_2975_p2;
wire   [7:0] trunc_ln216_24_fu_2981_p1;
wire   [63:0] temp_159_fu_2993_p2;
wire   [25:0] tmp_25_fu_3001_p4;
wire   [0:0] icmp_ln58_25_fu_3011_p2;
wire   [32:0] trunc_ln46_25_fu_2997_p1;
wire   [32:0] temp_160_fu_3017_p3;
wire   [0:0] icmp_ln59_25_fu_3025_p2;
wire   [7:0] trunc_ln216_25_fu_3031_p1;
wire   [63:0] temp_164_fu_3043_p2;
wire   [25:0] tmp_26_fu_3051_p4;
wire   [0:0] icmp_ln58_26_fu_3061_p2;
wire   [32:0] trunc_ln46_26_fu_3047_p1;
wire   [32:0] temp_165_fu_3067_p3;
wire   [0:0] icmp_ln59_26_fu_3075_p2;
wire   [7:0] trunc_ln216_26_fu_3081_p1;
wire   [63:0] temp_174_fu_3093_p2;
wire   [25:0] tmp_27_fu_3101_p4;
wire   [0:0] icmp_ln58_27_fu_3111_p2;
wire   [32:0] trunc_ln46_27_fu_3097_p1;
wire   [32:0] temp_180_fu_3117_p3;
wire   [0:0] icmp_ln59_27_fu_3125_p2;
wire   [7:0] trunc_ln216_27_fu_3131_p1;
wire   [63:0] temp_195_fu_3143_p2;
wire   [25:0] tmp_28_fu_3151_p4;
wire   [0:0] icmp_ln58_28_fu_3161_p2;
wire   [32:0] trunc_ln46_28_fu_3147_p1;
wire   [32:0] temp_196_fu_3167_p3;
wire   [0:0] icmp_ln59_28_fu_3175_p2;
wire   [7:0] trunc_ln216_28_fu_3181_p1;
wire   [63:0] temp_201_fu_3193_p2;
wire   [25:0] tmp_29_fu_3201_p4;
wire   [0:0] icmp_ln58_29_fu_3211_p2;
wire   [32:0] trunc_ln46_29_fu_3197_p1;
wire   [32:0] temp_202_fu_3217_p3;
wire   [0:0] icmp_ln59_29_fu_3225_p2;
wire   [7:0] trunc_ln216_29_fu_3231_p1;
wire   [63:0] temp_208_fu_3243_p2;
wire   [25:0] tmp_30_fu_3251_p4;
wire   [0:0] icmp_ln58_30_fu_3261_p2;
wire   [32:0] trunc_ln46_30_fu_3247_p1;
wire   [32:0] temp_209_fu_3267_p3;
wire   [0:0] icmp_ln59_30_fu_3275_p2;
wire   [7:0] trunc_ln216_30_fu_3281_p1;
wire   [63:0] temp_214_fu_3293_p2;
wire   [25:0] tmp_31_fu_3301_p4;
wire   [0:0] icmp_ln58_31_fu_3311_p2;
wire   [32:0] trunc_ln46_31_fu_3297_p1;
wire   [32:0] temp_215_fu_3317_p3;
wire   [0:0] icmp_ln59_31_fu_3325_p2;
wire   [7:0] trunc_ln216_31_fu_3331_p1;
wire   [7:0] select_ln216_31_fu_3335_p3;
wire   [7:0] select_ln216_30_fu_3285_p3;
wire   [7:0] select_ln216_29_fu_3235_p3;
wire   [7:0] select_ln216_28_fu_3185_p3;
wire   [7:0] select_ln216_27_fu_3135_p3;
wire   [7:0] select_ln216_26_fu_3085_p3;
wire   [7:0] select_ln216_25_fu_3035_p3;
wire   [7:0] select_ln216_24_fu_2985_p3;
wire   [7:0] select_ln216_23_fu_2935_p3;
wire   [7:0] select_ln216_22_fu_2885_p3;
wire   [7:0] select_ln216_21_fu_2835_p3;
wire   [7:0] select_ln216_20_fu_2785_p3;
wire   [7:0] select_ln216_19_fu_2735_p3;
wire   [7:0] select_ln216_18_fu_2685_p3;
wire   [7:0] select_ln216_17_fu_2635_p3;
wire   [7:0] select_ln216_16_fu_2585_p3;
wire   [7:0] select_ln216_15_fu_2535_p3;
wire   [7:0] select_ln216_14_fu_2485_p3;
wire   [7:0] select_ln216_13_fu_2435_p3;
wire   [7:0] select_ln216_12_fu_2385_p3;
wire   [7:0] select_ln216_11_fu_2335_p3;
wire   [7:0] select_ln216_10_fu_2285_p3;
wire   [7:0] select_ln216_9_fu_2235_p3;
wire   [7:0] select_ln216_8_fu_2185_p3;
wire   [7:0] select_ln216_7_fu_2135_p3;
wire   [7:0] select_ln216_6_fu_2085_p3;
wire   [7:0] select_ln216_5_fu_2035_p3;
wire   [7:0] select_ln216_4_fu_1985_p3;
wire   [7:0] select_ln216_3_fu_1935_p3;
wire   [7:0] select_ln216_2_fu_1885_p3;
wire   [7:0] select_ln216_1_fu_1835_p3;
wire   [7:0] select_ln216_fu_1785_p3;
wire  signed [63:0] sext_ln541_32_fu_3435_p1;
wire   [63:0] temp_223_fu_3438_p2;
wire  signed [63:0] temp_225_fu_3450_p0;
wire  signed [31:0] temp_225_fu_3450_p1;
wire   [63:0] temp_225_fu_3450_p2;
wire  signed [63:0] sext_ln541_33_fu_3460_p1;
wire   [63:0] temp_229_fu_3464_p2;
wire  signed [63:0] temp_231_fu_3476_p0;
wire  signed [31:0] temp_231_fu_3476_p1;
wire   [63:0] temp_231_fu_3476_p2;
wire  signed [63:0] sext_ln541_34_fu_3486_p1;
wire   [63:0] temp_235_fu_3490_p2;
wire  signed [63:0] temp_237_fu_3502_p0;
wire  signed [31:0] temp_237_fu_3502_p1;
wire   [63:0] temp_237_fu_3502_p2;
wire  signed [63:0] sext_ln541_35_fu_3512_p1;
wire   [63:0] temp_241_fu_3516_p2;
wire  signed [63:0] temp_243_fu_3528_p0;
wire  signed [31:0] temp_243_fu_3528_p1;
wire   [63:0] temp_243_fu_3528_p2;
wire  signed [63:0] sext_ln541_36_fu_3538_p1;
wire   [63:0] temp_247_fu_3542_p2;
wire  signed [63:0] temp_249_fu_3554_p0;
wire  signed [31:0] temp_249_fu_3554_p1;
wire   [63:0] temp_249_fu_3554_p2;
wire  signed [63:0] sext_ln541_37_fu_3564_p1;
wire   [63:0] temp_253_fu_3568_p2;
wire  signed [63:0] temp_255_fu_3580_p0;
wire  signed [31:0] temp_255_fu_3580_p1;
wire   [63:0] temp_255_fu_3580_p2;
wire  signed [63:0] sext_ln541_38_fu_3590_p1;
wire   [63:0] temp_259_fu_3594_p2;
wire  signed [63:0] temp_261_fu_3606_p0;
wire  signed [31:0] temp_261_fu_3606_p1;
wire   [63:0] temp_261_fu_3606_p2;
wire  signed [63:0] sext_ln541_39_fu_3616_p1;
wire   [63:0] temp_265_fu_3620_p2;
wire  signed [63:0] temp_267_fu_3632_p0;
wire  signed [31:0] temp_267_fu_3632_p1;
wire   [63:0] temp_267_fu_3632_p2;
wire  signed [63:0] sext_ln541_40_fu_3642_p1;
wire   [63:0] temp_271_fu_3646_p2;
wire  signed [63:0] temp_273_fu_3658_p0;
wire  signed [31:0] temp_273_fu_3658_p1;
wire   [63:0] temp_273_fu_3658_p2;
wire  signed [63:0] sext_ln541_41_fu_3668_p1;
wire   [63:0] temp_277_fu_3672_p2;
wire  signed [63:0] temp_279_fu_3684_p0;
wire  signed [31:0] temp_279_fu_3684_p1;
wire   [63:0] temp_279_fu_3684_p2;
wire  signed [63:0] sext_ln541_42_fu_3694_p1;
wire   [63:0] temp_283_fu_3698_p2;
wire  signed [63:0] temp_285_fu_3710_p0;
wire  signed [31:0] temp_285_fu_3710_p1;
wire   [63:0] temp_285_fu_3710_p2;
wire  signed [63:0] sext_ln541_43_fu_3720_p1;
wire   [63:0] temp_289_fu_3724_p2;
wire  signed [63:0] temp_291_fu_3736_p0;
wire  signed [31:0] temp_291_fu_3736_p1;
wire   [63:0] temp_291_fu_3736_p2;
wire  signed [63:0] sext_ln541_44_fu_3746_p1;
wire   [63:0] temp_295_fu_3750_p2;
wire  signed [63:0] temp_297_fu_3762_p0;
wire  signed [31:0] temp_297_fu_3762_p1;
wire   [63:0] temp_297_fu_3762_p2;
wire  signed [63:0] sext_ln541_45_fu_3772_p1;
wire   [63:0] temp_301_fu_3776_p2;
wire  signed [63:0] temp_303_fu_3788_p0;
wire  signed [31:0] temp_303_fu_3788_p1;
wire   [63:0] temp_303_fu_3788_p2;
wire  signed [63:0] sext_ln541_46_fu_3798_p1;
wire   [63:0] temp_307_fu_3802_p2;
wire  signed [63:0] temp_309_fu_3814_p0;
wire  signed [31:0] temp_309_fu_3814_p1;
wire   [63:0] temp_309_fu_3814_p2;
wire  signed [63:0] sext_ln541_47_fu_3824_p1;
wire   [63:0] temp_313_fu_3828_p2;
wire  signed [63:0] temp_315_fu_3840_p0;
wire  signed [31:0] temp_315_fu_3840_p1;
wire   [63:0] temp_315_fu_3840_p2;
wire  signed [63:0] sext_ln541_48_fu_3850_p1;
wire   [63:0] temp_319_fu_3854_p2;
wire  signed [63:0] temp_321_fu_3866_p0;
wire  signed [31:0] temp_321_fu_3866_p1;
wire   [63:0] temp_321_fu_3866_p2;
wire  signed [63:0] sext_ln541_49_fu_3876_p1;
wire   [63:0] temp_325_fu_3880_p2;
wire  signed [63:0] temp_327_fu_3892_p0;
wire  signed [31:0] temp_327_fu_3892_p1;
wire   [63:0] temp_327_fu_3892_p2;
wire  signed [63:0] sext_ln541_50_fu_3902_p1;
wire   [63:0] temp_331_fu_3906_p2;
wire  signed [63:0] temp_333_fu_3918_p0;
wire  signed [31:0] temp_333_fu_3918_p1;
wire   [63:0] temp_333_fu_3918_p2;
wire  signed [63:0] sext_ln541_51_fu_3928_p1;
wire   [63:0] temp_337_fu_3932_p2;
wire  signed [63:0] temp_339_fu_3944_p0;
wire  signed [31:0] temp_339_fu_3944_p1;
wire   [63:0] temp_339_fu_3944_p2;
wire  signed [63:0] sext_ln541_52_fu_3954_p1;
wire   [63:0] temp_343_fu_3958_p2;
wire  signed [63:0] temp_345_fu_3970_p0;
wire  signed [31:0] temp_345_fu_3970_p1;
wire   [63:0] temp_345_fu_3970_p2;
wire  signed [63:0] sext_ln541_53_fu_3980_p1;
wire   [63:0] temp_349_fu_3984_p2;
wire  signed [63:0] temp_351_fu_3996_p0;
wire  signed [31:0] temp_351_fu_3996_p1;
wire   [63:0] temp_351_fu_3996_p2;
wire  signed [63:0] sext_ln541_54_fu_4006_p1;
wire   [63:0] temp_355_fu_4010_p2;
wire  signed [63:0] temp_357_fu_4022_p0;
wire  signed [31:0] temp_357_fu_4022_p1;
wire   [63:0] temp_357_fu_4022_p2;
wire  signed [63:0] sext_ln541_55_fu_4032_p1;
wire   [63:0] temp_361_fu_4036_p2;
wire  signed [63:0] temp_363_fu_4048_p0;
wire  signed [31:0] temp_363_fu_4048_p1;
wire   [63:0] temp_363_fu_4048_p2;
wire  signed [63:0] sext_ln541_56_fu_4058_p1;
wire   [63:0] temp_367_fu_4062_p2;
wire  signed [63:0] temp_369_fu_4074_p0;
wire  signed [31:0] temp_369_fu_4074_p1;
wire   [63:0] temp_369_fu_4074_p2;
wire  signed [63:0] sext_ln541_57_fu_4084_p1;
wire   [63:0] temp_373_fu_4088_p2;
wire  signed [63:0] temp_375_fu_4100_p0;
wire  signed [31:0] temp_375_fu_4100_p1;
wire   [63:0] temp_375_fu_4100_p2;
wire  signed [63:0] sext_ln541_58_fu_4110_p1;
wire   [63:0] temp_379_fu_4114_p2;
wire  signed [63:0] temp_381_fu_4126_p0;
wire  signed [31:0] temp_381_fu_4126_p1;
wire   [63:0] temp_381_fu_4126_p2;
wire  signed [63:0] sext_ln541_59_fu_4136_p1;
wire   [63:0] temp_385_fu_4140_p2;
wire  signed [63:0] temp_387_fu_4152_p0;
wire  signed [31:0] temp_387_fu_4152_p1;
wire   [63:0] temp_387_fu_4152_p2;
wire  signed [63:0] sext_ln541_60_fu_4162_p1;
wire   [63:0] temp_391_fu_4166_p2;
wire  signed [63:0] temp_393_fu_4178_p0;
wire  signed [31:0] temp_393_fu_4178_p1;
wire   [63:0] temp_393_fu_4178_p2;
wire  signed [63:0] sext_ln541_61_fu_4188_p1;
wire   [63:0] temp_397_fu_4192_p2;
wire  signed [63:0] temp_399_fu_4204_p0;
wire  signed [31:0] temp_399_fu_4204_p1;
wire   [63:0] temp_399_fu_4204_p2;
wire  signed [63:0] sext_ln541_62_fu_4214_p1;
wire   [63:0] temp_404_fu_4218_p2;
wire  signed [63:0] temp_406_fu_4230_p0;
wire  signed [31:0] temp_406_fu_4230_p1;
wire   [63:0] temp_406_fu_4230_p2;
wire  signed [63:0] sext_ln541_63_fu_4240_p1;
wire   [63:0] temp_410_fu_4244_p2;
wire  signed [63:0] temp_412_fu_4256_p0;
wire  signed [31:0] temp_412_fu_4256_p1;
wire   [63:0] temp_412_fu_4256_p2;
wire   [63:0] temp_227_fu_4266_p2;
wire   [25:0] tmp_32_fu_4274_p4;
wire   [0:0] icmp_ln85_fu_4284_p2;
wire   [32:0] trunc_ln71_fu_4270_p1;
wire   [32:0] temp_228_fu_4290_p3;
wire   [0:0] icmp_ln86_fu_4298_p2;
wire   [7:0] trunc_ln216_32_fu_4304_p1;
wire   [63:0] temp_233_fu_4316_p2;
wire   [25:0] tmp_33_fu_4324_p4;
wire   [0:0] icmp_ln85_1_fu_4334_p2;
wire   [32:0] trunc_ln71_1_fu_4320_p1;
wire   [32:0] temp_234_fu_4340_p3;
wire   [0:0] icmp_ln86_1_fu_4348_p2;
wire   [7:0] trunc_ln216_33_fu_4354_p1;
wire   [63:0] temp_239_fu_4366_p2;
wire   [25:0] tmp_34_fu_4374_p4;
wire   [0:0] icmp_ln85_2_fu_4384_p2;
wire   [32:0] trunc_ln71_2_fu_4370_p1;
wire   [32:0] temp_240_fu_4390_p3;
wire   [0:0] icmp_ln86_2_fu_4398_p2;
wire   [7:0] trunc_ln216_34_fu_4404_p1;
wire   [63:0] temp_245_fu_4416_p2;
wire   [25:0] tmp_35_fu_4424_p4;
wire   [0:0] icmp_ln85_3_fu_4434_p2;
wire   [32:0] trunc_ln71_3_fu_4420_p1;
wire   [32:0] temp_246_fu_4440_p3;
wire   [0:0] icmp_ln86_3_fu_4448_p2;
wire   [7:0] trunc_ln216_35_fu_4454_p1;
wire   [63:0] temp_251_fu_4466_p2;
wire   [25:0] tmp_36_fu_4474_p4;
wire   [0:0] icmp_ln85_4_fu_4484_p2;
wire   [32:0] trunc_ln71_4_fu_4470_p1;
wire   [32:0] temp_252_fu_4490_p3;
wire   [0:0] icmp_ln86_4_fu_4498_p2;
wire   [7:0] trunc_ln216_36_fu_4504_p1;
wire   [63:0] temp_257_fu_4516_p2;
wire   [25:0] tmp_37_fu_4524_p4;
wire   [0:0] icmp_ln85_5_fu_4534_p2;
wire   [32:0] trunc_ln71_5_fu_4520_p1;
wire   [32:0] temp_258_fu_4540_p3;
wire   [0:0] icmp_ln86_5_fu_4548_p2;
wire   [7:0] trunc_ln216_37_fu_4554_p1;
wire   [63:0] temp_263_fu_4566_p2;
wire   [25:0] tmp_38_fu_4574_p4;
wire   [0:0] icmp_ln85_6_fu_4584_p2;
wire   [32:0] trunc_ln71_6_fu_4570_p1;
wire   [32:0] temp_264_fu_4590_p3;
wire   [0:0] icmp_ln86_6_fu_4598_p2;
wire   [7:0] trunc_ln216_38_fu_4604_p1;
wire   [63:0] temp_269_fu_4616_p2;
wire   [25:0] tmp_39_fu_4624_p4;
wire   [0:0] icmp_ln85_7_fu_4634_p2;
wire   [32:0] trunc_ln71_7_fu_4620_p1;
wire   [32:0] temp_270_fu_4640_p3;
wire   [0:0] icmp_ln86_7_fu_4648_p2;
wire   [7:0] trunc_ln216_39_fu_4654_p1;
wire   [63:0] temp_275_fu_4666_p2;
wire   [25:0] tmp_40_fu_4674_p4;
wire   [0:0] icmp_ln85_8_fu_4684_p2;
wire   [32:0] trunc_ln71_8_fu_4670_p1;
wire   [32:0] temp_276_fu_4690_p3;
wire   [0:0] icmp_ln86_8_fu_4698_p2;
wire   [7:0] trunc_ln216_40_fu_4704_p1;
wire   [63:0] temp_281_fu_4716_p2;
wire   [25:0] tmp_41_fu_4724_p4;
wire   [0:0] icmp_ln85_9_fu_4734_p2;
wire   [32:0] trunc_ln71_9_fu_4720_p1;
wire   [32:0] temp_282_fu_4740_p3;
wire   [0:0] icmp_ln86_9_fu_4748_p2;
wire   [7:0] trunc_ln216_41_fu_4754_p1;
wire   [63:0] temp_287_fu_4766_p2;
wire   [25:0] tmp_42_fu_4774_p4;
wire   [0:0] icmp_ln85_10_fu_4784_p2;
wire   [32:0] trunc_ln71_10_fu_4770_p1;
wire   [32:0] temp_288_fu_4790_p3;
wire   [0:0] icmp_ln86_10_fu_4798_p2;
wire   [7:0] trunc_ln216_42_fu_4804_p1;
wire   [63:0] temp_293_fu_4816_p2;
wire   [25:0] tmp_43_fu_4824_p4;
wire   [0:0] icmp_ln85_11_fu_4834_p2;
wire   [32:0] trunc_ln71_11_fu_4820_p1;
wire   [32:0] temp_294_fu_4840_p3;
wire   [0:0] icmp_ln86_11_fu_4848_p2;
wire   [7:0] trunc_ln216_43_fu_4854_p1;
wire   [63:0] temp_299_fu_4866_p2;
wire   [25:0] tmp_44_fu_4874_p4;
wire   [0:0] icmp_ln85_12_fu_4884_p2;
wire   [32:0] trunc_ln71_12_fu_4870_p1;
wire   [32:0] temp_300_fu_4890_p3;
wire   [0:0] icmp_ln86_12_fu_4898_p2;
wire   [7:0] trunc_ln216_44_fu_4904_p1;
wire   [63:0] temp_305_fu_4916_p2;
wire   [25:0] tmp_45_fu_4924_p4;
wire   [0:0] icmp_ln85_13_fu_4934_p2;
wire   [32:0] trunc_ln71_13_fu_4920_p1;
wire   [32:0] temp_306_fu_4940_p3;
wire   [0:0] icmp_ln86_13_fu_4948_p2;
wire   [7:0] trunc_ln216_45_fu_4954_p1;
wire   [63:0] temp_311_fu_4966_p2;
wire   [25:0] tmp_46_fu_4974_p4;
wire   [0:0] icmp_ln85_14_fu_4984_p2;
wire   [32:0] trunc_ln71_14_fu_4970_p1;
wire   [32:0] temp_312_fu_4990_p3;
wire   [0:0] icmp_ln86_14_fu_4998_p2;
wire   [7:0] trunc_ln216_46_fu_5004_p1;
wire   [63:0] temp_317_fu_5016_p2;
wire   [25:0] tmp_47_fu_5024_p4;
wire   [0:0] icmp_ln85_15_fu_5034_p2;
wire   [32:0] trunc_ln71_15_fu_5020_p1;
wire   [32:0] temp_318_fu_5040_p3;
wire   [0:0] icmp_ln86_15_fu_5048_p2;
wire   [7:0] trunc_ln216_47_fu_5054_p1;
wire   [63:0] temp_323_fu_5066_p2;
wire   [25:0] tmp_48_fu_5074_p4;
wire   [0:0] icmp_ln85_16_fu_5084_p2;
wire   [32:0] trunc_ln71_16_fu_5070_p1;
wire   [32:0] temp_324_fu_5090_p3;
wire   [0:0] icmp_ln86_16_fu_5098_p2;
wire   [7:0] trunc_ln216_48_fu_5104_p1;
wire   [63:0] temp_329_fu_5116_p2;
wire   [25:0] tmp_49_fu_5124_p4;
wire   [0:0] icmp_ln85_17_fu_5134_p2;
wire   [32:0] trunc_ln71_17_fu_5120_p1;
wire   [32:0] temp_330_fu_5140_p3;
wire   [0:0] icmp_ln86_17_fu_5148_p2;
wire   [7:0] trunc_ln216_49_fu_5154_p1;
wire   [63:0] temp_335_fu_5166_p2;
wire   [25:0] tmp_50_fu_5174_p4;
wire   [0:0] icmp_ln85_18_fu_5184_p2;
wire   [32:0] trunc_ln71_18_fu_5170_p1;
wire   [32:0] temp_336_fu_5190_p3;
wire   [0:0] icmp_ln86_18_fu_5198_p2;
wire   [7:0] trunc_ln216_50_fu_5204_p1;
wire   [63:0] temp_341_fu_5216_p2;
wire   [25:0] tmp_51_fu_5224_p4;
wire   [0:0] icmp_ln85_19_fu_5234_p2;
wire   [32:0] trunc_ln71_19_fu_5220_p1;
wire   [32:0] temp_342_fu_5240_p3;
wire   [0:0] icmp_ln86_19_fu_5248_p2;
wire   [7:0] trunc_ln216_51_fu_5254_p1;
wire   [63:0] temp_347_fu_5266_p2;
wire   [25:0] tmp_52_fu_5274_p4;
wire   [0:0] icmp_ln85_20_fu_5284_p2;
wire   [32:0] trunc_ln71_20_fu_5270_p1;
wire   [32:0] temp_348_fu_5290_p3;
wire   [0:0] icmp_ln86_20_fu_5298_p2;
wire   [7:0] trunc_ln216_52_fu_5304_p1;
wire   [63:0] temp_353_fu_5316_p2;
wire   [25:0] tmp_53_fu_5324_p4;
wire   [0:0] icmp_ln85_21_fu_5334_p2;
wire   [32:0] trunc_ln71_21_fu_5320_p1;
wire   [32:0] temp_354_fu_5340_p3;
wire   [0:0] icmp_ln86_21_fu_5348_p2;
wire   [7:0] trunc_ln216_53_fu_5354_p1;
wire   [63:0] temp_359_fu_5366_p2;
wire   [25:0] tmp_54_fu_5374_p4;
wire   [0:0] icmp_ln85_22_fu_5384_p2;
wire   [32:0] trunc_ln71_22_fu_5370_p1;
wire   [32:0] temp_360_fu_5390_p3;
wire   [0:0] icmp_ln86_22_fu_5398_p2;
wire   [7:0] trunc_ln216_54_fu_5404_p1;
wire   [63:0] temp_365_fu_5416_p2;
wire   [25:0] tmp_55_fu_5424_p4;
wire   [0:0] icmp_ln85_23_fu_5434_p2;
wire   [32:0] trunc_ln71_23_fu_5420_p1;
wire   [32:0] temp_366_fu_5440_p3;
wire   [0:0] icmp_ln86_23_fu_5448_p2;
wire   [7:0] trunc_ln216_55_fu_5454_p1;
wire   [63:0] temp_371_fu_5466_p2;
wire   [25:0] tmp_56_fu_5474_p4;
wire   [0:0] icmp_ln85_24_fu_5484_p2;
wire   [32:0] trunc_ln71_24_fu_5470_p1;
wire   [32:0] temp_372_fu_5490_p3;
wire   [0:0] icmp_ln86_24_fu_5498_p2;
wire   [7:0] trunc_ln216_56_fu_5504_p1;
wire   [63:0] temp_377_fu_5516_p2;
wire   [25:0] tmp_57_fu_5524_p4;
wire   [0:0] icmp_ln85_25_fu_5534_p2;
wire   [32:0] trunc_ln71_25_fu_5520_p1;
wire   [32:0] temp_378_fu_5540_p3;
wire   [0:0] icmp_ln86_25_fu_5548_p2;
wire   [7:0] trunc_ln216_57_fu_5554_p1;
wire   [63:0] temp_383_fu_5566_p2;
wire   [25:0] tmp_58_fu_5574_p4;
wire   [0:0] icmp_ln85_26_fu_5584_p2;
wire   [32:0] trunc_ln71_26_fu_5570_p1;
wire   [32:0] temp_384_fu_5590_p3;
wire   [0:0] icmp_ln86_26_fu_5598_p2;
wire   [7:0] trunc_ln216_58_fu_5604_p1;
wire   [63:0] temp_389_fu_5616_p2;
wire   [25:0] tmp_59_fu_5624_p4;
wire   [0:0] icmp_ln85_27_fu_5634_p2;
wire   [32:0] trunc_ln71_27_fu_5620_p1;
wire   [32:0] temp_390_fu_5640_p3;
wire   [0:0] icmp_ln86_27_fu_5648_p2;
wire   [7:0] trunc_ln216_59_fu_5654_p1;
wire   [63:0] temp_395_fu_5666_p2;
wire   [25:0] tmp_60_fu_5674_p4;
wire   [0:0] icmp_ln85_28_fu_5684_p2;
wire   [32:0] trunc_ln71_28_fu_5670_p1;
wire   [32:0] temp_396_fu_5690_p3;
wire   [0:0] icmp_ln86_28_fu_5698_p2;
wire   [7:0] trunc_ln216_60_fu_5704_p1;
wire   [63:0] temp_401_fu_5716_p2;
wire   [25:0] tmp_61_fu_5724_p4;
wire   [0:0] icmp_ln85_29_fu_5734_p2;
wire   [32:0] trunc_ln71_29_fu_5720_p1;
wire   [32:0] temp_402_fu_5740_p3;
wire   [0:0] icmp_ln86_29_fu_5748_p2;
wire   [7:0] trunc_ln216_61_fu_5754_p1;
wire   [63:0] temp_408_fu_5766_p2;
wire   [25:0] tmp_62_fu_5774_p4;
wire   [0:0] icmp_ln85_30_fu_5784_p2;
wire   [32:0] trunc_ln71_30_fu_5770_p1;
wire   [32:0] temp_409_fu_5790_p3;
wire   [0:0] icmp_ln86_30_fu_5798_p2;
wire   [7:0] trunc_ln216_62_fu_5804_p1;
wire   [63:0] temp_414_fu_5816_p2;
wire   [25:0] tmp_63_fu_5824_p4;
wire   [0:0] icmp_ln85_31_fu_5834_p2;
wire   [32:0] trunc_ln71_31_fu_5820_p1;
wire   [32:0] temp_415_fu_5840_p3;
wire   [0:0] icmp_ln86_31_fu_5848_p2;
wire   [7:0] trunc_ln216_63_fu_5854_p1;
wire   [7:0] select_ln216_63_fu_5858_p3;
wire   [7:0] select_ln216_62_fu_5808_p3;
wire   [7:0] select_ln216_61_fu_5758_p3;
wire   [7:0] select_ln216_60_fu_5708_p3;
wire   [7:0] select_ln216_59_fu_5658_p3;
wire   [7:0] select_ln216_58_fu_5608_p3;
wire   [7:0] select_ln216_57_fu_5558_p3;
wire   [7:0] select_ln216_56_fu_5508_p3;
wire   [7:0] select_ln216_55_fu_5458_p3;
wire   [7:0] select_ln216_54_fu_5408_p3;
wire   [7:0] select_ln216_53_fu_5358_p3;
wire   [7:0] select_ln216_52_fu_5308_p3;
wire   [7:0] select_ln216_51_fu_5258_p3;
wire   [7:0] select_ln216_50_fu_5208_p3;
wire   [7:0] select_ln216_49_fu_5158_p3;
wire   [7:0] select_ln216_48_fu_5108_p3;
wire   [7:0] select_ln216_47_fu_5058_p3;
wire   [7:0] select_ln216_46_fu_5008_p3;
wire   [7:0] select_ln216_45_fu_4958_p3;
wire   [7:0] select_ln216_44_fu_4908_p3;
wire   [7:0] select_ln216_43_fu_4858_p3;
wire   [7:0] select_ln216_42_fu_4808_p3;
wire   [7:0] select_ln216_41_fu_4758_p3;
wire   [7:0] select_ln216_40_fu_4708_p3;
wire   [7:0] select_ln216_39_fu_4658_p3;
wire   [7:0] select_ln216_38_fu_4608_p3;
wire   [7:0] select_ln216_37_fu_4558_p3;
wire   [7:0] select_ln216_36_fu_4508_p3;
wire   [7:0] select_ln216_35_fu_4458_p3;
wire   [7:0] select_ln216_34_fu_4408_p3;
wire   [7:0] select_ln216_33_fu_4358_p3;
wire   [7:0] select_ln216_32_fu_4308_p3;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
end

concat_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U24(
    .din0(COLS_dout),
    .din1(ROWS_dout),
    .dout(mul_fu_755_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U25(
    .din0(temp_2_fu_927_p0),
    .din1(temp_2_fu_927_p1),
    .dout(temp_2_fu_927_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U26(
    .din0(temp_8_fu_953_p0),
    .din1(temp_8_fu_953_p1),
    .dout(temp_8_fu_953_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U27(
    .din0(temp_42_fu_979_p0),
    .din1(temp_42_fu_979_p1),
    .dout(temp_42_fu_979_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U28(
    .din0(temp_47_fu_1005_p0),
    .din1(temp_47_fu_1005_p1),
    .dout(temp_47_fu_1005_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U29(
    .din0(temp_52_fu_1031_p0),
    .din1(temp_52_fu_1031_p1),
    .dout(temp_52_fu_1031_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U30(
    .din0(temp_57_fu_1057_p0),
    .din1(temp_57_fu_1057_p1),
    .dout(temp_57_fu_1057_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U31(
    .din0(temp_62_fu_1083_p0),
    .din1(temp_62_fu_1083_p1),
    .dout(temp_62_fu_1083_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U32(
    .din0(temp_67_fu_1109_p0),
    .din1(temp_67_fu_1109_p1),
    .dout(temp_67_fu_1109_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U33(
    .din0(temp_72_fu_1135_p0),
    .din1(temp_72_fu_1135_p1),
    .dout(temp_72_fu_1135_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U34(
    .din0(temp_77_fu_1161_p0),
    .din1(temp_77_fu_1161_p1),
    .dout(temp_77_fu_1161_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U35(
    .din0(temp_82_fu_1187_p0),
    .din1(temp_82_fu_1187_p1),
    .dout(temp_82_fu_1187_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U36(
    .din0(temp_87_fu_1213_p0),
    .din1(temp_87_fu_1213_p1),
    .dout(temp_87_fu_1213_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U37(
    .din0(temp_92_fu_1239_p0),
    .din1(temp_92_fu_1239_p1),
    .dout(temp_92_fu_1239_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U38(
    .din0(temp_97_fu_1265_p0),
    .din1(temp_97_fu_1265_p1),
    .dout(temp_97_fu_1265_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U39(
    .din0(temp_102_fu_1291_p0),
    .din1(temp_102_fu_1291_p1),
    .dout(temp_102_fu_1291_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U40(
    .din0(temp_107_fu_1317_p0),
    .din1(temp_107_fu_1317_p1),
    .dout(temp_107_fu_1317_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U41(
    .din0(temp_112_fu_1343_p0),
    .din1(temp_112_fu_1343_p1),
    .dout(temp_112_fu_1343_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U42(
    .din0(temp_117_fu_1369_p0),
    .din1(temp_117_fu_1369_p1),
    .dout(temp_117_fu_1369_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U43(
    .din0(temp_122_fu_1395_p0),
    .din1(temp_122_fu_1395_p1),
    .dout(temp_122_fu_1395_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U44(
    .din0(temp_127_fu_1421_p0),
    .din1(temp_127_fu_1421_p1),
    .dout(temp_127_fu_1421_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U45(
    .din0(temp_132_fu_1447_p0),
    .din1(temp_132_fu_1447_p1),
    .dout(temp_132_fu_1447_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U46(
    .din0(temp_137_fu_1473_p0),
    .din1(temp_137_fu_1473_p1),
    .dout(temp_137_fu_1473_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U47(
    .din0(temp_142_fu_1499_p0),
    .din1(temp_142_fu_1499_p1),
    .dout(temp_142_fu_1499_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U48(
    .din0(temp_147_fu_1525_p0),
    .din1(temp_147_fu_1525_p1),
    .dout(temp_147_fu_1525_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U49(
    .din0(temp_152_fu_1551_p0),
    .din1(temp_152_fu_1551_p1),
    .dout(temp_152_fu_1551_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U50(
    .din0(temp_157_fu_1577_p0),
    .din1(temp_157_fu_1577_p1),
    .dout(temp_157_fu_1577_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U51(
    .din0(temp_162_fu_1603_p0),
    .din1(temp_162_fu_1603_p1),
    .dout(temp_162_fu_1603_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U52(
    .din0(temp_167_fu_1629_p0),
    .din1(temp_167_fu_1629_p1),
    .dout(temp_167_fu_1629_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U53(
    .din0(temp_193_fu_1655_p0),
    .din1(temp_193_fu_1655_p1),
    .dout(temp_193_fu_1655_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U54(
    .din0(temp_198_fu_1681_p0),
    .din1(temp_198_fu_1681_p1),
    .dout(temp_198_fu_1681_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U55(
    .din0(temp_205_fu_1707_p0),
    .din1(temp_205_fu_1707_p1),
    .dout(temp_205_fu_1707_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U56(
    .din0(temp_211_fu_1733_p0),
    .din1(temp_211_fu_1733_p1),
    .dout(temp_211_fu_1733_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U57(
    .din0(temp_225_fu_3450_p0),
    .din1(temp_225_fu_3450_p1),
    .dout(temp_225_fu_3450_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U58(
    .din0(temp_231_fu_3476_p0),
    .din1(temp_231_fu_3476_p1),
    .dout(temp_231_fu_3476_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U59(
    .din0(temp_237_fu_3502_p0),
    .din1(temp_237_fu_3502_p1),
    .dout(temp_237_fu_3502_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U60(
    .din0(temp_243_fu_3528_p0),
    .din1(temp_243_fu_3528_p1),
    .dout(temp_243_fu_3528_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U61(
    .din0(temp_249_fu_3554_p0),
    .din1(temp_249_fu_3554_p1),
    .dout(temp_249_fu_3554_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U62(
    .din0(temp_255_fu_3580_p0),
    .din1(temp_255_fu_3580_p1),
    .dout(temp_255_fu_3580_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U63(
    .din0(temp_261_fu_3606_p0),
    .din1(temp_261_fu_3606_p1),
    .dout(temp_261_fu_3606_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U64(
    .din0(temp_267_fu_3632_p0),
    .din1(temp_267_fu_3632_p1),
    .dout(temp_267_fu_3632_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U65(
    .din0(temp_273_fu_3658_p0),
    .din1(temp_273_fu_3658_p1),
    .dout(temp_273_fu_3658_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U66(
    .din0(temp_279_fu_3684_p0),
    .din1(temp_279_fu_3684_p1),
    .dout(temp_279_fu_3684_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U67(
    .din0(temp_285_fu_3710_p0),
    .din1(temp_285_fu_3710_p1),
    .dout(temp_285_fu_3710_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U68(
    .din0(temp_291_fu_3736_p0),
    .din1(temp_291_fu_3736_p1),
    .dout(temp_291_fu_3736_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U69(
    .din0(temp_297_fu_3762_p0),
    .din1(temp_297_fu_3762_p1),
    .dout(temp_297_fu_3762_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U70(
    .din0(temp_303_fu_3788_p0),
    .din1(temp_303_fu_3788_p1),
    .dout(temp_303_fu_3788_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U71(
    .din0(temp_309_fu_3814_p0),
    .din1(temp_309_fu_3814_p1),
    .dout(temp_309_fu_3814_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U72(
    .din0(temp_315_fu_3840_p0),
    .din1(temp_315_fu_3840_p1),
    .dout(temp_315_fu_3840_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U73(
    .din0(temp_321_fu_3866_p0),
    .din1(temp_321_fu_3866_p1),
    .dout(temp_321_fu_3866_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U74(
    .din0(temp_327_fu_3892_p0),
    .din1(temp_327_fu_3892_p1),
    .dout(temp_327_fu_3892_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U75(
    .din0(temp_333_fu_3918_p0),
    .din1(temp_333_fu_3918_p1),
    .dout(temp_333_fu_3918_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U76(
    .din0(temp_339_fu_3944_p0),
    .din1(temp_339_fu_3944_p1),
    .dout(temp_339_fu_3944_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U77(
    .din0(temp_345_fu_3970_p0),
    .din1(temp_345_fu_3970_p1),
    .dout(temp_345_fu_3970_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U78(
    .din0(temp_351_fu_3996_p0),
    .din1(temp_351_fu_3996_p1),
    .dout(temp_351_fu_3996_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U79(
    .din0(temp_357_fu_4022_p0),
    .din1(temp_357_fu_4022_p1),
    .dout(temp_357_fu_4022_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U80(
    .din0(temp_363_fu_4048_p0),
    .din1(temp_363_fu_4048_p1),
    .dout(temp_363_fu_4048_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U81(
    .din0(temp_369_fu_4074_p0),
    .din1(temp_369_fu_4074_p1),
    .dout(temp_369_fu_4074_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U82(
    .din0(temp_375_fu_4100_p0),
    .din1(temp_375_fu_4100_p1),
    .dout(temp_375_fu_4100_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U83(
    .din0(temp_381_fu_4126_p0),
    .din1(temp_381_fu_4126_p1),
    .dout(temp_381_fu_4126_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U84(
    .din0(temp_387_fu_4152_p0),
    .din1(temp_387_fu_4152_p1),
    .dout(temp_387_fu_4152_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U85(
    .din0(temp_393_fu_4178_p0),
    .din1(temp_393_fu_4178_p1),
    .dout(temp_393_fu_4178_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U86(
    .din0(temp_399_fu_4204_p0),
    .din1(temp_399_fu_4204_p1),
    .dout(temp_399_fu_4204_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U87(
    .din0(temp_406_fu_4230_p0),
    .din1(temp_406_fu_4230_p1),
    .dout(temp_406_fu_4230_p2)
);

concat_mul_64s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_64s_32s_64_1_1_U88(
    .din0(temp_412_fu_4256_p0),
    .din1(temp_412_fu_4256_p1),
    .dout(temp_412_fu_4256_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0)) & (icmp_ln43_fu_819_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_212 <= 27'd0;
    end else if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0))) begin
        i_1_fu_212 <= add_ln68_fu_3420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_208 <= 27'd0;
    end else if ((~((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0)) & (icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_208 <= add_ln43_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cmp15_reg_5964 <= cmp15_fu_771_p2;
        conv16_reg_6036 <= conv16_fu_781_p1;
        div_cast_reg_5958 <= {{mul_fu_755_p2[31:5]}};
        empty_reg_5953 <= empty_fu_715_p1;
        mul2_read_reg_5948 <= mul2_dout;
        pos_rounding_value_reg_6072 <= pos_rounding_value_fu_803_p1;
        sh_prom22_reg_6108[31 : 0] <= sh_prom22_fu_807_p1[31 : 0];
        sh_prom_reg_6000[31 : 0] <= sh_prom_fu_777_p1[31 : 0];
        shift2_read_reg_5942 <= shift2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_819_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp67_reg_6195 <= cmp67_fu_871_p2;
        conv72_reg_6159 <= conv72_fu_849_p1;
        pos_rounding_value_1_reg_6267 <= pos_rounding_value_1_fu_899_p1;
        sh_prom69_reg_6231[31 : 0] <= sh_prom69_fu_877_p1[31 : 0];
        sh_prom81_reg_6303[31 : 0] <= sh_prom81_fu_903_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0)))) begin
        reg_591 <= {{input_stream_dout[247:240]}};
        reg_595 <= {{input_stream_dout[255:248]}};
        reg_599 <= {{input_stream_dout[15:8]}};
        reg_603 <= {{input_stream_dout[23:16]}};
        reg_607 <= {{input_stream_dout[31:24]}};
        reg_611 <= {{input_stream_dout[39:32]}};
        reg_615 <= {{input_stream_dout[47:40]}};
        reg_619 <= {{input_stream_dout[55:48]}};
        reg_623 <= {{input_stream_dout[63:56]}};
        reg_627 <= {{input_stream_dout[71:64]}};
        reg_631 <= {{input_stream_dout[79:72]}};
        reg_635 <= {{input_stream_dout[87:80]}};
        reg_639 <= {{input_stream_dout[95:88]}};
        reg_643 <= {{input_stream_dout[103:96]}};
        reg_647 <= {{input_stream_dout[111:104]}};
        reg_651 <= {{input_stream_dout[119:112]}};
        reg_655 <= {{input_stream_dout[127:120]}};
        reg_659 <= {{input_stream_dout[135:128]}};
        reg_663 <= {{input_stream_dout[143:136]}};
        reg_667 <= {{input_stream_dout[151:144]}};
        reg_671 <= {{input_stream_dout[159:152]}};
        reg_675 <= {{input_stream_dout[167:160]}};
        reg_679 <= {{input_stream_dout[175:168]}};
        reg_683 <= {{input_stream_dout[183:176]}};
        reg_687 <= {{input_stream_dout[191:184]}};
        reg_691 <= {{input_stream_dout[199:192]}};
        reg_695 <= {{input_stream_dout[207:200]}};
        reg_699 <= {{input_stream_dout[215:208]}};
        reg_703 <= {{input_stream_dout[223:216]}};
        reg_707 <= {{input_stream_dout[231:224]}};
        reg_711 <= {{input_stream_dout[239:232]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_103_reg_6409 <= temp_103_fu_1296_p2;
        temp_108_reg_6414 <= temp_108_fu_1322_p2;
        temp_113_reg_6419 <= temp_113_fu_1348_p2;
        temp_118_reg_6424 <= temp_118_fu_1374_p2;
        temp_123_reg_6429 <= temp_123_fu_1400_p2;
        temp_128_reg_6434 <= temp_128_fu_1426_p2;
        temp_133_reg_6439 <= temp_133_fu_1452_p2;
        temp_138_reg_6444 <= temp_138_fu_1478_p2;
        temp_143_reg_6449 <= temp_143_fu_1504_p2;
        temp_148_reg_6454 <= temp_148_fu_1530_p2;
        temp_153_reg_6459 <= temp_153_fu_1556_p2;
        temp_158_reg_6464 <= temp_158_fu_1582_p2;
        temp_163_reg_6469 <= temp_163_fu_1608_p2;
        temp_168_reg_6474 <= temp_168_fu_1634_p2;
        temp_194_reg_6479 <= temp_194_fu_1660_p2;
        temp_200_reg_6484 <= temp_200_fu_1686_p2;
        temp_207_reg_6489 <= temp_207_fu_1712_p2;
        temp_212_reg_6494 <= temp_212_fu_1738_p2;
        temp_3_reg_6339 <= temp_3_fu_932_p2;
        temp_43_reg_6349 <= temp_43_fu_984_p2;
        temp_48_reg_6354 <= temp_48_fu_1010_p2;
        temp_53_reg_6359 <= temp_53_fu_1036_p2;
        temp_58_reg_6364 <= temp_58_fu_1062_p2;
        temp_63_reg_6369 <= temp_63_fu_1088_p2;
        temp_68_reg_6374 <= temp_68_fu_1114_p2;
        temp_73_reg_6379 <= temp_73_fu_1140_p2;
        temp_78_reg_6384 <= temp_78_fu_1166_p2;
        temp_83_reg_6389 <= temp_83_fu_1192_p2;
        temp_88_reg_6394 <= temp_88_fu_1218_p2;
        temp_93_reg_6399 <= temp_93_fu_1244_p2;
        temp_98_reg_6404 <= temp_98_fu_1270_p2;
        temp_9_reg_6344 <= temp_9_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0))) begin
        temp_222_reg_6502 <= temp_222_fu_3426_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_226_reg_6507 <= temp_226_fu_3455_p2;
        temp_232_reg_6512 <= temp_232_fu_3481_p2;
        temp_238_reg_6517 <= temp_238_fu_3507_p2;
        temp_244_reg_6522 <= temp_244_fu_3533_p2;
        temp_250_reg_6527 <= temp_250_fu_3559_p2;
        temp_256_reg_6532 <= temp_256_fu_3585_p2;
        temp_262_reg_6537 <= temp_262_fu_3611_p2;
        temp_268_reg_6542 <= temp_268_fu_3637_p2;
        temp_274_reg_6547 <= temp_274_fu_3663_p2;
        temp_280_reg_6552 <= temp_280_fu_3689_p2;
        temp_286_reg_6557 <= temp_286_fu_3715_p2;
        temp_292_reg_6562 <= temp_292_fu_3741_p2;
        temp_298_reg_6567 <= temp_298_fu_3767_p2;
        temp_304_reg_6572 <= temp_304_fu_3793_p2;
        temp_310_reg_6577 <= temp_310_fu_3819_p2;
        temp_316_reg_6582 <= temp_316_fu_3845_p2;
        temp_322_reg_6587 <= temp_322_fu_3871_p2;
        temp_328_reg_6592 <= temp_328_fu_3897_p2;
        temp_334_reg_6597 <= temp_334_fu_3923_p2;
        temp_340_reg_6602 <= temp_340_fu_3949_p2;
        temp_346_reg_6607 <= temp_346_fu_3975_p2;
        temp_352_reg_6612 <= temp_352_fu_4001_p2;
        temp_358_reg_6617 <= temp_358_fu_4027_p2;
        temp_364_reg_6622 <= temp_364_fu_4053_p2;
        temp_370_reg_6627 <= temp_370_fu_4079_p2;
        temp_376_reg_6632 <= temp_376_fu_4105_p2;
        temp_382_reg_6637 <= temp_382_fu_4131_p2;
        temp_388_reg_6642 <= temp_388_fu_4157_p2;
        temp_394_reg_6647 <= temp_394_fu_4183_p2;
        temp_400_reg_6652 <= temp_400_fu_4209_p2;
        temp_407_reg_6657 <= temp_407_fu_4235_p2;
        temp_413_reg_6662 <= temp_413_fu_4261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        temp_reg_6147 <= temp_fu_830_p1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_blk_n = COLS_empty_n;
    end else begin
        COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_blk_n = COLS_c_full_n;
    end else begin
        COLS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_write = 1'b1;
    end else begin
        COLS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_read = 1'b1;
    end else begin
        COLS_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_blk_n = ROWS_empty_n;
    end else begin
        ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_blk_n = ROWS_c_full_n;
    end else begin
        ROWS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_write = 1'b1;
    end else begin
        ROWS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_read = 1'b1;
    end else begin
        ROWS_read = 1'b0;
    end
end

always @ (*) begin
    if (((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((output_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((output_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0)))) begin
        input_stream_blk_n = input_stream_empty_n;
    end else begin
        input_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0)) | (~((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0)) & (icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_stream_read = 1'b1;
    end else begin
        input_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul1_blk_n = mul1_empty_n;
    end else begin
        mul1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul1_read = 1'b1;
    end else begin
        mul1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul2_blk_n = mul2_empty_n;
    end else begin
        mul2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul2_read = 1'b1;
    end else begin
        mul2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4))) begin
        output_stream_blk_n = output_stream_full_n;
    end else begin
        output_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_stream_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            output_stream_din = or_ln89_s_fu_5866_p33;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            output_stream_din = or_ln62_s_fu_3343_p33;
        end else begin
            output_stream_din = 'bx;
        end
    end else begin
        output_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        output_stream_write = 1'b1;
    end else begin
        output_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift1_blk_n = shift1_empty_n;
    end else begin
        shift1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift1_read = 1'b1;
    end else begin
        shift1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift2_blk_n = shift2_empty_n;
    end else begin
        shift2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        shift2_read = 1'b1;
    end else begin
        shift2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0)) & (icmp_ln43_fu_819_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0)) & (icmp_ln43_fu_819_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln68_fu_3415_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign COLS_c_din = COLS_dout;

assign ROWS_c_din = ROWS_dout;

assign add_ln43_fu_824_p2 = (i_fu_208 + 27'd1);

assign add_ln68_fu_3420_p2 = (i_1_fu_212 + 27'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((shift2_empty_n == 1'b0) | (mul2_empty_n == 1'b0) | (shift1_empty_n == 1'b0) | (mul1_empty_n == 1'b0) | (1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln43_fu_819_p2 == 1'd0) & (input_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((input_stream_empty_n == 1'b0) & (icmp_ln68_fu_3415_p2 == 1'd0));
end

assign cmp15_fu_771_p2 = (($signed(left_shift_fu_747_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp56_fu_839_p2 = (($signed(shift2_read_reg_5942) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp67_fu_871_p2 = (($signed(left_shift_1_fu_863_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign conv16_fu_781_p1 = $signed(mul1_dout);

assign conv72_fu_849_p1 = $signed(mul2_read_reg_5948);

assign empty_42_fu_719_p1 = shift1_dout[30:0];

assign empty_fu_715_p1 = shift2_dout[30:0];

assign icmp_ln37_fu_723_p2 = (($signed(shift1_dout) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_819_p2 = ((i_fu_208 == div_cast_reg_5958) ? 1'b1 : 1'b0);

assign icmp_ln58_10_fu_2261_p2 = (($signed(tmp_10_fu_2251_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_11_fu_2311_p2 = (($signed(tmp_11_fu_2301_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_12_fu_2361_p2 = (($signed(tmp_12_fu_2351_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_13_fu_2411_p2 = (($signed(tmp_13_fu_2401_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_14_fu_2461_p2 = (($signed(tmp_14_fu_2451_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_15_fu_2511_p2 = (($signed(tmp_15_fu_2501_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_16_fu_2561_p2 = (($signed(tmp_16_fu_2551_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_17_fu_2611_p2 = (($signed(tmp_17_fu_2601_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_18_fu_2661_p2 = (($signed(tmp_18_fu_2651_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_19_fu_2711_p2 = (($signed(tmp_19_fu_2701_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_1811_p2 = (($signed(tmp_1_fu_1801_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_20_fu_2761_p2 = (($signed(tmp_20_fu_2751_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_21_fu_2811_p2 = (($signed(tmp_21_fu_2801_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_22_fu_2861_p2 = (($signed(tmp_22_fu_2851_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_23_fu_2911_p2 = (($signed(tmp_23_fu_2901_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_24_fu_2961_p2 = (($signed(tmp_24_fu_2951_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_25_fu_3011_p2 = (($signed(tmp_25_fu_3001_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_26_fu_3061_p2 = (($signed(tmp_26_fu_3051_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_27_fu_3111_p2 = (($signed(tmp_27_fu_3101_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_28_fu_3161_p2 = (($signed(tmp_28_fu_3151_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_29_fu_3211_p2 = (($signed(tmp_29_fu_3201_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_1861_p2 = (($signed(tmp_2_fu_1851_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_30_fu_3261_p2 = (($signed(tmp_30_fu_3251_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_31_fu_3311_p2 = (($signed(tmp_31_fu_3301_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_1911_p2 = (($signed(tmp_3_fu_1901_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_4_fu_1961_p2 = (($signed(tmp_4_fu_1951_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_5_fu_2011_p2 = (($signed(tmp_5_fu_2001_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_6_fu_2061_p2 = (($signed(tmp_6_fu_2051_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_7_fu_2111_p2 = (($signed(tmp_7_fu_2101_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_8_fu_2161_p2 = (($signed(tmp_8_fu_2151_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_2211_p2 = (($signed(tmp_9_fu_2201_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1761_p2 = (($signed(tmp_fu_1751_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_2275_p2 = (($signed(temp_85_fu_2267_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_2325_p2 = (($signed(temp_90_fu_2317_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_2375_p2 = (($signed(temp_95_fu_2367_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_2425_p2 = (($signed(temp_100_fu_2417_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_2475_p2 = (($signed(temp_105_fu_2467_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_15_fu_2525_p2 = (($signed(temp_110_fu_2517_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_16_fu_2575_p2 = (($signed(temp_115_fu_2567_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_17_fu_2625_p2 = (($signed(temp_120_fu_2617_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_18_fu_2675_p2 = (($signed(temp_125_fu_2667_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_19_fu_2725_p2 = (($signed(temp_130_fu_2717_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_1825_p2 = (($signed(temp_11_fu_1817_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_20_fu_2775_p2 = (($signed(temp_135_fu_2767_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_21_fu_2825_p2 = (($signed(temp_140_fu_2817_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_22_fu_2875_p2 = (($signed(temp_145_fu_2867_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_23_fu_2925_p2 = (($signed(temp_150_fu_2917_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_24_fu_2975_p2 = (($signed(temp_155_fu_2967_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_25_fu_3025_p2 = (($signed(temp_160_fu_3017_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_26_fu_3075_p2 = (($signed(temp_165_fu_3067_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_27_fu_3125_p2 = (($signed(temp_180_fu_3117_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_28_fu_3175_p2 = (($signed(temp_196_fu_3167_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_29_fu_3225_p2 = (($signed(temp_202_fu_3217_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_1875_p2 = (($signed(temp_45_fu_1867_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_30_fu_3275_p2 = (($signed(temp_209_fu_3267_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_31_fu_3325_p2 = (($signed(temp_215_fu_3317_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_1925_p2 = (($signed(temp_50_fu_1917_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_1975_p2 = (($signed(temp_55_fu_1967_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_2025_p2 = (($signed(temp_60_fu_2017_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_2075_p2 = (($signed(temp_65_fu_2067_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_2125_p2 = (($signed(temp_70_fu_2117_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_2175_p2 = (($signed(temp_75_fu_2167_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_2225_p2 = (($signed(temp_80_fu_2217_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1775_p2 = (($signed(temp_5_fu_1767_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_3415_p2 = ((i_1_fu_212 == div_cast_reg_5958) ? 1'b1 : 1'b0);

assign icmp_ln85_10_fu_4784_p2 = (($signed(tmp_42_fu_4774_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_11_fu_4834_p2 = (($signed(tmp_43_fu_4824_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_12_fu_4884_p2 = (($signed(tmp_44_fu_4874_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_13_fu_4934_p2 = (($signed(tmp_45_fu_4924_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_14_fu_4984_p2 = (($signed(tmp_46_fu_4974_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_15_fu_5034_p2 = (($signed(tmp_47_fu_5024_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_16_fu_5084_p2 = (($signed(tmp_48_fu_5074_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_17_fu_5134_p2 = (($signed(tmp_49_fu_5124_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_18_fu_5184_p2 = (($signed(tmp_50_fu_5174_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_19_fu_5234_p2 = (($signed(tmp_51_fu_5224_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_4334_p2 = (($signed(tmp_33_fu_4324_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_20_fu_5284_p2 = (($signed(tmp_52_fu_5274_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_21_fu_5334_p2 = (($signed(tmp_53_fu_5324_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_22_fu_5384_p2 = (($signed(tmp_54_fu_5374_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_23_fu_5434_p2 = (($signed(tmp_55_fu_5424_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_24_fu_5484_p2 = (($signed(tmp_56_fu_5474_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_25_fu_5534_p2 = (($signed(tmp_57_fu_5524_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_26_fu_5584_p2 = (($signed(tmp_58_fu_5574_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_27_fu_5634_p2 = (($signed(tmp_59_fu_5624_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_28_fu_5684_p2 = (($signed(tmp_60_fu_5674_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_29_fu_5734_p2 = (($signed(tmp_61_fu_5724_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_2_fu_4384_p2 = (($signed(tmp_34_fu_4374_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_30_fu_5784_p2 = (($signed(tmp_62_fu_5774_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_31_fu_5834_p2 = (($signed(tmp_63_fu_5824_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_3_fu_4434_p2 = (($signed(tmp_35_fu_4424_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_4_fu_4484_p2 = (($signed(tmp_36_fu_4474_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_5_fu_4534_p2 = (($signed(tmp_37_fu_4524_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_6_fu_4584_p2 = (($signed(tmp_38_fu_4574_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_7_fu_4634_p2 = (($signed(tmp_39_fu_4624_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_8_fu_4684_p2 = (($signed(tmp_40_fu_4674_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_9_fu_4734_p2 = (($signed(tmp_41_fu_4724_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_4284_p2 = (($signed(tmp_32_fu_4274_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln86_10_fu_4798_p2 = (($signed(temp_288_fu_4790_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_11_fu_4848_p2 = (($signed(temp_294_fu_4840_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_12_fu_4898_p2 = (($signed(temp_300_fu_4890_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_13_fu_4948_p2 = (($signed(temp_306_fu_4940_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_14_fu_4998_p2 = (($signed(temp_312_fu_4990_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_15_fu_5048_p2 = (($signed(temp_318_fu_5040_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_16_fu_5098_p2 = (($signed(temp_324_fu_5090_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_17_fu_5148_p2 = (($signed(temp_330_fu_5140_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_18_fu_5198_p2 = (($signed(temp_336_fu_5190_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_19_fu_5248_p2 = (($signed(temp_342_fu_5240_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1_fu_4348_p2 = (($signed(temp_234_fu_4340_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_20_fu_5298_p2 = (($signed(temp_348_fu_5290_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_21_fu_5348_p2 = (($signed(temp_354_fu_5340_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_22_fu_5398_p2 = (($signed(temp_360_fu_5390_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_23_fu_5448_p2 = (($signed(temp_366_fu_5440_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_24_fu_5498_p2 = (($signed(temp_372_fu_5490_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_25_fu_5548_p2 = (($signed(temp_378_fu_5540_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_26_fu_5598_p2 = (($signed(temp_384_fu_5590_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_27_fu_5648_p2 = (($signed(temp_390_fu_5640_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_28_fu_5698_p2 = (($signed(temp_396_fu_5690_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_29_fu_5748_p2 = (($signed(temp_402_fu_5740_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_4398_p2 = (($signed(temp_240_fu_4390_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_30_fu_5798_p2 = (($signed(temp_409_fu_5790_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_31_fu_5848_p2 = (($signed(temp_415_fu_5840_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_3_fu_4448_p2 = (($signed(temp_246_fu_4440_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_4_fu_4498_p2 = (($signed(temp_252_fu_4490_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_5_fu_4548_p2 = (($signed(temp_258_fu_4540_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_6_fu_4598_p2 = (($signed(temp_264_fu_4590_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_7_fu_4648_p2 = (($signed(temp_270_fu_4640_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_8_fu_4698_p2 = (($signed(temp_276_fu_4690_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_9_fu_4748_p2 = (($signed(temp_282_fu_4740_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_4298_p2 = (($signed(temp_228_fu_4290_p3) < $signed(33'd8589934464)) ? 1'b1 : 1'b0);

assign left_shift_1_fu_863_p3 = ((cmp56_fu_839_p2[0:0] == 1'b1) ? 32'd0 : sub64_fu_844_p2);

assign left_shift_fu_747_p3 = ((icmp_ln37_fu_723_p2[0:0] == 1'b1) ? 32'd0 : sub_ln38_fu_741_p2);

assign or_ln62_s_fu_3343_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln216_31_fu_3335_p3}, {select_ln216_30_fu_3285_p3}}, {select_ln216_29_fu_3235_p3}}, {select_ln216_28_fu_3185_p3}}, {select_ln216_27_fu_3135_p3}}, {select_ln216_26_fu_3085_p3}}, {select_ln216_25_fu_3035_p3}}, {select_ln216_24_fu_2985_p3}}, {select_ln216_23_fu_2935_p3}}, {select_ln216_22_fu_2885_p3}}, {select_ln216_21_fu_2835_p3}}, {select_ln216_20_fu_2785_p3}}, {select_ln216_19_fu_2735_p3}}, {select_ln216_18_fu_2685_p3}}, {select_ln216_17_fu_2635_p3}}, {select_ln216_16_fu_2585_p3}}, {select_ln216_15_fu_2535_p3}}, {select_ln216_14_fu_2485_p3}}, {select_ln216_13_fu_2435_p3}}, {select_ln216_12_fu_2385_p3}}, {select_ln216_11_fu_2335_p3}}, {select_ln216_10_fu_2285_p3}}, {select_ln216_9_fu_2235_p3}}, {select_ln216_8_fu_2185_p3}}, {select_ln216_7_fu_2135_p3}}, {select_ln216_6_fu_2085_p3}}, {select_ln216_5_fu_2035_p3}}, {select_ln216_4_fu_1985_p3}}, {select_ln216_3_fu_1935_p3}}, {select_ln216_2_fu_1885_p3}}, {select_ln216_1_fu_1835_p3}}, {select_ln216_fu_1785_p3}};

assign or_ln89_s_fu_5866_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln216_63_fu_5858_p3}, {select_ln216_62_fu_5808_p3}}, {select_ln216_61_fu_5758_p3}}, {select_ln216_60_fu_5708_p3}}, {select_ln216_59_fu_5658_p3}}, {select_ln216_58_fu_5608_p3}}, {select_ln216_57_fu_5558_p3}}, {select_ln216_56_fu_5508_p3}}, {select_ln216_55_fu_5458_p3}}, {select_ln216_54_fu_5408_p3}}, {select_ln216_53_fu_5358_p3}}, {select_ln216_52_fu_5308_p3}}, {select_ln216_51_fu_5258_p3}}, {select_ln216_50_fu_5208_p3}}, {select_ln216_49_fu_5158_p3}}, {select_ln216_48_fu_5108_p3}}, {select_ln216_47_fu_5058_p3}}, {select_ln216_46_fu_5008_p3}}, {select_ln216_45_fu_4958_p3}}, {select_ln216_44_fu_4908_p3}}, {select_ln216_43_fu_4858_p3}}, {select_ln216_42_fu_4808_p3}}, {select_ln216_41_fu_4758_p3}}, {select_ln216_40_fu_4708_p3}}, {select_ln216_39_fu_4658_p3}}, {select_ln216_38_fu_4608_p3}}, {select_ln216_37_fu_4558_p3}}, {select_ln216_36_fu_4508_p3}}, {select_ln216_35_fu_4458_p3}}, {select_ln216_34_fu_4408_p3}}, {select_ln216_33_fu_4358_p3}}, {select_ln216_32_fu_4308_p3}};

assign pos_rounding_value_1_fu_899_p1 = $signed(pos_rounding_value_3_fu_893_p2);

assign pos_rounding_value_2_fu_797_p2 = 32'd1 << sub18_fu_791_p2;

assign pos_rounding_value_3_fu_893_p2 = 32'd1 << sub77_fu_887_p2;

assign pos_rounding_value_fu_803_p1 = $signed(pos_rounding_value_2_fu_797_p2);

assign right_shift_1_cast_fu_859_p1 = right_shift_1_fu_852_p3;

assign right_shift_1_fu_852_p3 = ((cmp56_fu_839_p2[0:0] == 1'b1) ? empty_reg_5953 : 31'd0);

assign right_shift_fu_729_p3 = ((icmp_ln37_fu_723_p2[0:0] == 1'b1) ? empty_42_fu_719_p1 : 31'd0);

assign select_ln216_10_fu_2285_p3 = ((icmp_ln59_10_fu_2275_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_10_fu_2281_p1);

assign select_ln216_11_fu_2335_p3 = ((icmp_ln59_11_fu_2325_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_11_fu_2331_p1);

assign select_ln216_12_fu_2385_p3 = ((icmp_ln59_12_fu_2375_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_12_fu_2381_p1);

assign select_ln216_13_fu_2435_p3 = ((icmp_ln59_13_fu_2425_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_13_fu_2431_p1);

assign select_ln216_14_fu_2485_p3 = ((icmp_ln59_14_fu_2475_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_14_fu_2481_p1);

assign select_ln216_15_fu_2535_p3 = ((icmp_ln59_15_fu_2525_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_15_fu_2531_p1);

assign select_ln216_16_fu_2585_p3 = ((icmp_ln59_16_fu_2575_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_16_fu_2581_p1);

assign select_ln216_17_fu_2635_p3 = ((icmp_ln59_17_fu_2625_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_17_fu_2631_p1);

assign select_ln216_18_fu_2685_p3 = ((icmp_ln59_18_fu_2675_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_18_fu_2681_p1);

assign select_ln216_19_fu_2735_p3 = ((icmp_ln59_19_fu_2725_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_19_fu_2731_p1);

assign select_ln216_1_fu_1835_p3 = ((icmp_ln59_1_fu_1825_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_1_fu_1831_p1);

assign select_ln216_20_fu_2785_p3 = ((icmp_ln59_20_fu_2775_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_20_fu_2781_p1);

assign select_ln216_21_fu_2835_p3 = ((icmp_ln59_21_fu_2825_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_21_fu_2831_p1);

assign select_ln216_22_fu_2885_p3 = ((icmp_ln59_22_fu_2875_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_22_fu_2881_p1);

assign select_ln216_23_fu_2935_p3 = ((icmp_ln59_23_fu_2925_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_23_fu_2931_p1);

assign select_ln216_24_fu_2985_p3 = ((icmp_ln59_24_fu_2975_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_24_fu_2981_p1);

assign select_ln216_25_fu_3035_p3 = ((icmp_ln59_25_fu_3025_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_25_fu_3031_p1);

assign select_ln216_26_fu_3085_p3 = ((icmp_ln59_26_fu_3075_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_26_fu_3081_p1);

assign select_ln216_27_fu_3135_p3 = ((icmp_ln59_27_fu_3125_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_27_fu_3131_p1);

assign select_ln216_28_fu_3185_p3 = ((icmp_ln59_28_fu_3175_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_28_fu_3181_p1);

assign select_ln216_29_fu_3235_p3 = ((icmp_ln59_29_fu_3225_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_29_fu_3231_p1);

assign select_ln216_2_fu_1885_p3 = ((icmp_ln59_2_fu_1875_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_2_fu_1881_p1);

assign select_ln216_30_fu_3285_p3 = ((icmp_ln59_30_fu_3275_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_30_fu_3281_p1);

assign select_ln216_31_fu_3335_p3 = ((icmp_ln59_31_fu_3325_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_31_fu_3331_p1);

assign select_ln216_32_fu_4308_p3 = ((icmp_ln86_fu_4298_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_32_fu_4304_p1);

assign select_ln216_33_fu_4358_p3 = ((icmp_ln86_1_fu_4348_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_33_fu_4354_p1);

assign select_ln216_34_fu_4408_p3 = ((icmp_ln86_2_fu_4398_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_34_fu_4404_p1);

assign select_ln216_35_fu_4458_p3 = ((icmp_ln86_3_fu_4448_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_35_fu_4454_p1);

assign select_ln216_36_fu_4508_p3 = ((icmp_ln86_4_fu_4498_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_36_fu_4504_p1);

assign select_ln216_37_fu_4558_p3 = ((icmp_ln86_5_fu_4548_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_37_fu_4554_p1);

assign select_ln216_38_fu_4608_p3 = ((icmp_ln86_6_fu_4598_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_38_fu_4604_p1);

assign select_ln216_39_fu_4658_p3 = ((icmp_ln86_7_fu_4648_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_39_fu_4654_p1);

assign select_ln216_3_fu_1935_p3 = ((icmp_ln59_3_fu_1925_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_3_fu_1931_p1);

assign select_ln216_40_fu_4708_p3 = ((icmp_ln86_8_fu_4698_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_40_fu_4704_p1);

assign select_ln216_41_fu_4758_p3 = ((icmp_ln86_9_fu_4748_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_41_fu_4754_p1);

assign select_ln216_42_fu_4808_p3 = ((icmp_ln86_10_fu_4798_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_42_fu_4804_p1);

assign select_ln216_43_fu_4858_p3 = ((icmp_ln86_11_fu_4848_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_43_fu_4854_p1);

assign select_ln216_44_fu_4908_p3 = ((icmp_ln86_12_fu_4898_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_44_fu_4904_p1);

assign select_ln216_45_fu_4958_p3 = ((icmp_ln86_13_fu_4948_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_45_fu_4954_p1);

assign select_ln216_46_fu_5008_p3 = ((icmp_ln86_14_fu_4998_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_46_fu_5004_p1);

assign select_ln216_47_fu_5058_p3 = ((icmp_ln86_15_fu_5048_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_47_fu_5054_p1);

assign select_ln216_48_fu_5108_p3 = ((icmp_ln86_16_fu_5098_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_48_fu_5104_p1);

assign select_ln216_49_fu_5158_p3 = ((icmp_ln86_17_fu_5148_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_49_fu_5154_p1);

assign select_ln216_4_fu_1985_p3 = ((icmp_ln59_4_fu_1975_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_4_fu_1981_p1);

assign select_ln216_50_fu_5208_p3 = ((icmp_ln86_18_fu_5198_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_50_fu_5204_p1);

assign select_ln216_51_fu_5258_p3 = ((icmp_ln86_19_fu_5248_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_51_fu_5254_p1);

assign select_ln216_52_fu_5308_p3 = ((icmp_ln86_20_fu_5298_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_52_fu_5304_p1);

assign select_ln216_53_fu_5358_p3 = ((icmp_ln86_21_fu_5348_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_53_fu_5354_p1);

assign select_ln216_54_fu_5408_p3 = ((icmp_ln86_22_fu_5398_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_54_fu_5404_p1);

assign select_ln216_55_fu_5458_p3 = ((icmp_ln86_23_fu_5448_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_55_fu_5454_p1);

assign select_ln216_56_fu_5508_p3 = ((icmp_ln86_24_fu_5498_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_56_fu_5504_p1);

assign select_ln216_57_fu_5558_p3 = ((icmp_ln86_25_fu_5548_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_57_fu_5554_p1);

assign select_ln216_58_fu_5608_p3 = ((icmp_ln86_26_fu_5598_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_58_fu_5604_p1);

assign select_ln216_59_fu_5658_p3 = ((icmp_ln86_27_fu_5648_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_59_fu_5654_p1);

assign select_ln216_5_fu_2035_p3 = ((icmp_ln59_5_fu_2025_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_5_fu_2031_p1);

assign select_ln216_60_fu_5708_p3 = ((icmp_ln86_28_fu_5698_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_60_fu_5704_p1);

assign select_ln216_61_fu_5758_p3 = ((icmp_ln86_29_fu_5748_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_61_fu_5754_p1);

assign select_ln216_62_fu_5808_p3 = ((icmp_ln86_30_fu_5798_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_62_fu_5804_p1);

assign select_ln216_63_fu_5858_p3 = ((icmp_ln86_31_fu_5848_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_63_fu_5854_p1);

assign select_ln216_6_fu_2085_p3 = ((icmp_ln59_6_fu_2075_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_6_fu_2081_p1);

assign select_ln216_7_fu_2135_p3 = ((icmp_ln59_7_fu_2125_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_7_fu_2131_p1);

assign select_ln216_8_fu_2185_p3 = ((icmp_ln59_8_fu_2175_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_8_fu_2181_p1);

assign select_ln216_9_fu_2235_p3 = ((icmp_ln59_9_fu_2225_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_9_fu_2231_p1);

assign select_ln216_fu_1785_p3 = ((icmp_ln59_fu_1775_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_fu_1781_p1);

assign sext_ln541_10_fu_1171_p1 = $signed(reg_635);

assign sext_ln541_11_fu_1197_p1 = $signed(reg_639);

assign sext_ln541_12_fu_1223_p1 = $signed(reg_643);

assign sext_ln541_13_fu_1249_p1 = $signed(reg_647);

assign sext_ln541_14_fu_1275_p1 = $signed(reg_651);

assign sext_ln541_15_fu_1301_p1 = $signed(reg_655);

assign sext_ln541_16_fu_1327_p1 = $signed(reg_659);

assign sext_ln541_17_fu_1353_p1 = $signed(reg_663);

assign sext_ln541_18_fu_1379_p1 = $signed(reg_667);

assign sext_ln541_19_fu_1405_p1 = $signed(reg_671);

assign sext_ln541_1_fu_937_p1 = $signed(reg_599);

assign sext_ln541_20_fu_1431_p1 = $signed(reg_675);

assign sext_ln541_21_fu_1457_p1 = $signed(reg_679);

assign sext_ln541_22_fu_1483_p1 = $signed(reg_683);

assign sext_ln541_23_fu_1509_p1 = $signed(reg_687);

assign sext_ln541_24_fu_1535_p1 = $signed(reg_691);

assign sext_ln541_25_fu_1561_p1 = $signed(reg_695);

assign sext_ln541_26_fu_1587_p1 = $signed(reg_699);

assign sext_ln541_27_fu_1613_p1 = $signed(reg_703);

assign sext_ln541_28_fu_1639_p1 = $signed(reg_707);

assign sext_ln541_29_fu_1665_p1 = $signed(reg_711);

assign sext_ln541_2_fu_963_p1 = $signed(reg_603);

assign sext_ln541_30_fu_1691_p1 = $signed(reg_591);

assign sext_ln541_31_fu_1717_p1 = $signed(reg_595);

assign sext_ln541_32_fu_3435_p1 = $signed(temp_222_reg_6502);

assign sext_ln541_33_fu_3460_p1 = $signed(reg_599);

assign sext_ln541_34_fu_3486_p1 = $signed(reg_603);

assign sext_ln541_35_fu_3512_p1 = $signed(reg_607);

assign sext_ln541_36_fu_3538_p1 = $signed(reg_611);

assign sext_ln541_37_fu_3564_p1 = $signed(reg_615);

assign sext_ln541_38_fu_3590_p1 = $signed(reg_619);

assign sext_ln541_39_fu_3616_p1 = $signed(reg_623);

assign sext_ln541_3_fu_989_p1 = $signed(reg_607);

assign sext_ln541_40_fu_3642_p1 = $signed(reg_627);

assign sext_ln541_41_fu_3668_p1 = $signed(reg_631);

assign sext_ln541_42_fu_3694_p1 = $signed(reg_635);

assign sext_ln541_43_fu_3720_p1 = $signed(reg_639);

assign sext_ln541_44_fu_3746_p1 = $signed(reg_643);

assign sext_ln541_45_fu_3772_p1 = $signed(reg_647);

assign sext_ln541_46_fu_3798_p1 = $signed(reg_651);

assign sext_ln541_47_fu_3824_p1 = $signed(reg_655);

assign sext_ln541_48_fu_3850_p1 = $signed(reg_659);

assign sext_ln541_49_fu_3876_p1 = $signed(reg_663);

assign sext_ln541_4_fu_1015_p1 = $signed(reg_611);

assign sext_ln541_50_fu_3902_p1 = $signed(reg_667);

assign sext_ln541_51_fu_3928_p1 = $signed(reg_671);

assign sext_ln541_52_fu_3954_p1 = $signed(reg_675);

assign sext_ln541_53_fu_3980_p1 = $signed(reg_679);

assign sext_ln541_54_fu_4006_p1 = $signed(reg_683);

assign sext_ln541_55_fu_4032_p1 = $signed(reg_687);

assign sext_ln541_56_fu_4058_p1 = $signed(reg_691);

assign sext_ln541_57_fu_4084_p1 = $signed(reg_695);

assign sext_ln541_58_fu_4110_p1 = $signed(reg_699);

assign sext_ln541_59_fu_4136_p1 = $signed(reg_703);

assign sext_ln541_5_fu_1041_p1 = $signed(reg_615);

assign sext_ln541_60_fu_4162_p1 = $signed(reg_707);

assign sext_ln541_61_fu_4188_p1 = $signed(reg_711);

assign sext_ln541_62_fu_4214_p1 = $signed(reg_591);

assign sext_ln541_63_fu_4240_p1 = $signed(reg_595);

assign sext_ln541_6_fu_1067_p1 = $signed(reg_619);

assign sext_ln541_7_fu_1093_p1 = $signed(reg_623);

assign sext_ln541_8_fu_1119_p1 = $signed(reg_627);

assign sext_ln541_9_fu_1145_p1 = $signed(reg_631);

assign sext_ln541_fu_912_p1 = $signed(temp_reg_6147);

assign sh_prom22_fu_807_p1 = total_right_shift_fu_785_p2;

assign sh_prom69_fu_877_p1 = left_shift_1_fu_863_p3;

assign sh_prom81_fu_903_p1 = total_right_shift_1_fu_881_p2;

assign sh_prom_fu_777_p1 = left_shift_fu_747_p3;

assign shl_ln50_10_fu_1175_p2 = sext_ln541_10_fu_1171_p1 << sh_prom_reg_6000;

assign shl_ln50_11_fu_1201_p2 = sext_ln541_11_fu_1197_p1 << sh_prom_reg_6000;

assign shl_ln50_12_fu_1227_p2 = sext_ln541_12_fu_1223_p1 << sh_prom_reg_6000;

assign shl_ln50_13_fu_1253_p2 = sext_ln541_13_fu_1249_p1 << sh_prom_reg_6000;

assign shl_ln50_14_fu_1279_p2 = sext_ln541_14_fu_1275_p1 << sh_prom_reg_6000;

assign shl_ln50_15_fu_1305_p2 = sext_ln541_15_fu_1301_p1 << sh_prom_reg_6000;

assign shl_ln50_16_fu_1331_p2 = sext_ln541_16_fu_1327_p1 << sh_prom_reg_6000;

assign shl_ln50_17_fu_1357_p2 = sext_ln541_17_fu_1353_p1 << sh_prom_reg_6000;

assign shl_ln50_18_fu_1383_p2 = sext_ln541_18_fu_1379_p1 << sh_prom_reg_6000;

assign shl_ln50_19_fu_1409_p2 = sext_ln541_19_fu_1405_p1 << sh_prom_reg_6000;

assign shl_ln50_1_fu_941_p2 = sext_ln541_1_fu_937_p1 << sh_prom_reg_6000;

assign shl_ln50_20_fu_1435_p2 = sext_ln541_20_fu_1431_p1 << sh_prom_reg_6000;

assign shl_ln50_21_fu_1461_p2 = sext_ln541_21_fu_1457_p1 << sh_prom_reg_6000;

assign shl_ln50_22_fu_1487_p2 = sext_ln541_22_fu_1483_p1 << sh_prom_reg_6000;

assign shl_ln50_23_fu_1513_p2 = sext_ln541_23_fu_1509_p1 << sh_prom_reg_6000;

assign shl_ln50_24_fu_1539_p2 = sext_ln541_24_fu_1535_p1 << sh_prom_reg_6000;

assign shl_ln50_25_fu_1565_p2 = sext_ln541_25_fu_1561_p1 << sh_prom_reg_6000;

assign shl_ln50_26_fu_1591_p2 = sext_ln541_26_fu_1587_p1 << sh_prom_reg_6000;

assign shl_ln50_27_fu_1617_p2 = sext_ln541_27_fu_1613_p1 << sh_prom_reg_6000;

assign shl_ln50_28_fu_1643_p2 = sext_ln541_28_fu_1639_p1 << sh_prom_reg_6000;

assign shl_ln50_29_fu_1669_p2 = sext_ln541_29_fu_1665_p1 << sh_prom_reg_6000;

assign shl_ln50_2_fu_967_p2 = sext_ln541_2_fu_963_p1 << sh_prom_reg_6000;

assign shl_ln50_30_fu_1695_p2 = sext_ln541_30_fu_1691_p1 << sh_prom_reg_6000;

assign shl_ln50_31_fu_1721_p2 = sext_ln541_31_fu_1717_p1 << sh_prom_reg_6000;

assign shl_ln50_3_fu_993_p2 = sext_ln541_3_fu_989_p1 << sh_prom_reg_6000;

assign shl_ln50_4_fu_1019_p2 = sext_ln541_4_fu_1015_p1 << sh_prom_reg_6000;

assign shl_ln50_5_fu_1045_p2 = sext_ln541_5_fu_1041_p1 << sh_prom_reg_6000;

assign shl_ln50_6_fu_1071_p2 = sext_ln541_6_fu_1067_p1 << sh_prom_reg_6000;

assign shl_ln50_7_fu_1097_p2 = sext_ln541_7_fu_1093_p1 << sh_prom_reg_6000;

assign shl_ln50_8_fu_1123_p2 = sext_ln541_8_fu_1119_p1 << sh_prom_reg_6000;

assign shl_ln50_9_fu_1149_p2 = sext_ln541_9_fu_1145_p1 << sh_prom_reg_6000;

assign shl_ln50_fu_915_p2 = sext_ln541_fu_912_p1 << sh_prom_reg_6000;

assign sub18_fu_791_p2 = (zext_ln37_fu_737_p1 + 32'd30);

assign sub64_fu_844_p2 = (32'd0 - shift2_read_reg_5942);

assign sub77_fu_887_p2 = (right_shift_1_cast_fu_859_p1 + 32'd30);

assign sub_ln38_fu_741_p2 = (32'd0 - shift1_dout);

assign temp_100_fu_2417_p3 = ((icmp_ln58_13_fu_2411_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_13_fu_2397_p1);

assign temp_102_fu_1291_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_14_fu_1279_p2 : sext_ln541_14_fu_1275_p1);

assign temp_102_fu_1291_p1 = conv16_reg_6036;

assign temp_103_fu_1296_p2 = ($signed(temp_102_fu_1291_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_104_fu_2443_p2 = $signed(temp_103_reg_6409) >>> sh_prom22_reg_6108;

assign temp_105_fu_2467_p3 = ((icmp_ln58_14_fu_2461_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_14_fu_2447_p1);

assign temp_107_fu_1317_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_15_fu_1305_p2 : sext_ln541_15_fu_1301_p1);

assign temp_107_fu_1317_p1 = conv16_reg_6036;

assign temp_108_fu_1322_p2 = ($signed(temp_107_fu_1317_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_109_fu_2493_p2 = $signed(temp_108_reg_6414) >>> sh_prom22_reg_6108;

assign temp_10_fu_1793_p2 = $signed(temp_9_reg_6344) >>> sh_prom22_reg_6108;

assign temp_110_fu_2517_p3 = ((icmp_ln58_15_fu_2511_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_15_fu_2497_p1);

assign temp_112_fu_1343_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_16_fu_1331_p2 : sext_ln541_16_fu_1327_p1);

assign temp_112_fu_1343_p1 = conv16_reg_6036;

assign temp_113_fu_1348_p2 = ($signed(temp_112_fu_1343_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_114_fu_2543_p2 = $signed(temp_113_reg_6419) >>> sh_prom22_reg_6108;

assign temp_115_fu_2567_p3 = ((icmp_ln58_16_fu_2561_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_16_fu_2547_p1);

assign temp_117_fu_1369_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_17_fu_1357_p2 : sext_ln541_17_fu_1353_p1);

assign temp_117_fu_1369_p1 = conv16_reg_6036;

assign temp_118_fu_1374_p2 = ($signed(temp_117_fu_1369_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_119_fu_2593_p2 = $signed(temp_118_reg_6424) >>> sh_prom22_reg_6108;

assign temp_11_fu_1817_p3 = ((icmp_ln58_1_fu_1811_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_1_fu_1797_p1);

assign temp_120_fu_2617_p3 = ((icmp_ln58_17_fu_2611_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_17_fu_2597_p1);

assign temp_122_fu_1395_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_18_fu_1383_p2 : sext_ln541_18_fu_1379_p1);

assign temp_122_fu_1395_p1 = conv16_reg_6036;

assign temp_123_fu_1400_p2 = ($signed(temp_122_fu_1395_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_124_fu_2643_p2 = $signed(temp_123_reg_6429) >>> sh_prom22_reg_6108;

assign temp_125_fu_2667_p3 = ((icmp_ln58_18_fu_2661_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_18_fu_2647_p1);

assign temp_127_fu_1421_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_19_fu_1409_p2 : sext_ln541_19_fu_1405_p1);

assign temp_127_fu_1421_p1 = conv16_reg_6036;

assign temp_128_fu_1426_p2 = ($signed(temp_127_fu_1421_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_129_fu_2693_p2 = $signed(temp_128_reg_6434) >>> sh_prom22_reg_6108;

assign temp_130_fu_2717_p3 = ((icmp_ln58_19_fu_2711_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_19_fu_2697_p1);

assign temp_132_fu_1447_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_20_fu_1435_p2 : sext_ln541_20_fu_1431_p1);

assign temp_132_fu_1447_p1 = conv16_reg_6036;

assign temp_133_fu_1452_p2 = ($signed(temp_132_fu_1447_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_134_fu_2743_p2 = $signed(temp_133_reg_6439) >>> sh_prom22_reg_6108;

assign temp_135_fu_2767_p3 = ((icmp_ln58_20_fu_2761_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_20_fu_2747_p1);

assign temp_137_fu_1473_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_21_fu_1461_p2 : sext_ln541_21_fu_1457_p1);

assign temp_137_fu_1473_p1 = conv16_reg_6036;

assign temp_138_fu_1478_p2 = ($signed(temp_137_fu_1473_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_139_fu_2793_p2 = $signed(temp_138_reg_6444) >>> sh_prom22_reg_6108;

assign temp_140_fu_2817_p3 = ((icmp_ln58_21_fu_2811_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_21_fu_2797_p1);

assign temp_142_fu_1499_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_22_fu_1487_p2 : sext_ln541_22_fu_1483_p1);

assign temp_142_fu_1499_p1 = conv16_reg_6036;

assign temp_143_fu_1504_p2 = ($signed(temp_142_fu_1499_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_144_fu_2843_p2 = $signed(temp_143_reg_6449) >>> sh_prom22_reg_6108;

assign temp_145_fu_2867_p3 = ((icmp_ln58_22_fu_2861_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_22_fu_2847_p1);

assign temp_147_fu_1525_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_23_fu_1513_p2 : sext_ln541_23_fu_1509_p1);

assign temp_147_fu_1525_p1 = conv16_reg_6036;

assign temp_148_fu_1530_p2 = ($signed(temp_147_fu_1525_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_149_fu_2893_p2 = $signed(temp_148_reg_6454) >>> sh_prom22_reg_6108;

assign temp_150_fu_2917_p3 = ((icmp_ln58_23_fu_2911_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_23_fu_2897_p1);

assign temp_152_fu_1551_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_24_fu_1539_p2 : sext_ln541_24_fu_1535_p1);

assign temp_152_fu_1551_p1 = conv16_reg_6036;

assign temp_153_fu_1556_p2 = ($signed(temp_152_fu_1551_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_154_fu_2943_p2 = $signed(temp_153_reg_6459) >>> sh_prom22_reg_6108;

assign temp_155_fu_2967_p3 = ((icmp_ln58_24_fu_2961_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_24_fu_2947_p1);

assign temp_157_fu_1577_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_25_fu_1565_p2 : sext_ln541_25_fu_1561_p1);

assign temp_157_fu_1577_p1 = conv16_reg_6036;

assign temp_158_fu_1582_p2 = ($signed(temp_157_fu_1577_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_159_fu_2993_p2 = $signed(temp_158_reg_6464) >>> sh_prom22_reg_6108;

assign temp_160_fu_3017_p3 = ((icmp_ln58_25_fu_3011_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_25_fu_2997_p1);

assign temp_162_fu_1603_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_26_fu_1591_p2 : sext_ln541_26_fu_1587_p1);

assign temp_162_fu_1603_p1 = conv16_reg_6036;

assign temp_163_fu_1608_p2 = ($signed(temp_162_fu_1603_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_164_fu_3043_p2 = $signed(temp_163_reg_6469) >>> sh_prom22_reg_6108;

assign temp_165_fu_3067_p3 = ((icmp_ln58_26_fu_3061_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_26_fu_3047_p1);

assign temp_167_fu_1629_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_27_fu_1617_p2 : sext_ln541_27_fu_1613_p1);

assign temp_167_fu_1629_p1 = conv16_reg_6036;

assign temp_168_fu_1634_p2 = ($signed(temp_167_fu_1629_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_174_fu_3093_p2 = $signed(temp_168_reg_6474) >>> sh_prom22_reg_6108;

assign temp_180_fu_3117_p3 = ((icmp_ln58_27_fu_3111_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_27_fu_3097_p1);

assign temp_193_fu_1655_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_28_fu_1643_p2 : sext_ln541_28_fu_1639_p1);

assign temp_193_fu_1655_p1 = conv16_reg_6036;

assign temp_194_fu_1660_p2 = ($signed(temp_193_fu_1655_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_195_fu_3143_p2 = $signed(temp_194_reg_6479) >>> sh_prom22_reg_6108;

assign temp_196_fu_3167_p3 = ((icmp_ln58_28_fu_3161_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_28_fu_3147_p1);

assign temp_198_fu_1681_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_29_fu_1669_p2 : sext_ln541_29_fu_1665_p1);

assign temp_198_fu_1681_p1 = conv16_reg_6036;

assign temp_200_fu_1686_p2 = ($signed(temp_198_fu_1681_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_201_fu_3193_p2 = $signed(temp_200_reg_6484) >>> sh_prom22_reg_6108;

assign temp_202_fu_3217_p3 = ((icmp_ln58_29_fu_3211_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_29_fu_3197_p1);

assign temp_205_fu_1707_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_30_fu_1695_p2 : sext_ln541_30_fu_1691_p1);

assign temp_205_fu_1707_p1 = conv16_reg_6036;

assign temp_207_fu_1712_p2 = ($signed(temp_205_fu_1707_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_208_fu_3243_p2 = $signed(temp_207_reg_6489) >>> sh_prom22_reg_6108;

assign temp_209_fu_3267_p3 = ((icmp_ln58_30_fu_3261_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_30_fu_3247_p1);

assign temp_211_fu_1733_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_31_fu_1721_p2 : sext_ln541_31_fu_1717_p1);

assign temp_211_fu_1733_p1 = conv16_reg_6036;

assign temp_212_fu_1738_p2 = ($signed(temp_211_fu_1733_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_214_fu_3293_p2 = $signed(temp_212_reg_6494) >>> sh_prom22_reg_6108;

assign temp_215_fu_3317_p3 = ((icmp_ln58_31_fu_3311_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_31_fu_3297_p1);

assign temp_222_fu_3426_p1 = input_stream_dout[7:0];

assign temp_223_fu_3438_p2 = sext_ln541_32_fu_3435_p1 << sh_prom69_reg_6231;

assign temp_225_fu_3450_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_223_fu_3438_p2 : sext_ln541_32_fu_3435_p1);

assign temp_225_fu_3450_p1 = conv72_reg_6159;

assign temp_226_fu_3455_p2 = ($signed(temp_225_fu_3450_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_227_fu_4266_p2 = $signed(temp_226_reg_6507) >>> sh_prom81_reg_6303;

assign temp_228_fu_4290_p3 = ((icmp_ln85_fu_4284_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_fu_4270_p1);

assign temp_229_fu_3464_p2 = sext_ln541_33_fu_3460_p1 << sh_prom69_reg_6231;

assign temp_231_fu_3476_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_229_fu_3464_p2 : sext_ln541_33_fu_3460_p1);

assign temp_231_fu_3476_p1 = conv72_reg_6159;

assign temp_232_fu_3481_p2 = ($signed(temp_231_fu_3476_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_233_fu_4316_p2 = $signed(temp_232_reg_6512) >>> sh_prom81_reg_6303;

assign temp_234_fu_4340_p3 = ((icmp_ln85_1_fu_4334_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_1_fu_4320_p1);

assign temp_235_fu_3490_p2 = sext_ln541_34_fu_3486_p1 << sh_prom69_reg_6231;

assign temp_237_fu_3502_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_235_fu_3490_p2 : sext_ln541_34_fu_3486_p1);

assign temp_237_fu_3502_p1 = conv72_reg_6159;

assign temp_238_fu_3507_p2 = ($signed(temp_237_fu_3502_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_239_fu_4366_p2 = $signed(temp_238_reg_6517) >>> sh_prom81_reg_6303;

assign temp_240_fu_4390_p3 = ((icmp_ln85_2_fu_4384_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_2_fu_4370_p1);

assign temp_241_fu_3516_p2 = sext_ln541_35_fu_3512_p1 << sh_prom69_reg_6231;

assign temp_243_fu_3528_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_241_fu_3516_p2 : sext_ln541_35_fu_3512_p1);

assign temp_243_fu_3528_p1 = conv72_reg_6159;

assign temp_244_fu_3533_p2 = ($signed(temp_243_fu_3528_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_245_fu_4416_p2 = $signed(temp_244_reg_6522) >>> sh_prom81_reg_6303;

assign temp_246_fu_4440_p3 = ((icmp_ln85_3_fu_4434_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_3_fu_4420_p1);

assign temp_247_fu_3542_p2 = sext_ln541_36_fu_3538_p1 << sh_prom69_reg_6231;

assign temp_249_fu_3554_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_247_fu_3542_p2 : sext_ln541_36_fu_3538_p1);

assign temp_249_fu_3554_p1 = conv72_reg_6159;

assign temp_250_fu_3559_p2 = ($signed(temp_249_fu_3554_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_251_fu_4466_p2 = $signed(temp_250_reg_6527) >>> sh_prom81_reg_6303;

assign temp_252_fu_4490_p3 = ((icmp_ln85_4_fu_4484_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_4_fu_4470_p1);

assign temp_253_fu_3568_p2 = sext_ln541_37_fu_3564_p1 << sh_prom69_reg_6231;

assign temp_255_fu_3580_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_253_fu_3568_p2 : sext_ln541_37_fu_3564_p1);

assign temp_255_fu_3580_p1 = conv72_reg_6159;

assign temp_256_fu_3585_p2 = ($signed(temp_255_fu_3580_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_257_fu_4516_p2 = $signed(temp_256_reg_6532) >>> sh_prom81_reg_6303;

assign temp_258_fu_4540_p3 = ((icmp_ln85_5_fu_4534_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_5_fu_4520_p1);

assign temp_259_fu_3594_p2 = sext_ln541_38_fu_3590_p1 << sh_prom69_reg_6231;

assign temp_261_fu_3606_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_259_fu_3594_p2 : sext_ln541_38_fu_3590_p1);

assign temp_261_fu_3606_p1 = conv72_reg_6159;

assign temp_262_fu_3611_p2 = ($signed(temp_261_fu_3606_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_263_fu_4566_p2 = $signed(temp_262_reg_6537) >>> sh_prom81_reg_6303;

assign temp_264_fu_4590_p3 = ((icmp_ln85_6_fu_4584_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_6_fu_4570_p1);

assign temp_265_fu_3620_p2 = sext_ln541_39_fu_3616_p1 << sh_prom69_reg_6231;

assign temp_267_fu_3632_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_265_fu_3620_p2 : sext_ln541_39_fu_3616_p1);

assign temp_267_fu_3632_p1 = conv72_reg_6159;

assign temp_268_fu_3637_p2 = ($signed(temp_267_fu_3632_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_269_fu_4616_p2 = $signed(temp_268_reg_6542) >>> sh_prom81_reg_6303;

assign temp_270_fu_4640_p3 = ((icmp_ln85_7_fu_4634_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_7_fu_4620_p1);

assign temp_271_fu_3646_p2 = sext_ln541_40_fu_3642_p1 << sh_prom69_reg_6231;

assign temp_273_fu_3658_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_271_fu_3646_p2 : sext_ln541_40_fu_3642_p1);

assign temp_273_fu_3658_p1 = conv72_reg_6159;

assign temp_274_fu_3663_p2 = ($signed(temp_273_fu_3658_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_275_fu_4666_p2 = $signed(temp_274_reg_6547) >>> sh_prom81_reg_6303;

assign temp_276_fu_4690_p3 = ((icmp_ln85_8_fu_4684_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_8_fu_4670_p1);

assign temp_277_fu_3672_p2 = sext_ln541_41_fu_3668_p1 << sh_prom69_reg_6231;

assign temp_279_fu_3684_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_277_fu_3672_p2 : sext_ln541_41_fu_3668_p1);

assign temp_279_fu_3684_p1 = conv72_reg_6159;

assign temp_280_fu_3689_p2 = ($signed(temp_279_fu_3684_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_281_fu_4716_p2 = $signed(temp_280_reg_6552) >>> sh_prom81_reg_6303;

assign temp_282_fu_4740_p3 = ((icmp_ln85_9_fu_4734_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_9_fu_4720_p1);

assign temp_283_fu_3698_p2 = sext_ln541_42_fu_3694_p1 << sh_prom69_reg_6231;

assign temp_285_fu_3710_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_283_fu_3698_p2 : sext_ln541_42_fu_3694_p1);

assign temp_285_fu_3710_p1 = conv72_reg_6159;

assign temp_286_fu_3715_p2 = ($signed(temp_285_fu_3710_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_287_fu_4766_p2 = $signed(temp_286_reg_6557) >>> sh_prom81_reg_6303;

assign temp_288_fu_4790_p3 = ((icmp_ln85_10_fu_4784_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_10_fu_4770_p1);

assign temp_289_fu_3724_p2 = sext_ln541_43_fu_3720_p1 << sh_prom69_reg_6231;

assign temp_291_fu_3736_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_289_fu_3724_p2 : sext_ln541_43_fu_3720_p1);

assign temp_291_fu_3736_p1 = conv72_reg_6159;

assign temp_292_fu_3741_p2 = ($signed(temp_291_fu_3736_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_293_fu_4816_p2 = $signed(temp_292_reg_6562) >>> sh_prom81_reg_6303;

assign temp_294_fu_4840_p3 = ((icmp_ln85_11_fu_4834_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_11_fu_4820_p1);

assign temp_295_fu_3750_p2 = sext_ln541_44_fu_3746_p1 << sh_prom69_reg_6231;

assign temp_297_fu_3762_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_295_fu_3750_p2 : sext_ln541_44_fu_3746_p1);

assign temp_297_fu_3762_p1 = conv72_reg_6159;

assign temp_298_fu_3767_p2 = ($signed(temp_297_fu_3762_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_299_fu_4866_p2 = $signed(temp_298_reg_6567) >>> sh_prom81_reg_6303;

assign temp_2_fu_927_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_fu_915_p2 : sext_ln541_fu_912_p1);

assign temp_2_fu_927_p1 = conv16_reg_6036;

assign temp_300_fu_4890_p3 = ((icmp_ln85_12_fu_4884_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_12_fu_4870_p1);

assign temp_301_fu_3776_p2 = sext_ln541_45_fu_3772_p1 << sh_prom69_reg_6231;

assign temp_303_fu_3788_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_301_fu_3776_p2 : sext_ln541_45_fu_3772_p1);

assign temp_303_fu_3788_p1 = conv72_reg_6159;

assign temp_304_fu_3793_p2 = ($signed(temp_303_fu_3788_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_305_fu_4916_p2 = $signed(temp_304_reg_6572) >>> sh_prom81_reg_6303;

assign temp_306_fu_4940_p3 = ((icmp_ln85_13_fu_4934_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_13_fu_4920_p1);

assign temp_307_fu_3802_p2 = sext_ln541_46_fu_3798_p1 << sh_prom69_reg_6231;

assign temp_309_fu_3814_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_307_fu_3802_p2 : sext_ln541_46_fu_3798_p1);

assign temp_309_fu_3814_p1 = conv72_reg_6159;

assign temp_310_fu_3819_p2 = ($signed(temp_309_fu_3814_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_311_fu_4966_p2 = $signed(temp_310_reg_6577) >>> sh_prom81_reg_6303;

assign temp_312_fu_4990_p3 = ((icmp_ln85_14_fu_4984_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_14_fu_4970_p1);

assign temp_313_fu_3828_p2 = sext_ln541_47_fu_3824_p1 << sh_prom69_reg_6231;

assign temp_315_fu_3840_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_313_fu_3828_p2 : sext_ln541_47_fu_3824_p1);

assign temp_315_fu_3840_p1 = conv72_reg_6159;

assign temp_316_fu_3845_p2 = ($signed(temp_315_fu_3840_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_317_fu_5016_p2 = $signed(temp_316_reg_6582) >>> sh_prom81_reg_6303;

assign temp_318_fu_5040_p3 = ((icmp_ln85_15_fu_5034_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_15_fu_5020_p1);

assign temp_319_fu_3854_p2 = sext_ln541_48_fu_3850_p1 << sh_prom69_reg_6231;

assign temp_321_fu_3866_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_319_fu_3854_p2 : sext_ln541_48_fu_3850_p1);

assign temp_321_fu_3866_p1 = conv72_reg_6159;

assign temp_322_fu_3871_p2 = ($signed(temp_321_fu_3866_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_323_fu_5066_p2 = $signed(temp_322_reg_6587) >>> sh_prom81_reg_6303;

assign temp_324_fu_5090_p3 = ((icmp_ln85_16_fu_5084_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_16_fu_5070_p1);

assign temp_325_fu_3880_p2 = sext_ln541_49_fu_3876_p1 << sh_prom69_reg_6231;

assign temp_327_fu_3892_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_325_fu_3880_p2 : sext_ln541_49_fu_3876_p1);

assign temp_327_fu_3892_p1 = conv72_reg_6159;

assign temp_328_fu_3897_p2 = ($signed(temp_327_fu_3892_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_329_fu_5116_p2 = $signed(temp_328_reg_6592) >>> sh_prom81_reg_6303;

assign temp_330_fu_5140_p3 = ((icmp_ln85_17_fu_5134_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_17_fu_5120_p1);

assign temp_331_fu_3906_p2 = sext_ln541_50_fu_3902_p1 << sh_prom69_reg_6231;

assign temp_333_fu_3918_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_331_fu_3906_p2 : sext_ln541_50_fu_3902_p1);

assign temp_333_fu_3918_p1 = conv72_reg_6159;

assign temp_334_fu_3923_p2 = ($signed(temp_333_fu_3918_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_335_fu_5166_p2 = $signed(temp_334_reg_6597) >>> sh_prom81_reg_6303;

assign temp_336_fu_5190_p3 = ((icmp_ln85_18_fu_5184_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_18_fu_5170_p1);

assign temp_337_fu_3932_p2 = sext_ln541_51_fu_3928_p1 << sh_prom69_reg_6231;

assign temp_339_fu_3944_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_337_fu_3932_p2 : sext_ln541_51_fu_3928_p1);

assign temp_339_fu_3944_p1 = conv72_reg_6159;

assign temp_340_fu_3949_p2 = ($signed(temp_339_fu_3944_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_341_fu_5216_p2 = $signed(temp_340_reg_6602) >>> sh_prom81_reg_6303;

assign temp_342_fu_5240_p3 = ((icmp_ln85_19_fu_5234_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_19_fu_5220_p1);

assign temp_343_fu_3958_p2 = sext_ln541_52_fu_3954_p1 << sh_prom69_reg_6231;

assign temp_345_fu_3970_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_343_fu_3958_p2 : sext_ln541_52_fu_3954_p1);

assign temp_345_fu_3970_p1 = conv72_reg_6159;

assign temp_346_fu_3975_p2 = ($signed(temp_345_fu_3970_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_347_fu_5266_p2 = $signed(temp_346_reg_6607) >>> sh_prom81_reg_6303;

assign temp_348_fu_5290_p3 = ((icmp_ln85_20_fu_5284_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_20_fu_5270_p1);

assign temp_349_fu_3984_p2 = sext_ln541_53_fu_3980_p1 << sh_prom69_reg_6231;

assign temp_351_fu_3996_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_349_fu_3984_p2 : sext_ln541_53_fu_3980_p1);

assign temp_351_fu_3996_p1 = conv72_reg_6159;

assign temp_352_fu_4001_p2 = ($signed(temp_351_fu_3996_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_353_fu_5316_p2 = $signed(temp_352_reg_6612) >>> sh_prom81_reg_6303;

assign temp_354_fu_5340_p3 = ((icmp_ln85_21_fu_5334_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_21_fu_5320_p1);

assign temp_355_fu_4010_p2 = sext_ln541_54_fu_4006_p1 << sh_prom69_reg_6231;

assign temp_357_fu_4022_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_355_fu_4010_p2 : sext_ln541_54_fu_4006_p1);

assign temp_357_fu_4022_p1 = conv72_reg_6159;

assign temp_358_fu_4027_p2 = ($signed(temp_357_fu_4022_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_359_fu_5366_p2 = $signed(temp_358_reg_6617) >>> sh_prom81_reg_6303;

assign temp_360_fu_5390_p3 = ((icmp_ln85_22_fu_5384_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_22_fu_5370_p1);

assign temp_361_fu_4036_p2 = sext_ln541_55_fu_4032_p1 << sh_prom69_reg_6231;

assign temp_363_fu_4048_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_361_fu_4036_p2 : sext_ln541_55_fu_4032_p1);

assign temp_363_fu_4048_p1 = conv72_reg_6159;

assign temp_364_fu_4053_p2 = ($signed(temp_363_fu_4048_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_365_fu_5416_p2 = $signed(temp_364_reg_6622) >>> sh_prom81_reg_6303;

assign temp_366_fu_5440_p3 = ((icmp_ln85_23_fu_5434_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_23_fu_5420_p1);

assign temp_367_fu_4062_p2 = sext_ln541_56_fu_4058_p1 << sh_prom69_reg_6231;

assign temp_369_fu_4074_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_367_fu_4062_p2 : sext_ln541_56_fu_4058_p1);

assign temp_369_fu_4074_p1 = conv72_reg_6159;

assign temp_370_fu_4079_p2 = ($signed(temp_369_fu_4074_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_371_fu_5466_p2 = $signed(temp_370_reg_6627) >>> sh_prom81_reg_6303;

assign temp_372_fu_5490_p3 = ((icmp_ln85_24_fu_5484_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_24_fu_5470_p1);

assign temp_373_fu_4088_p2 = sext_ln541_57_fu_4084_p1 << sh_prom69_reg_6231;

assign temp_375_fu_4100_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_373_fu_4088_p2 : sext_ln541_57_fu_4084_p1);

assign temp_375_fu_4100_p1 = conv72_reg_6159;

assign temp_376_fu_4105_p2 = ($signed(temp_375_fu_4100_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_377_fu_5516_p2 = $signed(temp_376_reg_6632) >>> sh_prom81_reg_6303;

assign temp_378_fu_5540_p3 = ((icmp_ln85_25_fu_5534_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_25_fu_5520_p1);

assign temp_379_fu_4114_p2 = sext_ln541_58_fu_4110_p1 << sh_prom69_reg_6231;

assign temp_381_fu_4126_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_379_fu_4114_p2 : sext_ln541_58_fu_4110_p1);

assign temp_381_fu_4126_p1 = conv72_reg_6159;

assign temp_382_fu_4131_p2 = ($signed(temp_381_fu_4126_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_383_fu_5566_p2 = $signed(temp_382_reg_6637) >>> sh_prom81_reg_6303;

assign temp_384_fu_5590_p3 = ((icmp_ln85_26_fu_5584_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_26_fu_5570_p1);

assign temp_385_fu_4140_p2 = sext_ln541_59_fu_4136_p1 << sh_prom69_reg_6231;

assign temp_387_fu_4152_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_385_fu_4140_p2 : sext_ln541_59_fu_4136_p1);

assign temp_387_fu_4152_p1 = conv72_reg_6159;

assign temp_388_fu_4157_p2 = ($signed(temp_387_fu_4152_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_389_fu_5616_p2 = $signed(temp_388_reg_6642) >>> sh_prom81_reg_6303;

assign temp_390_fu_5640_p3 = ((icmp_ln85_27_fu_5634_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_27_fu_5620_p1);

assign temp_391_fu_4166_p2 = sext_ln541_60_fu_4162_p1 << sh_prom69_reg_6231;

assign temp_393_fu_4178_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_391_fu_4166_p2 : sext_ln541_60_fu_4162_p1);

assign temp_393_fu_4178_p1 = conv72_reg_6159;

assign temp_394_fu_4183_p2 = ($signed(temp_393_fu_4178_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_395_fu_5666_p2 = $signed(temp_394_reg_6647) >>> sh_prom81_reg_6303;

assign temp_396_fu_5690_p3 = ((icmp_ln85_28_fu_5684_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_28_fu_5670_p1);

assign temp_397_fu_4192_p2 = sext_ln541_61_fu_4188_p1 << sh_prom69_reg_6231;

assign temp_399_fu_4204_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_397_fu_4192_p2 : sext_ln541_61_fu_4188_p1);

assign temp_399_fu_4204_p1 = conv72_reg_6159;

assign temp_3_fu_932_p2 = ($signed(temp_2_fu_927_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_400_fu_4209_p2 = ($signed(temp_399_fu_4204_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_401_fu_5716_p2 = $signed(temp_400_reg_6652) >>> sh_prom81_reg_6303;

assign temp_402_fu_5740_p3 = ((icmp_ln85_29_fu_5734_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_29_fu_5720_p1);

assign temp_404_fu_4218_p2 = sext_ln541_62_fu_4214_p1 << sh_prom69_reg_6231;

assign temp_406_fu_4230_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_404_fu_4218_p2 : sext_ln541_62_fu_4214_p1);

assign temp_406_fu_4230_p1 = conv72_reg_6159;

assign temp_407_fu_4235_p2 = ($signed(temp_406_fu_4230_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_408_fu_5766_p2 = $signed(temp_407_reg_6657) >>> sh_prom81_reg_6303;

assign temp_409_fu_5790_p3 = ((icmp_ln85_30_fu_5784_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_30_fu_5770_p1);

assign temp_410_fu_4244_p2 = sext_ln541_63_fu_4240_p1 << sh_prom69_reg_6231;

assign temp_412_fu_4256_p0 = ((cmp67_reg_6195[0:0] == 1'b1) ? temp_410_fu_4244_p2 : sext_ln541_63_fu_4240_p1);

assign temp_412_fu_4256_p1 = conv72_reg_6159;

assign temp_413_fu_4261_p2 = ($signed(temp_412_fu_4256_p2) + $signed(pos_rounding_value_1_reg_6267));

assign temp_414_fu_5816_p2 = $signed(temp_413_reg_6662) >>> sh_prom81_reg_6303;

assign temp_415_fu_5840_p3 = ((icmp_ln85_31_fu_5834_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln71_31_fu_5820_p1);

assign temp_42_fu_979_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_2_fu_967_p2 : sext_ln541_2_fu_963_p1);

assign temp_42_fu_979_p1 = conv16_reg_6036;

assign temp_43_fu_984_p2 = ($signed(temp_42_fu_979_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_44_fu_1843_p2 = $signed(temp_43_reg_6349) >>> sh_prom22_reg_6108;

assign temp_45_fu_1867_p3 = ((icmp_ln58_2_fu_1861_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_2_fu_1847_p1);

assign temp_47_fu_1005_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_3_fu_993_p2 : sext_ln541_3_fu_989_p1);

assign temp_47_fu_1005_p1 = conv16_reg_6036;

assign temp_48_fu_1010_p2 = ($signed(temp_47_fu_1005_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_49_fu_1893_p2 = $signed(temp_48_reg_6354) >>> sh_prom22_reg_6108;

assign temp_4_fu_1743_p2 = $signed(temp_3_reg_6339) >>> sh_prom22_reg_6108;

assign temp_50_fu_1917_p3 = ((icmp_ln58_3_fu_1911_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_3_fu_1897_p1);

assign temp_52_fu_1031_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_4_fu_1019_p2 : sext_ln541_4_fu_1015_p1);

assign temp_52_fu_1031_p1 = conv16_reg_6036;

assign temp_53_fu_1036_p2 = ($signed(temp_52_fu_1031_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_54_fu_1943_p2 = $signed(temp_53_reg_6359) >>> sh_prom22_reg_6108;

assign temp_55_fu_1967_p3 = ((icmp_ln58_4_fu_1961_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_4_fu_1947_p1);

assign temp_57_fu_1057_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_5_fu_1045_p2 : sext_ln541_5_fu_1041_p1);

assign temp_57_fu_1057_p1 = conv16_reg_6036;

assign temp_58_fu_1062_p2 = ($signed(temp_57_fu_1057_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_59_fu_1993_p2 = $signed(temp_58_reg_6364) >>> sh_prom22_reg_6108;

assign temp_5_fu_1767_p3 = ((icmp_ln58_fu_1761_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_fu_1747_p1);

assign temp_60_fu_2017_p3 = ((icmp_ln58_5_fu_2011_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_5_fu_1997_p1);

assign temp_62_fu_1083_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_6_fu_1071_p2 : sext_ln541_6_fu_1067_p1);

assign temp_62_fu_1083_p1 = conv16_reg_6036;

assign temp_63_fu_1088_p2 = ($signed(temp_62_fu_1083_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_64_fu_2043_p2 = $signed(temp_63_reg_6369) >>> sh_prom22_reg_6108;

assign temp_65_fu_2067_p3 = ((icmp_ln58_6_fu_2061_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_6_fu_2047_p1);

assign temp_67_fu_1109_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_7_fu_1097_p2 : sext_ln541_7_fu_1093_p1);

assign temp_67_fu_1109_p1 = conv16_reg_6036;

assign temp_68_fu_1114_p2 = ($signed(temp_67_fu_1109_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_69_fu_2093_p2 = $signed(temp_68_reg_6374) >>> sh_prom22_reg_6108;

assign temp_70_fu_2117_p3 = ((icmp_ln58_7_fu_2111_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_7_fu_2097_p1);

assign temp_72_fu_1135_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_8_fu_1123_p2 : sext_ln541_8_fu_1119_p1);

assign temp_72_fu_1135_p1 = conv16_reg_6036;

assign temp_73_fu_1140_p2 = ($signed(temp_72_fu_1135_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_74_fu_2143_p2 = $signed(temp_73_reg_6379) >>> sh_prom22_reg_6108;

assign temp_75_fu_2167_p3 = ((icmp_ln58_8_fu_2161_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_8_fu_2147_p1);

assign temp_77_fu_1161_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_9_fu_1149_p2 : sext_ln541_9_fu_1145_p1);

assign temp_77_fu_1161_p1 = conv16_reg_6036;

assign temp_78_fu_1166_p2 = ($signed(temp_77_fu_1161_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_79_fu_2193_p2 = $signed(temp_78_reg_6384) >>> sh_prom22_reg_6108;

assign temp_80_fu_2217_p3 = ((icmp_ln58_9_fu_2211_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_9_fu_2197_p1);

assign temp_82_fu_1187_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_10_fu_1175_p2 : sext_ln541_10_fu_1171_p1);

assign temp_82_fu_1187_p1 = conv16_reg_6036;

assign temp_83_fu_1192_p2 = ($signed(temp_82_fu_1187_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_84_fu_2243_p2 = $signed(temp_83_reg_6389) >>> sh_prom22_reg_6108;

assign temp_85_fu_2267_p3 = ((icmp_ln58_10_fu_2261_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_10_fu_2247_p1);

assign temp_87_fu_1213_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_11_fu_1201_p2 : sext_ln541_11_fu_1197_p1);

assign temp_87_fu_1213_p1 = conv16_reg_6036;

assign temp_88_fu_1218_p2 = ($signed(temp_87_fu_1213_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_89_fu_2293_p2 = $signed(temp_88_reg_6394) >>> sh_prom22_reg_6108;

assign temp_8_fu_953_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_1_fu_941_p2 : sext_ln541_1_fu_937_p1);

assign temp_8_fu_953_p1 = conv16_reg_6036;

assign temp_90_fu_2317_p3 = ((icmp_ln58_11_fu_2311_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_11_fu_2297_p1);

assign temp_92_fu_1239_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_12_fu_1227_p2 : sext_ln541_12_fu_1223_p1);

assign temp_92_fu_1239_p1 = conv16_reg_6036;

assign temp_93_fu_1244_p2 = ($signed(temp_92_fu_1239_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_94_fu_2343_p2 = $signed(temp_93_reg_6399) >>> sh_prom22_reg_6108;

assign temp_95_fu_2367_p3 = ((icmp_ln58_12_fu_2361_p2[0:0] == 1'b1) ? 33'd127 : trunc_ln46_12_fu_2347_p1);

assign temp_97_fu_1265_p0 = ((cmp15_reg_5964[0:0] == 1'b1) ? shl_ln50_13_fu_1253_p2 : sext_ln541_13_fu_1249_p1);

assign temp_97_fu_1265_p1 = conv16_reg_6036;

assign temp_98_fu_1270_p2 = ($signed(temp_97_fu_1265_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_99_fu_2393_p2 = $signed(temp_98_reg_6404) >>> sh_prom22_reg_6108;

assign temp_9_fu_958_p2 = ($signed(temp_8_fu_953_p2) + $signed(pos_rounding_value_reg_6072));

assign temp_fu_830_p1 = input_stream_dout[7:0];

assign tmp_10_fu_2251_p4 = {{temp_84_fu_2243_p2[32:7]}};

assign tmp_11_fu_2301_p4 = {{temp_89_fu_2293_p2[32:7]}};

assign tmp_12_fu_2351_p4 = {{temp_94_fu_2343_p2[32:7]}};

assign tmp_13_fu_2401_p4 = {{temp_99_fu_2393_p2[32:7]}};

assign tmp_14_fu_2451_p4 = {{temp_104_fu_2443_p2[32:7]}};

assign tmp_15_fu_2501_p4 = {{temp_109_fu_2493_p2[32:7]}};

assign tmp_16_fu_2551_p4 = {{temp_114_fu_2543_p2[32:7]}};

assign tmp_17_fu_2601_p4 = {{temp_119_fu_2593_p2[32:7]}};

assign tmp_18_fu_2651_p4 = {{temp_124_fu_2643_p2[32:7]}};

assign tmp_19_fu_2701_p4 = {{temp_129_fu_2693_p2[32:7]}};

assign tmp_1_fu_1801_p4 = {{temp_10_fu_1793_p2[32:7]}};

assign tmp_20_fu_2751_p4 = {{temp_134_fu_2743_p2[32:7]}};

assign tmp_21_fu_2801_p4 = {{temp_139_fu_2793_p2[32:7]}};

assign tmp_22_fu_2851_p4 = {{temp_144_fu_2843_p2[32:7]}};

assign tmp_23_fu_2901_p4 = {{temp_149_fu_2893_p2[32:7]}};

assign tmp_24_fu_2951_p4 = {{temp_154_fu_2943_p2[32:7]}};

assign tmp_25_fu_3001_p4 = {{temp_159_fu_2993_p2[32:7]}};

assign tmp_26_fu_3051_p4 = {{temp_164_fu_3043_p2[32:7]}};

assign tmp_27_fu_3101_p4 = {{temp_174_fu_3093_p2[32:7]}};

assign tmp_28_fu_3151_p4 = {{temp_195_fu_3143_p2[32:7]}};

assign tmp_29_fu_3201_p4 = {{temp_201_fu_3193_p2[32:7]}};

assign tmp_2_fu_1851_p4 = {{temp_44_fu_1843_p2[32:7]}};

assign tmp_30_fu_3251_p4 = {{temp_208_fu_3243_p2[32:7]}};

assign tmp_31_fu_3301_p4 = {{temp_214_fu_3293_p2[32:7]}};

assign tmp_32_fu_4274_p4 = {{temp_227_fu_4266_p2[32:7]}};

assign tmp_33_fu_4324_p4 = {{temp_233_fu_4316_p2[32:7]}};

assign tmp_34_fu_4374_p4 = {{temp_239_fu_4366_p2[32:7]}};

assign tmp_35_fu_4424_p4 = {{temp_245_fu_4416_p2[32:7]}};

assign tmp_36_fu_4474_p4 = {{temp_251_fu_4466_p2[32:7]}};

assign tmp_37_fu_4524_p4 = {{temp_257_fu_4516_p2[32:7]}};

assign tmp_38_fu_4574_p4 = {{temp_263_fu_4566_p2[32:7]}};

assign tmp_39_fu_4624_p4 = {{temp_269_fu_4616_p2[32:7]}};

assign tmp_3_fu_1901_p4 = {{temp_49_fu_1893_p2[32:7]}};

assign tmp_40_fu_4674_p4 = {{temp_275_fu_4666_p2[32:7]}};

assign tmp_41_fu_4724_p4 = {{temp_281_fu_4716_p2[32:7]}};

assign tmp_42_fu_4774_p4 = {{temp_287_fu_4766_p2[32:7]}};

assign tmp_43_fu_4824_p4 = {{temp_293_fu_4816_p2[32:7]}};

assign tmp_44_fu_4874_p4 = {{temp_299_fu_4866_p2[32:7]}};

assign tmp_45_fu_4924_p4 = {{temp_305_fu_4916_p2[32:7]}};

assign tmp_46_fu_4974_p4 = {{temp_311_fu_4966_p2[32:7]}};

assign tmp_47_fu_5024_p4 = {{temp_317_fu_5016_p2[32:7]}};

assign tmp_48_fu_5074_p4 = {{temp_323_fu_5066_p2[32:7]}};

assign tmp_49_fu_5124_p4 = {{temp_329_fu_5116_p2[32:7]}};

assign tmp_4_fu_1951_p4 = {{temp_54_fu_1943_p2[32:7]}};

assign tmp_50_fu_5174_p4 = {{temp_335_fu_5166_p2[32:7]}};

assign tmp_51_fu_5224_p4 = {{temp_341_fu_5216_p2[32:7]}};

assign tmp_52_fu_5274_p4 = {{temp_347_fu_5266_p2[32:7]}};

assign tmp_53_fu_5324_p4 = {{temp_353_fu_5316_p2[32:7]}};

assign tmp_54_fu_5374_p4 = {{temp_359_fu_5366_p2[32:7]}};

assign tmp_55_fu_5424_p4 = {{temp_365_fu_5416_p2[32:7]}};

assign tmp_56_fu_5474_p4 = {{temp_371_fu_5466_p2[32:7]}};

assign tmp_57_fu_5524_p4 = {{temp_377_fu_5516_p2[32:7]}};

assign tmp_58_fu_5574_p4 = {{temp_383_fu_5566_p2[32:7]}};

assign tmp_59_fu_5624_p4 = {{temp_389_fu_5616_p2[32:7]}};

assign tmp_5_fu_2001_p4 = {{temp_59_fu_1993_p2[32:7]}};

assign tmp_60_fu_5674_p4 = {{temp_395_fu_5666_p2[32:7]}};

assign tmp_61_fu_5724_p4 = {{temp_401_fu_5716_p2[32:7]}};

assign tmp_62_fu_5774_p4 = {{temp_408_fu_5766_p2[32:7]}};

assign tmp_63_fu_5824_p4 = {{temp_414_fu_5816_p2[32:7]}};

assign tmp_6_fu_2051_p4 = {{temp_64_fu_2043_p2[32:7]}};

assign tmp_7_fu_2101_p4 = {{temp_69_fu_2093_p2[32:7]}};

assign tmp_8_fu_2151_p4 = {{temp_74_fu_2143_p2[32:7]}};

assign tmp_9_fu_2201_p4 = {{temp_79_fu_2193_p2[32:7]}};

assign tmp_fu_1751_p4 = {{temp_4_fu_1743_p2[32:7]}};

assign total_right_shift_1_fu_881_p2 = (right_shift_1_cast_fu_859_p1 + 32'd31);

assign total_right_shift_fu_785_p2 = (zext_ln37_fu_737_p1 + 32'd31);

assign trunc_ln216_10_fu_2281_p1 = temp_85_fu_2267_p3[7:0];

assign trunc_ln216_11_fu_2331_p1 = temp_90_fu_2317_p3[7:0];

assign trunc_ln216_12_fu_2381_p1 = temp_95_fu_2367_p3[7:0];

assign trunc_ln216_13_fu_2431_p1 = temp_100_fu_2417_p3[7:0];

assign trunc_ln216_14_fu_2481_p1 = temp_105_fu_2467_p3[7:0];

assign trunc_ln216_15_fu_2531_p1 = temp_110_fu_2517_p3[7:0];

assign trunc_ln216_16_fu_2581_p1 = temp_115_fu_2567_p3[7:0];

assign trunc_ln216_17_fu_2631_p1 = temp_120_fu_2617_p3[7:0];

assign trunc_ln216_18_fu_2681_p1 = temp_125_fu_2667_p3[7:0];

assign trunc_ln216_19_fu_2731_p1 = temp_130_fu_2717_p3[7:0];

assign trunc_ln216_1_fu_1831_p1 = temp_11_fu_1817_p3[7:0];

assign trunc_ln216_20_fu_2781_p1 = temp_135_fu_2767_p3[7:0];

assign trunc_ln216_21_fu_2831_p1 = temp_140_fu_2817_p3[7:0];

assign trunc_ln216_22_fu_2881_p1 = temp_145_fu_2867_p3[7:0];

assign trunc_ln216_23_fu_2931_p1 = temp_150_fu_2917_p3[7:0];

assign trunc_ln216_24_fu_2981_p1 = temp_155_fu_2967_p3[7:0];

assign trunc_ln216_25_fu_3031_p1 = temp_160_fu_3017_p3[7:0];

assign trunc_ln216_26_fu_3081_p1 = temp_165_fu_3067_p3[7:0];

assign trunc_ln216_27_fu_3131_p1 = temp_180_fu_3117_p3[7:0];

assign trunc_ln216_28_fu_3181_p1 = temp_196_fu_3167_p3[7:0];

assign trunc_ln216_29_fu_3231_p1 = temp_202_fu_3217_p3[7:0];

assign trunc_ln216_2_fu_1881_p1 = temp_45_fu_1867_p3[7:0];

assign trunc_ln216_30_fu_3281_p1 = temp_209_fu_3267_p3[7:0];

assign trunc_ln216_31_fu_3331_p1 = temp_215_fu_3317_p3[7:0];

assign trunc_ln216_32_fu_4304_p1 = temp_228_fu_4290_p3[7:0];

assign trunc_ln216_33_fu_4354_p1 = temp_234_fu_4340_p3[7:0];

assign trunc_ln216_34_fu_4404_p1 = temp_240_fu_4390_p3[7:0];

assign trunc_ln216_35_fu_4454_p1 = temp_246_fu_4440_p3[7:0];

assign trunc_ln216_36_fu_4504_p1 = temp_252_fu_4490_p3[7:0];

assign trunc_ln216_37_fu_4554_p1 = temp_258_fu_4540_p3[7:0];

assign trunc_ln216_38_fu_4604_p1 = temp_264_fu_4590_p3[7:0];

assign trunc_ln216_39_fu_4654_p1 = temp_270_fu_4640_p3[7:0];

assign trunc_ln216_3_fu_1931_p1 = temp_50_fu_1917_p3[7:0];

assign trunc_ln216_40_fu_4704_p1 = temp_276_fu_4690_p3[7:0];

assign trunc_ln216_41_fu_4754_p1 = temp_282_fu_4740_p3[7:0];

assign trunc_ln216_42_fu_4804_p1 = temp_288_fu_4790_p3[7:0];

assign trunc_ln216_43_fu_4854_p1 = temp_294_fu_4840_p3[7:0];

assign trunc_ln216_44_fu_4904_p1 = temp_300_fu_4890_p3[7:0];

assign trunc_ln216_45_fu_4954_p1 = temp_306_fu_4940_p3[7:0];

assign trunc_ln216_46_fu_5004_p1 = temp_312_fu_4990_p3[7:0];

assign trunc_ln216_47_fu_5054_p1 = temp_318_fu_5040_p3[7:0];

assign trunc_ln216_48_fu_5104_p1 = temp_324_fu_5090_p3[7:0];

assign trunc_ln216_49_fu_5154_p1 = temp_330_fu_5140_p3[7:0];

assign trunc_ln216_4_fu_1981_p1 = temp_55_fu_1967_p3[7:0];

assign trunc_ln216_50_fu_5204_p1 = temp_336_fu_5190_p3[7:0];

assign trunc_ln216_51_fu_5254_p1 = temp_342_fu_5240_p3[7:0];

assign trunc_ln216_52_fu_5304_p1 = temp_348_fu_5290_p3[7:0];

assign trunc_ln216_53_fu_5354_p1 = temp_354_fu_5340_p3[7:0];

assign trunc_ln216_54_fu_5404_p1 = temp_360_fu_5390_p3[7:0];

assign trunc_ln216_55_fu_5454_p1 = temp_366_fu_5440_p3[7:0];

assign trunc_ln216_56_fu_5504_p1 = temp_372_fu_5490_p3[7:0];

assign trunc_ln216_57_fu_5554_p1 = temp_378_fu_5540_p3[7:0];

assign trunc_ln216_58_fu_5604_p1 = temp_384_fu_5590_p3[7:0];

assign trunc_ln216_59_fu_5654_p1 = temp_390_fu_5640_p3[7:0];

assign trunc_ln216_5_fu_2031_p1 = temp_60_fu_2017_p3[7:0];

assign trunc_ln216_60_fu_5704_p1 = temp_396_fu_5690_p3[7:0];

assign trunc_ln216_61_fu_5754_p1 = temp_402_fu_5740_p3[7:0];

assign trunc_ln216_62_fu_5804_p1 = temp_409_fu_5790_p3[7:0];

assign trunc_ln216_63_fu_5854_p1 = temp_415_fu_5840_p3[7:0];

assign trunc_ln216_6_fu_2081_p1 = temp_65_fu_2067_p3[7:0];

assign trunc_ln216_7_fu_2131_p1 = temp_70_fu_2117_p3[7:0];

assign trunc_ln216_8_fu_2181_p1 = temp_75_fu_2167_p3[7:0];

assign trunc_ln216_9_fu_2231_p1 = temp_80_fu_2217_p3[7:0];

assign trunc_ln216_fu_1781_p1 = temp_5_fu_1767_p3[7:0];

assign trunc_ln46_10_fu_2247_p1 = temp_84_fu_2243_p2[32:0];

assign trunc_ln46_11_fu_2297_p1 = temp_89_fu_2293_p2[32:0];

assign trunc_ln46_12_fu_2347_p1 = temp_94_fu_2343_p2[32:0];

assign trunc_ln46_13_fu_2397_p1 = temp_99_fu_2393_p2[32:0];

assign trunc_ln46_14_fu_2447_p1 = temp_104_fu_2443_p2[32:0];

assign trunc_ln46_15_fu_2497_p1 = temp_109_fu_2493_p2[32:0];

assign trunc_ln46_16_fu_2547_p1 = temp_114_fu_2543_p2[32:0];

assign trunc_ln46_17_fu_2597_p1 = temp_119_fu_2593_p2[32:0];

assign trunc_ln46_18_fu_2647_p1 = temp_124_fu_2643_p2[32:0];

assign trunc_ln46_19_fu_2697_p1 = temp_129_fu_2693_p2[32:0];

assign trunc_ln46_1_fu_1797_p1 = temp_10_fu_1793_p2[32:0];

assign trunc_ln46_20_fu_2747_p1 = temp_134_fu_2743_p2[32:0];

assign trunc_ln46_21_fu_2797_p1 = temp_139_fu_2793_p2[32:0];

assign trunc_ln46_22_fu_2847_p1 = temp_144_fu_2843_p2[32:0];

assign trunc_ln46_23_fu_2897_p1 = temp_149_fu_2893_p2[32:0];

assign trunc_ln46_24_fu_2947_p1 = temp_154_fu_2943_p2[32:0];

assign trunc_ln46_25_fu_2997_p1 = temp_159_fu_2993_p2[32:0];

assign trunc_ln46_26_fu_3047_p1 = temp_164_fu_3043_p2[32:0];

assign trunc_ln46_27_fu_3097_p1 = temp_174_fu_3093_p2[32:0];

assign trunc_ln46_28_fu_3147_p1 = temp_195_fu_3143_p2[32:0];

assign trunc_ln46_29_fu_3197_p1 = temp_201_fu_3193_p2[32:0];

assign trunc_ln46_2_fu_1847_p1 = temp_44_fu_1843_p2[32:0];

assign trunc_ln46_30_fu_3247_p1 = temp_208_fu_3243_p2[32:0];

assign trunc_ln46_31_fu_3297_p1 = temp_214_fu_3293_p2[32:0];

assign trunc_ln46_3_fu_1897_p1 = temp_49_fu_1893_p2[32:0];

assign trunc_ln46_4_fu_1947_p1 = temp_54_fu_1943_p2[32:0];

assign trunc_ln46_5_fu_1997_p1 = temp_59_fu_1993_p2[32:0];

assign trunc_ln46_6_fu_2047_p1 = temp_64_fu_2043_p2[32:0];

assign trunc_ln46_7_fu_2097_p1 = temp_69_fu_2093_p2[32:0];

assign trunc_ln46_8_fu_2147_p1 = temp_74_fu_2143_p2[32:0];

assign trunc_ln46_9_fu_2197_p1 = temp_79_fu_2193_p2[32:0];

assign trunc_ln46_fu_1747_p1 = temp_4_fu_1743_p2[32:0];

assign trunc_ln71_10_fu_4770_p1 = temp_287_fu_4766_p2[32:0];

assign trunc_ln71_11_fu_4820_p1 = temp_293_fu_4816_p2[32:0];

assign trunc_ln71_12_fu_4870_p1 = temp_299_fu_4866_p2[32:0];

assign trunc_ln71_13_fu_4920_p1 = temp_305_fu_4916_p2[32:0];

assign trunc_ln71_14_fu_4970_p1 = temp_311_fu_4966_p2[32:0];

assign trunc_ln71_15_fu_5020_p1 = temp_317_fu_5016_p2[32:0];

assign trunc_ln71_16_fu_5070_p1 = temp_323_fu_5066_p2[32:0];

assign trunc_ln71_17_fu_5120_p1 = temp_329_fu_5116_p2[32:0];

assign trunc_ln71_18_fu_5170_p1 = temp_335_fu_5166_p2[32:0];

assign trunc_ln71_19_fu_5220_p1 = temp_341_fu_5216_p2[32:0];

assign trunc_ln71_1_fu_4320_p1 = temp_233_fu_4316_p2[32:0];

assign trunc_ln71_20_fu_5270_p1 = temp_347_fu_5266_p2[32:0];

assign trunc_ln71_21_fu_5320_p1 = temp_353_fu_5316_p2[32:0];

assign trunc_ln71_22_fu_5370_p1 = temp_359_fu_5366_p2[32:0];

assign trunc_ln71_23_fu_5420_p1 = temp_365_fu_5416_p2[32:0];

assign trunc_ln71_24_fu_5470_p1 = temp_371_fu_5466_p2[32:0];

assign trunc_ln71_25_fu_5520_p1 = temp_377_fu_5516_p2[32:0];

assign trunc_ln71_26_fu_5570_p1 = temp_383_fu_5566_p2[32:0];

assign trunc_ln71_27_fu_5620_p1 = temp_389_fu_5616_p2[32:0];

assign trunc_ln71_28_fu_5670_p1 = temp_395_fu_5666_p2[32:0];

assign trunc_ln71_29_fu_5720_p1 = temp_401_fu_5716_p2[32:0];

assign trunc_ln71_2_fu_4370_p1 = temp_239_fu_4366_p2[32:0];

assign trunc_ln71_30_fu_5770_p1 = temp_408_fu_5766_p2[32:0];

assign trunc_ln71_31_fu_5820_p1 = temp_414_fu_5816_p2[32:0];

assign trunc_ln71_3_fu_4420_p1 = temp_245_fu_4416_p2[32:0];

assign trunc_ln71_4_fu_4470_p1 = temp_251_fu_4466_p2[32:0];

assign trunc_ln71_5_fu_4520_p1 = temp_257_fu_4516_p2[32:0];

assign trunc_ln71_6_fu_4570_p1 = temp_263_fu_4566_p2[32:0];

assign trunc_ln71_7_fu_4620_p1 = temp_269_fu_4616_p2[32:0];

assign trunc_ln71_8_fu_4670_p1 = temp_275_fu_4666_p2[32:0];

assign trunc_ln71_9_fu_4720_p1 = temp_281_fu_4716_p2[32:0];

assign trunc_ln71_fu_4270_p1 = temp_227_fu_4266_p2[32:0];

assign zext_ln37_fu_737_p1 = right_shift_fu_729_p3;

always @ (posedge ap_clk) begin
    sh_prom_reg_6000[63:32] <= 32'b00000000000000000000000000000000;
    sh_prom22_reg_6108[63:32] <= 32'b00000000000000000000000000000000;
    sh_prom69_reg_6231[63:32] <= 32'b00000000000000000000000000000000;
    sh_prom81_reg_6303[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
