-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_11B : STD_LOGIC_VECTOR (16 downto 0) := "00000000100011011";
    constant ap_const_lv18_11B : STD_LOGIC_VECTOR (17 downto 0) := "000000000100011011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010010";
    constant ap_const_lv18_1AC : STD_LOGIC_VECTOR (17 downto 0) := "000000000110101100";
    constant ap_const_lv19_3D3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001111010011";
    constant ap_const_lv20_5C8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010111001000";
    constant ap_const_lv21_8BD : STD_LOGIC_VECTOR (20 downto 0) := "000000000100010111101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln444_reg_5591 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_reg_5600 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_5520 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_5511 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal and_ln512_reg_5647 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_4_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_fu_1065_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_reg_4741 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_fu_1069_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_reg_4747 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln400_fu_1073_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sext_ln443_1_fu_1094_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln443_1_reg_5464 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln400_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln443_3_fu_1107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln443_3_reg_5469 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln507_fu_1128_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln507_reg_5474 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln147_fu_1134_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln147_reg_5483 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln147_1_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln147_1_reg_5492 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln458_fu_1161_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln458_reg_5497 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln443_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_1172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_5506 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln887_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_reg_5515 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_5525 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_5529 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_5533 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_reg_5537 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_fu_1559_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_reg_5556 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_1_fu_1591_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_1_reg_5563 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_2_fu_1623_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_2_reg_5570 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_3_fu_1655_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_3_reg_5577 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_4_fu_1687_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_4_reg_5584 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln444_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op338_read_state5 : BOOLEAN;
    signal ap_predicate_op349_read_state5 : BOOLEAN;
    signal ap_predicate_op363_read_state5 : BOOLEAN;
    signal ap_predicate_op374_read_state5 : BOOLEAN;
    signal ap_predicate_op398_read_state5 : BOOLEAN;
    signal ap_predicate_op409_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln444_reg_5591_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_5591_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_5591_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_5591_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_5591_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln118_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_reg_5600_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln118_3_fu_1790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln118_3_reg_5604 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln457_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_5609 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_5609_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_5_fu_1807_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_5_reg_5628 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln493_5_reg_5628_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln512_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_5647_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_6_addr_reg_5656 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_7_addr_reg_5662 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_8_addr_reg_5668 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_9_addr_reg_5674 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_6_addr_reg_5685 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_7_addr_reg_5691 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_8_addr_reg_5697 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_9_addr_reg_5703 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_1874_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_5709 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1914_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_5719 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_6_addr_reg_5724 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_fu_1929_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_5730 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_7_addr_reg_5735 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_1944_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_5741 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_8_addr_reg_5746 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_fu_1959_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_5752 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_9_addr_reg_5757 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_1974_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_reg_5763 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_2314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5768 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_2336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5774 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_2358_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5780 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_2380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_5786 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_2402_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_5792 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4265_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_reg_5798 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal src_kernel_win_1_va_20_fu_2663_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5803 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_fu_2685_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5809 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_fu_2707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5815 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_fu_2729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_5821 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_fu_2751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_reg_5827 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_24_reg_5833 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_2_va_35_fu_2848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5838 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_fu_2870_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5844 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_fu_2892_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5850 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_fu_2914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_reg_5856 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_39_fu_2936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_39_reg_5862 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4281_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_48_reg_5868 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4298_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_2_reg_5873 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal grp_fu_4306_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_3_reg_5878 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4323_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_26_reg_5883 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4331_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_27_reg_5888 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4348_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_50_reg_5893 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4356_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln703_51_reg_5898 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4372_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_6_reg_5903 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_4380_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_8_reg_5908 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4396_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_30_reg_5913 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4404_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_32_reg_5918 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4420_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_54_reg_5923 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4428_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_56_reg_5928 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_10_fu_3340_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln703_10_fu_3340_p2 : signal is "no";
    signal add_ln703_10_reg_5933 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_13_fu_4462_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_13_reg_5938 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_14_fu_4468_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_14_reg_5943 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4454_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_17_reg_5948 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal grp_fu_4474_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_4_reg_5953 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_34_fu_3408_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of add_ln703_34_fu_3408_p2 : signal is "no";
    signal add_ln703_34_reg_5958 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_32_fu_4508_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_32_reg_5963 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_33_fu_4514_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_33_reg_5968 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4500_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_41_reg_5973 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4520_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_7_reg_5978 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_58_fu_3476_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of add_ln703_58_fu_3476_p2 : signal is "no";
    signal add_ln703_58_reg_5983 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_51_fu_4554_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_51_reg_5988 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_52_fu_4560_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_52_reg_5993 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4546_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_65_reg_5998 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4566_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_10_reg_6003 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4574_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_reg_6008 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal add_ln703_15_fu_3644_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of add_ln703_15_fu_3644_p2 : signal is "no";
    signal add_ln703_15_reg_6013 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_22_fu_3655_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_22_fu_3655_p2 : signal is "no";
    signal add_ln703_22_reg_6018 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4625_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_36_reg_6023 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_39_fu_3711_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of add_ln703_39_fu_3711_p2 : signal is "no";
    signal add_ln703_39_reg_6028 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_46_fu_3722_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_46_fu_3722_p2 : signal is "no";
    signal add_ln703_46_reg_6033 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4676_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_60_reg_6038 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_63_fu_3778_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of add_ln703_63_fu_3778_p2 : signal is "no";
    signal add_ln703_63_reg_6043 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_70_fu_3789_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_70_fu_3789_p2 : signal is "no";
    signal add_ln703_70_reg_6048 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_12_fu_4095_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_12_reg_6053 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_4176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_reg_6058 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_fu_4257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_reg_6063 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_we0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_we0 : STD_LOGIC;
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_we0 : STD_LOGIC;
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_we0 : STD_LOGIC;
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_we0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_we0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_6_ce0 : STD_LOGIC;
    signal k_buf_1_val_6_we0 : STD_LOGIC;
    signal k_buf_1_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_6_ce1 : STD_LOGIC;
    signal k_buf_1_val_6_we1 : STD_LOGIC;
    signal k_buf_1_val_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_7_ce0 : STD_LOGIC;
    signal k_buf_1_val_7_we0 : STD_LOGIC;
    signal k_buf_1_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_7_ce1 : STD_LOGIC;
    signal k_buf_1_val_7_we1 : STD_LOGIC;
    signal k_buf_1_val_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_8_ce0 : STD_LOGIC;
    signal k_buf_1_val_8_we0 : STD_LOGIC;
    signal k_buf_1_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_8_ce1 : STD_LOGIC;
    signal k_buf_1_val_8_we1 : STD_LOGIC;
    signal k_buf_1_val_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_9_ce0 : STD_LOGIC;
    signal k_buf_1_val_9_we0 : STD_LOGIC;
    signal k_buf_1_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_9_ce1 : STD_LOGIC;
    signal k_buf_1_val_9_we1 : STD_LOGIC;
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_we0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_6_ce0 : STD_LOGIC;
    signal k_buf_2_val_6_we0 : STD_LOGIC;
    signal k_buf_2_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_6_ce1 : STD_LOGIC;
    signal k_buf_2_val_6_we1 : STD_LOGIC;
    signal k_buf_2_val_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_7_ce0 : STD_LOGIC;
    signal k_buf_2_val_7_we0 : STD_LOGIC;
    signal k_buf_2_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_7_ce1 : STD_LOGIC;
    signal k_buf_2_val_7_we1 : STD_LOGIC;
    signal k_buf_2_val_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_8_ce0 : STD_LOGIC;
    signal k_buf_2_val_8_we0 : STD_LOGIC;
    signal k_buf_2_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_8_ce1 : STD_LOGIC;
    signal k_buf_2_val_8_we1 : STD_LOGIC;
    signal k_buf_2_val_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_9_ce0 : STD_LOGIC;
    signal k_buf_2_val_9_we0 : STD_LOGIC;
    signal k_buf_2_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_9_ce1 : STD_LOGIC;
    signal k_buf_2_val_9_we1 : STD_LOGIC;
    signal phi_ln400_reg_1032 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_1043 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal zext_ln835_fu_1853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_va_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_32 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_53 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_36 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_38 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_39 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_56 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_40 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_43 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_0_va_44 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_32 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_fu_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_10_fu_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_53 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_11_fu_412 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_36 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_12_fu_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_13_fu_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_38 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_14_fu_424 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_39 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_56 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_15_fu_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_40 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_fu_432 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_17_fu_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_18_fu_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_43 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_19_fu_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_1_va_44 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_452 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_42 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_45 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_6_fu_472 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_46 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_fu_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_47 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_8_fu_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_488 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_50 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_51 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_fu_496 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_13_fu_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_53 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_14_fu_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_54 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_15_fu_508 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_55 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_16_fu_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_17_fu_516 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_18_fu_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_58 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_19_fu_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_src_kernel_win_2_va_59 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_2099_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_540 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_544 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_2121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_552 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_556 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_560 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_4_0_fu_2802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_564 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_6_fu_568 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_2143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_7_fu_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_8_fu_576 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_580 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_3_0_fu_2796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_18 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_9_fu_588 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_2165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_592 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_596 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_6_fu_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_7_fu_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_12_fu_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_2187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_13_fu_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_616 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_8_fu_620 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_2790_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_20 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_9_fu_624 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_628 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_2480_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_636 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_10_fu_640 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_11_fu_644 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_2784_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_22 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_648 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_2502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_652 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_656 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_12_fu_660 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_13_fu_664 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_6_fu_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_2524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_7_fu_672 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_8_fu_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_14_fu_680 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_2778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_24 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_9_fu_684 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_10_fu_688 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_3_0_fu_2546_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_11_fu_692 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_12_fu_696 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_13_fu_700 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_14_fu_704 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_4_0_fu_2553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_1_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_src_cols_V_read_cas_fu_1065_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_fu_1069_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln443_fu_1085_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln443_fu_1085_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln443_fu_1088_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln443_2_fu_1098_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln443_2_fu_1098_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln443_1_fu_1101_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln506_fu_1111_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln458_fu_1114_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln147_fu_1117_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln147_fu_1117_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln506_fu_1111_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_1120_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln147_1_fu_1140_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln147_1_fu_1140_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln147_fu_1147_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln147_1_fu_1151_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln458_fu_1114_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln506_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_1_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_1_fu_1261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_1_fu_1267_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln506_1_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_2_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_2_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_2_fu_1323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_2_fu_1329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln506_2_fu_1346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_3_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_3_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_3_fu_1385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_3_fu_1391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln506_3_fu_1408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_4_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_4_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_4_fu_1447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_4_fu_1453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln506_4_fu_1470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_1476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_5_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_5_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_5_fu_1509_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_5_fu_1515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln147_1_fu_1280_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_1_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln144_fu_1532_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln506_1_fu_1218_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_1_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_fu_1545_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln144_1_fu_1537_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_fu_1551_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln147_2_fu_1342_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_2_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln144_1_fu_1564_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_2_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_1_fu_1577_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln144_2_fu_1569_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_1_fu_1583_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln147_3_fu_1404_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_3_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln144_2_fu_1596_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_3_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_2_fu_1609_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln144_3_fu_1601_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_2_fu_1615_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln147_4_fu_1466_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_4_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln144_3_fu_1628_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_4_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_1641_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln144_4_fu_1633_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_4_fu_1647_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln147_5_fu_1528_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_5_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln144_4_fu_1660_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_5_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_3_fu_1673_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln144_5_fu_1665_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_5_fu_1679_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_43_fu_1703_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln451_fu_1719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_1725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_1_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_6_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_fu_1758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln139_fu_1764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln144_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln147_fu_1777_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_fu_1782_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln458_1_fu_1798_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_2084_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_2106_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_2128_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_2150_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_2172_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_2299_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_2321_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_2343_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_2365_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_2387_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln703_fu_2423_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_2465_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_2487_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_2509_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_2531_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_2648_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_2670_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_2692_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_2714_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_2736_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln703_1_fu_2772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_2833_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_2855_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_2877_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_2899_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_2921_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln703_2_fu_2957_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4289_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_3_fu_2993_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4314_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_6_fu_3029_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4339_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_9_fu_3065_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_5_fu_3164_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_4_fu_3167_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_4_fu_3167_p2 : signal is "no";
    signal mul_ln1118_7_fu_3187_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_26_fu_3206_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_28_fu_3209_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_28_fu_3209_p2 : signal is "no";
    signal mul_ln1118_26_fu_3229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_47_fu_3248_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_52_fu_3251_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of add_ln703_52_fu_3251_p2 : signal is "no";
    signal mul_ln1118_45_fu_3271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4436_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_11_fu_3337_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4445_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_16_fu_3367_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4482_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_32_fu_3405_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4491_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_35_fu_3435_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4528_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_53_fu_3473_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4537_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_54_fu_3503_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4607_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_15_fu_3641_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4590_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4615_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln703_19_fu_3652_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4598_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4658_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_36_fu_3708_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4641_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4666_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln703_40_fu_3719_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4649_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4709_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_57_fu_3775_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4692_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4717_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln703_61_fu_3786_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4700_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_16_fu_4022_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln703_20_fu_4030_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_16_fu_4025_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of add_ln703_16_fu_4025_p2 : signal is "no";
    signal p_Val2_s_fu_4033_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_48_fu_4049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_4039_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_fu_4057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_4067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_4061_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_4081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln777_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_4089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln703_37_fu_4103_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln703_41_fu_4111_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_40_fu_4106_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of add_ln703_40_fu_4106_p2 : signal is "no";
    signal p_Val2_4_fu_4114_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_54_fu_4130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_4120_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_1_fu_4138_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_4148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_4142_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_4162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln777_1_fu_4156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_4170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln703_58_fu_4184_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln703_62_fu_4192_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_64_fu_4187_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of add_ln703_64_fu_4187_p2 : signal is "no";
    signal p_Val2_8_fu_4195_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_60_fu_4211_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_4201_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_2_fu_4219_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_4229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_4223_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_4243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln777_2_fu_4237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_4251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4265_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4265_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4265_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4273_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4273_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4273_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4281_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4281_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4289_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4289_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4298_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4298_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4306_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4306_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4306_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4314_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4314_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4314_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4323_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4323_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4323_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4331_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4331_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4339_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4339_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4339_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4348_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4348_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4348_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4356_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4356_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4364_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4364_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4364_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4372_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4364_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4380_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4380_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4388_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4388_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4388_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4396_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4388_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4404_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4404_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4404_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4412_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4412_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4420_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4420_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4412_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4428_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4428_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4428_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4436_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4436_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4436_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4445_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4445_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4445_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4454_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4454_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4454_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_13_fu_4462_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_13_fu_4462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_14_fu_4468_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_14_fu_4468_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4474_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4474_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4474_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4482_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4482_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4482_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4491_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4491_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4491_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4500_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4500_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4500_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_32_fu_4508_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_32_fu_4508_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_33_fu_4514_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_33_fu_4514_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4520_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4520_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4520_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4528_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4528_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4537_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4537_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4546_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4546_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4546_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_51_fu_4554_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_51_fu_4554_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_52_fu_4560_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_52_fu_4560_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4566_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4566_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4566_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4574_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4574_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4581_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4581_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4581_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4590_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4590_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4598_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4598_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4607_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4607_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4615_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4615_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4625_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4632_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4632_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4632_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4641_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4641_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4649_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4649_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4649_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4658_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4658_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4666_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4666_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4676_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4683_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4683_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4683_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4683_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4692_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4692_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4700_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4700_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4700_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4709_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4709_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4717_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4717_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4717_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op339_store_state5 : BOOLEAN;
    signal ap_enable_operation_339 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op337_load_state5 : BOOLEAN;
    signal ap_enable_operation_337 : BOOLEAN;
    signal ap_enable_operation_451 : BOOLEAN;
    signal ap_enable_state6_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op464_store_state6 : BOOLEAN;
    signal ap_enable_operation_464 : BOOLEAN;
    signal ap_predicate_op341_store_state5 : BOOLEAN;
    signal ap_enable_operation_341 : BOOLEAN;
    signal ap_enable_operation_335 : BOOLEAN;
    signal ap_enable_operation_448 : BOOLEAN;
    signal ap_predicate_op465_store_state6 : BOOLEAN;
    signal ap_enable_operation_465 : BOOLEAN;
    signal ap_predicate_op343_store_state5 : BOOLEAN;
    signal ap_enable_operation_343 : BOOLEAN;
    signal ap_enable_operation_333 : BOOLEAN;
    signal ap_enable_operation_445 : BOOLEAN;
    signal ap_predicate_op466_store_state6 : BOOLEAN;
    signal ap_enable_operation_466 : BOOLEAN;
    signal ap_predicate_op345_store_state5 : BOOLEAN;
    signal ap_enable_operation_345 : BOOLEAN;
    signal ap_enable_operation_331 : BOOLEAN;
    signal ap_enable_operation_442 : BOOLEAN;
    signal ap_predicate_op467_store_state6 : BOOLEAN;
    signal ap_enable_operation_467 : BOOLEAN;
    signal ap_predicate_op347_store_state5 : BOOLEAN;
    signal ap_enable_operation_347 : BOOLEAN;
    signal ap_enable_operation_329 : BOOLEAN;
    signal ap_enable_operation_439 : BOOLEAN;
    signal ap_predicate_op350_store_state5 : BOOLEAN;
    signal ap_enable_operation_350 : BOOLEAN;
    signal ap_predicate_op364_store_state5 : BOOLEAN;
    signal ap_enable_operation_364 : BOOLEAN;
    signal ap_predicate_op361_load_state5 : BOOLEAN;
    signal ap_enable_operation_361 : BOOLEAN;
    signal ap_enable_operation_526 : BOOLEAN;
    signal ap_predicate_op536_store_state6 : BOOLEAN;
    signal ap_enable_operation_536 : BOOLEAN;
    signal ap_predicate_op366_store_state5 : BOOLEAN;
    signal ap_enable_operation_366 : BOOLEAN;
    signal ap_enable_operation_359 : BOOLEAN;
    signal ap_enable_operation_523 : BOOLEAN;
    signal ap_predicate_op537_store_state6 : BOOLEAN;
    signal ap_enable_operation_537 : BOOLEAN;
    signal ap_predicate_op368_store_state5 : BOOLEAN;
    signal ap_enable_operation_368 : BOOLEAN;
    signal ap_enable_operation_357 : BOOLEAN;
    signal ap_enable_operation_520 : BOOLEAN;
    signal ap_predicate_op538_store_state6 : BOOLEAN;
    signal ap_enable_operation_538 : BOOLEAN;
    signal ap_predicate_op370_store_state5 : BOOLEAN;
    signal ap_enable_operation_370 : BOOLEAN;
    signal ap_enable_operation_355 : BOOLEAN;
    signal ap_enable_operation_517 : BOOLEAN;
    signal ap_predicate_op539_store_state6 : BOOLEAN;
    signal ap_enable_operation_539 : BOOLEAN;
    signal ap_predicate_op372_store_state5 : BOOLEAN;
    signal ap_enable_operation_372 : BOOLEAN;
    signal ap_enable_operation_353 : BOOLEAN;
    signal ap_enable_operation_514 : BOOLEAN;
    signal ap_predicate_op375_store_state5 : BOOLEAN;
    signal ap_enable_operation_375 : BOOLEAN;
    signal ap_predicate_op399_store_state5 : BOOLEAN;
    signal ap_enable_operation_399 : BOOLEAN;
    signal ap_predicate_op396_load_state5 : BOOLEAN;
    signal ap_enable_operation_396 : BOOLEAN;
    signal ap_enable_operation_580 : BOOLEAN;
    signal ap_predicate_op582_store_state6 : BOOLEAN;
    signal ap_enable_operation_582 : BOOLEAN;
    signal ap_predicate_op401_store_state5 : BOOLEAN;
    signal ap_enable_operation_401 : BOOLEAN;
    signal ap_enable_operation_393 : BOOLEAN;
    signal ap_enable_operation_578 : BOOLEAN;
    signal ap_predicate_op583_store_state6 : BOOLEAN;
    signal ap_enable_operation_583 : BOOLEAN;
    signal ap_predicate_op403_store_state5 : BOOLEAN;
    signal ap_enable_operation_403 : BOOLEAN;
    signal ap_enable_operation_390 : BOOLEAN;
    signal ap_enable_operation_576 : BOOLEAN;
    signal ap_predicate_op584_store_state6 : BOOLEAN;
    signal ap_enable_operation_584 : BOOLEAN;
    signal ap_predicate_op405_store_state5 : BOOLEAN;
    signal ap_enable_operation_405 : BOOLEAN;
    signal ap_enable_operation_387 : BOOLEAN;
    signal ap_enable_operation_574 : BOOLEAN;
    signal ap_predicate_op585_store_state6 : BOOLEAN;
    signal ap_enable_operation_585 : BOOLEAN;
    signal ap_predicate_op407_store_state5 : BOOLEAN;
    signal ap_enable_operation_407 : BOOLEAN;
    signal ap_enable_operation_384 : BOOLEAN;
    signal ap_enable_operation_572 : BOOLEAN;
    signal ap_predicate_op410_store_state5 : BOOLEAN;
    signal ap_enable_operation_410 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_4265_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4273_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4281_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4289_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4289_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4298_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4298_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4306_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4314_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4314_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4323_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4323_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4331_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4339_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4339_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4348_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4348_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4356_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4364_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4364_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4372_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4380_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4388_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4388_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4396_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4404_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4412_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4412_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4420_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4428_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4436_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4436_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4445_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4445_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4454_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4474_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4474_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4482_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4482_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4491_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4491_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4500_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4520_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4520_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4528_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4528_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4537_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4537_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4546_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4566_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4566_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4574_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4581_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4581_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4590_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4598_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4598_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4607_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4615_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4615_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4625_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4632_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4632_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4641_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4649_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4649_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4658_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4666_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4666_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4676_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4683_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4683_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4692_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4700_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4700_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4709_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4717_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4717_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_13_fu_4462_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_14_fu_4468_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_16_fu_3367_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_26_fu_3229_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_32_fu_4508_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_33_fu_4514_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_35_fu_3435_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_45_fu_3271_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_51_fu_4554_p10 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_52_fu_4560_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1118_54_fu_3503_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_7_fu_3187_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_1_fu_2772_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_2_fu_2957_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_3_fu_2993_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_6_fu_3029_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_9_fu_3065_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_fu_2423_p10 : STD_LOGIC_VECTOR (16 downto 0);

    component image_filter_mux_qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_filter_mac_rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_mac_sc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_mac_tde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_mac_udo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_mac_vdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_mac_wdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_mac_xdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_mac_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component image_filter_mul_zec IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_mul_Aem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_am_aBew IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_mac_CeG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component image_filter_mac_DeQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component image_filter_mac_Ee0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_mac_Ffa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_ama_Gfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        we0 => k_buf_0_val_5_we0,
        d0 => p_src_data_stream_0_V_dout,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        we0 => k_buf_0_val_6_we0,
        d0 => p_src_data_stream_0_V_dout,
        q0 => k_buf_0_val_6_q0,
        address1 => k_buf_0_val_6_address1,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_5_q0);

    k_buf_0_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        we0 => k_buf_0_val_7_we0,
        d0 => p_src_data_stream_0_V_dout,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_address1,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_6_q0);

    k_buf_0_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        we0 => k_buf_0_val_8_we0,
        d0 => p_src_data_stream_0_V_dout,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_address1,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_7_q0);

    k_buf_0_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        we0 => k_buf_0_val_9_we0,
        d0 => p_src_data_stream_0_V_dout,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_address1,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_8_q0);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        we0 => k_buf_1_val_5_we0,
        d0 => p_src_data_stream_1_V_dout,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_6_address0,
        ce0 => k_buf_1_val_6_ce0,
        we0 => k_buf_1_val_6_we0,
        d0 => p_src_data_stream_1_V_dout,
        q0 => k_buf_1_val_6_q0,
        address1 => k_buf_1_val_6_address1,
        ce1 => k_buf_1_val_6_ce1,
        we1 => k_buf_1_val_6_we1,
        d1 => k_buf_1_val_5_q0);

    k_buf_1_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_7_address0,
        ce0 => k_buf_1_val_7_ce0,
        we0 => k_buf_1_val_7_we0,
        d0 => p_src_data_stream_1_V_dout,
        q0 => k_buf_1_val_7_q0,
        address1 => k_buf_1_val_7_address1,
        ce1 => k_buf_1_val_7_ce1,
        we1 => k_buf_1_val_7_we1,
        d1 => k_buf_1_val_6_q0);

    k_buf_1_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_8_address0,
        ce0 => k_buf_1_val_8_ce0,
        we0 => k_buf_1_val_8_we0,
        d0 => p_src_data_stream_1_V_dout,
        q0 => k_buf_1_val_8_q0,
        address1 => k_buf_1_val_8_address1,
        ce1 => k_buf_1_val_8_ce1,
        we1 => k_buf_1_val_8_we1,
        d1 => k_buf_1_val_7_q0);

    k_buf_1_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_9_address0,
        ce0 => k_buf_1_val_9_ce0,
        we0 => k_buf_1_val_9_we0,
        d0 => p_src_data_stream_1_V_dout,
        q0 => k_buf_1_val_9_q0,
        address1 => k_buf_1_val_9_address1,
        ce1 => k_buf_1_val_9_ce1,
        we1 => k_buf_1_val_9_we1,
        d1 => k_buf_1_val_8_q0);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        we0 => k_buf_2_val_5_we0,
        d0 => p_src_data_stream_2_V_dout,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_6_address0,
        ce0 => k_buf_2_val_6_ce0,
        we0 => k_buf_2_val_6_we0,
        d0 => p_src_data_stream_2_V_dout,
        q0 => k_buf_2_val_6_q0,
        address1 => k_buf_2_val_6_address1,
        ce1 => k_buf_2_val_6_ce1,
        we1 => k_buf_2_val_6_we1,
        d1 => k_buf_2_val_5_q0);

    k_buf_2_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_7_address0,
        ce0 => k_buf_2_val_7_ce0,
        we0 => k_buf_2_val_7_we0,
        d0 => p_src_data_stream_2_V_dout,
        q0 => k_buf_2_val_7_q0,
        address1 => k_buf_2_val_7_address1,
        ce1 => k_buf_2_val_7_ce1,
        we1 => k_buf_2_val_7_we1,
        d1 => k_buf_2_val_6_q0);

    k_buf_2_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_8_address0,
        ce0 => k_buf_2_val_8_ce0,
        we0 => k_buf_2_val_8_we0,
        d0 => p_src_data_stream_2_V_dout,
        q0 => k_buf_2_val_8_q0,
        address1 => k_buf_2_val_8_address1,
        ce1 => k_buf_2_val_8_ce1,
        we1 => k_buf_2_val_8_we1,
        d1 => k_buf_2_val_7_q0);

    k_buf_2_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_9_address0,
        ce0 => k_buf_2_val_9_ce0,
        we0 => k_buf_2_val_9_we0,
        d0 => p_src_data_stream_2_V_dout,
        q0 => k_buf_2_val_9_q0,
        address1 => k_buf_2_val_9_address1,
        ce1 => k_buf_2_val_9_ce1,
        we1 => k_buf_2_val_9_we1,
        d1 => k_buf_2_val_8_q0);

    image_filter_mux_qcK_U18 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_1_16,
        din1 => right_border_buf_1_13_fu_700,
        din2 => right_border_buf_1_9_fu_684,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_16_fu_1874_p7);

    image_filter_mux_qcK_U19 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_2_24,
        din1 => right_border_buf_2_13_fu_664,
        din2 => right_border_buf_2_12_fu_660,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_23_fu_1914_p7);

    image_filter_mux_qcK_U20 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_2_22,
        din1 => right_border_buf_2_10_fu_640,
        din2 => right_border_buf_2_9_fu_624,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_24_fu_1929_p7);

    image_filter_mux_qcK_U21 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_2_20,
        din1 => right_border_buf_2_7_fu_604,
        din2 => right_border_buf_2_6_fu_600,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_25_fu_1944_p7);

    image_filter_mux_qcK_U22 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_2_18,
        din1 => right_border_buf_2_4_fu_580,
        din2 => right_border_buf_2_3_fu_564,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_26_fu_1959_p7);

    image_filter_mux_qcK_U23 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_sig_allocacmp_right_border_buf_2_16,
        din1 => right_border_buf_2_1_fu_544,
        din2 => right_border_buf_2_s_fu_540,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628,
        dout => tmp_27_fu_1974_p7);

    image_filter_mux_qcK_U24 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_528,
        din1 => right_border_buf_0_1_fu_532,
        din2 => right_border_buf_0_2_fu_536,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_1_fu_2084_p7);

    image_filter_mux_qcK_U25 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_548,
        din1 => right_border_buf_0_4_fu_552,
        din2 => right_border_buf_0_5_fu_556,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_2_fu_2106_p7);

    image_filter_mux_qcK_U26 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_6_fu_568,
        din1 => right_border_buf_0_7_fu_572,
        din2 => right_border_buf_0_8_fu_576,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_3_fu_2128_p7);

    image_filter_mux_qcK_U27 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_9_fu_588,
        din1 => right_border_buf_0_10_fu_592,
        din2 => right_border_buf_0_11_fu_596,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_4_fu_2150_p7);

    image_filter_mux_qcK_U28 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_12_fu_608,
        din1 => right_border_buf_0_13_fu_612,
        din2 => right_border_buf_0_14_fu_616,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_5_fu_2172_p7);

    image_filter_mux_qcK_U29 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_2099_p3,
        din1 => col_buf_0_val_1_0_fu_2121_p3,
        din2 => col_buf_0_val_2_0_fu_2143_p3,
        din3 => col_buf_0_val_3_0_fu_2165_p3,
        din4 => col_buf_0_val_4_0_fu_2187_p3,
        din5 => sub_ln493_reg_5556,
        dout => tmp_6_fu_2299_p7);

    image_filter_mux_qcK_U30 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_2099_p3,
        din1 => col_buf_0_val_1_0_fu_2121_p3,
        din2 => col_buf_0_val_2_0_fu_2143_p3,
        din3 => col_buf_0_val_3_0_fu_2165_p3,
        din4 => col_buf_0_val_4_0_fu_2187_p3,
        din5 => sub_ln493_1_reg_5563,
        dout => tmp_7_fu_2321_p7);

    image_filter_mux_qcK_U31 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_2099_p3,
        din1 => col_buf_0_val_1_0_fu_2121_p3,
        din2 => col_buf_0_val_2_0_fu_2143_p3,
        din3 => col_buf_0_val_3_0_fu_2165_p3,
        din4 => col_buf_0_val_4_0_fu_2187_p3,
        din5 => sub_ln493_2_reg_5570,
        dout => tmp_8_fu_2343_p7);

    image_filter_mux_qcK_U32 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_2099_p3,
        din1 => col_buf_0_val_1_0_fu_2121_p3,
        din2 => col_buf_0_val_2_0_fu_2143_p3,
        din3 => col_buf_0_val_3_0_fu_2165_p3,
        din4 => col_buf_0_val_4_0_fu_2187_p3,
        din5 => sub_ln493_3_reg_5577,
        dout => tmp_10_fu_2365_p7);

    image_filter_mux_qcK_U33 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_2099_p3,
        din1 => col_buf_0_val_1_0_fu_2121_p3,
        din2 => col_buf_0_val_2_0_fu_2143_p3,
        din3 => col_buf_0_val_3_0_fu_2165_p3,
        din4 => col_buf_0_val_4_0_fu_2187_p3,
        din5 => sub_ln493_4_reg_5584,
        dout => tmp_11_fu_2387_p7);

    image_filter_mux_qcK_U34 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_628,
        din1 => right_border_buf_1_1_fu_632,
        din2 => right_border_buf_1_2_fu_636,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_12_fu_2465_p7);

    image_filter_mux_qcK_U35 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_3_fu_648,
        din1 => right_border_buf_1_4_fu_652,
        din2 => right_border_buf_1_5_fu_656,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_13_fu_2487_p7);

    image_filter_mux_qcK_U36 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_6_fu_668,
        din1 => right_border_buf_1_7_fu_672,
        din2 => right_border_buf_1_8_fu_676,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_14_fu_2509_p7);

    image_filter_mux_qcK_U37 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_10_fu_688,
        din1 => right_border_buf_1_11_fu_692,
        din2 => right_border_buf_1_12_fu_696,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => sub_ln493_5_reg_5628_pp0_iter1_reg,
        dout => tmp_15_fu_2531_p7);

    image_filter_mux_qcK_U38 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2480_p3,
        din1 => col_buf_1_val_1_0_fu_2502_p3,
        din2 => col_buf_1_val_2_0_fu_2524_p3,
        din3 => col_buf_1_val_3_0_fu_2546_p3,
        din4 => col_buf_1_val_4_0_fu_2553_p3,
        din5 => sub_ln493_reg_5556,
        dout => tmp_17_fu_2648_p7);

    image_filter_mux_qcK_U39 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2480_p3,
        din1 => col_buf_1_val_1_0_fu_2502_p3,
        din2 => col_buf_1_val_2_0_fu_2524_p3,
        din3 => col_buf_1_val_3_0_fu_2546_p3,
        din4 => col_buf_1_val_4_0_fu_2553_p3,
        din5 => sub_ln493_1_reg_5563,
        dout => tmp_18_fu_2670_p7);

    image_filter_mux_qcK_U40 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2480_p3,
        din1 => col_buf_1_val_1_0_fu_2502_p3,
        din2 => col_buf_1_val_2_0_fu_2524_p3,
        din3 => col_buf_1_val_3_0_fu_2546_p3,
        din4 => col_buf_1_val_4_0_fu_2553_p3,
        din5 => sub_ln493_2_reg_5570,
        dout => tmp_19_fu_2692_p7);

    image_filter_mux_qcK_U41 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2480_p3,
        din1 => col_buf_1_val_1_0_fu_2502_p3,
        din2 => col_buf_1_val_2_0_fu_2524_p3,
        din3 => col_buf_1_val_3_0_fu_2546_p3,
        din4 => col_buf_1_val_4_0_fu_2553_p3,
        din5 => sub_ln493_3_reg_5577,
        dout => tmp_21_fu_2714_p7);

    image_filter_mux_qcK_U42 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2480_p3,
        din1 => col_buf_1_val_1_0_fu_2502_p3,
        din2 => col_buf_1_val_2_0_fu_2524_p3,
        din3 => col_buf_1_val_3_0_fu_2546_p3,
        din4 => col_buf_1_val_4_0_fu_2553_p3,
        din5 => sub_ln493_4_reg_5584,
        dout => tmp_22_fu_2736_p7);

    image_filter_mux_qcK_U43 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2778_p3,
        din1 => col_buf_2_val_1_0_fu_2784_p3,
        din2 => col_buf_2_val_2_0_fu_2790_p3,
        din3 => col_buf_2_val_3_0_fu_2796_p3,
        din4 => col_buf_2_val_4_0_fu_2802_p3,
        din5 => sub_ln493_reg_5556,
        dout => tmp_28_fu_2833_p7);

    image_filter_mux_qcK_U44 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2778_p3,
        din1 => col_buf_2_val_1_0_fu_2784_p3,
        din2 => col_buf_2_val_2_0_fu_2790_p3,
        din3 => col_buf_2_val_3_0_fu_2796_p3,
        din4 => col_buf_2_val_4_0_fu_2802_p3,
        din5 => sub_ln493_1_reg_5563,
        dout => tmp_29_fu_2855_p7);

    image_filter_mux_qcK_U45 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2778_p3,
        din1 => col_buf_2_val_1_0_fu_2784_p3,
        din2 => col_buf_2_val_2_0_fu_2790_p3,
        din3 => col_buf_2_val_3_0_fu_2796_p3,
        din4 => col_buf_2_val_4_0_fu_2802_p3,
        din5 => sub_ln493_2_reg_5570,
        dout => tmp_30_fu_2877_p7);

    image_filter_mux_qcK_U46 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2778_p3,
        din1 => col_buf_2_val_1_0_fu_2784_p3,
        din2 => col_buf_2_val_2_0_fu_2790_p3,
        din3 => col_buf_2_val_3_0_fu_2796_p3,
        din4 => col_buf_2_val_4_0_fu_2802_p3,
        din5 => sub_ln493_3_reg_5577,
        dout => tmp_32_fu_2899_p7);

    image_filter_mux_qcK_U47 : component image_filter_mux_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2778_p3,
        din1 => col_buf_2_val_1_0_fu_2784_p3,
        din2 => col_buf_2_val_2_0_fu_2790_p3,
        din3 => col_buf_2_val_3_0_fu_2796_p3,
        din4 => col_buf_2_val_4_0_fu_2802_p3,
        din5 => sub_ln493_4_reg_5584,
        dout => tmp_33_fu_2921_p7);

    image_filter_mac_rcU_U48 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4265_p0,
        din1 => grp_fu_4265_p1,
        din2 => grp_fu_4265_p2,
        dout => grp_fu_4265_p3);

    image_filter_mac_rcU_U49 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4273_p0,
        din1 => grp_fu_4273_p1,
        din2 => grp_fu_4273_p2,
        dout => grp_fu_4273_p3);

    image_filter_mac_rcU_U50 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4281_p0,
        din1 => grp_fu_4281_p1,
        din2 => grp_fu_4281_p2,
        dout => grp_fu_4281_p3);

    image_filter_mac_sc4_U51 : component image_filter_mac_sc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4289_p0,
        din1 => grp_fu_4289_p1,
        din2 => grp_fu_4289_p2,
        dout => grp_fu_4289_p3);

    image_filter_mac_tde_U52 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4298_p0,
        din1 => grp_fu_4298_p1,
        din2 => grp_fu_4298_p2,
        dout => grp_fu_4298_p3);

    image_filter_mac_rcU_U53 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4306_p0,
        din1 => grp_fu_4306_p1,
        din2 => grp_fu_4306_p2,
        dout => grp_fu_4306_p3);

    image_filter_mac_sc4_U54 : component image_filter_mac_sc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4314_p0,
        din1 => grp_fu_4314_p1,
        din2 => grp_fu_4314_p2,
        dout => grp_fu_4314_p3);

    image_filter_mac_tde_U55 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4323_p0,
        din1 => grp_fu_4323_p1,
        din2 => grp_fu_4323_p2,
        dout => grp_fu_4323_p3);

    image_filter_mac_rcU_U56 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4331_p0,
        din1 => grp_fu_4331_p1,
        din2 => grp_fu_4331_p2,
        dout => grp_fu_4331_p3);

    image_filter_mac_sc4_U57 : component image_filter_mac_sc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4339_p0,
        din1 => grp_fu_4339_p1,
        din2 => grp_fu_4339_p2,
        dout => grp_fu_4339_p3);

    image_filter_mac_tde_U58 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4348_p0,
        din1 => grp_fu_4348_p1,
        din2 => grp_fu_4348_p2,
        dout => grp_fu_4348_p3);

    image_filter_mac_rcU_U59 : component image_filter_mac_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4356_p0,
        din1 => grp_fu_4356_p1,
        din2 => grp_fu_4356_p2,
        dout => grp_fu_4356_p3);

    image_filter_mac_udo_U60 : component image_filter_mac_udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4364_p0,
        din1 => grp_fu_4364_p1,
        din2 => grp_fu_4364_p2,
        dout => grp_fu_4364_p3);

    image_filter_mac_vdy_U61 : component image_filter_mac_vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4372_p0,
        din1 => grp_fu_4372_p1,
        din2 => grp_fu_4364_p3,
        dout => grp_fu_4372_p3);

    image_filter_mac_wdI_U62 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4380_p0,
        din1 => grp_fu_4380_p1,
        din2 => grp_fu_4380_p2,
        dout => grp_fu_4380_p3);

    image_filter_mac_udo_U63 : component image_filter_mac_udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4388_p0,
        din1 => grp_fu_4388_p1,
        din2 => grp_fu_4388_p2,
        dout => grp_fu_4388_p3);

    image_filter_mac_vdy_U64 : component image_filter_mac_vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4396_p0,
        din1 => grp_fu_4396_p1,
        din2 => grp_fu_4388_p3,
        dout => grp_fu_4396_p3);

    image_filter_mac_wdI_U65 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4404_p0,
        din1 => grp_fu_4404_p1,
        din2 => grp_fu_4404_p2,
        dout => grp_fu_4404_p3);

    image_filter_mac_udo_U66 : component image_filter_mac_udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4412_p0,
        din1 => grp_fu_4412_p1,
        din2 => grp_fu_4412_p2,
        dout => grp_fu_4412_p3);

    image_filter_mac_vdy_U67 : component image_filter_mac_vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4420_p0,
        din1 => grp_fu_4420_p1,
        din2 => grp_fu_4412_p3,
        dout => grp_fu_4420_p3);

    image_filter_mac_wdI_U68 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4428_p0,
        din1 => grp_fu_4428_p1,
        din2 => grp_fu_4428_p2,
        dout => grp_fu_4428_p3);

    image_filter_mac_xdS_U69 : component image_filter_mac_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4436_p0,
        din1 => grp_fu_4436_p1,
        din2 => grp_fu_4436_p2,
        dout => grp_fu_4436_p3);

    image_filter_mac_yd2_U70 : component image_filter_mac_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4445_p0,
        din1 => grp_fu_4445_p1,
        din2 => grp_fu_4445_p2,
        dout => grp_fu_4445_p3);

    image_filter_mac_wdI_U71 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4454_p0,
        din1 => grp_fu_4454_p1,
        din2 => grp_fu_4454_p2,
        dout => grp_fu_4454_p3);

    image_filter_mul_zec_U72 : component image_filter_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1118_13_fu_4462_p0,
        din1 => mul_ln1118_13_fu_4462_p1,
        dout => mul_ln1118_13_fu_4462_p2);

    image_filter_mul_Aem_U73 : component image_filter_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1118_14_fu_4468_p0,
        din1 => mul_ln1118_14_fu_4468_p1,
        dout => mul_ln1118_14_fu_4468_p2);

    image_filter_am_aBew_U74 : component image_filter_am_aBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4474_p0,
        din1 => grp_fu_4474_p1,
        din2 => grp_fu_4474_p2,
        dout => grp_fu_4474_p3);

    image_filter_mac_xdS_U75 : component image_filter_mac_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4482_p0,
        din1 => grp_fu_4482_p1,
        din2 => grp_fu_4482_p2,
        dout => grp_fu_4482_p3);

    image_filter_mac_yd2_U76 : component image_filter_mac_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4491_p0,
        din1 => grp_fu_4491_p1,
        din2 => grp_fu_4491_p2,
        dout => grp_fu_4491_p3);

    image_filter_mac_wdI_U77 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4500_p0,
        din1 => grp_fu_4500_p1,
        din2 => grp_fu_4500_p2,
        dout => grp_fu_4500_p3);

    image_filter_mul_zec_U78 : component image_filter_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1118_32_fu_4508_p0,
        din1 => mul_ln1118_32_fu_4508_p1,
        dout => mul_ln1118_32_fu_4508_p2);

    image_filter_mul_Aem_U79 : component image_filter_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1118_33_fu_4514_p0,
        din1 => mul_ln1118_33_fu_4514_p1,
        dout => mul_ln1118_33_fu_4514_p2);

    image_filter_am_aBew_U80 : component image_filter_am_aBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4520_p0,
        din1 => grp_fu_4520_p1,
        din2 => grp_fu_4520_p2,
        dout => grp_fu_4520_p3);

    image_filter_mac_xdS_U81 : component image_filter_mac_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4528_p0,
        din1 => grp_fu_4528_p1,
        din2 => grp_fu_4528_p2,
        dout => grp_fu_4528_p3);

    image_filter_mac_yd2_U82 : component image_filter_mac_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4537_p0,
        din1 => grp_fu_4537_p1,
        din2 => grp_fu_4537_p2,
        dout => grp_fu_4537_p3);

    image_filter_mac_wdI_U83 : component image_filter_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4546_p0,
        din1 => grp_fu_4546_p1,
        din2 => grp_fu_4546_p2,
        dout => grp_fu_4546_p3);

    image_filter_mul_zec_U84 : component image_filter_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1118_51_fu_4554_p0,
        din1 => mul_ln1118_51_fu_4554_p1,
        dout => mul_ln1118_51_fu_4554_p2);

    image_filter_mul_Aem_U85 : component image_filter_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1118_52_fu_4560_p0,
        din1 => mul_ln1118_52_fu_4560_p1,
        dout => mul_ln1118_52_fu_4560_p2);

    image_filter_am_aBew_U86 : component image_filter_am_aBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4566_p0,
        din1 => grp_fu_4566_p1,
        din2 => grp_fu_4566_p2,
        dout => grp_fu_4566_p3);

    image_filter_mac_CeG_U87 : component image_filter_mac_CeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4574_p0,
        din1 => grp_fu_4574_p1,
        din2 => grp_fu_4581_p3,
        dout => grp_fu_4574_p3);

    image_filter_mac_DeQ_U88 : component image_filter_mac_DeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4581_p0,
        din1 => grp_fu_4581_p1,
        din2 => grp_fu_4581_p2,
        dout => grp_fu_4581_p3);

    image_filter_mac_Ee0_U89 : component image_filter_mac_Ee0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4590_p0,
        din1 => grp_fu_4590_p1,
        din2 => mul_ln1118_14_reg_5943,
        dout => grp_fu_4590_p3);

    image_filter_mac_tde_U90 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4598_p0,
        din1 => grp_fu_4598_p1,
        din2 => grp_fu_4598_p2,
        dout => grp_fu_4598_p3);

    image_filter_mac_Ffa_U91 : component image_filter_mac_Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4607_p0,
        din1 => grp_fu_4607_p1,
        din2 => mul_ln1118_13_reg_5938,
        dout => grp_fu_4607_p3);

    image_filter_ama_Gfk_U92 : component image_filter_ama_Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4615_p0,
        din1 => grp_fu_4615_p1,
        din2 => grp_fu_4615_p2,
        din3 => mul_ln703_4_reg_5953,
        dout => grp_fu_4615_p4);

    image_filter_mac_CeG_U93 : component image_filter_mac_CeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4625_p0,
        din1 => grp_fu_4625_p1,
        din2 => grp_fu_4632_p3,
        dout => grp_fu_4625_p3);

    image_filter_mac_DeQ_U94 : component image_filter_mac_DeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4632_p0,
        din1 => grp_fu_4632_p1,
        din2 => grp_fu_4632_p2,
        dout => grp_fu_4632_p3);

    image_filter_mac_Ee0_U95 : component image_filter_mac_Ee0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4641_p0,
        din1 => grp_fu_4641_p1,
        din2 => mul_ln1118_33_reg_5968,
        dout => grp_fu_4641_p3);

    image_filter_mac_tde_U96 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4649_p0,
        din1 => grp_fu_4649_p1,
        din2 => grp_fu_4649_p2,
        dout => grp_fu_4649_p3);

    image_filter_mac_Ffa_U97 : component image_filter_mac_Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4658_p0,
        din1 => grp_fu_4658_p1,
        din2 => mul_ln1118_32_reg_5963,
        dout => grp_fu_4658_p3);

    image_filter_ama_Gfk_U98 : component image_filter_ama_Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4666_p0,
        din1 => grp_fu_4666_p1,
        din2 => grp_fu_4666_p2,
        din3 => mul_ln703_7_reg_5978,
        dout => grp_fu_4666_p4);

    image_filter_mac_CeG_U99 : component image_filter_mac_CeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 8,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4676_p0,
        din1 => grp_fu_4676_p1,
        din2 => grp_fu_4683_p3,
        dout => grp_fu_4676_p3);

    image_filter_mac_DeQ_U100 : component image_filter_mac_DeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4683_p0,
        din1 => grp_fu_4683_p1,
        din2 => grp_fu_4683_p2,
        dout => grp_fu_4683_p3);

    image_filter_mac_Ee0_U101 : component image_filter_mac_Ee0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4692_p0,
        din1 => grp_fu_4692_p1,
        din2 => mul_ln1118_52_reg_5993,
        dout => grp_fu_4692_p3);

    image_filter_mac_tde_U102 : component image_filter_mac_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4700_p0,
        din1 => grp_fu_4700_p1,
        din2 => grp_fu_4700_p2,
        dout => grp_fu_4700_p3);

    image_filter_mac_Ffa_U103 : component image_filter_mac_Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4709_p0,
        din1 => grp_fu_4709_p1,
        din2 => mul_ln1118_51_reg_5988,
        dout => grp_fu_4709_p3);

    image_filter_ama_Gfk_U104 : component image_filter_ama_Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4717_p0,
        din1 => grp_fu_4717_p1,
        din2 => grp_fu_4717_p2,
        din3 => mul_ln703_10_reg_6003,
        dout => grp_fu_4717_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((icmp_ln444_fu_1692_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_1167_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif (((icmp_ln443_fu_1167_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_ln400_reg_1032_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_ln400_reg_1032 <= ap_const_lv2_0;
            elsif (((icmp_ln400_fu_1079_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_ln400_reg_1032 <= add_ln400_fu_1073_p2;
            end if; 
        end if;
    end process;

    t_V_4_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_1692_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                t_V_4_reg_1054 <= j_V_fu_1697_p2;
            elsif (((icmp_ln443_fu_1167_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_4_reg_1054 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_1043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                t_V_reg_1043 <= i_V_reg_5506;
            elsif (((icmp_ln400_fu_1079_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_1043 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln400_fu_1079_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    add_ln147_reg_5483(2 downto 1) <= add_ln147_fu_1134_p2(2 downto 1);
                add_ln458_reg_5497 <= add_ln458_fu_1161_p2;
                add_ln507_reg_5474 <= add_ln507_fu_1128_p2;
                    sext_ln147_1_reg_5492(31 downto 1) <= sext_ln147_1_fu_1157_p1(31 downto 1);
                sext_ln443_1_reg_5464 <= sext_ln443_1_fu_1094_p1;
                sext_ln443_3_reg_5469 <= sext_ln443_3_fu_1107_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_10_reg_5933 <= add_ln703_10_fu_3340_p2;
                add_ln703_34_reg_5958 <= add_ln703_34_fu_3408_p2;
                add_ln703_58_reg_5983 <= add_ln703_58_fu_3476_p2;
                mul_ln1118_13_reg_5938 <= mul_ln1118_13_fu_4462_p2;
                mul_ln1118_14_reg_5943 <= mul_ln1118_14_fu_4468_p2;
                mul_ln1118_32_reg_5963 <= mul_ln1118_32_fu_4508_p2;
                mul_ln1118_33_reg_5968 <= mul_ln1118_33_fu_4514_p2;
                mul_ln1118_51_reg_5988 <= mul_ln1118_51_fu_4554_p2;
                mul_ln1118_52_reg_5993 <= mul_ln1118_52_fu_4560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                add_ln703_12_reg_6008 <= grp_fu_4574_p3;
                add_ln703_36_reg_6023 <= grp_fu_4625_p3;
                add_ln703_60_reg_6038 <= grp_fu_4676_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_15_reg_6013 <= add_ln703_15_fu_3644_p2;
                add_ln703_22_reg_6018 <= add_ln703_22_fu_3655_p2;
                add_ln703_39_reg_6028 <= add_ln703_39_fu_3711_p2;
                add_ln703_46_reg_6033 <= add_ln703_46_fu_3722_p2;
                add_ln703_63_reg_6043 <= add_ln703_63_fu_3778_p2;
                add_ln703_70_reg_6048 <= add_ln703_70_fu_3789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                add_ln703_17_reg_5948 <= grp_fu_4454_p3;
                add_ln703_41_reg_5973 <= grp_fu_4500_p3;
                add_ln703_65_reg_5998 <= grp_fu_4546_p3;
                mul_ln703_10_reg_6003 <= grp_fu_4566_p3;
                mul_ln703_4_reg_5953 <= grp_fu_4474_p3;
                mul_ln703_7_reg_5978 <= grp_fu_4520_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                add_ln703_24_reg_5833 <= grp_fu_4273_p3;
                add_ln703_48_reg_5868 <= grp_fu_4281_p3;
                add_ln703_reg_5798 <= grp_fu_4265_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                add_ln703_26_reg_5883 <= grp_fu_4323_p3;
                add_ln703_27_reg_5888 <= grp_fu_4331_p3;
                add_ln703_2_reg_5873 <= grp_fu_4298_p3;
                add_ln703_3_reg_5878 <= grp_fu_4306_p3;
                add_ln703_50_reg_5893 <= grp_fu_4348_p3;
                add_ln703_51_reg_5898 <= grp_fu_4356_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                add_ln703_30_reg_5913 <= grp_fu_4396_p3;
                add_ln703_32_reg_5918 <= grp_fu_4404_p3;
                add_ln703_54_reg_5923 <= grp_fu_4420_p3;
                add_ln703_56_reg_5928 <= grp_fu_4428_p3;
                add_ln703_6_reg_5903 <= grp_fu_4372_p3;
                add_ln703_8_reg_5908 <= grp_fu_4380_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_1692_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln118_reg_5600 <= and_ln118_fu_1744_p2;
                and_ln512_reg_5647 <= and_ln512_fu_1812_p2;
                or_ln457_reg_5609 <= or_ln457_fu_1802_p2;
                select_ln118_3_reg_5604 <= select_ln118_3_fu_1790_p3;
                sub_ln493_5_reg_5628 <= sub_ln493_5_fu_1807_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln118_reg_5600_pp0_iter1_reg <= and_ln118_reg_5600;
                and_ln512_reg_5647_pp0_iter1_reg <= and_ln512_reg_5647;
                icmp_ln444_reg_5591 <= icmp_ln444_fu_1692_p2;
                icmp_ln444_reg_5591_pp0_iter1_reg <= icmp_ln444_reg_5591;
                or_ln457_reg_5609_pp0_iter1_reg <= or_ln457_reg_5609;
                sub_ln493_5_reg_5628_pp0_iter1_reg <= sub_ln493_5_reg_5628;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln512_reg_5647_pp0_iter2_reg <= and_ln512_reg_5647_pp0_iter1_reg;
                and_ln512_reg_5647_pp0_iter3_reg <= and_ln512_reg_5647_pp0_iter2_reg;
                and_ln512_reg_5647_pp0_iter4_reg <= and_ln512_reg_5647_pp0_iter3_reg;
                and_ln512_reg_5647_pp0_iter5_reg <= and_ln512_reg_5647_pp0_iter4_reg;
                and_ln512_reg_5647_pp0_iter6_reg <= and_ln512_reg_5647_pp0_iter5_reg;
                and_ln512_reg_5647_pp0_iter7_reg <= and_ln512_reg_5647_pp0_iter6_reg;
                icmp_ln444_reg_5591_pp0_iter2_reg <= icmp_ln444_reg_5591_pp0_iter1_reg;
                icmp_ln444_reg_5591_pp0_iter3_reg <= icmp_ln444_reg_5591_pp0_iter2_reg;
                icmp_ln444_reg_5591_pp0_iter4_reg <= icmp_ln444_reg_5591_pp0_iter3_reg;
                icmp_ln444_reg_5591_pp0_iter5_reg <= icmp_ln444_reg_5591_pp0_iter4_reg;
                src_kernel_win_0_va_20_reg_5768 <= src_kernel_win_0_va_20_fu_2314_p3;
                src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_5768;
                src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg <= src_kernel_win_0_va_20_reg_5768_pp0_iter3_reg;
                src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg <= src_kernel_win_0_va_20_reg_5768_pp0_iter4_reg;
                src_kernel_win_0_va_21_reg_5774 <= src_kernel_win_0_va_21_fu_2336_p3;
                src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg <= src_kernel_win_0_va_21_reg_5774;
                src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg <= src_kernel_win_0_va_21_reg_5774_pp0_iter3_reg;
                src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg <= src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg;
                src_kernel_win_0_va_22_reg_5780 <= src_kernel_win_0_va_22_fu_2358_p3;
                src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg <= src_kernel_win_0_va_22_reg_5780;
                src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg <= src_kernel_win_0_va_22_reg_5780_pp0_iter3_reg;
                src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg <= src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg;
                src_kernel_win_0_va_23_reg_5786 <= src_kernel_win_0_va_23_fu_2380_p3;
                src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_5786;
                src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg <= src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg;
                src_kernel_win_0_va_24_reg_5792 <= src_kernel_win_0_va_24_fu_2402_p3;
                src_kernel_win_1_va_20_reg_5803 <= src_kernel_win_1_va_20_fu_2663_p3;
                src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg <= src_kernel_win_1_va_20_reg_5803;
                src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg <= src_kernel_win_1_va_20_reg_5803_pp0_iter3_reg;
                src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg <= src_kernel_win_1_va_20_reg_5803_pp0_iter4_reg;
                src_kernel_win_1_va_21_reg_5809 <= src_kernel_win_1_va_21_fu_2685_p3;
                src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg <= src_kernel_win_1_va_21_reg_5809;
                src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg <= src_kernel_win_1_va_21_reg_5809_pp0_iter3_reg;
                src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg <= src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg;
                src_kernel_win_1_va_22_reg_5815 <= src_kernel_win_1_va_22_fu_2707_p3;
                src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg <= src_kernel_win_1_va_22_reg_5815;
                src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg <= src_kernel_win_1_va_22_reg_5815_pp0_iter3_reg;
                src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg <= src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg;
                src_kernel_win_1_va_23_reg_5821 <= src_kernel_win_1_va_23_fu_2729_p3;
                src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg <= src_kernel_win_1_va_23_reg_5821;
                src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg <= src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg;
                src_kernel_win_1_va_24_reg_5827 <= src_kernel_win_1_va_24_fu_2751_p3;
                src_kernel_win_2_va_35_reg_5838 <= src_kernel_win_2_va_35_fu_2848_p3;
                src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg <= src_kernel_win_2_va_35_reg_5838;
                src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg <= src_kernel_win_2_va_35_reg_5838_pp0_iter3_reg;
                src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg <= src_kernel_win_2_va_35_reg_5838_pp0_iter4_reg;
                src_kernel_win_2_va_36_reg_5844 <= src_kernel_win_2_va_36_fu_2870_p3;
                src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg <= src_kernel_win_2_va_36_reg_5844;
                src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg <= src_kernel_win_2_va_36_reg_5844_pp0_iter3_reg;
                src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg <= src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg;
                src_kernel_win_2_va_37_reg_5850 <= src_kernel_win_2_va_37_fu_2892_p3;
                src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg <= src_kernel_win_2_va_37_reg_5850;
                src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg <= src_kernel_win_2_va_37_reg_5850_pp0_iter3_reg;
                src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg <= src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg;
                src_kernel_win_2_va_38_reg_5856 <= src_kernel_win_2_va_38_fu_2914_p3;
                src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg <= src_kernel_win_2_va_38_reg_5856;
                src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg <= src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg;
                src_kernel_win_2_va_39_reg_5862 <= src_kernel_win_2_va_39_fu_2936_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_5506 <= i_V_fu_1172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln443_fu_1167_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln879_1_reg_5529 <= icmp_ln879_1_fu_1201_p2;
                icmp_ln879_2_reg_5533 <= icmp_ln879_2_fu_1207_p2;
                icmp_ln879_reg_5525 <= icmp_ln879_fu_1195_p2;
                icmp_ln887_reg_5511 <= icmp_ln887_fu_1178_p2;
                icmp_ln899_1_reg_5537 <= icmp_ln899_1_fu_1213_p2;
                icmp_ln899_reg_5520 <= icmp_ln899_fu_1189_p2;
                sub_ln493_1_reg_5563 <= sub_ln493_1_fu_1591_p2;
                sub_ln493_2_reg_5570 <= sub_ln493_2_fu_1623_p2;
                sub_ln493_3_reg_5577 <= sub_ln493_3_fu_1655_p2;
                sub_ln493_4_reg_5584 <= sub_ln493_4_fu_1687_p2;
                sub_ln493_reg_5556 <= sub_ln493_fu_1559_p2;
                xor_ln457_reg_5515 <= xor_ln457_fu_1183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_6_addr_reg_5656 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_0_val_7_addr_reg_5662 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_0_val_8_addr_reg_5668 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_0_val_9_addr_reg_5674 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_1_val_6_addr_reg_5685 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_1_val_7_addr_reg_5691 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_1_val_8_addr_reg_5697 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_1_val_9_addr_reg_5703 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_2_val_6_addr_reg_5724 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_2_val_7_addr_reg_5735 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_2_val_8_addr_reg_5746 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
                k_buf_2_val_9_addr_reg_5757 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_12_reg_6053 <= p_Val2_12_fu_4095_p3;
                p_Val2_13_reg_6058 <= p_Val2_13_fu_4176_p3;
                p_Val2_14_reg_6063 <= p_Val2_14_fu_4257_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                p_src_cols_V_read_cas_reg_4741 <= p_src_cols_V_read_cas_fu_1065_p1;
                p_src_rows_V_read_cas_reg_4747 <= p_src_rows_V_read_cas_fu_1069_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                right_border_buf_0_10_fu_592 <= right_border_buf_0_9_fu_588;
                right_border_buf_0_11_fu_596 <= right_border_buf_0_10_fu_592;
                right_border_buf_0_12_fu_608 <= col_buf_0_val_4_0_fu_2187_p3;
                right_border_buf_0_13_fu_612 <= right_border_buf_0_12_fu_608;
                right_border_buf_0_14_fu_616 <= right_border_buf_0_13_fu_612;
                right_border_buf_0_1_fu_532 <= right_border_buf_0_s_fu_528;
                right_border_buf_0_2_fu_536 <= right_border_buf_0_1_fu_532;
                right_border_buf_0_3_fu_548 <= col_buf_0_val_1_0_fu_2121_p3;
                right_border_buf_0_4_fu_552 <= right_border_buf_0_3_fu_548;
                right_border_buf_0_5_fu_556 <= right_border_buf_0_4_fu_552;
                right_border_buf_0_6_fu_568 <= col_buf_0_val_2_0_fu_2143_p3;
                right_border_buf_0_7_fu_572 <= right_border_buf_0_6_fu_568;
                right_border_buf_0_8_fu_576 <= right_border_buf_0_7_fu_572;
                right_border_buf_0_9_fu_588 <= col_buf_0_val_3_0_fu_2165_p3;
                right_border_buf_0_s_fu_528 <= col_buf_0_val_0_0_fu_2099_p3;
                right_border_buf_1_10_fu_688 <= col_buf_1_val_3_0_fu_2546_p3;
                right_border_buf_1_11_fu_692 <= right_border_buf_1_10_fu_688;
                right_border_buf_1_12_fu_696 <= right_border_buf_1_11_fu_692;
                right_border_buf_1_14_fu_704 <= col_buf_1_val_4_0_fu_2553_p3;
                right_border_buf_1_1_fu_632 <= right_border_buf_1_s_fu_628;
                right_border_buf_1_2_fu_636 <= right_border_buf_1_1_fu_632;
                right_border_buf_1_3_fu_648 <= col_buf_1_val_1_0_fu_2502_p3;
                right_border_buf_1_4_fu_652 <= right_border_buf_1_3_fu_648;
                right_border_buf_1_5_fu_656 <= right_border_buf_1_4_fu_652;
                right_border_buf_1_6_fu_668 <= col_buf_1_val_2_0_fu_2524_p3;
                right_border_buf_1_7_fu_672 <= right_border_buf_1_6_fu_668;
                right_border_buf_1_8_fu_676 <= right_border_buf_1_7_fu_672;
                right_border_buf_1_s_fu_628 <= col_buf_1_val_0_0_fu_2480_p3;
                right_border_buf_2_11_fu_644 <= col_buf_2_val_1_0_fu_2784_p3;
                right_border_buf_2_14_fu_680 <= col_buf_2_val_0_0_fu_2778_p3;
                right_border_buf_2_2_fu_560 <= col_buf_2_val_4_0_fu_2802_p3;
                right_border_buf_2_5_fu_584 <= col_buf_2_val_3_0_fu_2796_p3;
                right_border_buf_2_8_fu_620 <= col_buf_2_val_2_0_fu_2790_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                right_border_buf_1_13_fu_700 <= ap_sig_allocacmp_right_border_buf_1_16;
                right_border_buf_1_9_fu_684 <= right_border_buf_1_13_fu_700;
                right_border_buf_2_10_fu_640 <= ap_sig_allocacmp_right_border_buf_2_22;
                right_border_buf_2_12_fu_660 <= right_border_buf_2_13_fu_664;
                right_border_buf_2_13_fu_664 <= ap_sig_allocacmp_right_border_buf_2_24;
                right_border_buf_2_1_fu_544 <= ap_sig_allocacmp_right_border_buf_2_16;
                right_border_buf_2_3_fu_564 <= right_border_buf_2_4_fu_580;
                right_border_buf_2_4_fu_580 <= ap_sig_allocacmp_right_border_buf_2_18;
                right_border_buf_2_6_fu_600 <= right_border_buf_2_7_fu_604;
                right_border_buf_2_7_fu_604 <= ap_sig_allocacmp_right_border_buf_2_20;
                right_border_buf_2_9_fu_624 <= right_border_buf_2_10_fu_640;
                right_border_buf_2_s_fu_540 <= right_border_buf_2_1_fu_544;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                src_kernel_win_0_va_10_fu_328 <= src_kernel_win_0_va_9_fu_324;
                src_kernel_win_0_va_1_fu_292 <= src_kernel_win_0_va_fu_288;
                src_kernel_win_0_va_2_fu_296 <= src_kernel_win_0_va_1_fu_292;
                src_kernel_win_0_va_3_fu_300 <= src_kernel_win_0_va_2_fu_296;
                src_kernel_win_0_va_4_fu_304 <= src_kernel_win_0_va_21_reg_5774_pp0_iter5_reg;
                src_kernel_win_0_va_5_fu_308 <= src_kernel_win_0_va_4_fu_304;
                src_kernel_win_0_va_6_fu_312 <= src_kernel_win_0_va_5_fu_308;
                src_kernel_win_0_va_7_fu_316 <= src_kernel_win_0_va_6_fu_312;
                src_kernel_win_0_va_8_fu_320 <= src_kernel_win_0_va_22_reg_5780_pp0_iter5_reg;
                src_kernel_win_0_va_9_fu_324 <= src_kernel_win_0_va_8_fu_320;
                src_kernel_win_0_va_fu_288 <= src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg;
                src_kernel_win_1_va_10_fu_408 <= src_kernel_win_1_va_9_fu_404;
                src_kernel_win_1_va_1_fu_372 <= src_kernel_win_1_va_fu_368;
                src_kernel_win_1_va_2_fu_376 <= src_kernel_win_1_va_1_fu_372;
                src_kernel_win_1_va_3_fu_380 <= src_kernel_win_1_va_2_fu_376;
                src_kernel_win_1_va_4_fu_384 <= src_kernel_win_1_va_21_reg_5809_pp0_iter5_reg;
                src_kernel_win_1_va_5_fu_388 <= src_kernel_win_1_va_4_fu_384;
                src_kernel_win_1_va_6_fu_392 <= src_kernel_win_1_va_5_fu_388;
                src_kernel_win_1_va_7_fu_396 <= src_kernel_win_1_va_6_fu_392;
                src_kernel_win_1_va_8_fu_400 <= src_kernel_win_1_va_22_reg_5815_pp0_iter5_reg;
                src_kernel_win_1_va_9_fu_404 <= src_kernel_win_1_va_8_fu_400;
                src_kernel_win_1_va_fu_368 <= src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg;
                src_kernel_win_2_va_10_fu_488 <= src_kernel_win_2_va_9_fu_484;
                src_kernel_win_2_va_1_fu_452 <= src_kernel_win_2_va_fu_448;
                src_kernel_win_2_va_2_fu_456 <= src_kernel_win_2_va_1_fu_452;
                src_kernel_win_2_va_3_fu_460 <= src_kernel_win_2_va_2_fu_456;
                src_kernel_win_2_va_4_fu_464 <= src_kernel_win_2_va_36_reg_5844_pp0_iter5_reg;
                src_kernel_win_2_va_5_fu_468 <= src_kernel_win_2_va_4_fu_464;
                src_kernel_win_2_va_6_fu_472 <= src_kernel_win_2_va_5_fu_468;
                src_kernel_win_2_va_7_fu_476 <= src_kernel_win_2_va_6_fu_472;
                src_kernel_win_2_va_8_fu_480 <= src_kernel_win_2_va_37_reg_5850_pp0_iter5_reg;
                src_kernel_win_2_va_9_fu_484 <= src_kernel_win_2_va_8_fu_480;
                src_kernel_win_2_va_fu_448 <= src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                src_kernel_win_0_va_11_fu_332 <= ap_sig_allocacmp_src_kernel_win_0_va_53;
                src_kernel_win_0_va_12_fu_336 <= src_kernel_win_0_va_23_reg_5786_pp0_iter4_reg;
                src_kernel_win_0_va_13_fu_340 <= src_kernel_win_0_va_12_fu_336;
                src_kernel_win_0_va_14_fu_344 <= src_kernel_win_0_va_13_fu_340;
                src_kernel_win_1_va_11_fu_412 <= ap_sig_allocacmp_src_kernel_win_1_va_53;
                src_kernel_win_1_va_12_fu_416 <= src_kernel_win_1_va_23_reg_5821_pp0_iter4_reg;
                src_kernel_win_1_va_13_fu_420 <= src_kernel_win_1_va_12_fu_416;
                src_kernel_win_1_va_14_fu_424 <= src_kernel_win_1_va_13_fu_420;
                src_kernel_win_2_va_11_fu_492 <= ap_sig_allocacmp_src_kernel_win_2_va_28;
                src_kernel_win_2_va_12_fu_496 <= src_kernel_win_2_va_38_reg_5856_pp0_iter4_reg;
                src_kernel_win_2_va_13_fu_500 <= src_kernel_win_2_va_12_fu_496;
                src_kernel_win_2_va_14_fu_504 <= src_kernel_win_2_va_13_fu_500;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_5591_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                src_kernel_win_0_va_15_fu_348 <= ap_sig_allocacmp_src_kernel_win_0_va_56;
                src_kernel_win_1_va_15_fu_428 <= ap_sig_allocacmp_src_kernel_win_1_va_56;
                src_kernel_win_2_va_15_fu_508 <= ap_sig_allocacmp_src_kernel_win_2_va_31;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_16_fu_352 <= src_kernel_win_0_va_24_reg_5792;
                src_kernel_win_0_va_17_fu_356 <= src_kernel_win_0_va_16_fu_352;
                src_kernel_win_0_va_18_fu_360 <= src_kernel_win_0_va_17_fu_356;
                src_kernel_win_0_va_19_fu_364 <= src_kernel_win_0_va_18_fu_360;
                src_kernel_win_1_va_16_fu_432 <= src_kernel_win_1_va_24_reg_5827;
                src_kernel_win_1_va_17_fu_436 <= src_kernel_win_1_va_16_fu_432;
                src_kernel_win_1_va_18_fu_440 <= src_kernel_win_1_va_17_fu_436;
                src_kernel_win_1_va_19_fu_444 <= src_kernel_win_1_va_18_fu_440;
                src_kernel_win_2_va_16_fu_512 <= src_kernel_win_2_va_39_reg_5862;
                src_kernel_win_2_va_17_fu_516 <= src_kernel_win_2_va_16_fu_512;
                src_kernel_win_2_va_18_fu_520 <= src_kernel_win_2_va_17_fu_516;
                src_kernel_win_2_va_19_fu_524 <= src_kernel_win_2_va_18_fu_520;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln457_reg_5609 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_16_reg_5709 <= tmp_16_fu_1874_p7;
                tmp_23_reg_5719 <= tmp_23_fu_1914_p7;
                tmp_24_reg_5730 <= tmp_24_fu_1929_p7;
                tmp_25_reg_5741 <= tmp_25_fu_1944_p7;
                tmp_26_reg_5752 <= tmp_26_fu_1959_p7;
                tmp_27_reg_5763 <= tmp_27_fu_1974_p7;
            end if;
        end if;
    end process;
    add_ln147_reg_5483(0) <= '0';
    sext_ln147_1_reg_5492(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_CS_fsm_state2, icmp_ln400_fu_1079_p2, icmp_ln443_fu_1167_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln400_fu_1079_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln443_fu_1167_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln118_1_fu_1577_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(trunc_ln506_1_fu_1218_p1));
    add_ln118_2_fu_1609_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(trunc_ln506_1_fu_1218_p1));
    add_ln118_3_fu_1673_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln506_1_fu_1218_p1));
    add_ln118_fu_1545_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(trunc_ln506_1_fu_1218_p1));
    add_ln147_1_fu_1151_p2 <= std_logic_vector(signed(ap_const_lv13_1FFE) + signed(sext_ln147_fu_1147_p1));
    add_ln147_fu_1134_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(shl_ln_fu_1120_p3));
    add_ln400_fu_1073_p2 <= std_logic_vector(unsigned(phi_ln400_reg_1032) + unsigned(ap_const_lv2_1));
    add_ln443_1_fu_1101_p2 <= std_logic_vector(unsigned(ap_const_lv11_3) + unsigned(sext_ln443_2_fu_1098_p1));
    add_ln443_fu_1088_p2 <= std_logic_vector(unsigned(ap_const_lv12_4) + unsigned(sext_ln443_fu_1085_p1));
    add_ln451_fu_1719_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_4_reg_1054));
    add_ln458_fu_1161_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(trunc_ln458_fu_1114_p1));
    add_ln506_1_fu_1284_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_1043));
    add_ln506_2_fu_1346_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_1043));
    add_ln506_3_fu_1408_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFC) + signed(t_V_reg_1043));
    add_ln506_4_fu_1470_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFB) + signed(t_V_reg_1043));
    add_ln506_fu_1222_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_1043));
    add_ln507_fu_1128_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(trunc_ln506_fu_1111_p1));
    add_ln703_10_fu_3340_p2 <= std_logic_vector(unsigned(zext_ln703_11_fu_3337_p1) + unsigned(grp_fu_4445_p3));
    add_ln703_15_fu_3644_p2 <= std_logic_vector(unsigned(zext_ln703_15_fu_3641_p1) + unsigned(grp_fu_4590_p3));
    add_ln703_16_fu_4025_p2 <= std_logic_vector(unsigned(zext_ln703_16_fu_4022_p1) + unsigned(add_ln703_12_reg_6008));
    add_ln703_22_fu_3655_p2 <= std_logic_vector(unsigned(zext_ln703_19_fu_3652_p1) + unsigned(grp_fu_4598_p3));
    add_ln703_28_fu_3209_p2 <= std_logic_vector(unsigned(zext_ln703_26_fu_3206_p1) + unsigned(add_ln703_26_reg_5883));
    add_ln703_34_fu_3408_p2 <= std_logic_vector(unsigned(zext_ln703_32_fu_3405_p1) + unsigned(grp_fu_4491_p3));
    add_ln703_39_fu_3711_p2 <= std_logic_vector(unsigned(zext_ln703_36_fu_3708_p1) + unsigned(grp_fu_4641_p3));
    add_ln703_40_fu_4106_p2 <= std_logic_vector(unsigned(zext_ln703_37_fu_4103_p1) + unsigned(add_ln703_36_reg_6023));
    add_ln703_46_fu_3722_p2 <= std_logic_vector(unsigned(zext_ln703_40_fu_3719_p1) + unsigned(grp_fu_4649_p3));
    add_ln703_4_fu_3167_p2 <= std_logic_vector(unsigned(zext_ln703_5_fu_3164_p1) + unsigned(add_ln703_2_reg_5873));
    add_ln703_52_fu_3251_p2 <= std_logic_vector(unsigned(zext_ln703_47_fu_3248_p1) + unsigned(add_ln703_50_reg_5893));
    add_ln703_58_fu_3476_p2 <= std_logic_vector(unsigned(zext_ln703_53_fu_3473_p1) + unsigned(grp_fu_4537_p3));
    add_ln703_63_fu_3778_p2 <= std_logic_vector(unsigned(zext_ln703_57_fu_3775_p1) + unsigned(grp_fu_4692_p3));
    add_ln703_64_fu_4187_p2 <= std_logic_vector(unsigned(zext_ln703_58_fu_4184_p1) + unsigned(add_ln703_60_reg_6038));
    add_ln703_70_fu_3789_p2 <= std_logic_vector(unsigned(zext_ln703_61_fu_3786_p1) + unsigned(grp_fu_4700_p3));
    and_ln118_1_fu_1247_p2 <= (xor_ln118_1_fu_1236_p2 and icmp_ln118_fu_1242_p2);
    and_ln118_2_fu_1309_p2 <= (xor_ln118_2_fu_1298_p2 and icmp_ln118_2_fu_1304_p2);
    and_ln118_3_fu_1371_p2 <= (xor_ln118_3_fu_1360_p2 and icmp_ln118_3_fu_1366_p2);
    and_ln118_4_fu_1433_p2 <= (xor_ln118_4_fu_1422_p2 and icmp_ln118_4_fu_1428_p2);
    and_ln118_5_fu_1495_p2 <= (xor_ln118_5_fu_1484_p2 and icmp_ln118_5_fu_1490_p2);
    and_ln118_fu_1744_p2 <= (xor_ln118_6_fu_1733_p2 and icmp_ln118_1_fu_1739_p2);
    and_ln512_fu_1812_p2 <= (icmp_ln899_reg_5520 and icmp_ln891_fu_1713_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_predicate_op338_read_state5, ap_predicate_op349_read_state5, ap_predicate_op363_read_state5, ap_predicate_op374_read_state5, ap_predicate_op398_read_state5, ap_predicate_op409_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op409_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op398_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op363_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op349_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op338_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_predicate_op338_read_state5, ap_predicate_op349_read_state5, ap_predicate_op363_read_state5, ap_predicate_op374_read_state5, ap_predicate_op398_read_state5, ap_predicate_op409_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op409_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op398_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op363_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op349_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op338_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_predicate_op338_read_state5, ap_predicate_op349_read_state5, ap_predicate_op363_read_state5, ap_predicate_op374_read_state5, ap_predicate_op398_read_state5, ap_predicate_op409_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op409_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op398_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op363_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op349_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op338_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state10_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter8_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, and_ln512_reg_5647_pp0_iter7_reg)
    begin
                ap_block_state12_pp0_stage0_iter8 <= (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op338_read_state5, ap_predicate_op349_read_state5, ap_predicate_op363_read_state5, ap_predicate_op374_read_state5, ap_predicate_op398_read_state5, ap_predicate_op409_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op409_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op398_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op363_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op349_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op338_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln443_fu_1167_p2, ap_CS_fsm_state3)
    begin
        if ((((icmp_ln443_fu_1167_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_329_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_329 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_331_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_331 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_333_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_333 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_335_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_335 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_337_assign_proc : process(ap_predicate_op337_load_state5)
    begin
                ap_enable_operation_337 <= (ap_predicate_op337_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_339_assign_proc : process(ap_predicate_op339_store_state5)
    begin
                ap_enable_operation_339 <= (ap_predicate_op339_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_341_assign_proc : process(ap_predicate_op341_store_state5)
    begin
                ap_enable_operation_341 <= (ap_predicate_op341_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_343_assign_proc : process(ap_predicate_op343_store_state5)
    begin
                ap_enable_operation_343 <= (ap_predicate_op343_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_345_assign_proc : process(ap_predicate_op345_store_state5)
    begin
                ap_enable_operation_345 <= (ap_predicate_op345_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_347_assign_proc : process(ap_predicate_op347_store_state5)
    begin
                ap_enable_operation_347 <= (ap_predicate_op347_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_350_assign_proc : process(ap_predicate_op350_store_state5)
    begin
                ap_enable_operation_350 <= (ap_predicate_op350_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_353_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_353 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_355_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_355 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_357_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_357 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_359_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_359 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_361_assign_proc : process(ap_predicate_op361_load_state5)
    begin
                ap_enable_operation_361 <= (ap_predicate_op361_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_364_assign_proc : process(ap_predicate_op364_store_state5)
    begin
                ap_enable_operation_364 <= (ap_predicate_op364_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_366_assign_proc : process(ap_predicate_op366_store_state5)
    begin
                ap_enable_operation_366 <= (ap_predicate_op366_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_368_assign_proc : process(ap_predicate_op368_store_state5)
    begin
                ap_enable_operation_368 <= (ap_predicate_op368_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_370_assign_proc : process(ap_predicate_op370_store_state5)
    begin
                ap_enable_operation_370 <= (ap_predicate_op370_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_372_assign_proc : process(ap_predicate_op372_store_state5)
    begin
                ap_enable_operation_372 <= (ap_predicate_op372_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_375_assign_proc : process(ap_predicate_op375_store_state5)
    begin
                ap_enable_operation_375 <= (ap_predicate_op375_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_384_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_384 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_387_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_387 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_390_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_390 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_393_assign_proc : process(icmp_ln444_reg_5591)
    begin
                ap_enable_operation_393 <= (icmp_ln444_reg_5591 = ap_const_lv1_0);
    end process;


    ap_enable_operation_396_assign_proc : process(ap_predicate_op396_load_state5)
    begin
                ap_enable_operation_396 <= (ap_predicate_op396_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_399_assign_proc : process(ap_predicate_op399_store_state5)
    begin
                ap_enable_operation_399 <= (ap_predicate_op399_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_401_assign_proc : process(ap_predicate_op401_store_state5)
    begin
                ap_enable_operation_401 <= (ap_predicate_op401_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_403_assign_proc : process(ap_predicate_op403_store_state5)
    begin
                ap_enable_operation_403 <= (ap_predicate_op403_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_405_assign_proc : process(ap_predicate_op405_store_state5)
    begin
                ap_enable_operation_405 <= (ap_predicate_op405_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_407_assign_proc : process(ap_predicate_op407_store_state5)
    begin
                ap_enable_operation_407 <= (ap_predicate_op407_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_410_assign_proc : process(ap_predicate_op410_store_state5)
    begin
                ap_enable_operation_410 <= (ap_predicate_op410_store_state5 = ap_const_boolean_1);
    end process;

        ap_enable_operation_439 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_442 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_445 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_448 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_451_assign_proc : process(or_ln457_reg_5609_pp0_iter1_reg)
    begin
                ap_enable_operation_451 <= (or_ln457_reg_5609_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_464_assign_proc : process(ap_predicate_op464_store_state6)
    begin
                ap_enable_operation_464 <= (ap_predicate_op464_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_465_assign_proc : process(ap_predicate_op465_store_state6)
    begin
                ap_enable_operation_465 <= (ap_predicate_op465_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_466_assign_proc : process(ap_predicate_op466_store_state6)
    begin
                ap_enable_operation_466 <= (ap_predicate_op466_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_467_assign_proc : process(ap_predicate_op467_store_state6)
    begin
                ap_enable_operation_467 <= (ap_predicate_op467_store_state6 = ap_const_boolean_1);
    end process;

        ap_enable_operation_514 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_517 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_520 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_523 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_526_assign_proc : process(or_ln457_reg_5609_pp0_iter1_reg)
    begin
                ap_enable_operation_526 <= (or_ln457_reg_5609_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_536_assign_proc : process(ap_predicate_op536_store_state6)
    begin
                ap_enable_operation_536 <= (ap_predicate_op536_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_537_assign_proc : process(ap_predicate_op537_store_state6)
    begin
                ap_enable_operation_537 <= (ap_predicate_op537_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_538_assign_proc : process(ap_predicate_op538_store_state6)
    begin
                ap_enable_operation_538 <= (ap_predicate_op538_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_539_assign_proc : process(ap_predicate_op539_store_state6)
    begin
                ap_enable_operation_539 <= (ap_predicate_op539_store_state6 = ap_const_boolean_1);
    end process;

        ap_enable_operation_572 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_574 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_576 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_578 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_580_assign_proc : process(or_ln457_reg_5609_pp0_iter1_reg)
    begin
                ap_enable_operation_580 <= (or_ln457_reg_5609_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_582_assign_proc : process(ap_predicate_op582_store_state6)
    begin
                ap_enable_operation_582 <= (ap_predicate_op582_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_583_assign_proc : process(ap_predicate_op583_store_state6)
    begin
                ap_enable_operation_583 <= (ap_predicate_op583_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_584_assign_proc : process(ap_predicate_op584_store_state6)
    begin
                ap_enable_operation_584 <= (ap_predicate_op584_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_585_assign_proc : process(ap_predicate_op585_store_state6)
    begin
                ap_enable_operation_585 <= (ap_predicate_op585_store_state6 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state6_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state6_pp0_iter2_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op337_load_state5_assign_proc : process(icmp_ln444_reg_5591, or_ln457_reg_5609)
    begin
                ap_predicate_op337_load_state5 <= ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op338_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520)
    begin
                ap_predicate_op338_read_state5 <= ((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op339_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op339_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op341_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op341_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op343_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533)
    begin
                ap_predicate_op343_store_state5 <= ((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op345_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op345_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op347_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op347_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op349_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op349_read_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op350_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op350_store_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op361_load_state5_assign_proc : process(icmp_ln444_reg_5591, or_ln457_reg_5609)
    begin
                ap_predicate_op361_load_state5 <= ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op363_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520)
    begin
                ap_predicate_op363_read_state5 <= ((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op364_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op364_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op366_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op366_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op368_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533)
    begin
                ap_predicate_op368_store_state5 <= ((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op370_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op370_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op372_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op372_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op374_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op374_read_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op375_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op375_store_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op396_load_state5_assign_proc : process(icmp_ln444_reg_5591, or_ln457_reg_5609)
    begin
                ap_predicate_op396_load_state5 <= ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op398_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520)
    begin
                ap_predicate_op398_read_state5 <= ((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op399_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op399_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op401_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op401_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op403_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533)
    begin
                ap_predicate_op403_store_state5 <= ((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op405_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529)
    begin
                ap_predicate_op405_store_state5 <= ((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op407_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525)
    begin
                ap_predicate_op407_store_state5 <= ((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op409_read_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op409_read_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op410_store_state5_assign_proc : process(icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
                ap_predicate_op410_store_state5 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0));
    end process;


    ap_predicate_op464_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op464_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op465_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op465_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op466_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op466_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op467_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op467_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op536_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op536_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op537_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op537_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op538_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op538_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op539_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op539_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op582_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op582_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op583_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op583_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op584_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op584_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_predicate_op585_store_state6_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg)
    begin
                ap_predicate_op585_store_state6 <= ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg));
    end process;


    ap_ready_assign_proc : process(icmp_ln443_fu_1167_p2, ap_CS_fsm_state3)
    begin
        if (((icmp_ln443_fu_1167_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_1_16_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_1_14_fu_704, col_buf_1_val_4_0_fu_2553_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_1_16 <= col_buf_1_val_4_0_fu_2553_p3;
        else 
            ap_sig_allocacmp_right_border_buf_1_16 <= right_border_buf_1_14_fu_704;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_16_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_2_2_fu_560, col_buf_2_val_4_0_fu_2802_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_2_16 <= col_buf_2_val_4_0_fu_2802_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_16 <= right_border_buf_2_2_fu_560;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_18_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_2_5_fu_584, col_buf_2_val_3_0_fu_2796_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_2_18 <= col_buf_2_val_3_0_fu_2796_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_18 <= right_border_buf_2_5_fu_584;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_20_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_2_8_fu_620, col_buf_2_val_2_0_fu_2790_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_2_20 <= col_buf_2_val_2_0_fu_2790_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_20 <= right_border_buf_2_8_fu_620;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_22_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_2_11_fu_644, col_buf_2_val_1_0_fu_2784_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_2_22 <= col_buf_2_val_1_0_fu_2784_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_22 <= right_border_buf_2_11_fu_644;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_24_assign_proc : process(ap_block_pp0_stage0, icmp_ln899_reg_5520, icmp_ln887_reg_5511, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2, right_border_buf_2_14_fu_680, col_buf_2_val_0_0_fu_2778_p3)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_right_border_buf_2_24 <= col_buf_2_val_0_0_fu_2778_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_24 <= right_border_buf_2_14_fu_680;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_27_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_1_fu_292, src_kernel_win_0_va_2_fu_296)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_27 <= src_kernel_win_0_va_1_fu_292;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_27 <= src_kernel_win_0_va_2_fu_296;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_30_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_4_fu_304, src_kernel_win_0_va_5_fu_308)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_30 <= src_kernel_win_0_va_4_fu_304;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_30 <= src_kernel_win_0_va_5_fu_308;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_31_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_5_fu_308, src_kernel_win_0_va_6_fu_312)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_31 <= src_kernel_win_0_va_5_fu_308;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_31 <= src_kernel_win_0_va_6_fu_312;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_32_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_6_fu_312, src_kernel_win_0_va_7_fu_316)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_32 <= src_kernel_win_0_va_6_fu_312;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_32 <= src_kernel_win_0_va_7_fu_316;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_35_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_9_fu_324, src_kernel_win_0_va_10_fu_328)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_35 <= src_kernel_win_0_va_9_fu_324;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_35 <= src_kernel_win_0_va_10_fu_328;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_36_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_sig_allocacmp_src_kernel_win_0_va_53, src_kernel_win_0_va_11_fu_332)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_36 <= ap_sig_allocacmp_src_kernel_win_0_va_53;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_36 <= src_kernel_win_0_va_11_fu_332;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_38_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_12_fu_336, src_kernel_win_0_va_13_fu_340)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_38 <= src_kernel_win_0_va_12_fu_336;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_38 <= src_kernel_win_0_va_13_fu_340;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_39_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_13_fu_340, src_kernel_win_0_va_14_fu_344)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_39 <= src_kernel_win_0_va_13_fu_340;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_39 <= src_kernel_win_0_va_14_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_40_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_sig_allocacmp_src_kernel_win_0_va_56, src_kernel_win_0_va_15_fu_348)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_40 <= ap_sig_allocacmp_src_kernel_win_0_va_56;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_40 <= src_kernel_win_0_va_15_fu_348;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_43_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_17_fu_356, src_kernel_win_0_va_18_fu_360)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_43 <= src_kernel_win_0_va_17_fu_356;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_43 <= src_kernel_win_0_va_18_fu_360;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_44_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_0_va_18_fu_360, src_kernel_win_0_va_19_fu_364)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_44 <= src_kernel_win_0_va_18_fu_360;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_44 <= src_kernel_win_0_va_19_fu_364;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_53_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_0_va_9_fu_324, src_kernel_win_0_va_10_fu_328)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_53 <= src_kernel_win_0_va_9_fu_324;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_53 <= src_kernel_win_0_va_10_fu_328;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_0_va_56_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_0_va_13_fu_340, src_kernel_win_0_va_14_fu_344)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_0_va_56 <= src_kernel_win_0_va_13_fu_340;
        else 
            ap_sig_allocacmp_src_kernel_win_0_va_56 <= src_kernel_win_0_va_14_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_27_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_1_fu_372, src_kernel_win_1_va_2_fu_376)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_27 <= src_kernel_win_1_va_1_fu_372;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_27 <= src_kernel_win_1_va_2_fu_376;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_30_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_4_fu_384, src_kernel_win_1_va_5_fu_388)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_30 <= src_kernel_win_1_va_4_fu_384;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_30 <= src_kernel_win_1_va_5_fu_388;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_31_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_5_fu_388, src_kernel_win_1_va_6_fu_392)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_31 <= src_kernel_win_1_va_5_fu_388;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_31 <= src_kernel_win_1_va_6_fu_392;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_32_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_6_fu_392, src_kernel_win_1_va_7_fu_396)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_32 <= src_kernel_win_1_va_6_fu_392;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_32 <= src_kernel_win_1_va_7_fu_396;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_35_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_9_fu_404, src_kernel_win_1_va_10_fu_408)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_35 <= src_kernel_win_1_va_9_fu_404;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_35 <= src_kernel_win_1_va_10_fu_408;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_36_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_sig_allocacmp_src_kernel_win_1_va_53, src_kernel_win_1_va_11_fu_412)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_36 <= ap_sig_allocacmp_src_kernel_win_1_va_53;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_36 <= src_kernel_win_1_va_11_fu_412;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_38_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_1_va_12_fu_416, src_kernel_win_1_va_13_fu_420)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_38 <= src_kernel_win_1_va_12_fu_416;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_38 <= src_kernel_win_1_va_13_fu_420;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_39_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_1_va_13_fu_420, src_kernel_win_1_va_14_fu_424)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_39 <= src_kernel_win_1_va_13_fu_420;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_39 <= src_kernel_win_1_va_14_fu_424;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_40_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_sig_allocacmp_src_kernel_win_1_va_56, src_kernel_win_1_va_15_fu_428)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_40 <= ap_sig_allocacmp_src_kernel_win_1_va_56;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_40 <= src_kernel_win_1_va_15_fu_428;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_43_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_1_va_17_fu_436, src_kernel_win_1_va_18_fu_440)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_43 <= src_kernel_win_1_va_17_fu_436;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_43 <= src_kernel_win_1_va_18_fu_440;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_44_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_1_va_18_fu_440, src_kernel_win_1_va_19_fu_444)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_44 <= src_kernel_win_1_va_18_fu_440;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_44 <= src_kernel_win_1_va_19_fu_444;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_53_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_1_va_9_fu_404, src_kernel_win_1_va_10_fu_408)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_53 <= src_kernel_win_1_va_9_fu_404;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_53 <= src_kernel_win_1_va_10_fu_408;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_1_va_56_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_1_va_13_fu_420, src_kernel_win_1_va_14_fu_424)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_1_va_56 <= src_kernel_win_1_va_13_fu_420;
        else 
            ap_sig_allocacmp_src_kernel_win_1_va_56 <= src_kernel_win_1_va_14_fu_424;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_28_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_9_fu_484, src_kernel_win_2_va_10_fu_488)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_28 <= src_kernel_win_2_va_9_fu_484;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_28 <= src_kernel_win_2_va_10_fu_488;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_31_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_2_va_13_fu_500, src_kernel_win_2_va_14_fu_504)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_31 <= src_kernel_win_2_va_13_fu_500;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_31 <= src_kernel_win_2_va_14_fu_504;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_42_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_1_fu_452, src_kernel_win_2_va_2_fu_456)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_42 <= src_kernel_win_2_va_1_fu_452;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_42 <= src_kernel_win_2_va_2_fu_456;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_45_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_4_fu_464, src_kernel_win_2_va_5_fu_468)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_45 <= src_kernel_win_2_va_4_fu_464;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_45 <= src_kernel_win_2_va_5_fu_468;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_46_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_5_fu_468, src_kernel_win_2_va_6_fu_472)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_46 <= src_kernel_win_2_va_5_fu_468;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_46 <= src_kernel_win_2_va_6_fu_472;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_47_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_6_fu_472, src_kernel_win_2_va_7_fu_476)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_47 <= src_kernel_win_2_va_6_fu_472;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_47 <= src_kernel_win_2_va_7_fu_476;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_50_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter5_reg, ap_enable_reg_pp0_iter6, src_kernel_win_2_va_9_fu_484, src_kernel_win_2_va_10_fu_488)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_50 <= src_kernel_win_2_va_9_fu_484;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_50 <= src_kernel_win_2_va_10_fu_488;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_51_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_sig_allocacmp_src_kernel_win_2_va_28, src_kernel_win_2_va_11_fu_492)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_51 <= ap_sig_allocacmp_src_kernel_win_2_va_28;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_51 <= src_kernel_win_2_va_11_fu_492;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_53_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_2_va_12_fu_496, src_kernel_win_2_va_13_fu_500)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_53 <= src_kernel_win_2_va_12_fu_496;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_53 <= src_kernel_win_2_va_13_fu_500;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_54_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter4_reg, ap_enable_reg_pp0_iter5, src_kernel_win_2_va_13_fu_500, src_kernel_win_2_va_14_fu_504)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_54 <= src_kernel_win_2_va_13_fu_500;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_54 <= src_kernel_win_2_va_14_fu_504;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_55_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_sig_allocacmp_src_kernel_win_2_va_31, src_kernel_win_2_va_15_fu_508)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_55 <= ap_sig_allocacmp_src_kernel_win_2_va_31;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_55 <= src_kernel_win_2_va_15_fu_508;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_58_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_2_va_17_fu_516, src_kernel_win_2_va_18_fu_520)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_58 <= src_kernel_win_2_va_17_fu_516;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_58 <= src_kernel_win_2_va_18_fu_520;
        end if; 
    end process;


    ap_sig_allocacmp_src_kernel_win_2_va_59_assign_proc : process(ap_block_pp0_stage0, icmp_ln444_reg_5591_pp0_iter2_reg, ap_enable_reg_pp0_iter3, src_kernel_win_2_va_18_fu_520, src_kernel_win_2_va_19_fu_524)
    begin
        if (((icmp_ln444_reg_5591_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_src_kernel_win_2_va_59 <= src_kernel_win_2_va_18_fu_520;
        else 
            ap_sig_allocacmp_src_kernel_win_2_va_59 <= src_kernel_win_2_va_19_fu_524;
        end if; 
    end process;

    col_buf_0_val_0_0_fu_2099_p3 <= 
        k_buf_0_val_5_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_1_fu_2084_p7;
    col_buf_0_val_1_0_fu_2121_p3 <= 
        k_buf_0_val_6_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_2_fu_2106_p7;
    col_buf_0_val_2_0_fu_2143_p3 <= 
        k_buf_0_val_7_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_3_fu_2128_p7;
    col_buf_0_val_3_0_fu_2165_p3 <= 
        k_buf_0_val_8_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_4_fu_2150_p7;
    col_buf_0_val_4_0_fu_2187_p3 <= 
        k_buf_0_val_9_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_5_fu_2172_p7;
    col_buf_1_val_0_0_fu_2480_p3 <= 
        k_buf_1_val_5_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_12_fu_2465_p7;
    col_buf_1_val_1_0_fu_2502_p3 <= 
        k_buf_1_val_6_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_13_fu_2487_p7;
    col_buf_1_val_2_0_fu_2524_p3 <= 
        k_buf_1_val_7_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_14_fu_2509_p7;
    col_buf_1_val_3_0_fu_2546_p3 <= 
        k_buf_1_val_8_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_15_fu_2531_p7;
    col_buf_1_val_4_0_fu_2553_p3 <= 
        k_buf_1_val_9_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_16_reg_5709;
    col_buf_2_val_0_0_fu_2778_p3 <= 
        k_buf_2_val_5_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_23_reg_5719;
    col_buf_2_val_1_0_fu_2784_p3 <= 
        k_buf_2_val_6_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_24_reg_5730;
    col_buf_2_val_2_0_fu_2790_p3 <= 
        k_buf_2_val_7_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_25_reg_5741;
    col_buf_2_val_3_0_fu_2796_p3 <= 
        k_buf_2_val_8_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_26_reg_5752;
    col_buf_2_val_4_0_fu_2802_p3 <= 
        k_buf_2_val_9_q0 when (or_ln457_reg_5609_pp0_iter1_reg(0) = '1') else 
        tmp_27_reg_5763;
    deleted_zeros_1_fu_4170_p2 <= (xor_ln777_1_fu_4156_p2 or tmp_56_fu_4162_p3);
    deleted_zeros_2_fu_4251_p2 <= (xor_ln777_2_fu_4237_p2 or tmp_62_fu_4243_p3);
    deleted_zeros_fu_4089_p2 <= (xor_ln777_fu_4075_p2 or tmp_50_fu_4081_p3);
    grp_fu_4265_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4265_p1 <= grp_fu_4265_p10(8 - 1 downto 0);
    grp_fu_4265_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_44),16));
    grp_fu_4265_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_fu_2423_p1), 17));
    grp_fu_4273_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4273_p1 <= grp_fu_4273_p10(8 - 1 downto 0);
    grp_fu_4273_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_44),16));
    grp_fu_4273_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_1_fu_2772_p1), 17));
    grp_fu_4281_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4281_p1 <= grp_fu_4281_p10(8 - 1 downto 0);
    grp_fu_4281_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_59),16));
    grp_fu_4281_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_2_fu_2957_p1), 17));
    grp_fu_4289_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4289_p1 <= grp_fu_4289_p10(8 - 1 downto 0);
    grp_fu_4289_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_17_fu_356),18));
    grp_fu_4289_p2 <= grp_fu_4289_p20(17 - 1 downto 0);
    grp_fu_4289_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_reg_5798),18));
    grp_fu_4298_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4298_p1 <= grp_fu_4298_p10(8 - 1 downto 0);
    grp_fu_4298_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_16_fu_352),18));
    grp_fu_4298_p2 <= grp_fu_4298_p20(18 - 1 downto 0);
    grp_fu_4298_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4289_p3),19));
    grp_fu_4306_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4306_p1 <= grp_fu_4306_p10(8 - 1 downto 0);
    grp_fu_4306_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_reg_5792),16));
    grp_fu_4306_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_3_fu_2993_p1), 17));
    grp_fu_4314_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4314_p1 <= grp_fu_4314_p10(8 - 1 downto 0);
    grp_fu_4314_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_17_fu_436),18));
    grp_fu_4314_p2 <= grp_fu_4314_p20(17 - 1 downto 0);
    grp_fu_4314_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_24_reg_5833),18));
    grp_fu_4323_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4323_p1 <= grp_fu_4323_p10(8 - 1 downto 0);
    grp_fu_4323_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_16_fu_432),18));
    grp_fu_4323_p2 <= grp_fu_4323_p20(18 - 1 downto 0);
    grp_fu_4323_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4314_p3),19));
    grp_fu_4331_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4331_p1 <= grp_fu_4331_p10(8 - 1 downto 0);
    grp_fu_4331_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_24_reg_5827),16));
    grp_fu_4331_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_6_fu_3029_p1), 17));
    grp_fu_4339_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4339_p1 <= grp_fu_4339_p10(8 - 1 downto 0);
    grp_fu_4339_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_17_fu_516),18));
    grp_fu_4339_p2 <= grp_fu_4339_p20(17 - 1 downto 0);
    grp_fu_4339_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_48_reg_5868),18));
    grp_fu_4348_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4348_p1 <= grp_fu_4348_p10(8 - 1 downto 0);
    grp_fu_4348_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_16_fu_512),18));
    grp_fu_4348_p2 <= grp_fu_4348_p20(18 - 1 downto 0);
    grp_fu_4348_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4339_p3),19));
    grp_fu_4356_p0 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4356_p1 <= grp_fu_4356_p10(8 - 1 downto 0);
    grp_fu_4356_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_39_reg_5862),16));
    grp_fu_4356_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_11B) * unsigned(mul_ln703_9_fu_3065_p1), 17));
    grp_fu_4364_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4364_p1 <= grp_fu_4364_p10(8 - 1 downto 0);
    grp_fu_4364_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_39),19));
    grp_fu_4364_p2 <= grp_fu_4364_p20(19 - 1 downto 0);
    grp_fu_4364_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_4_fu_3167_p2),20));
    grp_fu_4372_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4372_p1 <= grp_fu_4372_p10(8 - 1 downto 0);
    grp_fu_4372_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_38),20));
    grp_fu_4380_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4380_p1 <= grp_fu_4380_p10(8 - 1 downto 0);
    grp_fu_4380_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_36),18));
    grp_fu_4380_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_7_fu_3187_p1), 18));
    grp_fu_4388_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4388_p1 <= grp_fu_4388_p10(8 - 1 downto 0);
    grp_fu_4388_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_39),19));
    grp_fu_4388_p2 <= grp_fu_4388_p20(19 - 1 downto 0);
    grp_fu_4388_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_28_fu_3209_p2),20));
    grp_fu_4396_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4396_p1 <= grp_fu_4396_p10(8 - 1 downto 0);
    grp_fu_4396_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_38),20));
    grp_fu_4404_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4404_p1 <= grp_fu_4404_p10(8 - 1 downto 0);
    grp_fu_4404_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_36),18));
    grp_fu_4404_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_26_fu_3229_p1), 18));
    grp_fu_4412_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4412_p1 <= grp_fu_4412_p10(8 - 1 downto 0);
    grp_fu_4412_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_54),19));
    grp_fu_4412_p2 <= grp_fu_4412_p20(19 - 1 downto 0);
    grp_fu_4412_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_52_fu_3251_p2),20));
    grp_fu_4420_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4420_p1 <= grp_fu_4420_p10(8 - 1 downto 0);
    grp_fu_4420_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_53),20));
    grp_fu_4428_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4428_p1 <= grp_fu_4428_p10(8 - 1 downto 0);
    grp_fu_4428_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_51),18));
    grp_fu_4428_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_45_fu_3271_p1), 18));
    grp_fu_4436_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4436_p1 <= grp_fu_4436_p10(8 - 1 downto 0);
    grp_fu_4436_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_12_fu_336),19));
    grp_fu_4436_p2 <= grp_fu_4436_p20(18 - 1 downto 0);
    grp_fu_4436_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_8_reg_5908),19));
    grp_fu_4445_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4445_p1 <= grp_fu_4445_p10(8 - 1 downto 0);
    grp_fu_4445_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_35),20));
    grp_fu_4445_p2 <= grp_fu_4445_p20(20 - 1 downto 0);
    grp_fu_4445_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_6_reg_5903),21));
    grp_fu_4454_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4454_p1 <= grp_fu_4454_p10(8 - 1 downto 0);
    grp_fu_4454_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_reg_5780_pp0_iter4_reg),18));
    grp_fu_4454_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_16_fu_3367_p1), 18));
    grp_fu_4474_p0 <= grp_fu_4474_p00(8 - 1 downto 0);
    grp_fu_4474_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_21_reg_5774_pp0_iter4_reg),9));
    grp_fu_4474_p1 <= grp_fu_4474_p10(8 - 1 downto 0);
    grp_fu_4474_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_32),9));
    grp_fu_4474_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4482_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4482_p1 <= grp_fu_4482_p10(8 - 1 downto 0);
    grp_fu_4482_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_12_fu_416),19));
    grp_fu_4482_p2 <= grp_fu_4482_p20(18 - 1 downto 0);
    grp_fu_4482_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_32_reg_5918),19));
    grp_fu_4491_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4491_p1 <= grp_fu_4491_p10(8 - 1 downto 0);
    grp_fu_4491_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_35),20));
    grp_fu_4491_p2 <= grp_fu_4491_p20(20 - 1 downto 0);
    grp_fu_4491_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_30_reg_5913),21));
    grp_fu_4500_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4500_p1 <= grp_fu_4500_p10(8 - 1 downto 0);
    grp_fu_4500_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_22_reg_5815_pp0_iter4_reg),18));
    grp_fu_4500_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_35_fu_3435_p1), 18));
    grp_fu_4520_p0 <= grp_fu_4520_p00(8 - 1 downto 0);
    grp_fu_4520_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_21_reg_5809_pp0_iter4_reg),9));
    grp_fu_4520_p1 <= grp_fu_4520_p10(8 - 1 downto 0);
    grp_fu_4520_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_32),9));
    grp_fu_4520_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4528_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4528_p1 <= grp_fu_4528_p10(8 - 1 downto 0);
    grp_fu_4528_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_12_fu_496),19));
    grp_fu_4528_p2 <= grp_fu_4528_p20(18 - 1 downto 0);
    grp_fu_4528_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_56_reg_5928),19));
    grp_fu_4537_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4537_p1 <= grp_fu_4537_p10(8 - 1 downto 0);
    grp_fu_4537_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_50),20));
    grp_fu_4537_p2 <= grp_fu_4537_p20(20 - 1 downto 0);
    grp_fu_4537_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_54_reg_5923),21));
    grp_fu_4546_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4546_p1 <= grp_fu_4546_p10(8 - 1 downto 0);
    grp_fu_4546_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_37_reg_5850_pp0_iter4_reg),18));
    grp_fu_4546_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_11B) * unsigned(mul_ln1118_54_fu_3503_p1), 18));
    grp_fu_4566_p0 <= grp_fu_4566_p00(8 - 1 downto 0);
    grp_fu_4566_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_36_reg_5844_pp0_iter4_reg),9));
    grp_fu_4566_p1 <= grp_fu_4566_p10(8 - 1 downto 0);
    grp_fu_4566_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_47),9));
    grp_fu_4566_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4574_p0 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4574_p1 <= grp_fu_4574_p10(8 - 1 downto 0);
    grp_fu_4574_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_9_fu_324),21));
    grp_fu_4581_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4581_p1 <= grp_fu_4581_p10(8 - 1 downto 0);
    grp_fu_4581_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_320),20));
    grp_fu_4581_p2 <= grp_fu_4581_p20(21 - 1 downto 0);
    grp_fu_4581_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_10_reg_5933),22));
    grp_fu_4590_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4590_p1 <= grp_fu_4590_p10(8 - 1 downto 0);
    grp_fu_4590_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_304),19));
    grp_fu_4598_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4598_p1 <= grp_fu_4598_p10(8 - 1 downto 0);
    grp_fu_4598_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_292),18));
    grp_fu_4598_p2 <= grp_fu_4598_p20(18 - 1 downto 0);
    grp_fu_4598_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_17_reg_5948),19));
    grp_fu_4607_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4607_p1 <= grp_fu_4607_p10(8 - 1 downto 0);
    grp_fu_4607_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_288),18));
    grp_fu_4615_p0 <= grp_fu_4615_p00(8 - 1 downto 0);
    grp_fu_4615_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_300),9));
    grp_fu_4615_p1 <= grp_fu_4615_p10(8 - 1 downto 0);
    grp_fu_4615_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_reg_5768_pp0_iter5_reg),9));
    grp_fu_4615_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4625_p0 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4625_p1 <= grp_fu_4625_p10(8 - 1 downto 0);
    grp_fu_4625_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_9_fu_404),21));
    grp_fu_4632_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4632_p1 <= grp_fu_4632_p10(8 - 1 downto 0);
    grp_fu_4632_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_fu_400),20));
    grp_fu_4632_p2 <= grp_fu_4632_p20(21 - 1 downto 0);
    grp_fu_4632_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_34_reg_5958),22));
    grp_fu_4641_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4641_p1 <= grp_fu_4641_p10(8 - 1 downto 0);
    grp_fu_4641_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_4_fu_384),19));
    grp_fu_4649_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4649_p1 <= grp_fu_4649_p10(8 - 1 downto 0);
    grp_fu_4649_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_372),18));
    grp_fu_4649_p2 <= grp_fu_4649_p20(18 - 1 downto 0);
    grp_fu_4649_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_41_reg_5973),19));
    grp_fu_4658_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4658_p1 <= grp_fu_4658_p10(8 - 1 downto 0);
    grp_fu_4658_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_fu_368),18));
    grp_fu_4666_p0 <= grp_fu_4666_p00(8 - 1 downto 0);
    grp_fu_4666_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_3_fu_380),9));
    grp_fu_4666_p1 <= grp_fu_4666_p10(8 - 1 downto 0);
    grp_fu_4666_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_20_reg_5803_pp0_iter5_reg),9));
    grp_fu_4666_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4676_p0 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4676_p1 <= grp_fu_4676_p10(8 - 1 downto 0);
    grp_fu_4676_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_fu_484),21));
    grp_fu_4683_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4683_p1 <= grp_fu_4683_p10(8 - 1 downto 0);
    grp_fu_4683_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_8_fu_480),20));
    grp_fu_4683_p2 <= grp_fu_4683_p20(21 - 1 downto 0);
    grp_fu_4683_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_58_reg_5983),22));
    grp_fu_4692_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4692_p1 <= grp_fu_4692_p10(8 - 1 downto 0);
    grp_fu_4692_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_4_fu_464),19));
    grp_fu_4700_p0 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4700_p1 <= grp_fu_4700_p10(8 - 1 downto 0);
    grp_fu_4700_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_452),18));
    grp_fu_4700_p2 <= grp_fu_4700_p20(18 - 1 downto 0);
    grp_fu_4700_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_65_reg_5998),19));
    grp_fu_4709_p0 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4709_p1 <= grp_fu_4709_p10(8 - 1 downto 0);
    grp_fu_4709_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_fu_448),18));
    grp_fu_4717_p0 <= grp_fu_4717_p00(8 - 1 downto 0);
    grp_fu_4717_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_3_fu_460),9));
    grp_fu_4717_p1 <= grp_fu_4717_p10(8 - 1 downto 0);
    grp_fu_4717_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_35_reg_5838_pp0_iter5_reg),9));
    grp_fu_4717_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    i_V_fu_1172_p2 <= std_logic_vector(unsigned(t_V_reg_1043) + unsigned(ap_const_lv32_1));
    icmp_ln118_1_fu_1739_p2 <= "1" when (signed(add_ln451_fu_1719_p2) < signed(p_src_cols_V_read_cas_reg_4741)) else "0";
    icmp_ln118_2_fu_1304_p2 <= "1" when (signed(add_ln506_1_fu_1284_p2) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln118_3_fu_1366_p2 <= "1" when (signed(add_ln506_2_fu_1346_p2) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln118_4_fu_1428_p2 <= "1" when (signed(add_ln506_3_fu_1408_p2) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln118_5_fu_1490_p2 <= "1" when (signed(add_ln506_4_fu_1470_p2) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln118_fu_1242_p2 <= "1" when (signed(add_ln506_fu_1222_p2) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_1_fu_1275_p2 <= "1" when (signed(select_ln139_1_fu_1267_p3) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_2_fu_1337_p2 <= "1" when (signed(select_ln139_2_fu_1329_p3) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_3_fu_1399_p2 <= "1" when (signed(select_ln139_3_fu_1391_p3) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_4_fu_1461_p2 <= "1" when (signed(select_ln139_4_fu_1453_p3) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_5_fu_1523_p2 <= "1" when (signed(select_ln139_5_fu_1515_p3) < signed(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln144_fu_1772_p2 <= "1" when (signed(select_ln139_fu_1764_p3) < signed(p_src_cols_V_read_cas_reg_4741)) else "0";
    icmp_ln400_fu_1079_p2 <= "1" when (phi_ln400_reg_1032 = ap_const_lv2_2) else "0";
    icmp_ln443_fu_1167_p2 <= "1" when (t_V_reg_1043 = sext_ln443_3_reg_5469) else "0";
    icmp_ln444_fu_1692_p2 <= "1" when (t_V_4_reg_1054 = sext_ln443_1_reg_5464) else "0";
    icmp_ln879_1_fu_1201_p2 <= "1" when (t_V_reg_1043 = ap_const_lv32_1) else "0";
    icmp_ln879_2_fu_1207_p2 <= "1" when (t_V_reg_1043 = ap_const_lv32_0) else "0";
    icmp_ln879_fu_1195_p2 <= "1" when (t_V_reg_1043 = ap_const_lv32_2) else "0";
    icmp_ln887_fu_1178_p2 <= "1" when (unsigned(t_V_reg_1043) < unsigned(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln891_fu_1713_p2 <= "0" when (tmp_43_fu_1703_p4 = ap_const_lv30_0) else "1";
    icmp_ln899_1_fu_1213_p2 <= "1" when (unsigned(t_V_reg_1043) > unsigned(p_src_rows_V_read_cas_reg_4747)) else "0";
    icmp_ln899_fu_1189_p2 <= "1" when (unsigned(t_V_reg_1043) > unsigned(ap_const_lv32_2)) else "0";
    j_V_fu_1697_p2 <= std_logic_vector(unsigned(t_V_4_reg_1054) + unsigned(ap_const_lv32_1));
    k_buf_0_val_5_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_0_val_5_address1 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_0_val_6_address1 <= k_buf_0_val_6_addr_reg_5656;

    k_buf_0_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_6_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_0_val_7_address1 <= k_buf_0_val_7_addr_reg_5662;

    k_buf_0_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_7_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_0_val_8_address1 <= k_buf_0_val_8_addr_reg_5668;

    k_buf_0_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_8_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_0_val_9_address1 <= k_buf_0_val_9_addr_reg_5674;

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001, or_ln457_reg_5609)
    begin
        if ((((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_9_we0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_1_val_5_address1 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_6_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_1_val_6_address1 <= k_buf_1_val_6_addr_reg_5685;

    k_buf_1_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_6_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_6_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_6_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_7_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_1_val_7_address1 <= k_buf_1_val_7_addr_reg_5691;

    k_buf_1_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_7_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_7_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_7_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_8_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_1_val_8_address1 <= k_buf_1_val_8_addr_reg_5697;

    k_buf_1_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_8_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_8_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_8_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_9_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_1_val_9_address1 <= k_buf_1_val_9_addr_reg_5703;

    k_buf_1_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001, or_ln457_reg_5609)
    begin
        if ((((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_9_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_9_we0 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_9_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_1_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_2_val_5_address1 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_6_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_2_val_6_address1 <= k_buf_2_val_6_addr_reg_5724;

    k_buf_2_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_6_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_6_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_6_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_7_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_2_val_7_address1 <= k_buf_2_val_7_addr_reg_5735;

    k_buf_2_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_7_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_2_reg_5533, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_2_reg_5533 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_7_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_7_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_8_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_2_val_8_address1 <= k_buf_2_val_8_addr_reg_5746;

    k_buf_2_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_8_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_1_reg_5529, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_1_reg_5529 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_8_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_8_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_9_address0 <= zext_ln835_fu_1853_p1(10 - 1 downto 0);
    k_buf_2_val_9_address1 <= k_buf_2_val_9_addr_reg_5757;

    k_buf_2_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001, or_ln457_reg_5609)
    begin
        if ((((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln457_reg_5609 = ap_const_lv1_1) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_9_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln879_reg_5525, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_5525 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_9_we0 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_9_we1_assign_proc : process(icmp_ln899_reg_5520, icmp_ln887_reg_5511, ap_block_pp0_stage0_11001, and_ln118_reg_5600_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_2_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln1118_13_fu_4462_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    mul_ln1118_13_fu_4462_p1 <= mul_ln1118_13_fu_4462_p10(8 - 1 downto 0);
    mul_ln1118_13_fu_4462_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_31),19));
    mul_ln1118_14_fu_4468_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    mul_ln1118_14_fu_4468_p1 <= mul_ln1118_14_fu_4468_p10(8 - 1 downto 0);
    mul_ln1118_14_fu_4468_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_30),20));
    mul_ln1118_16_fu_3367_p1 <= mul_ln1118_16_fu_3367_p10(8 - 1 downto 0);
    mul_ln1118_16_fu_3367_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_27),18));
    mul_ln1118_26_fu_3229_p1 <= mul_ln1118_26_fu_3229_p10(8 - 1 downto 0);
    mul_ln1118_26_fu_3229_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_23_reg_5821_pp0_iter3_reg),18));
    mul_ln1118_32_fu_4508_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    mul_ln1118_32_fu_4508_p1 <= mul_ln1118_32_fu_4508_p10(8 - 1 downto 0);
    mul_ln1118_32_fu_4508_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_31),19));
    mul_ln1118_33_fu_4514_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    mul_ln1118_33_fu_4514_p1 <= mul_ln1118_33_fu_4514_p10(8 - 1 downto 0);
    mul_ln1118_33_fu_4514_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_30),20));
    mul_ln1118_35_fu_3435_p1 <= mul_ln1118_35_fu_3435_p10(8 - 1 downto 0);
    mul_ln1118_35_fu_3435_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_27),18));
    mul_ln1118_45_fu_3271_p1 <= mul_ln1118_45_fu_3271_p10(8 - 1 downto 0);
    mul_ln1118_45_fu_3271_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_38_reg_5856_pp0_iter3_reg),18));
    mul_ln1118_51_fu_4554_p0 <= ap_const_lv19_3D3(11 - 1 downto 0);
    mul_ln1118_51_fu_4554_p1 <= mul_ln1118_51_fu_4554_p10(8 - 1 downto 0);
    mul_ln1118_51_fu_4554_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_46),19));
    mul_ln1118_52_fu_4560_p0 <= ap_const_lv20_5C8(12 - 1 downto 0);
    mul_ln1118_52_fu_4560_p1 <= mul_ln1118_52_fu_4560_p10(8 - 1 downto 0);
    mul_ln1118_52_fu_4560_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_45),20));
    mul_ln1118_54_fu_3503_p1 <= mul_ln1118_54_fu_3503_p10(8 - 1 downto 0);
    mul_ln1118_54_fu_3503_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_42),18));
    mul_ln1118_7_fu_3187_p1 <= mul_ln1118_7_fu_3187_p10(8 - 1 downto 0);
    mul_ln1118_7_fu_3187_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_reg_5786_pp0_iter3_reg),18));
    mul_ln703_1_fu_2772_p1 <= mul_ln703_1_fu_2772_p10(8 - 1 downto 0);
    mul_ln703_1_fu_2772_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_43),17));
    mul_ln703_2_fu_2957_p1 <= mul_ln703_2_fu_2957_p10(8 - 1 downto 0);
    mul_ln703_2_fu_2957_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_58),17));
    mul_ln703_3_fu_2993_p1 <= mul_ln703_3_fu_2993_p10(8 - 1 downto 0);
    mul_ln703_3_fu_2993_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_40),17));
    mul_ln703_6_fu_3029_p1 <= mul_ln703_6_fu_3029_p10(8 - 1 downto 0);
    mul_ln703_6_fu_3029_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_1_va_40),17));
    mul_ln703_9_fu_3065_p1 <= mul_ln703_9_fu_3065_p10(8 - 1 downto 0);
    mul_ln703_9_fu_3065_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_2_va_55),17));
    mul_ln703_fu_2423_p1 <= mul_ln703_fu_2423_p10(8 - 1 downto 0);
    mul_ln703_fu_2423_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_src_kernel_win_0_va_43),17));
    or_ln457_fu_1802_p2 <= (xor_ln457_reg_5515 or icmp_ln118_1_fu_1739_p2);
    p_Val2_10_fu_4223_p2 <= std_logic_vector(unsigned(p_Val2_9_fu_4201_p4) + unsigned(zext_ln415_2_fu_4219_p1));
    p_Val2_12_fu_4095_p3 <= 
        p_Val2_2_fu_4061_p2 when (deleted_zeros_fu_4089_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_13_fu_4176_p3 <= 
        p_Val2_6_fu_4142_p2 when (deleted_zeros_1_fu_4170_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_14_fu_4257_p3 <= 
        p_Val2_10_fu_4223_p2 when (deleted_zeros_2_fu_4251_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_1_fu_4039_p4 <= p_Val2_s_fu_4033_p2(21 downto 14);
    p_Val2_2_fu_4061_p2 <= std_logic_vector(unsigned(p_Val2_1_fu_4039_p4) + unsigned(zext_ln415_fu_4057_p1));
    p_Val2_4_fu_4114_p2 <= std_logic_vector(unsigned(zext_ln703_41_fu_4111_p1) + unsigned(add_ln703_40_fu_4106_p2));
    p_Val2_5_fu_4120_p4 <= p_Val2_4_fu_4114_p2(21 downto 14);
    p_Val2_6_fu_4142_p2 <= std_logic_vector(unsigned(p_Val2_5_fu_4120_p4) + unsigned(zext_ln415_1_fu_4138_p1));
    p_Val2_8_fu_4195_p2 <= std_logic_vector(unsigned(zext_ln703_62_fu_4192_p1) + unsigned(add_ln703_64_fu_4187_p2));
    p_Val2_9_fu_4201_p4 <= p_Val2_8_fu_4195_p2(21 downto 14);
    p_Val2_s_fu_4033_p2 <= std_logic_vector(unsigned(zext_ln703_20_fu_4030_p1) + unsigned(add_ln703_16_fu_4025_p2));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_12_reg_6053;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_13_reg_6058;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_14_reg_6063;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, and_ln512_reg_5647_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_5647_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_src_cols_V_read_cas_fu_1065_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_fu_1065_p0),32));


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
        if ((((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op338_read_state5, ap_predicate_op349_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op349_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op338_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
        if ((((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op363_read_state5, ap_predicate_op374_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op374_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op363_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_5591, and_ln118_reg_5600, icmp_ln899_reg_5520, icmp_ln887_reg_5511)
    begin
        if ((((ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln899_reg_5520 = ap_const_lv1_0) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_5511 = ap_const_lv1_1) and (icmp_ln899_reg_5520 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_5600) and (icmp_ln444_reg_5591 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op398_read_state5, ap_predicate_op409_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op409_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op398_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_fu_1069_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_fu_1069_p0),32));

    select_ln118_1_fu_1583_p3 <= 
        add_ln118_1_fu_1577_p2 when (and_ln118_2_fu_1309_p2(0) = '1') else 
        select_ln144_2_fu_1569_p3;
    select_ln118_2_fu_1615_p3 <= 
        add_ln118_2_fu_1609_p2 when (and_ln118_3_fu_1371_p2(0) = '1') else 
        select_ln144_3_fu_1601_p3;
    select_ln118_3_fu_1790_p3 <= 
        add_ln451_fu_1719_p2 when (and_ln118_fu_1744_p2(0) = '1') else 
        select_ln144_fu_1782_p3;
    select_ln118_4_fu_1647_p3 <= 
        xor_ln118_fu_1641_p2 when (and_ln118_4_fu_1433_p2(0) = '1') else 
        select_ln144_4_fu_1633_p3;
    select_ln118_5_fu_1679_p3 <= 
        add_ln118_3_fu_1673_p2 when (and_ln118_5_fu_1495_p2(0) = '1') else 
        select_ln144_5_fu_1665_p3;
    select_ln118_fu_1551_p3 <= 
        add_ln118_fu_1545_p2 when (and_ln118_1_fu_1247_p2(0) = '1') else 
        select_ln144_1_fu_1537_p3;
    select_ln139_1_fu_1267_p3 <= 
        sub_ln142_1_fu_1261_p2 when (tmp_20_fu_1253_p3(0) = '1') else 
        add_ln506_fu_1222_p2;
    select_ln139_2_fu_1329_p3 <= 
        sub_ln142_2_fu_1323_p2 when (tmp_36_fu_1315_p3(0) = '1') else 
        add_ln506_1_fu_1284_p2;
    select_ln139_3_fu_1391_p3 <= 
        sub_ln142_3_fu_1385_p2 when (tmp_38_fu_1377_p3(0) = '1') else 
        add_ln506_2_fu_1346_p2;
    select_ln139_4_fu_1453_p3 <= 
        sub_ln142_4_fu_1447_p2 when (tmp_40_fu_1439_p3(0) = '1') else 
        add_ln506_3_fu_1408_p2;
    select_ln139_5_fu_1515_p3 <= 
        sub_ln142_5_fu_1509_p2 when (tmp_42_fu_1501_p3(0) = '1') else 
        add_ln506_4_fu_1470_p2;
    select_ln139_fu_1764_p3 <= 
        sub_ln142_fu_1758_p2 when (tmp_45_fu_1750_p3(0) = '1') else 
        add_ln451_fu_1719_p2;
    select_ln144_1_fu_1537_p3 <= 
        trunc_ln147_1_fu_1280_p1 when (icmp_ln144_1_fu_1275_p2(0) = '1') else 
        sub_ln144_fu_1532_p2;
    select_ln144_2_fu_1569_p3 <= 
        trunc_ln147_2_fu_1342_p1 when (icmp_ln144_2_fu_1337_p2(0) = '1') else 
        sub_ln144_1_fu_1564_p2;
    select_ln144_3_fu_1601_p3 <= 
        trunc_ln147_3_fu_1404_p1 when (icmp_ln144_3_fu_1399_p2(0) = '1') else 
        sub_ln144_2_fu_1596_p2;
    select_ln144_4_fu_1633_p3 <= 
        trunc_ln147_4_fu_1466_p1 when (icmp_ln144_4_fu_1461_p2(0) = '1') else 
        sub_ln144_3_fu_1628_p2;
    select_ln144_5_fu_1665_p3 <= 
        trunc_ln147_5_fu_1528_p1 when (icmp_ln144_5_fu_1523_p2(0) = '1') else 
        sub_ln144_4_fu_1660_p2;
    select_ln144_fu_1782_p3 <= 
        select_ln139_fu_1764_p3 when (icmp_ln144_fu_1772_p2(0) = '1') else 
        sub_ln147_fu_1777_p2;
        sext_ln147_1_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln147_1_fu_1151_p2),32));

        sext_ln147_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln147_1_fu_1140_p3),13));

        sext_ln443_1_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln443_fu_1088_p2),32));

    sext_ln443_2_fu_1098_p0 <= p_src_rows_V_read;
        sext_ln443_2_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln443_2_fu_1098_p0),11));

        sext_ln443_3_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln443_1_fu_1101_p2),32));

    sext_ln443_fu_1085_p0 <= p_src_cols_V_read;
        sext_ln443_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln443_fu_1085_p0),12));

    shl_ln147_1_fu_1140_p1 <= p_src_cols_V_read;
    shl_ln147_1_fu_1140_p3 <= (shl_ln147_1_fu_1140_p1 & ap_const_lv1_0);
    shl_ln_fu_1120_p3 <= (trunc_ln147_fu_1117_p1 & ap_const_lv1_0);
    src_kernel_win_0_va_20_fu_2314_p3 <= 
        tmp_6_fu_2299_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_0_val_0_0_fu_2099_p3;
    src_kernel_win_0_va_21_fu_2336_p3 <= 
        tmp_7_fu_2321_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_0_val_1_0_fu_2121_p3;
    src_kernel_win_0_va_22_fu_2358_p3 <= 
        tmp_8_fu_2343_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_0_val_2_0_fu_2143_p3;
    src_kernel_win_0_va_23_fu_2380_p3 <= 
        tmp_10_fu_2365_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_0_val_3_0_fu_2165_p3;
    src_kernel_win_0_va_24_fu_2402_p3 <= 
        tmp_11_fu_2387_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_0_val_4_0_fu_2187_p3;
    src_kernel_win_1_va_20_fu_2663_p3 <= 
        tmp_17_fu_2648_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_1_val_0_0_fu_2480_p3;
    src_kernel_win_1_va_21_fu_2685_p3 <= 
        tmp_18_fu_2670_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_1_val_1_0_fu_2502_p3;
    src_kernel_win_1_va_22_fu_2707_p3 <= 
        tmp_19_fu_2692_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_1_val_2_0_fu_2524_p3;
    src_kernel_win_1_va_23_fu_2729_p3 <= 
        tmp_21_fu_2714_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_1_val_3_0_fu_2546_p3;
    src_kernel_win_1_va_24_fu_2751_p3 <= 
        tmp_22_fu_2736_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_1_val_4_0_fu_2553_p3;
    src_kernel_win_2_va_35_fu_2848_p3 <= 
        tmp_28_fu_2833_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_2_val_0_0_fu_2778_p3;
    src_kernel_win_2_va_36_fu_2870_p3 <= 
        tmp_29_fu_2855_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_2_val_1_0_fu_2784_p3;
    src_kernel_win_2_va_37_fu_2892_p3 <= 
        tmp_30_fu_2877_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_2_val_2_0_fu_2790_p3;
    src_kernel_win_2_va_38_fu_2914_p3 <= 
        tmp_32_fu_2899_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_2_val_3_0_fu_2796_p3;
    src_kernel_win_2_va_39_fu_2936_p3 <= 
        tmp_33_fu_2921_p7 when (icmp_ln899_1_reg_5537(0) = '1') else 
        col_buf_2_val_4_0_fu_2802_p3;
    sub_ln142_1_fu_1261_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_1043));
    sub_ln142_2_fu_1323_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_1043));
    sub_ln142_3_fu_1385_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_1043));
    sub_ln142_4_fu_1447_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) - unsigned(t_V_reg_1043));
    sub_ln142_5_fu_1509_p2 <= std_logic_vector(unsigned(ap_const_lv32_5) - unsigned(t_V_reg_1043));
    sub_ln142_fu_1758_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_4_reg_1054));
    sub_ln144_1_fu_1564_p2 <= std_logic_vector(unsigned(add_ln147_reg_5483) - unsigned(trunc_ln147_2_fu_1342_p1));
    sub_ln144_2_fu_1596_p2 <= std_logic_vector(unsigned(add_ln147_reg_5483) - unsigned(trunc_ln147_3_fu_1404_p1));
    sub_ln144_3_fu_1628_p2 <= std_logic_vector(unsigned(add_ln147_reg_5483) - unsigned(trunc_ln147_4_fu_1466_p1));
    sub_ln144_4_fu_1660_p2 <= std_logic_vector(unsigned(add_ln147_reg_5483) - unsigned(trunc_ln147_5_fu_1528_p1));
    sub_ln144_fu_1532_p2 <= std_logic_vector(unsigned(add_ln147_reg_5483) - unsigned(trunc_ln147_1_fu_1280_p1));
    sub_ln147_fu_1777_p2 <= std_logic_vector(signed(sext_ln147_1_reg_5492) - signed(select_ln139_fu_1764_p3));
    sub_ln493_1_fu_1591_p2 <= std_logic_vector(unsigned(add_ln507_reg_5474) - unsigned(select_ln118_1_fu_1583_p3));
    sub_ln493_2_fu_1623_p2 <= std_logic_vector(unsigned(add_ln507_reg_5474) - unsigned(select_ln118_2_fu_1615_p3));
    sub_ln493_3_fu_1655_p2 <= std_logic_vector(unsigned(add_ln507_reg_5474) - unsigned(select_ln118_4_fu_1647_p3));
    sub_ln493_4_fu_1687_p2 <= std_logic_vector(unsigned(add_ln507_reg_5474) - unsigned(select_ln118_5_fu_1679_p3));
    sub_ln493_5_fu_1807_p2 <= std_logic_vector(unsigned(add_ln458_reg_5497) - unsigned(trunc_ln458_1_fu_1798_p1));
    sub_ln493_fu_1559_p2 <= std_logic_vector(unsigned(add_ln507_reg_5474) - unsigned(select_ln118_fu_1551_p3));
    tmp_20_fu_1253_p3 <= add_ln506_fu_1222_p2(31 downto 31);
    tmp_31_fu_1290_p3 <= add_ln506_1_fu_1284_p2(31 downto 31);
    tmp_36_fu_1315_p3 <= add_ln506_1_fu_1284_p2(31 downto 31);
    tmp_37_fu_1352_p3 <= add_ln506_2_fu_1346_p2(31 downto 31);
    tmp_38_fu_1377_p3 <= add_ln506_2_fu_1346_p2(31 downto 31);
    tmp_39_fu_1414_p3 <= add_ln506_3_fu_1408_p2(31 downto 31);
    tmp_40_fu_1439_p3 <= add_ln506_3_fu_1408_p2(31 downto 31);
    tmp_41_fu_1476_p3 <= add_ln506_4_fu_1470_p2(31 downto 31);
    tmp_42_fu_1501_p3 <= add_ln506_4_fu_1470_p2(31 downto 31);
    tmp_43_fu_1703_p4 <= t_V_4_reg_1054(31 downto 2);
    tmp_44_fu_1725_p3 <= add_ln451_fu_1719_p2(31 downto 31);
    tmp_45_fu_1750_p3 <= add_ln451_fu_1719_p2(31 downto 31);
    tmp_48_fu_4049_p3 <= p_Val2_s_fu_4033_p2(13 downto 13);
    tmp_49_fu_4067_p3 <= p_Val2_s_fu_4033_p2(21 downto 21);
    tmp_50_fu_4081_p3 <= p_Val2_2_fu_4061_p2(7 downto 7);
    tmp_54_fu_4130_p3 <= p_Val2_4_fu_4114_p2(13 downto 13);
    tmp_55_fu_4148_p3 <= p_Val2_4_fu_4114_p2(21 downto 21);
    tmp_56_fu_4162_p3 <= p_Val2_6_fu_4142_p2(7 downto 7);
    tmp_60_fu_4211_p3 <= p_Val2_8_fu_4195_p2(13 downto 13);
    tmp_61_fu_4229_p3 <= p_Val2_8_fu_4195_p2(21 downto 21);
    tmp_62_fu_4243_p3 <= p_Val2_10_fu_4223_p2(7 downto 7);
    tmp_fu_1228_p3 <= add_ln506_fu_1222_p2(31 downto 31);
    trunc_ln147_1_fu_1280_p1 <= select_ln139_1_fu_1267_p3(3 - 1 downto 0);
    trunc_ln147_2_fu_1342_p1 <= select_ln139_2_fu_1329_p3(3 - 1 downto 0);
    trunc_ln147_3_fu_1404_p1 <= select_ln139_3_fu_1391_p3(3 - 1 downto 0);
    trunc_ln147_4_fu_1466_p1 <= select_ln139_4_fu_1453_p3(3 - 1 downto 0);
    trunc_ln147_5_fu_1528_p1 <= select_ln139_5_fu_1515_p3(3 - 1 downto 0);
    trunc_ln147_fu_1117_p0 <= p_src_rows_V_read;
    trunc_ln147_fu_1117_p1 <= trunc_ln147_fu_1117_p0(2 - 1 downto 0);
    trunc_ln458_1_fu_1798_p1 <= select_ln118_3_fu_1790_p3(3 - 1 downto 0);
    trunc_ln458_fu_1114_p0 <= p_src_cols_V_read;
    trunc_ln458_fu_1114_p1 <= trunc_ln458_fu_1114_p0(3 - 1 downto 0);
    trunc_ln506_1_fu_1218_p1 <= t_V_reg_1043(3 - 1 downto 0);
    trunc_ln506_fu_1111_p0 <= p_src_rows_V_read;
    trunc_ln506_fu_1111_p1 <= trunc_ln506_fu_1111_p0(3 - 1 downto 0);
    xor_ln118_1_fu_1236_p2 <= (tmp_fu_1228_p3 xor ap_const_lv1_1);
    xor_ln118_2_fu_1298_p2 <= (tmp_31_fu_1290_p3 xor ap_const_lv1_1);
    xor_ln118_3_fu_1360_p2 <= (tmp_37_fu_1352_p3 xor ap_const_lv1_1);
    xor_ln118_4_fu_1422_p2 <= (tmp_39_fu_1414_p3 xor ap_const_lv1_1);
    xor_ln118_5_fu_1484_p2 <= (tmp_41_fu_1476_p3 xor ap_const_lv1_1);
    xor_ln118_6_fu_1733_p2 <= (tmp_44_fu_1725_p3 xor ap_const_lv1_1);
    xor_ln118_fu_1641_p2 <= (trunc_ln506_1_fu_1218_p1 xor ap_const_lv3_4);
    xor_ln457_fu_1183_p2 <= (icmp_ln887_fu_1178_p2 xor ap_const_lv1_1);
    xor_ln777_1_fu_4156_p2 <= (tmp_55_fu_4148_p3 xor ap_const_lv1_1);
    xor_ln777_2_fu_4237_p2 <= (tmp_61_fu_4229_p3 xor ap_const_lv1_1);
    xor_ln777_fu_4075_p2 <= (tmp_49_fu_4067_p3 xor ap_const_lv1_1);
    zext_ln415_1_fu_4138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_4130_p3),8));
    zext_ln415_2_fu_4219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_4211_p3),8));
    zext_ln415_fu_4057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_4049_p3),8));
    zext_ln703_11_fu_3337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4436_p3),21));
    zext_ln703_15_fu_3641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4607_p3),20));
    zext_ln703_16_fu_4022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_15_reg_6013),22));
    zext_ln703_19_fu_3652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4615_p4),19));
    zext_ln703_20_fu_4030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_22_reg_6018),22));
    zext_ln703_26_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_27_reg_5888),19));
    zext_ln703_32_fu_3405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4482_p3),21));
    zext_ln703_36_fu_3708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4658_p3),20));
    zext_ln703_37_fu_4103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_39_reg_6028),22));
    zext_ln703_40_fu_3719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4666_p4),19));
    zext_ln703_41_fu_4111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_46_reg_6033),22));
    zext_ln703_47_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_51_reg_5898),19));
    zext_ln703_53_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4528_p3),21));
    zext_ln703_57_fu_3775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4709_p3),20));
    zext_ln703_58_fu_4184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_63_reg_6043),22));
    zext_ln703_5_fu_3164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_3_reg_5878),19));
    zext_ln703_61_fu_3786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4717_p4),19));
    zext_ln703_62_fu_4192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_70_reg_6048),22));
    zext_ln835_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln118_3_reg_5604),64));
end behav;
