---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: Stream selector CSR spec
INTR:
  FATAL:
    - DESCRIPTION: 'More than 1 prv start was received from FPGs on single cycle.  Programming error -- sse_fpg_inp_dly needs to be adjusted.'
      NAME: fpg_sse_mult_prv_start
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo0_oflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo0_uflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo1_oflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo1_uflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo2_oflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
      NAME: efp_prvptr_fifo2_uflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on FAE l4 port FIFO. Debug only, condition can't be hit"
      NAME: fae_l4port_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: "Underflow occurred on FAE l4 port FIFO. Debug only, condition can't be hit"
      NAME: fae_l4port_fifo_uflw
      WIDTH: 1
    - DESCRIPTION: "Overflow occurred on EFP IG Stream FIFO. Debug only, condition can't be hit"
      NAME: fae_prv_fifo_oflw
      WIDTH: 1
    - DESCRIPTION: "Underflow occurred on EFP IF Stream FIFO. Debug only, condition can't be hit"
      NAME: fae_prv_fifo_uflw
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Parity error reported for metadata init sram on ig_stream lookup. Software should scrub SRAM.
      NAME: mdi_ram_perr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: SSE_AN
PARENTNAME: NU_1_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: sse_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: sse_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: sse_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: 'More than 1 prv start was received from FPGs on single cycle.  Programming error -- sse_fpg_inp_dly needs to be adjusted.'
        NAME: fpg_sse_mult_prv_start
        WIDTH: 1
      - &2
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo0_oflw
        WIDTH: 1
      - &3
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo0_uflw
        WIDTH: 1
      - &4
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo1_oflw
        WIDTH: 1
      - &5
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo1_uflw
        WIDTH: 1
      - &6
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo2_oflw
        WIDTH: 1
      - &7
        DESCRIPTION: "Overflow occurred on EFP prvptr FIFO. Debug only, condition can't be hit"
        NAME: efp_prvptr_fifo2_uflw
        WIDTH: 1
      - &8
        DESCRIPTION: "Overflow occurred on FAE l4 port FIFO. Debug only, condition can't be hit"
        NAME: fae_l4port_fifo_oflw
        WIDTH: 1
      - &9
        DESCRIPTION: "Underflow occurred on FAE l4 port FIFO. Debug only, condition can't be hit"
        NAME: fae_l4port_fifo_uflw
        WIDTH: 1
      - &10
        DESCRIPTION: "Overflow occurred on EFP IG Stream FIFO. Debug only, condition can't be hit"
        NAME: fae_prv_fifo_oflw
        WIDTH: 1
      - &11
        DESCRIPTION: "Underflow occurred on EFP IF Stream FIFO. Debug only, condition can't be hit"
        NAME: fae_prv_fifo_uflw
        WIDTH: 1
    NAME: sse_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: sse_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: sse_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: sse_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: sse_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &12
        DESCRIPTION: Parity error reported for metadata init sram on ig_stream lookup. Software should scrub SRAM.
        NAME: mdi_ram_perr
        WIDTH: 1
    NAME: sse_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *12
    NAME: sse_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *12
    NAME: sse_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *12
    NAME: sse_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *12
    NAME: sse_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: |-
      SSE Features register. 
                               Features field has the following definition: 
                              [15:7]-Reserved
                                 [4]-Range lookup Enable, 
                                 [5]-FAE interface present, 
                                 [6]-EFP interface present, 
                               [3:0]-Number of FPG interfaces supported
    FLDLST:
      - ATTR: 1
        DEFAULT: 16
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 16
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: sse_features
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: sse_spare_pio
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: sse_scratchpad
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: L4 Port lookup range_id format. Dynamic config.
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          0=Find first match (md_fv.range_id[7:0]  = {2.b0, find_first_bit_set(source_port_match_vector[63:0])},
                                                          md_fv.range_id[15:8] = {2.b0, find_first_bit_set(destination_port_match_vector[63:0])}),
          	                    1=Match vector (md_fv.range_id[15:0] = source_port_match_vector[15:0] | desingation_port_match_vector[15:0])
                                      
        NAME: mode
        WIDTH: 1
    NAME: sse_rng_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Programmable delay for extra flops needed on FPG<->SSE interfaces. Static config.
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg0_dly
        WIDTH: 3
      - DEFAULT: 3
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg1_dly
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg2_dly
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg3_dly
        WIDTH: 3
      - DEFAULT: 4
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg4_dly
        WIDTH: 3
      - DEFAULT: 5
        DESCRIPTION: |-
          Each delay represents one of 6 TDM slot numbers that start PRV will be asserted on.  
                                      For each flop stage that is inserted the delay would be adjusted by 2. Valid range is from 0-5.
                                      Formula for calculating delays is:
                                      for x (0..5) {
                                         dly_ofs = (num_repeaters[x]*2)%6;
                                         delay[x] = (x<dly_ofs) ? 6+x-dly_ofs : x-dly_ofs;
                                      }
                                      
        NAME: fpg5_dly
        WIDTH: 3
    NAME: sse_fpg_inp_dly
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Enable sending of get_prv on interfaces.  If the delay is being changed, this should be disabled, delay changed, then reenabled. Static config.'
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg0 interface.
        NAME: fpg0_prv_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg1 interface.
        NAME: fpg1_prv_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg2 interface.
        NAME: fpg2_prv_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg3 interface.
        NAME: fpg3_prv_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg4 interface.
        NAME: fpg4_prv_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Enable sending get_prv on fpg5 interface.
        NAME: fpg5_prv_en
        WIDTH: 1
    NAME: sse_get_prv_en
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WRR weight for selecting between the FAE and EFP streams. Dynamic config.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: WRR weight for EFP stream
        NAME: efp_wt
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: WRR weight for FAE stream
        NAME: fae_wt
        WIDTH: 4
    NAME: sse_wrr_wt
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Minimum number of cycle between PRVs being inserted by SSE.  Supported range is from 4 to 16 cycles.  Hardware debug only, typicall should always be kept at 4. Static config.'
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: Min distance between EFP PRVs from same group
        NAME: efp
        WIDTH: 5
      - DEFAULT: 4
        DESCRIPTION: Min distance between FAE PRVs
        NAME: fae
        WIDTH: 5
    NAME: sse_min_dist
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that had parity error
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          First SRAM Parity error detected. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. 
                                 [0] - sse_mdi_mem_perr, 
                                 
        NAME: val
        WIDTH: 1
    NAME: sse_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to ECC error detected while reading data from SRAM. N/A for parity. '
        NAME: val
        WIDTH: 1
    NAME: sse_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to Parity error detected while reading data from SRAM
        NAME: val
        WIDTH: 6
    NAME: sse_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into Metadata init Memory'
        NAME: sse_mdi_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                    Applied to all memory error injection
                                    0 - Uncorrectable error
                                    1 - Correctable error 
                                    Not applicable to SSE since all memories use parity
        NAME: err_type
        WIDTH: 1
    NAME: sse_mem_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 5
    DESCRIPTION: SSE FLA Ring Module ID. Hardware debug only.
    FLDLST:
      - DEFAULT: 21
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: sse_fla_ring_module_id_cfg
    TEST_ATTR: 2
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration.  Enable snapshot and fields for specifying which bytes to extract from PRV. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Enable snapshot comparison. If set to 0, snap_shot_en field from MDI will be used'
        NAME: enable
        WIDTH: 1
      - DESCRIPTION: 'Instruction for forming snap shot match key. Key consists of 4x1B, 2x2B, and 2x16B fields'
        NAME: prv_fld_extr
        STRUCT_NAME: sse_snpsht_key_extr_t
        WIDTH: 56
    NAME: sse_snpsht_cfg
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration mask. This field is ANDed with snapshot key when doing comparison with snapshot value. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison mask
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_mask_0
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration mask. This field is ANDed with snapshot key when doing comparison with snapshot value. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison mask
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_mask_1
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration mask. This field is ANDed with snapshot key when doing comparison with snapshot value. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison mask
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_mask_2
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration mask. This field is ANDed with snapshot key when doing comparison with snapshot value. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison mask
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_mask_3
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration mask. This field is ANDed with snapshot key when doing comparison with snapshot value. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison mask
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_mask_4
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration value. Snapshot match occurs if snapshot_key & snapshot_mask == snapshot_val. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison value
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_val_0
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration value. Snapshot match occurs if snapshot_key & snapshot_mask == snapshot_val. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison value
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_val_1
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration value. Snapshot match occurs if snapshot_key & snapshot_mask == snapshot_val. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison value
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_val_2
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration value. Snapshot match occurs if snapshot_key & snapshot_mask == snapshot_val. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison value
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_val_3
  - ATTR: 5
    DESCRIPTION: 'SSE snapshot configuration value. Snapshot match occurs if snapshot_key & snapshot_mask == snapshot_val. Debug feature, Dynamic config.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Snapshot comparison value
        NAME: val
        WIDTH: 64
    NAME: sse_snpsht_val_4
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 0. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 0
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg0_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 1. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 1
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg1_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 2. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 2
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg2_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 3. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 3
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg3_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 4. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 4
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg4_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FPG interface 5. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FPG interface 5
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fpg5_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on EFP interface. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on EFP interface
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_efp_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRV start signals received on FAE interface. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRV start signals received on FAE interface. Not used in HNU mode.
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_fae_prv_start
  - ATTR: 134217738
    DESCRIPTION: Number of PRVs send to FFE.  This should equal number of PRV starts received from all interfaces. Rollover counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of PRVs send to FFE.  This should equal number of PRV starts received from all interfaces.
        NAME: data
        WIDTH: 32
    NAME: sse_sta_cnt_sse_ffe_vld
  - ATTR: 10
    DESCRIPTION: Number of parity errors seen at metadata init SRAM. Saturating counter.
    ENTRIES: 1
    FLDLST:
      - DESCRIPTION: Number of single bit errors seen at metadata init SRAM.
        NAME: data
        WIDTH: 8
    NAME: sse_sta_cnt_mdi_perr_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: L4 Port lookup range CAM. Dynamic config.
    ENTRIES: 64
    FLDLST:
      - DESCRIPTION: |-
          0=Invalid, Match is always 0, 
                                     1=Inside range (search_key >= val_low) && (search_key <= val_high), 
                                     2=Outside range: (search_key < val_low) || (search_key > val_high), 
                                     3=Reserved
        NAME: operation
        WIDTH: 2
      - DESCRIPTION: |-
          0=Any, matches source or destination port, 
                                     1=Source Only, 
                                     2=Destination Only, 
                                     3=Reserved
        NAME: port_type
        WIDTH: 2
      - DESCRIPTION: Low end of port range
        NAME: val_low
        WIDTH: 16
      - DESCRIPTION: High end of port range
        NAME: val_hi
        WIDTH: 16
    NAME: sse_rng_cam
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Metadata init fields based on lookup of ig_stream field. Dynamic config
    ENTRIES: 64
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Each line contains all fields to initialize metadata bus except for range which is derived from port range lookup
        NAME: data
        STRUCT_NAME: sse_mdi_mem_t
        WIDTH: 400
    NAME: sse_mdi_mem_dhs
  - ATTR: 6
    DESCRIPTION: 'Access to SSE stats Counters, probe0 counters. Hardware debug only.'
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe0 Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Access to SSE stats Counters, probe0 counters'
        NAME: fld_val
        WIDTH: 64
    NAME: sse_dbg_probe0_cnt
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: 'Access to SSE stats Counters, probe1 counters. Hardware debug only'
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Status
        OFFSET: 7
        SFX: ev_status
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Max Usage Value
        OFFSET: 6
        SFX: ev_max_usage
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Usage Count
        OFFSET: 5
        SFX: ev_usage_count
        SWA: 1048576
        TYPE: RE_STA
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Event Count
        OFFSET: 4
        SFX: ev_count
        SWA: 8388608
        TYPE: 4096
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 EV Match Value
        OFFSET: 3
        SFX: ev_match_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 EV Mask Value
        OFFSET: 2
        SFX: ev_mask_val
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Clear state
        OFFSET: 1
        SFX: ev_clear
        SWA: 2097152
        TYPE: RE_CFG
      - DEFAULT: 0
        DESCRIPTION: SSE Debug Probe1 Enable/ARB
        OFFSET: 0
        SFX: ev_enable
        SWA: 2097152
        TYPE: RE_CFG
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Access to SSE stats Counters, probe1 counters'
        NAME: fld_val
        WIDTH: 64
    NAME: sse_dbg_probe1_cnt
    TEST_ATTR: 0
XASIZE: 0
