(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param63 = (+{({(8'ha2)} <<< ((8'ha2) | (8'ha1)))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h63):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire62;
  wire [(4'h8):(1'h0)] wire61;
  wire [(3'h6):(1'h0)] wire60;
  wire [(3'h6):(1'h0)] wire59;
  wire signed [(4'h8):(1'h0)] wire58;
  wire signed [(3'h5):(1'h0)] wire57;
  wire signed [(3'h6):(1'h0)] wire56;
  wire [(4'hb):(1'h0)] wire55;
  wire signed [(3'h4):(1'h0)] wire54;
  wire [(2'h3):(1'h0)] wire52;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  assign y = {wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire52,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = {$signed({$unsigned(wire2)})};
  assign wire5 = {wire4};
  assign wire6 = ((($unsigned(wire0) ? {wire0} : $unsigned(wire3)) ?
                         wire0[(3'h5):(3'h5)] : ((wire1 ? wire0 : (8'ha0)) ?
                             (wire2 ? wire0 : wire1) : wire3)) ?
                     wire1[(3'h5):(3'h5)] : $signed((wire0 ?
                         (^~(8'haa)) : (^~wire0))));
  module7 #() modinst53 (wire52, clk, wire0, wire6, wire5, wire3);
  assign wire54 = $unsigned(({(~|wire0)} ?
                      (^~wire2[(3'h6):(3'h6)]) : $signed(wire0[(3'h4):(1'h0)])));
  assign wire55 = {$signed({(wire3 ^~ (8'h9e))})};
  assign wire56 = $unsigned((wire5 ?
                      wire3[(1'h1):(1'h1)] : (!$unsigned((8'ha1)))));
  assign wire57 = (((~|$signed(wire54)) <= $signed((wire54 ?
                      wire2 : wire5))) >>> $signed($unsigned((wire5 ?
                      wire4 : (8'hae)))));
  assign wire58 = wire6[(3'h5):(3'h5)];
  assign wire59 = wire52;
  assign wire60 = $signed((8'ha2));
  assign wire61 = wire56[(3'h4):(2'h3)];
  assign wire62 = wire1[(4'h9):(2'h2)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h5a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire11;
  input wire [(4'hb):(1'h0)] wire10;
  input wire [(4'ha):(1'h0)] wire9;
  input wire [(3'h6):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire51;
  wire signed [(2'h2):(1'h0)] wire49;
  wire signed [(3'h7):(1'h0)] wire48;
  wire [(4'ha):(1'h0)] wire47;
  wire [(3'h5):(1'h0)] wire43;
  wire [(4'h8):(1'h0)] wire42;
  wire signed [(3'h5):(1'h0)] wire40;
  wire signed [(4'hb):(1'h0)] wire27;
  wire signed [(4'hb):(1'h0)] wire25;
  wire signed [(4'h9):(1'h0)] wire12;
  reg signed [(4'ha):(1'h0)] reg46 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg45 = (1'h0);
  reg [(3'h4):(1'h0)] reg44 = (1'h0);
  assign y = {wire51,
                 wire49,
                 wire48,
                 wire47,
                 wire43,
                 wire42,
                 wire40,
                 wire27,
                 wire25,
                 wire12,
                 reg46,
                 reg45,
                 reg44,
                 (1'h0)};
  assign wire12 = $unsigned(((|(wire10 ?
                      (8'ha1) : wire11)) << wire9[(2'h2):(1'h1)]));
  module13 #() modinst26 (wire25, clk, wire10, wire9, wire12, wire11);
  assign wire27 = {$signed(wire12[(4'h9):(3'h7)])};
  module28 #() modinst41 (.wire29(wire27), .clk(clk), .y(wire40), .wire30(wire11), .wire32(wire9), .wire31(wire25));
  assign wire42 = wire12;
  assign wire43 = {(^~($unsigned(wire42) ?
                          wire42[(3'h7):(1'h0)] : $signed(wire8)))};
  always
    @(posedge clk) begin
      reg44 <= wire27[(4'h9):(3'h5)];
      reg45 <= {({wire43} ? (wire27 >= (wire11 < wire10)) : (8'h9d))};
      reg46 <= $signed(wire27);
    end
  assign wire47 = $unsigned(wire42);
  assign wire48 = (~&($unsigned($signed((8'ha1))) >= (wire47[(3'h7):(2'h2)] ^~ {wire42})));
  module13 #() modinst50 (wire49, clk, reg44, reg46, wire48, wire8);
  assign wire51 = wire48[(3'h6):(3'h5)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module28  (y, clk, wire32, wire31, wire30, wire29);
  output wire [(32'h20):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire32;
  input wire signed [(4'hb):(1'h0)] wire31;
  input wire [(4'hb):(1'h0)] wire30;
  input wire [(3'h6):(1'h0)] wire29;
  wire [(3'h6):(1'h0)] wire38;
  wire signed [(3'h5):(1'h0)] wire37;
  wire [(2'h2):(1'h0)] wire36;
  wire signed [(3'h5):(1'h0)] wire35;
  wire signed [(2'h2):(1'h0)] wire34;
  wire signed [(3'h7):(1'h0)] wire33;
  reg signed [(3'h4):(1'h0)] reg39 = (1'h0);
  assign y = {wire38, wire37, wire36, wire35, wire34, wire33, reg39, (1'h0)};
  assign wire33 = (wire32[(1'h0):(1'h0)] ?
                      wire30[(4'ha):(4'ha)] : wire30[(4'h9):(2'h2)]);
  assign wire34 = wire29[(3'h5):(2'h3)];
  assign wire35 = (-$unsigned($signed({(8'h9c)})));
  assign wire36 = (wire29 == wire29);
  assign wire37 = {((wire36 ?
                          wire32[(1'h0):(1'h0)] : (~^wire30)) == $unsigned((|wire29)))};
  assign wire38 = {(8'haa)};
  always
    @(posedge clk) begin
      reg39 <= wire32;
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module13
#(parameter param24 = (({{(8'h9d)}} <<< {(8'h9c)}) ? ((((8'ha9) <= (8'ha3)) || ((8'ha2) ? (8'hac) : (8'ha9))) ? ({(8'ha8)} > ((8'h9d) | (8'ha1))) : (((8'h9f) ? (8'ha7) : (8'ha2)) & ((8'h9e) ? (8'hb0) : (8'hb0)))) : {(^~((8'h9d) ? (8'ha6) : (8'hae)))}))
(y, clk, wire17, wire16, wire15, wire14);
  output wire [(32'h22):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire17;
  input wire [(4'ha):(1'h0)] wire16;
  input wire signed [(3'h5):(1'h0)] wire15;
  input wire [(2'h2):(1'h0)] wire14;
  wire [(2'h3):(1'h0)] wire23;
  wire signed [(3'h6):(1'h0)] wire22;
  wire signed [(4'h9):(1'h0)] wire21;
  wire [(3'h5):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  wire signed [(3'h5):(1'h0)] wire18;
  assign y = {wire23, wire22, wire21, wire20, wire19, wire18, (1'h0)};
  assign wire18 = wire15;
  assign wire19 = {wire14};
  assign wire20 = wire18[(3'h5):(1'h1)];
  assign wire21 = $signed($signed(wire16[(3'h4):(2'h3)]));
  assign wire22 = ($unsigned((+wire17)) ^~ $unsigned(wire14));
  assign wire23 = $signed(($signed($signed(wire18)) < ($signed(wire17) ?
                      (wire17 ? wire20 : wire16) : (wire20 ^ (8'h9e)))));
endmodule