<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>ppc440gx-sdram</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(1504, true);
</script>
<a name="label11011"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic292.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic294.html">Next</a></span></p>
<h3 class="jdocu">ppc440gx-sdram</h3 class="jdocu">


<a name="label11012"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2498">440gx-devices</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>ppc440gx-sdram</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic506.html#label17759">io_memory</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


The 4xx-sdram device implements the functionality of the SDRAM0 memory controller integrated in the PPC440GP

</dd>

</dl>
<a name="label11013"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>SDRAM0_B0CR</i></b></dt><a name="label11014"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_B0CR" at 0x40</dd></dl>
<dl><dt><b><i>SDRAM0_B1CR</i></b></dt><a name="label11015"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_B1CR" at 0x44</dd></dl>
<dl><dt><b><i>SDRAM0_B2CR</i></b></dt><a name="label11016"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_B2CR" at 0x48</dd></dl>
<dl><dt><b><i>SDRAM0_B3CR</i></b></dt><a name="label11017"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_B3CR" at 0x4c</dd></dl>
<dl><dt><b><i>SDRAM0_BEAR</i></b></dt><a name="label11018"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_BEAR" at 0x10</dd></dl>
<dl><dt><b><i>SDRAM0_BESR0</i></b></dt><a name="label11019"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_BESR0" at 0x0</dd></dl>
<dl><dt><b><i>SDRAM0_BESR1</i></b></dt><a name="label11020"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_BESR1" at 0x8</dd></dl>
<dl><dt><b><i>SDRAM0_CFG0</i></b></dt><a name="label11021"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_CFG0" at 0x20</dd></dl>
<dl><dt><b><i>SDRAM0_CFG1</i></b></dt><a name="label11022"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_CFG1" at 0x21</dd></dl>
<dl><dt><b><i>SDRAM0_CID</i></b></dt><a name="label11023"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_CID" at 0xa4</dd></dl>
<dl><dt><b><i>SDRAM0_CLKTR</i></b></dt><a name="label11024"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_CLKTR" at 0x82</dd></dl>
<dl><dt><b><i>SDRAM0_DEVOPT</i></b></dt><a name="label11025"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_DEVOPT" at 0x22</dd></dl>
<dl><dt><b><i>SDRAM0_DLYCAL</i></b></dt><a name="label11026"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_DLYCAL" at 0x84</dd></dl>
<dl><dt><b><i>SDRAM0_ECCESR</i></b></dt><a name="label11027"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_ECCESR" at 0x98</dd></dl>
<dl><dt><b><i>SDRAM0_MCSTS</i></b></dt><a name="label11028"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_MCSTS" at 0x24</dd></dl>
<dl><dt><b><i>SDRAM0_MIRQ</i></b></dt><a name="label11029"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_MIRQ" at 0x11</dd></dl>
<dl><dt><b><i>SDRAM0_PMIT</i></b></dt><a name="label11030"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_PMIT" at 0x34</dd></dl>
<dl><dt><b><i>SDRAM0_RID</i></b></dt><a name="label11031"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_RID" at 0xa8</dd></dl>
<dl><dt><b><i>SDRAM0_RTR</i></b></dt><a name="label11032"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_RTR" at 0x30</dd></dl>
<dl><dt><b><i>SDRAM0_SLI0</i></b></dt><a name="label11033"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_SLI0" at 0x18</dd></dl>
<dl><dt><b><i>SDRAM0_TR0</i></b></dt><a name="label11034"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_TR0" at 0x80</dd></dl>
<dl><dt><b><i>SDRAM0_TR1</i></b></dt><a name="label11035"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_TR1" at 0x81</dd></dl>
<dl><dt><b><i>SDRAM0_UABBA</i></b></dt><a name="label11036"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_UABBA" at 0x38</dd></dl>
<dl><dt><b><i>SDRAM0_WDDCTR</i></b></dt><a name="label11037"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 controller and configuration register "SDRAM0_WDDCTR" at 0x83</dd></dl>
<dl><dt><b><i>cfgaddr</i></b></dt><a name="label11038"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
SDRAM0 address register</dd></dl>
<dl><dt><b><i>memory</i></b></dt><a name="label11039"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>s|o</b>.
<p>
Physical memory object.</dd></dl>
</dd>

</dl>

<a name="label11040"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>

</dl>

<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic292.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic294.html">Next</a></span></p>
</body>
</html>
