head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.14
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.12
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.10
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.8
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.6
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.3.0.26
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.4.0.4
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.2
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.3.0.24
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.22
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.20
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.18
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.16
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.14
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.12
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.10
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.3
	binutils-2_15-branchpoint:1.3
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.3
	binutils-2_15-branch:1.3.0.8
	cagney_bfdfile-20040213-branch:1.3.0.6
	cagney_bfdfile-20040213-branchpoint:1.3
	cagney_bigcore-20040122-branch:1.3.0.4
	cagney_bigcore-20040122-branchpoint:1.3
	csl-arm-2003-q4:1.3
	binutils-2_14:1.3
	binutils-2_14-branch:1.3.0.2
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.2
	binutils-2_13_2:1.2
	binutils-2_13_1:1.2
	binutils-2_13:1.2
	binutils-2_13-branchpoint:1.2
	binutils-2_13-branch:1.2.0.4
	binutils-2_12_1:1.2
	binutils-2_12:1.2
	binutils-2_12-branch:1.2.0.2
	binutils-2_12-branchpoint:1.2
	cygnus_cvs_20020108_pre:1.2
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2009.01.27.13.48.14;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2002.12.27.23.51.48;	author cgd;	state Exp;
branches;
next	1.2;

1.2
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.11.10.04.58;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.4
log
@        * config/tc-mips.c (append_insn): Cope with a complex reloc
        sequence containing an unsupported reloc type.
        (enum options): Replace computed #define's constants for option
        numbers with this enum.
        (struct md_longopts): Use the enum.  Allow OPTION_32 in a non-ELF
        environment.
        (md_parse_option): Allow -32 in a non-ELF environment.

        * gas/lib/gas-defs.exp: Update description of run_dump_test proc.

        * gas/mips/dli.d: Pass -64 to gas.
        * gas/mips/mips64-mips3d-incl.d: Likewise.
        * gas/mips/octeon.d: Likewise.
        * gas/mips/sb1-ext-mdmx.d: Likewise.
        * gas/mips/sb1-ext-ps.d: Likewise.
        * gas/mips/e32el-rel2.s: Pass -march=mips3 to gas.
        Update expected relocs.
        * gas/mips/ld-ilocks-addr32.d: Do not run for tx39 targets.
        * gas/mips/mips.exp: Remove 'ilocks' variable.
        Add ecoff targets to 'addr32' variable.
        Set 'no_mips16' for ecoff targets.
        Do not run div-ilocks or mul-ilocks test variants.
        * gas/mips/mips16-intermix.d: Use nm instead of objdump so that
        the symbol table output is sorted.  Update expecetd output.
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS dli
#as: -64

# Test the dli macro.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> li	a0,0
0+0004 <[^>]*> li	a0,1
0+0008 <[^>]*> li	a0,-1
0+000c <[^>]*> li	a0,0x8000
0+0010 <[^>]*> li	a0,-32768
0+0014 <[^>]*> lui	a0,0x1
0+0018 <[^>]*> lui	a0,0x1
0+001c <[^>]*> ori	a0,a0,0xa5a5
0+0020 <[^>]*> li	a0,0x8000
0+0024 <[^>]*> dsll	a0,a0,0x10
0+0028 <[^>]*> ori	a0,a0,0x1234
0+002c <[^>]*> lui	a0,0xffff
0+0030 <[^>]*> dsrl32	a0,a0,0x0
0+0034 <[^>]*> lui	a0,0xffff
0+0038 <[^>]*> dsrl32	a0,a0,0x0
0+003c <[^>]*> li	a0,-1
0+0040 <[^>]*> li	a0,-1
0+0044 <[^>]*> dsrl	a0,a0,0xc
0+0048 <[^>]*> lui	a0,0x8000
0+004c <[^>]*> ori	a0,a0,0x1234
0+0050 <[^>]*> li	a0,-32768
0+0054 <[^>]*> dsll	a0,a0,0x10
0+0058 <[^>]*> ori	a0,a0,0x1234
0+005c <[^>]*> dsll	a0,a0,0x10
0+0060 <[^>]*> ori	a0,a0,0x5678
0+0064 <[^>]*> lui	a0,0x8000
0+0068 <[^>]*> ori	a0,a0,0x1234
0+006c <[^>]*> dsll	a0,a0,0x10
0+0070 <[^>]*> ori	a0,a0,0x5678
0+0074 <[^>]*> dsll	a0,a0,0x10
0+0078 <[^>]*> li	a0,-30875
0+007c <[^>]*> lui	a0,0xffff
0+0080 <[^>]*> ori	a0,a0,0x4321
0+0084 <[^>]*> li	a0,-16
0+0088 <[^>]*> li	a0,-256
0+008c <[^>]*> li	a0,-4096
0+0090 <[^>]*> lui	a0,0xffff
0+0094 <[^>]*> lui	a0,0xfff0
0+0098 <[^>]*> lui	a0,0xff00
0+009c <[^>]*> lui	a0,0xf000
0+00a0 <[^>]*> li	a0,-1
0+00a4 <[^>]*> dsll32	a0,a0,0x0
0+00a8 <[^>]*> li	a0,-16
0+00ac <[^>]*> dsll32	a0,a0,0x0
0+00b0 <[^>]*> li	a0,-256
0+00b4 <[^>]*> dsll32	a0,a0,0x0
0+00b8 <[^>]*> li	a0,-4096
0+00bc <[^>]*> dsll32	a0,a0,0x0
0+00c0 <[^>]*> li	a0,0xffff
0+00c4 <[^>]*> dsll32	a0,a0,0x10
0+00c8 <[^>]*> li	a0,0xfff0
0+00cc <[^>]*> dsll32	a0,a0,0x10
0+00d0 <[^>]*> li	a0,0xff00
0+00d4 <[^>]*> dsll32	a0,a0,0x10
0+00d8 <[^>]*> li	a0,0xf000
0+00dc <[^>]*> dsll32	a0,a0,0x10
0+00e0 <[^>]*> li	a0,-1
0+00e4 <[^>]*> dsrl	a0,a0,0x4
0+00e8 <[^>]*> li	a0,-1
0+00ec <[^>]*> dsrl	a0,a0,0x8
0+00f0 <[^>]*> li	a0,-1
0+00f4 <[^>]*> dsrl	a0,a0,0xc
0+00f8 <[^>]*> li	a0,-1
0+00fc <[^>]*> dsrl	a0,a0,0x10
0+0100 <[^>]*> li	a0,-1
0+0104 <[^>]*> dsrl	a0,a0,0x14
0+0108 <[^>]*> li	a0,-1
0+010c <[^>]*> dsrl	a0,a0,0x18
0+0110 <[^>]*> li	a0,-1
0+0114 <[^>]*> dsrl	a0,a0,0x1c
0+0118 <[^>]*> lui	a0,0xffff
0+011c <[^>]*> dsrl32	a0,a0,0x0
0+0120 <[^>]*> lui	a0,0xfff
0+0124 <[^>]*> ori	a0,a0,0xffff
0+0128 <[^>]*> lui	a0,0xff
0+012c <[^>]*> ori	a0,a0,0xffff
0+0130 <[^>]*> lui	a0,0xf
0+0134 <[^>]*> ori	a0,a0,0xffff
0+0138 <[^>]*> li	a0,0xffff
0+013c <[^>]*> li	a0,4095
0+0140 <[^>]*> li	a0,255
0+0144 <[^>]*> li	a0,15
0+0148 <[^>]*> lui	a0,0x3
0+014c <[^>]*> ori	a0,a0,0xfffc
0+0150 <[^>]*> li	a0,0xffff
0+0154 <[^>]*> dsll	a0,a0,0x1e
0+0158 <[^>]*> li	a0,0xffff
0+015c <[^>]*> dsll32	a0,a0,0x2
0+0160 <[^>]*> li	a0,0xffff
0+0164 <[^>]*> dsll32	a0,a0,0x6
0+0168 <[^>]*> li	a0,-1
0+016c <[^>]*> dsll32	a0,a0,0x0
0+0170 <[^>]*> dsrl	a0,a0,0xa
0+0174 <[^>]*> li	a0,-1
0+0178 <[^>]*> dsll	a0,a0,0x1c
0+017c <[^>]*> dsrl	a0,a0,0xa
0+0180 <[^>]*> li	a0,-1
0+0184 <[^>]*> dsll	a0,a0,0x18
0+0188 <[^>]*> dsrl	a0,a0,0xa
0+018c <[^>]*> lui	a0,0x3f
0+0190 <[^>]*> ori	a0,a0,0xfc03
0+0194 <[^>]*> dsll	a0,a0,0x10
0+0198 <[^>]*> ori	a0,a0,0xffff
0+019c <[^>]*> dsll	a0,a0,0x10
0+01a0 <[^>]*> ori	a0,a0,0xc000
	...
@


1.3
log
@2002-12-27  Chris Demetriou  <cgd@@broadcom.com>

        * gas/mips/mips.exp: Define the notion of an "architecture data
        array," add comments indicating how to add a new architecture and
        suggestions for adding new tests.  Populate the architecture data
        array with many known architectures and convert many tests to
        be run for multiple architectures.
        (mips_arches): New global array.
        (mips_arch_create, mips_arch_list_all, mips_arch_data)
        (mips_arch_displayname, mips_arch_properties)
        (mips_arch_as_flags, mips_arch_objdump_flags, mips_arch_matches)
        (mips_arch_list_matching): New functions to operate on mips_arches.
        (run_dump_test_arch, run_dump_test_arches, run_list_test_arch)
        (run_list_test_arches): New functions.
        (run_list_test): Document and add an optional "test name" argument.
        * gas/mips/abs.d: Remove CPU-specific assembler and objdump flags,
        and CPU names from test names.
        * gas/mips/add.d: Likewise.
        * gas/mips/and.d: Likewise.
        * gas/mips/dli.d: Likewise.
        * gas/mips/jal-empic-elf-2.d: Likewise.
        * gas/mips/jal-empic-elf-3.d: Likewise.
        * gas/mips/jal-empic-elf.d: Likewise.
        * gas/mips/lb-svr4pic.d: Likewise.
        * gas/mips/lb.d: Likewise.
        * gas/mips/mips32.d: Likewise.
        * gas/mips/mips4.d: Likewise.
        * gas/mips/mips64.d: Likewise.
        * gas/mips/rol-hw.d: Likewise.
        * gas/mips/rol.d: Likewise.
        * gas/mips/rol64-hw.d: Likewise.
        * gas/mips/rol64.d: Likewise.
        * gas/mips/elf-jal.d: Likewise.  Also, indicate ELF in test name.
        * gas/mips/mips64-mdmx.d: Tweak printed name to indicate that this
        test uses the -mdmx flag.
        * gas/mips/mips64-mips3d.d: Tweak printed name to indicate that
        this test uses the -mips3d flag.
        * gas/mips/mips64-mips3d-incl.d: New file.
@
text
@d3 1
@


1.2
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses -mmips:4000
a2 1
#as: -mips3
@


1.1
log
@Initial revision
@
text
@d10 105
a114 105
0+0000 <[^>]*> li	\$a0,0
0+0004 <[^>]*> li	\$a0,1
0+0008 <[^>]*> li	\$a0,-1
0+000c <[^>]*> li	\$a0,0x8000
0+0010 <[^>]*> li	\$a0,-32768
0+0014 <[^>]*> lui	\$a0,0x1
0+0018 <[^>]*> lui	\$a0,0x1
0+001c <[^>]*> ori	\$a0,\$a0,0xa5a5
0+0020 <[^>]*> li	\$a0,0x8000
0+0024 <[^>]*> dsll	\$a0,\$a0,0x10
0+0028 <[^>]*> ori	\$a0,\$a0,0x1234
0+002c <[^>]*> lui	\$a0,0xffff
0+0030 <[^>]*> dsrl32	\$a0,\$a0,0x0
0+0034 <[^>]*> lui	\$a0,0xffff
0+0038 <[^>]*> dsrl32	\$a0,\$a0,0x0
0+003c <[^>]*> li	\$a0,-1
0+0040 <[^>]*> li	\$a0,-1
0+0044 <[^>]*> dsrl	\$a0,\$a0,0xc
0+0048 <[^>]*> lui	\$a0,0x8000
0+004c <[^>]*> ori	\$a0,\$a0,0x1234
0+0050 <[^>]*> li	\$a0,-32768
0+0054 <[^>]*> dsll	\$a0,\$a0,0x10
0+0058 <[^>]*> ori	\$a0,\$a0,0x1234
0+005c <[^>]*> dsll	\$a0,\$a0,0x10
0+0060 <[^>]*> ori	\$a0,\$a0,0x5678
0+0064 <[^>]*> lui	\$a0,0x8000
0+0068 <[^>]*> ori	\$a0,\$a0,0x1234
0+006c <[^>]*> dsll	\$a0,\$a0,0x10
0+0070 <[^>]*> ori	\$a0,\$a0,0x5678
0+0074 <[^>]*> dsll	\$a0,\$a0,0x10
0+0078 <[^>]*> li	\$a0,-30875
0+007c <[^>]*> lui	\$a0,0xffff
0+0080 <[^>]*> ori	\$a0,\$a0,0x4321
0+0084 <[^>]*> li	\$a0,-16
0+0088 <[^>]*> li	\$a0,-256
0+008c <[^>]*> li	\$a0,-4096
0+0090 <[^>]*> lui	\$a0,0xffff
0+0094 <[^>]*> lui	\$a0,0xfff0
0+0098 <[^>]*> lui	\$a0,0xff00
0+009c <[^>]*> lui	\$a0,0xf000
0+00a0 <[^>]*> li	\$a0,-1
0+00a4 <[^>]*> dsll32	\$a0,\$a0,0x0
0+00a8 <[^>]*> li	\$a0,-16
0+00ac <[^>]*> dsll32	\$a0,\$a0,0x0
0+00b0 <[^>]*> li	\$a0,-256
0+00b4 <[^>]*> dsll32	\$a0,\$a0,0x0
0+00b8 <[^>]*> li	\$a0,-4096
0+00bc <[^>]*> dsll32	\$a0,\$a0,0x0
0+00c0 <[^>]*> li	\$a0,0xffff
0+00c4 <[^>]*> dsll32	\$a0,\$a0,0x10
0+00c8 <[^>]*> li	\$a0,0xfff0
0+00cc <[^>]*> dsll32	\$a0,\$a0,0x10
0+00d0 <[^>]*> li	\$a0,0xff00
0+00d4 <[^>]*> dsll32	\$a0,\$a0,0x10
0+00d8 <[^>]*> li	\$a0,0xf000
0+00dc <[^>]*> dsll32	\$a0,\$a0,0x10
0+00e0 <[^>]*> li	\$a0,-1
0+00e4 <[^>]*> dsrl	\$a0,\$a0,0x4
0+00e8 <[^>]*> li	\$a0,-1
0+00ec <[^>]*> dsrl	\$a0,\$a0,0x8
0+00f0 <[^>]*> li	\$a0,-1
0+00f4 <[^>]*> dsrl	\$a0,\$a0,0xc
0+00f8 <[^>]*> li	\$a0,-1
0+00fc <[^>]*> dsrl	\$a0,\$a0,0x10
0+0100 <[^>]*> li	\$a0,-1
0+0104 <[^>]*> dsrl	\$a0,\$a0,0x14
0+0108 <[^>]*> li	\$a0,-1
0+010c <[^>]*> dsrl	\$a0,\$a0,0x18
0+0110 <[^>]*> li	\$a0,-1
0+0114 <[^>]*> dsrl	\$a0,\$a0,0x1c
0+0118 <[^>]*> lui	\$a0,0xffff
0+011c <[^>]*> dsrl32	\$a0,\$a0,0x0
0+0120 <[^>]*> lui	\$a0,0xfff
0+0124 <[^>]*> ori	\$a0,\$a0,0xffff
0+0128 <[^>]*> lui	\$a0,0xff
0+012c <[^>]*> ori	\$a0,\$a0,0xffff
0+0130 <[^>]*> lui	\$a0,0xf
0+0134 <[^>]*> ori	\$a0,\$a0,0xffff
0+0138 <[^>]*> li	\$a0,0xffff
0+013c <[^>]*> li	\$a0,4095
0+0140 <[^>]*> li	\$a0,255
0+0144 <[^>]*> li	\$a0,15
0+0148 <[^>]*> lui	\$a0,0x3
0+014c <[^>]*> ori	\$a0,\$a0,0xfffc
0+0150 <[^>]*> li	\$a0,0xffff
0+0154 <[^>]*> dsll	\$a0,\$a0,0x1e
0+0158 <[^>]*> li	\$a0,0xffff
0+015c <[^>]*> dsll32	\$a0,\$a0,0x2
0+0160 <[^>]*> li	\$a0,0xffff
0+0164 <[^>]*> dsll32	\$a0,\$a0,0x6
0+0168 <[^>]*> li	\$a0,-1
0+016c <[^>]*> dsll32	\$a0,\$a0,0x0
0+0170 <[^>]*> dsrl	\$a0,\$a0,0xa
0+0174 <[^>]*> li	\$a0,-1
0+0178 <[^>]*> dsll	\$a0,\$a0,0x1c
0+017c <[^>]*> dsrl	\$a0,\$a0,0xa
0+0180 <[^>]*> li	\$a0,-1
0+0184 <[^>]*> dsll	\$a0,\$a0,0x18
0+0188 <[^>]*> dsrl	\$a0,\$a0,0xa
0+018c <[^>]*> lui	\$a0,0x3f
0+0190 <[^>]*> ori	\$a0,\$a0,0xfc03
0+0194 <[^>]*> dsll	\$a0,\$a0,0x10
0+0198 <[^>]*> ori	\$a0,\$a0,0xffff
0+019c <[^>]*> dsll	\$a0,\$a0,0x10
0+01a0 <[^>]*> ori	\$a0,\$a0,0xc000
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Merge from mainline.
@
text
@d10 105
a114 105
0+0000 <[^>]*> li	a0,0
0+0004 <[^>]*> li	a0,1
0+0008 <[^>]*> li	a0,-1
0+000c <[^>]*> li	a0,0x8000
0+0010 <[^>]*> li	a0,-32768
0+0014 <[^>]*> lui	a0,0x1
0+0018 <[^>]*> lui	a0,0x1
0+001c <[^>]*> ori	a0,a0,0xa5a5
0+0020 <[^>]*> li	a0,0x8000
0+0024 <[^>]*> dsll	a0,a0,0x10
0+0028 <[^>]*> ori	a0,a0,0x1234
0+002c <[^>]*> lui	a0,0xffff
0+0030 <[^>]*> dsrl32	a0,a0,0x0
0+0034 <[^>]*> lui	a0,0xffff
0+0038 <[^>]*> dsrl32	a0,a0,0x0
0+003c <[^>]*> li	a0,-1
0+0040 <[^>]*> li	a0,-1
0+0044 <[^>]*> dsrl	a0,a0,0xc
0+0048 <[^>]*> lui	a0,0x8000
0+004c <[^>]*> ori	a0,a0,0x1234
0+0050 <[^>]*> li	a0,-32768
0+0054 <[^>]*> dsll	a0,a0,0x10
0+0058 <[^>]*> ori	a0,a0,0x1234
0+005c <[^>]*> dsll	a0,a0,0x10
0+0060 <[^>]*> ori	a0,a0,0x5678
0+0064 <[^>]*> lui	a0,0x8000
0+0068 <[^>]*> ori	a0,a0,0x1234
0+006c <[^>]*> dsll	a0,a0,0x10
0+0070 <[^>]*> ori	a0,a0,0x5678
0+0074 <[^>]*> dsll	a0,a0,0x10
0+0078 <[^>]*> li	a0,-30875
0+007c <[^>]*> lui	a0,0xffff
0+0080 <[^>]*> ori	a0,a0,0x4321
0+0084 <[^>]*> li	a0,-16
0+0088 <[^>]*> li	a0,-256
0+008c <[^>]*> li	a0,-4096
0+0090 <[^>]*> lui	a0,0xffff
0+0094 <[^>]*> lui	a0,0xfff0
0+0098 <[^>]*> lui	a0,0xff00
0+009c <[^>]*> lui	a0,0xf000
0+00a0 <[^>]*> li	a0,-1
0+00a4 <[^>]*> dsll32	a0,a0,0x0
0+00a8 <[^>]*> li	a0,-16
0+00ac <[^>]*> dsll32	a0,a0,0x0
0+00b0 <[^>]*> li	a0,-256
0+00b4 <[^>]*> dsll32	a0,a0,0x0
0+00b8 <[^>]*> li	a0,-4096
0+00bc <[^>]*> dsll32	a0,a0,0x0
0+00c0 <[^>]*> li	a0,0xffff
0+00c4 <[^>]*> dsll32	a0,a0,0x10
0+00c8 <[^>]*> li	a0,0xfff0
0+00cc <[^>]*> dsll32	a0,a0,0x10
0+00d0 <[^>]*> li	a0,0xff00
0+00d4 <[^>]*> dsll32	a0,a0,0x10
0+00d8 <[^>]*> li	a0,0xf000
0+00dc <[^>]*> dsll32	a0,a0,0x10
0+00e0 <[^>]*> li	a0,-1
0+00e4 <[^>]*> dsrl	a0,a0,0x4
0+00e8 <[^>]*> li	a0,-1
0+00ec <[^>]*> dsrl	a0,a0,0x8
0+00f0 <[^>]*> li	a0,-1
0+00f4 <[^>]*> dsrl	a0,a0,0xc
0+00f8 <[^>]*> li	a0,-1
0+00fc <[^>]*> dsrl	a0,a0,0x10
0+0100 <[^>]*> li	a0,-1
0+0104 <[^>]*> dsrl	a0,a0,0x14
0+0108 <[^>]*> li	a0,-1
0+010c <[^>]*> dsrl	a0,a0,0x18
0+0110 <[^>]*> li	a0,-1
0+0114 <[^>]*> dsrl	a0,a0,0x1c
0+0118 <[^>]*> lui	a0,0xffff
0+011c <[^>]*> dsrl32	a0,a0,0x0
0+0120 <[^>]*> lui	a0,0xfff
0+0124 <[^>]*> ori	a0,a0,0xffff
0+0128 <[^>]*> lui	a0,0xff
0+012c <[^>]*> ori	a0,a0,0xffff
0+0130 <[^>]*> lui	a0,0xf
0+0134 <[^>]*> ori	a0,a0,0xffff
0+0138 <[^>]*> li	a0,0xffff
0+013c <[^>]*> li	a0,4095
0+0140 <[^>]*> li	a0,255
0+0144 <[^>]*> li	a0,15
0+0148 <[^>]*> lui	a0,0x3
0+014c <[^>]*> ori	a0,a0,0xfffc
0+0150 <[^>]*> li	a0,0xffff
0+0154 <[^>]*> dsll	a0,a0,0x1e
0+0158 <[^>]*> li	a0,0xffff
0+015c <[^>]*> dsll32	a0,a0,0x2
0+0160 <[^>]*> li	a0,0xffff
0+0164 <[^>]*> dsll32	a0,a0,0x6
0+0168 <[^>]*> li	a0,-1
0+016c <[^>]*> dsll32	a0,a0,0x0
0+0170 <[^>]*> dsrl	a0,a0,0xa
0+0174 <[^>]*> li	a0,-1
0+0178 <[^>]*> dsll	a0,a0,0x1c
0+017c <[^>]*> dsrl	a0,a0,0xa
0+0180 <[^>]*> li	a0,-1
0+0184 <[^>]*> dsll	a0,a0,0x18
0+0188 <[^>]*> dsrl	a0,a0,0xa
0+018c <[^>]*> lui	a0,0x3f
0+0190 <[^>]*> ori	a0,a0,0xfc03
0+0194 <[^>]*> dsll	a0,a0,0x10
0+0198 <[^>]*> ori	a0,a0,0xffff
0+019c <[^>]*> dsll	a0,a0,0x10
0+01a0 <[^>]*> ori	a0,a0,0xc000
@


