library ieee;
use ieee.std_logic_1164.all;

entity jk_flop is

	generic 
	(
		DATA_WIDTH : natural := 8;
		ADDR_WIDTH : natural := 6
	);

	port 
	(
		clk	: in std_logic;
		rst	: in std_logic;
		EN	   : in std_logic;
		J	   : in std_logic;
		K	   : in std_logic;
		Q	   : OUT std_logic;
		Qbar	: OUT std_logic		
	);

end entity;

architecture rtl of single_port_ram is
	
	signal Qtemp :std_logic;
	signal EN_JK :std_logic_VECTOR (2 downto 0);

begin

	EN_JK<= EN & J &K;
	
	process(clk)
	begin
	if(rising_edge(clk)) then
		if(we = '1') then
			ram(addr) <= data;
		end if;

		-- Register the address for reading
		addr_reg <= addr;
	end if;
	end process;

	q <= ram(addr_reg);

end rtl;
