
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.176 ; gain = 48.609 ; free physical = 875 ; free virtual = 2487
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_1/system_axi_bram_ctrl_0_bram_1.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0.dcp' for cell 'system_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.dcp' for cell 'system_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/system_axi_smc_1_0.dcp' for cell 'system_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.dcp' for cell 'system_i/rst_ps7_0_140M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.214260 which will be rounded to 0.214 to ensure it is an integer multiple of 1 picosecond [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'system_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'system_i/axi_cdma_0/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/bd_2721_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/bd_2721_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/bd_2721_psr_aclk_0.xdc] for cell 'system_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_1/bd_2721_psr_aclk_0.xdc] for cell 'system_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 386 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 373 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1555.348 ; gain = 420.172 ; free physical = 449 ; free virtual = 2095
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.355 ; gain = 48.008 ; free physical = 443 ; free virtual = 2088
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 34 inverter(s) to 217 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1268d4e2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 133 ; free virtual = 1736
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 141 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 19b012019

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 127 ; free virtual = 1749
INFO: [Opt 31-389] Phase Constant propagation created 306 cells and removed 2720 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1938fdf1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 190 ; free virtual = 1741
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3995 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1938fdf1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 152 ; free virtual = 1730
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1938fdf1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 174 ; free virtual = 1728
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 158 ; free virtual = 1728
Ending Logic Optimization Task | Checksum: 1938fdf1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 156 ; free virtual = 1726

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 143ea53c3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2063.848 ; gain = 0.000 ; free physical = 155 ; free virtual = 1725
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2063.848 ; gain = 508.500 ; free physical = 155 ; free virtual = 1725
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2087.859 ; gain = 0.000 ; free physical = 151 ; free virtual = 1725
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.863 ; gain = 8.004 ; free physical = 149 ; free virtual = 1716
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2095.863 ; gain = 0.000 ; free physical = 143 ; free virtual = 1710
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: faebb583

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2095.863 ; gain = 0.000 ; free physical = 143 ; free virtual = 1710
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2095.863 ; gain = 0.000 ; free physical = 147 ; free virtual = 1714

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b00727c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.863 ; gain = 0.000 ; free physical = 124 ; free virtual = 1696

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 238f1b1e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.547 ; gain = 7.684 ; free physical = 143 ; free virtual = 1653

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 238f1b1e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.547 ; gain = 7.684 ; free physical = 141 ; free virtual = 1654
Phase 1 Placer Initialization | Checksum: 238f1b1e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.547 ; gain = 7.684 ; free physical = 141 ; free virtual = 1654

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 193e4d65b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 141 ; free virtual = 1642

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 193e4d65b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 141 ; free virtual = 1642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22053da3a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 145 ; free virtual = 1648

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2b69ceea1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 144 ; free virtual = 1647

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2252a4e0a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 144 ; free virtual = 1647

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23e28c78e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 145 ; free virtual = 1647

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 186037940

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 150 ; free virtual = 1653

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1eca25c2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 150 ; free virtual = 1653

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1eca25c2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 150 ; free virtual = 1653
Phase 3 Detail Placement | Checksum: 1eca25c2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2127.559 ; gain = 31.695 ; free physical = 150 ; free virtual = 1653

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a59a2931

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a59a2931

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 129 ; free virtual = 1653
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.909. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fd5ee00e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 130 ; free virtual = 1660
Phase 4.1 Post Commit Optimization | Checksum: 1fd5ee00e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 123 ; free virtual = 1666

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fd5ee00e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 121 ; free virtual = 1669

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fd5ee00e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 121 ; free virtual = 1669

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 158770b05

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 121 ; free virtual = 1669
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158770b05

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 121 ; free virtual = 1669
Ending Placer Task | Checksum: e3a46c72

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 131 ; free virtual = 1678
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2136.551 ; gain = 40.688 ; free physical = 131 ; free virtual = 1678
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.551 ; gain = 0.000 ; free physical = 126 ; free virtual = 1667
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.551 ; gain = 0.000 ; free physical = 129 ; free virtual = 1660
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2136.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 1651
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2136.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 1658
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2136.551 ; gain = 0.000 ; free physical = 123 ; free virtual = 1654
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d188db05 ConstDB: 0 ShapeSum: 121b916d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b6722698

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2198.551 ; gain = 61.000 ; free physical = 107 ; free virtual = 1537

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b6722698

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2198.551 ; gain = 61.000 ; free physical = 150 ; free virtual = 1545

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b6722698

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.551 ; gain = 61.000 ; free physical = 133 ; free virtual = 1529

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b6722698

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.551 ; gain = 61.000 ; free physical = 133 ; free virtual = 1530
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 247c156d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 150 ; free virtual = 1520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.155  | TNS=0.000  | WHS=-0.187 | THS=-480.251|

Phase 2 Router Initialization | Checksum: 20a670d36

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 148 ; free virtual = 1511

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 142232eda

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 145 ; free virtual = 1509

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1089
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.911  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11a93db2e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 141 ; free virtual = 1501

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.911  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e5cf1dfd

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 140 ; free virtual = 1500
Phase 4 Rip-up And Reroute | Checksum: 1e5cf1dfd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 140 ; free virtual = 1500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 281ebeec1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 139 ; free virtual = 1499
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.911  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 281ebeec1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 139 ; free virtual = 1500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 281ebeec1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 139 ; free virtual = 1500
Phase 5 Delay and Skew Optimization | Checksum: 281ebeec1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 139 ; free virtual = 1499

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bd7e5656

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 134 ; free virtual = 1496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.911  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb2916a9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 134 ; free virtual = 1496
Phase 6 Post Hold Fix | Checksum: 1cb2916a9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 134 ; free virtual = 1496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.0366 %
  Global Horizontal Routing Utilization  = 6.29228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 255c30843

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 134 ; free virtual = 1496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 255c30843

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 134 ; free virtual = 1496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 248daa9b0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 129 ; free virtual = 1493

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.911  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 248daa9b0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 129 ; free virtual = 1494
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.551 ; gain = 70.000 ; free physical = 146 ; free virtual = 1511

Routing Is Done.
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2207.551 ; gain = 71.000 ; free physical = 146 ; free virtual = 1511
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 1505
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.789 ; gain = 70.238 ; free physical = 118 ; free virtual = 1458
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2277.789 ; gain = 0.000 ; free physical = 126 ; free virtual = 1417
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.832 ; gain = 61.043 ; free physical = 140 ; free virtual = 1382
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Memdata 28-165] The reference name: system_i_axi_bram_ctrl_0_bram was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: /home/demian/UPM/ISPR/Labs/lab4/lab4.runs/impl_4/system_wrapper_bd.bmm
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
87 Infos, 25 Warnings, 3 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2663.238 ; gain = 324.406 ; free physical = 413 ; free virtual = 1432
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 13:08:34 2018...
