
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.9.2009 (Core)' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Sun Dec 20 21:34:51 2020
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/testbench/img_proc/roberts_cross/tb_top.sv'
Parsing included file 'params.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/testbench/img_proc/roberts_cross/tb_top.sv'.
Parsing design file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/testbench/img_proc/roberts_cross/dsc_serial_roberts_cross_tb.sv'
Parsing design file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/dsc_serial_roberts_cross.v'
Parsing design file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/counters.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/adders.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/adders.vh'.
Back to file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/sng.vh'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/counters.vh'.
Back to file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/sng.vh'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/lfsr.vh'.
Back to file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/sng.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'.
Parsing included file '/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/cas.vh'.
Back to file '/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/rtl/modules.v'.
Top Level Modules:
       tb_top
       par_acc_4lanes
       par_acc_8lanes
       par_acc_16lanes
       par_acc_32lanes
       sng_dsc
       sng_dsc_max
       sng_dsc_min
       sng_sc_8bit
       CAS

Warning-[AOUP] Attempt to override undefined parameter
/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/testbench/img_proc/roberts_cross/tb_top.sv, 47
  Attempting to override undefined parameter "NUM_INPUTS", will ignore it.

TimeScale is 1 ns / 100 ps

Warning-[PCWM-W] Port connection width mismatch
/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/testbench/img_proc/roberts_cross/tb_top.sv, 56
"counter #($unit::WXIP1, 1) cycle_counter( .clk (gclk),  .rst (rst),  .en (en),  .countval (cycle_count),  .overflow (cycle_count_overflow));"
  The following 18-bit expression is connected to 17-bit port "countval" of 
  module "counter", instance "cycle_counter".
  Expression: cycle_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh, 54
"counter_input_sat #(WIDTH) ctr( .clk (clk),  .rst (rst),  .en (ctr_en),  .data_in (par_acc_int),  .countval (countval),  .overflow (overflow));"
  The following 2-bit expression is connected to 8-bit port "data_in" of 
  module "counter_input_sat", instance "ctr".
  Expression: par_acc_int
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh, 100
"counter_input #(WIDTH) ctr( .clk (clk),  .rst (rst),  .en (ctr_en),  .data_in (par_acc_int),  .countval (countval),  .overflow (overflow));"
  The following 3-bit expression is connected to 4-bit port "data_in" of 
  module "counter_input", instance "ctr".
  Expression: par_acc_int
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh, 213
"counter_input #(WIDTH) ctr( .clk (clk),  .rst (rst),  .en (ctr_en),  .data_in (par_acc_int),  .countval (countval),  .overflow (overflow));"
  The following 6-bit expression is connected to 4-bit port "data_in" of 
  module "counter_input", instance "ctr".
  Expression: par_acc_int
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/parallel_acc.vh, 298
"counter_input #(WIDTH) ctr( .clk (clk),  .rst (rst),  .en (ctr_en),  .data_in (par_acc_int),  .countval (countval),  .overflow (overflow));"
  The following 7-bit expression is connected to 4-bit port "data_in" of 
  module "counter_input", instance "ctr".
  Expression: par_acc_int
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ecelrc/students/agroszewski/ut_phd_research/dsc/arch_sweep/rtl/include/sng.vh, 186
"lfsr16 #(FLAVOR) ctr( .clk (clk),  .rst (rst),  .en (en),  .countval (ctr_out),  .overflow (ctr_overflow));"
  The following 4-bit expression is connected to 32-bit port "countval" of 
  module "lfsr16", instance "ctr".
  Expression: ctr_out
  	use +lint=PCWM for more details

Starting vcs inline pass...
12 modules and 0 UDP read.
recompiling module tb_top
recompiling module parallel_ctr_4in
recompiling module par_acc_4lanes
recompiling module par_acc_8lanes
recompiling module par_acc_16lanes
recompiling module par_acc_32lanes
recompiling module sng_dsc
recompiling module sng_dsc_max
recompiling module sng_dsc_min
recompiling module sng_sc_8bit
recompiling module CAS
All of 13 modules done
make[1]: Entering directory `/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/img_proc_build/roberts_cross/dsc_serial/csrc'
make[1]: Leaving directory `/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/img_proc_build/roberts_cross/dsc_serial/csrc'
make[1]: Entering directory `/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/img_proc_build/roberts_cross/dsc_serial/csrc'
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../dsc_serial_roberts_cross ]; then chmod -x ../dsc_serial_roberts_cross; fi
g++  -o ../dsc_serial_roberts_cross   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/dsc_serial_roberts_cross.daidir/ -Wl,-rpath=./dsc_serial_roberts_cross.daidir/ -Wl,-rpath='$ORIGIN'/dsc_serial_roberts_cross.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _38053_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../dsc_serial_roberts_cross up to date
make[1]: Leaving directory `/misc/scratch/ajgrosze/ut_phd_research/dsc/arch_sweep/img_proc_build/roberts_cross/dsc_serial/csrc'
CPU time: .362 seconds to compile + .366 seconds to elab + .186 seconds to link
