<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the information about all compile points from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="4" name="Compile Points Summary">
<row>
<data>Name</data>
<data>Status</data>
<data>Reason</data>
<data>Real Time</data>
<data>CPU Time</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:14s</data>
<data>0h:00m:15s</data>
</row>
<row>
<data>
<value>BaseDesign</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign\BaseDesign.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:22s</data>
<data>0h:00m:22s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:46s</data>
<data>0h:00m:45s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:48s</data>
<data>0h:00m:47s</data>
</row>
<row>
<data>
<value>COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:10s</data>
<data>0h:00m:10s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:55s</data>
<data>0h:00m:54s</data>
</row>
</report_table>
