@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_0(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_0(verilog) instance wr_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_1(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_1(verilog) instance wr_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_2(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_2(verilog) instance wr_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_3(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_3(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_4(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_4(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_5(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_5(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_6(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_6(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_7(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_7(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_8(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_8(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_9(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_9(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_10(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_10(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_11(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_11(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_12(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_12(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_13(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_13(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_14(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_14(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_15(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_15(verilog) instance wr_mem_counter[9:0] 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF794 |RAM disp_mem_1.mem required 80 registers during mapping 
@N: MF794 |RAM trelis_mem_D.mem[7:0] required 450680 registers during mapping 
