Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO.ip --synthesis=VHDL --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO --family="Cyclone 10 GX" --part=10CX105YF672E5G
: FIFO.fifo_0: Targeting device family: Cyclone 10 GX.
: FIFO.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: FIFO.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: FIFO.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: FIFO.fifo_0: Embedded set_false_path assignment is disabled.
Info: FIFO: "Transforming system: FIFO"
Info: FIFO: "Naming system components in system: FIFO"
Info: FIFO: "Processing generation queue"
Info: FIFO: "Generating: FIFO"
Info: FIFO: "Generating: FIFO_fifo_181_73iislq"
Info: FIFO: Done "FIFO" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FIFO. No files generated.
Info: Finished: Generate IP Core Documentation
