// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pqcrystals_dilithium_5_HH_
#define _pqcrystals_dilithium_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pqcrystals_dilithium_15.h"
#include "pqcrystals_dilithium_14.h"
#include "pqcrystals_dilithhbi.h"

namespace ap_rtl {

struct pqcrystals_dilithium_5 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > w_coeffs_address0;
    sc_out< sc_logic > w_coeffs_ce0;
    sc_out< sc_logic > w_coeffs_we0;
    sc_out< sc_lv<32> > w_coeffs_d0;
    sc_in< sc_lv<32> > w_coeffs_q0;
    sc_out< sc_lv<10> > w_coeffs_address1;
    sc_out< sc_logic > w_coeffs_ce1;
    sc_out< sc_logic > w_coeffs_we1;
    sc_out< sc_lv<32> > w_coeffs_d1;
    sc_in< sc_lv<4> > w_coeffs_offset;
    sc_out< sc_lv<12> > u_vec_coeffs_address0;
    sc_out< sc_logic > u_vec_coeffs_ce0;
    sc_in< sc_lv<23> > u_vec_coeffs_q0;
    sc_out< sc_lv<12> > u_vec_coeffs_address1;
    sc_out< sc_logic > u_vec_coeffs_ce1;
    sc_in< sc_lv<23> > u_vec_coeffs_q1;
    sc_in< sc_lv<4> > u_vec_coeffs_offset;
    sc_out< sc_lv<10> > v_vec_coeffs_address0;
    sc_out< sc_logic > v_vec_coeffs_ce0;
    sc_in< sc_lv<32> > v_vec_coeffs_q0;
    sc_out< sc_lv<10> > v_vec_coeffs_address1;
    sc_out< sc_logic > v_vec_coeffs_ce1;
    sc_in< sc_lv<32> > v_vec_coeffs_q1;


    // Module declarations
    pqcrystals_dilithium_5(sc_module_name name);
    SC_HAS_PROCESS(pqcrystals_dilithium_5);

    ~pqcrystals_dilithium_5();

    sc_trace_file* mVcdFile;

    pqcrystals_dilithhbi* t_coeffs_U;
    pqcrystals_dilithium_15* grp_pqcrystals_dilithium_15_fu_104;
    pqcrystals_dilithium_14* grp_pqcrystals_dilithium_14_fu_116;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > trunc_ln140_fu_128_p1;
    sc_signal< sc_lv<2> > trunc_ln140_reg_200;
    sc_signal< sc_lv<2> > trunc_ln140_1_fu_133_p1;
    sc_signal< sc_lv<2> > trunc_ln140_1_reg_205;
    sc_signal< sc_lv<12> > tmp_fu_138_p3;
    sc_signal< sc_lv<12> > tmp_reg_211;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_ap_ready;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_ap_done;
    sc_signal< sc_lv<9> > i_2_fu_157_p2;
    sc_signal< sc_lv<9> > i_2_reg_222;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > w_coeffs_addr_reg_227;
    sc_signal< sc_lv<1> > icmp_ln87_fu_151_p2;
    sc_signal< sc_lv<3> > i_fu_182_p2;
    sc_signal< sc_lv<8> > t_coeffs_address0;
    sc_signal< sc_logic > t_coeffs_ce0;
    sc_signal< sc_logic > t_coeffs_we0;
    sc_signal< sc_lv<32> > t_coeffs_q0;
    sc_signal< sc_logic > t_coeffs_ce1;
    sc_signal< sc_logic > t_coeffs_we1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_ap_start;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_ap_done;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_ap_idle;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_ap_ready;
    sc_signal< sc_lv<8> > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_ce0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_we0;
    sc_signal< sc_lv<32> > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_d0;
    sc_signal< sc_lv<8> > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_ce1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_we1;
    sc_signal< sc_lv<32> > grp_pqcrystals_dilithium_15_fu_104_c_coeffs_d1;
    sc_signal< sc_lv<12> > grp_pqcrystals_dilithium_15_fu_104_a_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_a_coeffs_ce0;
    sc_signal< sc_lv<12> > grp_pqcrystals_dilithium_15_fu_104_a_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_a_coeffs_ce1;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_15_fu_104_b_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_b_coeffs_ce0;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_15_fu_104_b_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_b_coeffs_ce1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_ap_start;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_ap_idle;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_ce0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_we0;
    sc_signal< sc_lv<32> > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_d0;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_ce1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_we1;
    sc_signal< sc_lv<32> > grp_pqcrystals_dilithium_14_fu_116_c_coeffs_d1;
    sc_signal< sc_lv<12> > grp_pqcrystals_dilithium_14_fu_116_a_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_a_coeffs_ce0;
    sc_signal< sc_lv<12> > grp_pqcrystals_dilithium_14_fu_116_a_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_a_coeffs_ce1;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_14_fu_116_b_coeffs_address0;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_b_coeffs_ce0;
    sc_signal< sc_lv<10> > grp_pqcrystals_dilithium_14_fu_116_b_coeffs_address1;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_b_coeffs_ce1;
    sc_signal< sc_lv<3> > i_0_reg_81;
    sc_signal< sc_lv<9> > i_0_i_reg_93;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_15_fu_104_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln141_fu_145_p2;
    sc_signal< sc_logic > grp_pqcrystals_dilithium_14_fu_116_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln88_2_fu_177_p1;
    sc_signal< sc_lv<64> > zext_ln88_fu_163_p1;
    sc_signal< sc_lv<32> > add_ln88_fu_188_p2;
    sc_signal< sc_lv<12> > zext_ln88_1_fu_168_p1;
    sc_signal< sc_lv<12> > add_ln88_1_fu_172_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_state5;
    static const sc_lv<6> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln88_1_fu_172_p2();
    void thread_add_ln88_fu_188_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_pqcrystals_dilithium_14_fu_116_ap_start();
    void thread_grp_pqcrystals_dilithium_15_fu_104_ap_start();
    void thread_i_2_fu_157_p2();
    void thread_i_fu_182_p2();
    void thread_icmp_ln141_fu_145_p2();
    void thread_icmp_ln87_fu_151_p2();
    void thread_t_coeffs_address0();
    void thread_t_coeffs_ce0();
    void thread_t_coeffs_ce1();
    void thread_t_coeffs_we0();
    void thread_t_coeffs_we1();
    void thread_tmp_fu_138_p3();
    void thread_trunc_ln140_1_fu_133_p1();
    void thread_trunc_ln140_fu_128_p1();
    void thread_u_vec_coeffs_address0();
    void thread_u_vec_coeffs_address1();
    void thread_u_vec_coeffs_ce0();
    void thread_u_vec_coeffs_ce1();
    void thread_v_vec_coeffs_address0();
    void thread_v_vec_coeffs_address1();
    void thread_v_vec_coeffs_ce0();
    void thread_v_vec_coeffs_ce1();
    void thread_w_coeffs_address0();
    void thread_w_coeffs_address1();
    void thread_w_coeffs_ce0();
    void thread_w_coeffs_ce1();
    void thread_w_coeffs_d0();
    void thread_w_coeffs_d1();
    void thread_w_coeffs_we0();
    void thread_w_coeffs_we1();
    void thread_zext_ln88_1_fu_168_p1();
    void thread_zext_ln88_2_fu_177_p1();
    void thread_zext_ln88_fu_163_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
