[
    {
        "Instruction": "AAA",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "AAD8i8",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "AAM8i8",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "AAS",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ABS_F",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ABS_Fp32",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ABS_Fp64",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ABS_Fp80",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ACQUIRE_MOV16rm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ACQUIRE_MOV32rm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ACQUIRE_MOV64rm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ACQUIRE_MOV8rm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ADC16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADC16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADC32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADC64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADC8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADC8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADC8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADCX32rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "ADCX32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADCX64rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "ADCX64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16ri8_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16ri_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADD16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16rr_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32ri8_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32ri_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADD32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32rr_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64ri32_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64ri8_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADD64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64rr_DB",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "ADD8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ADD8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADD8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADDPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSUBPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSUBPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADDSUBPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ADDSUBPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADD_F32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_F64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FI16m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FI32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FPrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADD_FST0r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADD_Fp32",
        "SchedRW": "?"
    },
    {
        "Instruction": "ADD_Fp32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_Fp64",
        "SchedRW": "?"
    },
    {
        "Instruction": "ADD_Fp64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_Fp64m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_Fp80",
        "SchedRW": "?"
    },
    {
        "Instruction": "ADD_Fp80m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_Fp80m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI16m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI16m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI16m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI32m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI32m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FpI32m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ADD_FrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ADJCALLSTACKDOWN32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADJCALLSTACKDOWN64",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADJCALLSTACKUP32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADJCALLSTACKUP64",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADOX32rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "ADOX32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ADOX64rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "ADOX64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AESDECLASTrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "AESDECLASTrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "AESDECrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "AESDECrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "AESENCLASTrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "AESENCLASTrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "AESENCrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "AESENCrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "AESIMCrm",
        "SchedRW": "[WriteAESIMCLd]"
    },
    {
        "Instruction": "AESIMCrr",
        "SchedRW": "[WriteAESIMC]"
    },
    {
        "Instruction": "AESKEYGENASSIST128rm",
        "SchedRW": "[WriteAESKeyGenLd]"
    },
    {
        "Instruction": "AESKEYGENASSIST128rr",
        "SchedRW": "[WriteAESKeyGen]"
    },
    {
        "Instruction": "AND16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "AND16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "AND32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "AND64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "AND8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "AND8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "AND8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ANDN32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDN32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ANDN64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDN64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ANDNPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDNPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ANDNPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDNPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ANDPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ANDPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ANDPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ANNOTATION_LABEL",
        "SchedRW": "?"
    },
    {
        "Instruction": "ARPL16mr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "ARPL16rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "AVX1_SETALLONES",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX2_SETALLONES",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_128_SET0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_256_SET0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_512_SET0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_512_SETALLONES",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_512_SEXT_MASK_32",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "AVX512_512_SEXT_MASK_64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "AVX512_FsFLD0SD",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX512_FsFLD0SS",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "AVX_SET0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "BEXTR32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BEXTR32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BEXTR64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BEXTR64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BEXTRI32mi",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BEXTRI32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BEXTRI64mi",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BEXTRI64ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCFILL32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCFILL32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCFILL64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCFILL64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCI32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCI32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCI64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCI64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCIC32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCIC32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCIC64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCIC64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCMSK32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCMSK32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCMSK64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCMSK64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCS32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCS32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLCS64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLCS64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLENDPDrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "BLENDPDrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "BLENDPSrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "BLENDPSrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "BLENDVPDrm0",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "BLENDVPDrr0",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "BLENDVPSrm0",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "BLENDVPSrr0",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "BLSFILL32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSFILL32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSFILL64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSFILL64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSI32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSI32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSI64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSI64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSIC32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSIC32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSIC64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSIC64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSMSK32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSMSK32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSMSK64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSMSK64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSR32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSR32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BLSR64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BLSR64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BNDCL32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCL32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCL64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCL64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCN32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCN32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCN64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCN64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCU32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCU32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCU64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDCU64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDLDXrm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMK32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMK64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVMR32mr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVMR64mr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVMRrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVRM32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVRM64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDMOVRMrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BNDSTXmr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BOUNDS16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BOUNDS32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "BSF16rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSF16rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSF32rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSF32rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSF64rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSF64rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSR16rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSR16rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSR32rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSR32rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSR64rm",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "BSR64rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "BSWAP32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BSWAP64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT16mi8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT16mr",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "BT16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT32mi8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT32mr",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "BT32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT64mi8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT64mr",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "BT64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BT64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTC64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTC64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTR64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTR64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "BTS64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BTS64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BUNDLE",
        "SchedRW": "?"
    },
    {
        "Instruction": "BZHI32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BZHI32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "BZHI64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "BZHI64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CALL16m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "CALL16r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALL32m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "CALL32r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALL64m",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALL64pcrel32",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALL64r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALLpcrel16",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CALLpcrel32",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "CATCHPAD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CATCHRET",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CBW",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CDQ",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CDQE",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CFI_INSTRUCTION",
        "SchedRW": "?"
    },
    {
        "Instruction": "CHS_F",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "CHS_Fp32",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "CHS_Fp64",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "CHS_Fp80",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "CLAC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CLC",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CLD",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CLEANUPRET",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CLFLUSH",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "CLFLUSHOPT",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "CLGI",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CLI",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CLRSSBSY",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CLTS",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CLWB",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "CLZERO",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CLZEROr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CMC",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVA16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVA16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVA32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVA32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVA64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVA64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVAE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVAE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVAE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVAE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVAE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVAE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVB16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVB16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVB32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVB32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVB64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVB64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVBE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVBE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVBE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVBE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVBE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVBE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVBE_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVBE_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVBE_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVBE_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVB_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVB_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVB_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVB_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVE_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVE_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVE_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVE_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVG16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVG16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVG32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVG32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVG64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVG64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVGE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVGE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVGE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVGE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVGE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVGE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVL16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVL16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVL32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVL32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVL64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVL64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVLE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVLE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVLE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVLE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVLE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVLE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNBE_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNBE_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNBE_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNBE_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNB_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNB_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNB_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNB_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNE16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNE16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNE32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNE32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNE64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNE64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNE_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNE_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNE_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNE_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNO16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNO16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNO32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNO32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNO64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNO64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNP16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNP16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNP32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNP32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNP64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNP64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNP_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNP_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNP_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNP_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVNS16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNS16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNS32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNS32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVNS64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVNS64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVO16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVO16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVO32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVO32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVO64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVO64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVP16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVP16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVP32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVP32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVP64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVP64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVP_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVP_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVP_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVP_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMOVS16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVS16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVS32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVS32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOVS64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMOVS64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMOV_FR128",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_FR32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_FR64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_GR16",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_GR32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_GR8",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_RFP32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_RFP64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_RFP80",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V16F32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V16I1",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V2F64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V2I64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V32I1",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V4F32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V4F64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V4I64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V64I1",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V8F32",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V8F64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V8I1",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMOV_V8I64",
        "SchedRW": "?"
    },
    {
        "Instruction": "CMP16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMP16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMP32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMP64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMP8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "CMP8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMP8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMPPDrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPPDrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPPDrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPPDrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPPSrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPPSrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPPSrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPPSrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSB",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "CMPSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSDrm_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSDrr_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSL",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "CMPSQ",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "CMPSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSSrm_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CMPSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSSrr_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CMPSW",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "CMPXCHG16B",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG16rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMPXCHG32rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMPXCHG64rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CMPXCHG8B",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG8rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "CMPXCHG8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "COMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "COMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "COMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COMP_FST0r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COM_FIPr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COM_FIr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COM_FST0r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "COPY",
        "SchedRW": "?"
    },
    {
        "Instruction": "COPY_TO_REGCLASS",
        "SchedRW": "?"
    },
    {
        "Instruction": "COS_F",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "COS_Fp32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "COS_Fp64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "COS_Fp80",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "CPUID",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "CQO",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CRC32r32m16",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CRC32r32m32",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CRC32r32m8",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CRC32r32r16",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CRC32r32r32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CRC32r32r8",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CRC32r64m64",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CRC32r64m8",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "CRC32r64r64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CRC32r64r8",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "CS_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "CVTDQ2PDrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTDQ2PDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTDQ2PSrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTDQ2PSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTPD2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTPD2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTPD2PSrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "CVTPD2PSrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTPS2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTPS2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTPS2PDrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "CVTPS2PDrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTSD2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTSD2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTSD2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTSD2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTSD2SSrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "CVTSD2SSrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSD2SSrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTSD2SSrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTSI2SDrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTSI2SDrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSI2SDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI2SDrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI2SSrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTSI2SSrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSI2SSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI2SSrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI642SDrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTSI642SDrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSI642SDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI642SDrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI642SSrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "CVTSI642SSrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSI642SSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSI642SSrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "CVTSS2SDrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "CVTSS2SDrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "CVTSS2SDrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTSS2SDrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "CVTSS2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTSS2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTSS2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTSS2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTPD2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTPD2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTPS2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTPS2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSD2SI64rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSD2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSD2SI64rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSD2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSD2SIrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSD2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSD2SIrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSD2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSS2SI64rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSS2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSS2SI64rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSS2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSS2SIrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSS2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "CVTTSS2SIrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CVTTSS2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "CWD",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "CWDE",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DAA",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "DAS",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "DATA16_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "DATA32_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "DBG_VALUE",
        "SchedRW": "?"
    },
    {
        "Instruction": "DEC16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "DEC16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DEC16r_alt",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DEC32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "DEC32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DEC32r_alt",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DEC64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "DEC64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DEC8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "DEC8r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "DIV16m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIV16r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "DIV32m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIV32r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "DIV64m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIV64r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "DIV8m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIV8r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "DIVPDrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVPDrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVPSrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVPSrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVR_F32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_F64m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FI16m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FI32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FPrST0",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVR_FST0r",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVR_Fp32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_Fp64m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_Fp64m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_Fp80m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_Fp80m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI16m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI16m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI16m80",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI32m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI32m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FpI32m80",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIVR_FrST0",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVSDrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVSDrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVSDrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVSDrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVSSrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVSSrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "DIVSSrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIVSSrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIV_F32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_F64m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FI16m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FI32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FPrST0",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIV_FST0r",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DIV_Fp32",
        "SchedRW": "?"
    },
    {
        "Instruction": "DIV_Fp32m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_Fp64",
        "SchedRW": "?"
    },
    {
        "Instruction": "DIV_Fp64m",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_Fp64m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_Fp80",
        "SchedRW": "?"
    },
    {
        "Instruction": "DIV_Fp80m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_Fp80m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI16m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI16m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI16m80",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI32m32",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI32m64",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FpI32m80",
        "SchedRW": "[WriteFDivLd]"
    },
    {
        "Instruction": "DIV_FrST0",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "DPPDrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "DPPDrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "DPPSrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "DPPSrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "DS_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "EH_LABEL",
        "SchedRW": "?"
    },
    {
        "Instruction": "EH_RESTORE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_RETURN",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_RETURN64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_SjLj_LongJmp32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_SjLj_LongJmp64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_SjLj_SetJmp32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_SjLj_SetJmp64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "EH_SjLj_Setup",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "ENCLS",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "ENCLU",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "ENTER",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "ES_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "EXTRACTPSmr",
        "SchedRW": "[WriteFBlendLd, WriteRMW]"
    },
    {
        "Instruction": "EXTRACTPSrr",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "EXTRACT_SUBREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "EXTRQ",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "EXTRQI",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "F2XM1",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FARCALL16i",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FARCALL16m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "FARCALL32i",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FARCALL32m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "FARCALL64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FARJMP16i",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FARJMP16m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "FARJMP32i",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FARJMP32m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "FARJMP64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "FAULTING_OP",
        "SchedRW": "?"
    },
    {
        "Instruction": "FBLDm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FBSTPm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FCOM32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FCOM64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FCOMP32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FCOMP64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FCOMPP",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FDECSTP",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FEMMS",
        "SchedRW": "?"
    },
    {
        "Instruction": "FENTRY_CALL",
        "SchedRW": "?"
    },
    {
        "Instruction": "FFREE",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FFREEP",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FICOM16m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FICOM32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FICOMP16m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FICOMP32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "FINCSTP",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDCW16m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "FLDENVm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDL2E",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDL2T",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDLG2",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDLN2",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FLDPI",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FNCLEX",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FNINIT",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FNOP",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FNSTCW16m",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "FNSTSW16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "FNSTSWm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FP32_TO_INT16_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP32_TO_INT32_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP32_TO_INT64_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP64_TO_INT16_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP64_TO_INT32_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP64_TO_INT64_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP80_TO_INT16_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP80_TO_INT32_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FP80_TO_INT64_IN_MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "FPATAN",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FPREM",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FPREM1",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FPTAN",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FRNDINT",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FRSTORm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FSAVEm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FSCALE",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FSINCOS",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FSTENVm",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FS_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "FXAM",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FXRSTOR",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FXRSTOR64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FXSAVE",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FXSAVE64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FXTRACT",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FYL2X",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FYL2XP1",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "FsFLD0SD",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "FsFLD0SS",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "GC_LABEL",
        "SchedRW": "?"
    },
    {
        "Instruction": "GETSEC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEINVQBrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "GF2P8AFFINEQBrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8AFFINEQBrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GF2P8MULBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "GF2P8MULBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "GS_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "G_ADD",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_AND",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ANYEXT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ASHR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_ADD",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_AND",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_MAX",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_MIN",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_NAND",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_OR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_SUB",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_UMAX",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_UMIN",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_XCHG",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMICRMW_XOR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMIC_CMPXCHG",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ATOMIC_CMPXCHG_WITH_SUCCESS",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_BITCAST",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_BR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_BRCOND",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_BRINDIRECT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_BSWAP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_CONSTANT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_EXTRACT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_EXTRACT_VECTOR_ELT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FADD",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FCMP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FCONSTANT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FDIV",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FEXP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FEXP2",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FLOG",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FLOG2",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FMA",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FMUL",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FNEG",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FPEXT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FPOW",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FPTOSI",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FPTOUI",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FPTRUNC",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FRAME_INDEX",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FREM",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_FSUB",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_GEP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_GLOBAL_VALUE",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ICMP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_IMPLICIT_DEF",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_INSERT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_INSERT_VECTOR_ELT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_INTRINSIC",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_INTRINSIC_W_SIDE_EFFECTS",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_INTTOPTR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_LOAD",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_LSHR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_MERGE_VALUES",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_MUL",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_OR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_PHI",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_PTRTOINT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_PTR_MASK",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SADDO",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SDIV",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SELECT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SEXT",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SHL",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SHUFFLE_VECTOR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SITOFP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SMULH",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SMULO",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SREM",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SSUBO",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_STORE",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_SUB",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_TRUNC",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UADDE",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UDIV",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UITOFP",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UMULH",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UMULO",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UNMERGE_VALUES",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_UREM",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_USUBE",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_VAARG",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_VASTART",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_XOR",
        "SchedRW": "?"
    },
    {
        "Instruction": "G_ZEXT",
        "SchedRW": "?"
    },
    {
        "Instruction": "HADDPDrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "HADDPDrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "HADDPSrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "HADDPSrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "HLT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "HSUBPDrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "HSUBPDrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "HSUBPSrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "HSUBPSrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "IDIV16m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IDIV16r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "IDIV32m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IDIV32r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "IDIV64m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IDIV64r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "IDIV8m",
        "SchedRW": "[WriteIDivLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IDIV8r",
        "SchedRW": "[WriteIDiv]"
    },
    {
        "Instruction": "ILD_F16m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_F32m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_F64m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp16m32",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp16m64",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp16m80",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp32m32",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp32m64",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp32m80",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp64m32",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp64m64",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "ILD_Fp64m80",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "IMPLICIT_DEF",
        "SchedRW": "?"
    },
    {
        "Instruction": "IMUL16m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL16r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL16rm",
        "SchedRW": "[WriteIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL16rmi",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL16rmi8",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL16rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL16rri",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL16rri8",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL32m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL32r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL32rm",
        "SchedRW": "[WriteIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL32rmi",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL32rmi8",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL32rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL32rri",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL32rri8",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL64m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL64r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL64rm",
        "SchedRW": "[WriteIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL64rmi32",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL64rmi8",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "IMUL64rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL64rri32",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL64rri8",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IMUL8m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "IMUL8r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "IN16ri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IN16rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IN32ri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IN32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IN8ri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IN8rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INC16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "INC16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INC16r_alt",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INC32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "INC32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INC32r_alt",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INC64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "INC64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INC8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "INC8r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "INCSSPD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INCSSPQ",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INLINEASM",
        "SchedRW": "?"
    },
    {
        "Instruction": "INSB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INSERTPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "INSERTPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "INSERTQ",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "INSERTQI",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "INSERT_SUBREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "INSL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INSW",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INT3",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INTO",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVEPT32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVEPT64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVLPG",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVLPGA32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVLPGA64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVPCID32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVPCID64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVVPID32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "INVVPID64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "IRET",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "IRET16",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "IRET32",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "IRET64",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "ISTT_FP16m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_FP32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_FP64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp16m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp16m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp16m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp32m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp32m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp32m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp64m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp64m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ISTT_Fp64m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_F16m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_F32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_FP16m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_FP32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_FP64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp16m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp16m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp16m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp32m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp32m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp32m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp64m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp64m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "IST_Fp64m80",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "Int_COMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_COMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_COMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_COMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_MemBarrier",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "Int_UCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_UCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_UCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_UCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VCOMISDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VCOMISDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VCOMISSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VCOMISSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VUCOMISDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VUCOMISDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VUCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VUCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VUCOMISSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VUCOMISSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_VUCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "Int_VUCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "Int_eh_sjlj_setup_dispatch",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "JAE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JAE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JAE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JA_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JA_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JA_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JBE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JBE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JBE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JB_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JB_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JB_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JCXZ",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JECXZ",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JGE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JGE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JGE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JG_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JG_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JG_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JLE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JLE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JLE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JL_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JL_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JL_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP16m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "JMP16r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP32m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "JMP32r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP64m",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "JMP64r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JMP_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNE_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNE_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNE_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNO_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNO_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNO_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNP_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNP_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNP_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNS_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNS_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JNS_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JO_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JO_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JO_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JP_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JP_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JP_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JRCXZ",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JS_1",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JS_2",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "JS_4",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "KADDBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KADDDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KADDQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KADDWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDNBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDNDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDNQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDNWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KANDWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KILL",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVBkk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVBkm",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVBkr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVBmk",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVBrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVDkk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVDkm",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVDkr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVDmk",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVDrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVQkk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVQkm",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVQkr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVQmk",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVQrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVWkk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVWkm",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVWkr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KMOVWmk",
        "SchedRW": "?"
    },
    {
        "Instruction": "KMOVWrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "KNOTBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KNOTDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KNOTQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KNOTWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORTESTBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORTESTDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORTESTQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORTESTWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KORWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KSET0D",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSET0Q",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSET0W",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSET1D",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSET1Q",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSET1W",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "KSHIFTLBri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTLDri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTLQri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTLWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTRBri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTRDri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTRQri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KSHIFTRWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "KTESTBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KTESTDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KTESTQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KTESTWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KUNPCKBWrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "KUNPCKDQrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "KUNPCKWDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "KXNORBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXNORDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXNORQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXNORWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXORBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXORDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXORQrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "KXORWrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "LAHF",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "LAR16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LAR16rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LAR32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LAR32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LAR64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LAR64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LCMPXCHG16",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG16B",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG16B_SAVE_RBX",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG64",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG8B",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LCMPXCHG8B_SAVE_EBX",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LDDQUrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LDMXCSR",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LDS16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LDS32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LD_F0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_F1",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_F32m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_F64m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_F80m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp032",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp064",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp080",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp132",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp164",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp180",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "LD_Fp32m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp32m64",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp32m80",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp64m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp64m80",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Fp80m",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "LD_Frr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "LEA16r",
        "SchedRW": "[WriteLEA]"
    },
    {
        "Instruction": "LEA32r",
        "SchedRW": "[WriteLEA]"
    },
    {
        "Instruction": "LEA64_32r",
        "SchedRW": "[WriteLEA]"
    },
    {
        "Instruction": "LEA64r",
        "SchedRW": "[WriteLEA]"
    },
    {
        "Instruction": "LEAVE",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "LEAVE64",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "LES16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LES32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LFENCE",
        "SchedRW": "[WriteFence]"
    },
    {
        "Instruction": "LFS16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LFS32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LFS64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGDT32m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGDT64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGS16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGS32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LGS64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LIDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LIDT32m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LIDT64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LIFETIME_END",
        "SchedRW": "?"
    },
    {
        "Instruction": "LIFETIME_START",
        "SchedRW": "?"
    },
    {
        "Instruction": "LLDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LLDT16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LLWPCB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LLWPCB64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LMSW16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LMSW16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LOAD_STACK_GUARD",
        "SchedRW": "?"
    },
    {
        "Instruction": "LOCAL_ESCAPE",
        "SchedRW": "?"
    },
    {
        "Instruction": "LOCK_ADD16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_ADD8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_AND8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_DEC16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_DEC32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_DEC64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_DEC8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_INC16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_INC32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_INC64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_INC8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_OR8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_PREFIX",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "LOCK_SUB16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_SUB8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LOCK_XOR8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LODSB",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "LODSL",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "LODSQ",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "LODSW",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "LOOP",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "LOOPE",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "LOOPNE",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "LRETIL",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LRETIQ",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LRETIW",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LRETL",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LRETQ",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LRETW",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "LSL16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSL16rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSL32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSL32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSL64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSL64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSS16rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSS32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LSS64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LTRm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LTRr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPINS32rmi",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPINS32rri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPINS64rmi",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPINS64rri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPVAL32rmi",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPVAL32rri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPVAL64rmi",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LWPVAL64rri",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "LXADD16",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LXADD32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LXADD64",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LXADD8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "LZCNT16rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "LZCNT16rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "LZCNT32rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "LZCNT32rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "LZCNT64rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "LZCNT64rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "MASKMOVDQU",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MASKMOVDQU64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MAXCPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXCPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXCPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXCPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXCSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXCSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXCSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXCSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MAXSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MAXSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MFENCE",
        "SchedRW": "[WriteFence]"
    },
    {
        "Instruction": "MINCPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINCPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINCPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINCPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINCSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINCSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINCSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINCSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "MINSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MINSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "MMX_CVTPD2PIirm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "MMX_CVTPD2PIirr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "MMX_CVTPI2PDirm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "MMX_CVTPI2PDirr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "MMX_CVTPI2PSirm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "MMX_CVTPI2PSirr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "MMX_CVTPS2PIirm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "MMX_CVTPS2PIirr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "MMX_CVTTPD2PIirm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "MMX_CVTTPD2PIirr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "MMX_CVTTPS2PIirm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "MMX_CVTTPS2PIirr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "MMX_EMMS",
        "SchedRW": "?"
    },
    {
        "Instruction": "MMX_MASKMOVQ",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_MASKMOVQ64",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_MOVD64from64rm",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MMX_MOVD64from64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVD64grr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVD64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MMX_MOVD64rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MMX_MOVD64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVD64to64rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MMX_MOVD64to64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVDQ2Qrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVFR642Qrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVNTQmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MMX_MOVQ2DQrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVQ2FR64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVQ64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MMX_MOVQ64rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MMX_MOVQ64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_MOVQ64rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MMX_PABSBrm64",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "MMX_PABSBrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PABSDrm64",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "MMX_PABSDrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PABSWrm64",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "MMX_PABSWrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PACKSSDWirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PACKSSDWirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PACKSSWBirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PACKSSWBirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PACKUSWBirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PACKUSWBirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PADDBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDDirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDDirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDQirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDQirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDSBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDSBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDSWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDSWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDUSBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDUSBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDUSWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDUSWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PADDWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PADDWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PALIGNR64irm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PALIGNR64irr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PANDNirm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PANDNirr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MMX_PANDirm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PANDirr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MMX_PAVGBirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PAVGBirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PAVGWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PAVGWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PCMPEQBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPEQBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PCMPEQDirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPEQDirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PCMPEQWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPEQWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PCMPGTBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPGTBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PCMPGTDirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPGTDirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PCMPGTWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PCMPGTWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PEXTRWirri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PHADDSWrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHADDSWrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PHADDWrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHADDWrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PHADDrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHADDrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PHSUBDrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHSUBDrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PHSUBSWrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHSUBSWrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PHSUBWrm64",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PHSUBWrr64",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PINSRWirmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PINSRWirri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PMADDUBSWrm64",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMADDUBSWrr64",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMADDWDirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMADDWDirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMAXSWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMAXSWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMAXUBirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMAXUBirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMINSWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMINSWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMINUBirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMINUBirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMOVMSKBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MMX_PMULHRSWrm64",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMULHRSWrr64",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMULHUWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMULHUWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMULHWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMULHWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMULLWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMULLWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PMULUDQirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PMULUDQirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PORirm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PORirr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MMX_PSADBWirm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSADBWirr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PSHUFBrm64",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSHUFBrr64",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PSHUFWmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "MMX_PSHUFWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PSIGNBrm64",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSIGNBrr64",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PSIGNDrm64",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSIGNDrr64",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PSIGNWrm64",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSIGNWrr64",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "MMX_PSLLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSLLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSLLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSLLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSLLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSLLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSLLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSLLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSLLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRADri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRADrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSRADrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRAWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRAWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSRAWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSRLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSRLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSRLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSRLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "MMX_PSUBBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBDirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBDirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBQirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBQirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBSBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBSBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBSWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBSWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBUSBirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBUSBirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBUSWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBUSWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PSUBWirm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PSUBWirr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "MMX_PUNPCKHBWirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKHBWirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PUNPCKHDQirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKHDQirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PUNPCKHWDirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKHWDirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PUNPCKLBWirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKLBWirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PUNPCKLDQirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKLDQirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PUNPCKLWDirm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PUNPCKLWDirr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "MMX_PXORirm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "MMX_PXORirr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MONITOR",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MONITORX",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MONITORXrrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MONITORrrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MONTMUL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MORESTACK_RET",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "MORESTACK_RET_RESTORE_R10",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "MOV16ao16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV16ao32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV16ao64",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV16mi",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV16mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV16ms",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16o16a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV16o32a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV16o64a",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV16ri",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16ri_alt",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV16rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16rs",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16sm",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV16sr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32ImmSExti8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32ao16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32ao32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32ao64",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV32cr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV32dr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV32mi",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV32mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV32o16a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32o32a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32o64a",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV32r0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "MOV32r1",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32r_1",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32rc",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV32rd",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV32ri",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32ri64",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV32ri_alt",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV32rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32rs",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV32sr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64ImmSExti8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV64ao32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV64ao64",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV64cr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV64dr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV64mi32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV64o32a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV64o64a",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV64rc",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV64rd",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MOV64ri",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64ri32",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64rs",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64sr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64toPQIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV64toPQIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV64toSDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV64toSDrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV8ao16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV8ao32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV8ao64",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV8mi",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV8mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV8mr_NOREX",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOV8o16a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV8o32a",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOV8o64a",
        "SchedRW": "?"
    },
    {
        "Instruction": "MOV8ri",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV8ri_alt",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV8rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV8rm_NOREX",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOV8rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV8rr_NOREX",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOV8rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVAPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVAPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVAPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVAPDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVAPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVAPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVAPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVAPSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVBE16mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVBE16rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVBE32mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVBE32rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVBE64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVBE64rm",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVDDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVDDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVDI2PDIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVDI2PDIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVDI2SSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVDI2SSrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVDQAmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVDQArm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVDQArr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVDQArr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVDQUmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVDQUrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVDQUrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVDQUrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVHLPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVHPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVHPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MOVHPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVHPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MOVLHPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVLPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVLPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MOVLPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVLPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "MOVMSKPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MOVMSKPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MOVNTDQArm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVNTDQmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTI_64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTSD",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVNTSS",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVPC32r",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "MOVPDI2DImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVPDI2DIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVPQI2QImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVPQI2QIrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MOVPQIto64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVPQIto64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVQI2PQIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVSB",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "MOVSDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVSDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVSDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSDto64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVSDto64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVSHDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVSHDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSL",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "MOVSLDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVSLDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSQ",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "MOVSS2DImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVSS2DIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "MOVSSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVSSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVSSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVSW",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "MOVSX16rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX16rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX32_NOREXrm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX32_NOREXrr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX32rm16",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX32rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX32rr16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX32rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX64rm16",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX64rm32",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX64rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVSX64rr16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX64rr32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVSX64rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVUPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVUPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVUPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVUPDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVUPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "MOVUPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "MOVUPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVUPSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "MOVZPQILo2PQIrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "MOVZX16rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX16rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVZX32_NOREXrm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX32_NOREXrr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVZX32rm16",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX32rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX32rr16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVZX32rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVZX64rm16",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX64rm8",
        "SchedRW": "[WriteALULd]"
    },
    {
        "Instruction": "MOVZX64rr16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MOVZX64rr8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "MPSADBWrmi",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "MPSADBWrri",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "MUL16m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "MUL16r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "MUL32m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "MUL32r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "MUL64m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "MUL64r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "MUL8m",
        "SchedRW": "[WriteIMulLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd, ReadAfterLd]"
    },
    {
        "Instruction": "MUL8r",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "MULPDrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULPDrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULPSrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULPSrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULSDrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULSDrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULSDrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULSDrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULSSrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULSSrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "MULSSrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULSSrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MULX32rm",
        "SchedRW": "[WriteIMulLd, WriteIMulH]"
    },
    {
        "Instruction": "MULX32rr",
        "SchedRW": "[WriteIMul, WriteIMulH]"
    },
    {
        "Instruction": "MULX64rm",
        "SchedRW": "[WriteIMulLd, WriteIMulH]"
    },
    {
        "Instruction": "MULX64rr",
        "SchedRW": "[WriteIMul, WriteIMulH]"
    },
    {
        "Instruction": "MUL_F32m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_F64m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FI16m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FI32m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FPrST0",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MUL_FST0r",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MUL_Fp32",
        "SchedRW": "?"
    },
    {
        "Instruction": "MUL_Fp32m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_Fp64",
        "SchedRW": "?"
    },
    {
        "Instruction": "MUL_Fp64m",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_Fp64m32",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_Fp80",
        "SchedRW": "?"
    },
    {
        "Instruction": "MUL_Fp80m32",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_Fp80m64",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI16m32",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI16m64",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI16m80",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI32m32",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI32m64",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FpI32m80",
        "SchedRW": "[WriteFMulLd]"
    },
    {
        "Instruction": "MUL_FrST0",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "MWAITXrrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "MWAITrr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "NEG16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NEG16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NEG32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NEG32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NEG64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NEG64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NEG8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NEG8r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NOOP",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPL",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPLr",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPQ",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPQr",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPW",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOOPWr",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "NOT16m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NOT16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NOT32m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NOT32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NOT64m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NOT64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "NOT8m",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "NOT8r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "OR16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR32mrLocked",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "OR32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "OR64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "OR8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "OR8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "OR8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "ORPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ORPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "ORPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "ORPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "OUT16ir",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUT16rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUT32ir",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUT32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUT8ir",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUT8rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUTSB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUTSL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "OUTSW",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PABSBrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "PABSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PABSDrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "PABSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PABSWrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "PABSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PACKSSDWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PACKSSDWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PACKSSWBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PACKSSWBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PACKUSDWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PACKUSDWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PACKUSWBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PACKUSWBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PADDBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDUSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDUSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDUSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDUSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PADDWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PADDWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PALIGNRrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PALIGNRrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PANDNrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "PANDNrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "PANDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "PANDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "PATCHABLE_EVENT_CALL",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHABLE_FUNCTION_ENTER",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHABLE_FUNCTION_EXIT",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHABLE_OP",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHABLE_RET",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHABLE_TAIL_CALL",
        "SchedRW": "?"
    },
    {
        "Instruction": "PATCHPOINT",
        "SchedRW": "?"
    },
    {
        "Instruction": "PAUSE",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "PAVGBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PAVGBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PAVGUSBrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PAVGUSBrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PAVGWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PAVGWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PBLENDVBrm0",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "PBLENDVBrr0",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "PBLENDWrmi",
        "SchedRW": "[WriteBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "PBLENDWrri",
        "SchedRW": "[WriteBlend]"
    },
    {
        "Instruction": "PCLMULQDQrm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PCLMULQDQrr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "PCMPEQBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPEQBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPEQDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPEQDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPEQQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPEQQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPEQWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPEQWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPESTRIMEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPESTRIREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPESTRIrm",
        "SchedRW": "[WritePCmpEStrILd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPESTRIrr",
        "SchedRW": "[WritePCmpEStrI]"
    },
    {
        "Instruction": "PCMPESTRM128MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPESTRM128REG",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPESTRM128rm",
        "SchedRW": "[WritePCmpEStrMLd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPESTRM128rr",
        "SchedRW": "[WritePCmpEStrM]"
    },
    {
        "Instruction": "PCMPGTBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPGTBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPGTDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPGTDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPGTQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPGTQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPGTWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPGTWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PCMPISTRIMEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPISTRIREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPISTRIrm",
        "SchedRW": "[WritePCmpIStrILd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPISTRIrr",
        "SchedRW": "[WritePCmpIStrI]"
    },
    {
        "Instruction": "PCMPISTRM128MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPISTRM128REG",
        "SchedRW": "?"
    },
    {
        "Instruction": "PCMPISTRM128rm",
        "SchedRW": "[WritePCmpIStrMLd, ReadAfterLd]"
    },
    {
        "Instruction": "PCMPISTRM128rr",
        "SchedRW": "[WritePCmpIStrM]"
    },
    {
        "Instruction": "PDEP32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PDEP32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "PDEP64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PDEP64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "PEXT32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PEXT32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "PEXT64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PEXT64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "PEXTRBmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "PEXTRBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PEXTRDmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "PEXTRDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PEXTRQmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "PEXTRQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PEXTRWmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "PEXTRWri",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PEXTRWrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PF2IDrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "PF2IDrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "PF2IWrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "PF2IWrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "PFACCrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFACCrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFADDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFADDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFCMPEQrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFCMPEQrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFCMPGErm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFCMPGErr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFCMPGTrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFCMPGTrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFMAXrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFMAXrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFMINrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFMINrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFMULrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFMULrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFNACCrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFNACCrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFPNACCrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFPNACCrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFRCPIT1rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFRCPIT1rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFRCPIT2rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFRCPIT2rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFRCPrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFRCPrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFRSQIT1rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFRSQIT1rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFRSQRTrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFRSQRTrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFSUBRrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFSUBRrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PFSUBrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PFSUBrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "PHADDDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHADDDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PHADDSWrm128",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHADDSWrr128",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PHADDWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHADDWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PHI",
        "SchedRW": "?"
    },
    {
        "Instruction": "PHMINPOSUWrm128",
        "SchedRW": "[WriteVecIMulLd]"
    },
    {
        "Instruction": "PHMINPOSUWrr128",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PHSUBDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHSUBDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PHSUBSWrm128",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHSUBSWrr128",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PHSUBWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "PHSUBWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "PI2FDrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "PI2FDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "PI2FWrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "PI2FWrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "PINSRBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PINSRBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PINSRDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PINSRDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PINSRQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PINSRQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PINSRWrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PINSRWrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMADDUBSWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMADDUBSWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMADDWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMADDWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMAXSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMAXSDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMAXSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMAXUBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXUBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMAXUDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXUDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMAXUWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMAXUWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINSDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINUBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINUBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINUDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINUDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMINUWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PMINUWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PMOVMSKBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "PMOVSXBDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXBDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVSXBQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXBQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVSXBWrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVSXDQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVSXWDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVSXWQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVSXWQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXBDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXBDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXBQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXBQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXBWrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXDQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXWDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMOVZXWQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PMOVZXWQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PMULDQrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULDQrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULHRSWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULHRSWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULHRWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULHRWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULHUWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULHUWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULHWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULHWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULLDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULLDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULLWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULLWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "PMULUDQrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "PMULUDQrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "POP16r",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POP16rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "POP16rmr",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POP32r",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POP32rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "POP32rmr",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POP64r",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POP64rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "POP64rmr",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPA16",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPA32",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPCNT16rm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "POPCNT16rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "POPCNT32rm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "POPCNT32rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "POPCNT64rm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "POPCNT64rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "POPDS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPDS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPES16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPES32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPF16",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPF32",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPF64",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "POPFS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPFS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPFS64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPGS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPGS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPGS64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPSS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "POPSS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PORrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "PORrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "PREFETCH",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHNTA",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHT0",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHT1",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHT2",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHW",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PREFETCHWT1",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "PSADBWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSADBWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSHUFBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSHUFBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PSHUFDmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PSHUFDri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PSHUFHWmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PSHUFHWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PSHUFLWmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "PSHUFLWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PSIGNBrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSIGNBrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSIGNDrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSIGNDrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSIGNWrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSIGNWrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSLLDQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSLLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSLLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSLLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSLLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRADri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRADrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSRADrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRAWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRAWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSRAWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLDQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSRLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSRLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSRLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSRLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "PSUBBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBUSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBUSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBUSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBUSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSUBWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "PSUBWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "PSWAPDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PSWAPDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PTESTrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "PTESTrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "PTWRITE64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PTWRITE64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PTWRITEm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PTWRITEr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUNPCKHBWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKHBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKHDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKHDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKHQDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKHQDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKHWDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKHWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKLBWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKLBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKLDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKLDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKLQDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKLQDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUNPCKLWDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "PUNPCKLWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "PUSH16i8",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH16r",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH16rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "PUSH16rmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH32i8",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH32r",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH32rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "PUSH32rmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH64i32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH64i8",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH64r",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSH64rmm",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "PUSH64rmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHA16",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHA32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHCS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHCS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHDS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHDS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHES16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHES32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHF16",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHF32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHF64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHFS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHFS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHFS64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHGS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHGS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHGS64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHSS16",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHSS32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "PUSHi16",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PUSHi32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "PXORrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "PXORrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "RCL16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCL8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCL8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCPPSm",
        "SchedRW": "[WriteFRcpLd]"
    },
    {
        "Instruction": "RCPPSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "RCPSSm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "RCPSSm_Int",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "RCPSSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "RCPSSr_Int",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "RCR16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "RCR8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RCR8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RDFLAGS32",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "RDFLAGS64",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "RDFSBASE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDFSBASE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDGSBASE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDGSBASE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDMSR",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDPID32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDPID64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDPKRU",
        "SchedRW": "?"
    },
    {
        "Instruction": "RDPKRUr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDPMC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDRAND16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDRAND32r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDRAND64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDSEED16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDSEED32r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDSEED64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDSSPD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDSSPQ",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDTSC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RDTSCP",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "REG_SEQUENCE",
        "SchedRW": "?"
    },
    {
        "Instruction": "RELEASE_ADD32mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_ADD32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_ADD64mi32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_ADD64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_ADD8mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_ADD8mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND32mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND64mi32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND8mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_AND8mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_DEC16m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_DEC32m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_DEC64m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_DEC8m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_FADD32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_FADD64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_INC16m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_INC32m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_INC64m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_INC8m",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV16mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV16mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV32mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV64mi32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV8mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_MOV8mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR32mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR64mi32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR8mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_OR8mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR32mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR32mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR64mi32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR64mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR8mi",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RELEASE_XOR8mr",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REPNE_PREFIX",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSB_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSB_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSD_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSD_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSQ_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSW_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_MOVSW_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_PREFIX",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSB_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSB_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSD_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSD_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSQ_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSW_32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "REP_STOSW_64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "RET",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETIL",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETIQ",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETIW",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETL",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETPOLINE_CALL32",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "RETPOLINE_CALL64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "RETPOLINE_TCRETURN32",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "RETPOLINE_TCRETURN64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "RETQ",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "RETW",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "REX64_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "ROL16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROL8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROL8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "ROR8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROR8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RORX32mi",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "RORX32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "RORX64mi",
        "SchedRW": "[WriteShiftLd]"
    },
    {
        "Instruction": "RORX64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "ROUNDPDm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ROUNDPDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ROUNDPSm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "ROUNDPSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ROUNDSDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ROUNDSDm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ROUNDSDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ROUNDSDr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ROUNDSSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ROUNDSSm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "ROUNDSSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "ROUNDSSr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "RSM",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "RSQRTPSm",
        "SchedRW": "[WriteFRsqrtLd]"
    },
    {
        "Instruction": "RSQRTPSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "RSQRTSSm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "RSQRTSSm_Int",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "RSQRTSSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "RSQRTSSr_Int",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "RSTORSSP",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SAHF",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SALC",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SAR16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SAR8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAR8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SARX32rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SARX32rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SARX64rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SARX64rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SAVEPREVSSP",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SBB16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SBB16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SBB32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SBB64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SBB8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SBB8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SBB8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SCASB",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SCASL",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SCASQ",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SCASW",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SEG_ALLOCA_32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEG_ALLOCA_64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_EndPrologue",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_Epilogue",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_PushFrame",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_PushReg",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_SaveReg",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_SaveXMM",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_SetFrame",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SEH_StackAlloc",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SETAEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETAEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETAm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETAr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETBEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETBEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETB_C16r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETB_C32r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETB_C64r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETB_C8r",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETBm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETBr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETGEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETGEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETGm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETGr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETLEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETLEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETLm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETLr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETNEm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETNEr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETNOm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETNOr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETNPm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETNPr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETNSm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETNSr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETOm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETOr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETPm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETPr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SETSSBSY",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SETSm",
        "SchedRW": "[WriteALU, WriteStore]"
    },
    {
        "Instruction": "SETSr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SFENCE",
        "SchedRW": "[WriteFence]"
    },
    {
        "Instruction": "SGDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SGDT32m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SGDT64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SHA1MSG1rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA1MSG1rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA1MSG2rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA1MSG2rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA1NEXTErm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA1NEXTErr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA1RNDS4rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA1RNDS4rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA256MSG1rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA256MSG1rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA256MSG2rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA256MSG2rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHA256RNDS2rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHA256RNDS2rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "SHL16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHL8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHL8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD16mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD16mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD16rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD16rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD32mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD32mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD32rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD32rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD64mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD64mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHLD64rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLD64rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLX32rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SHLX32rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHLX64rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SHLX64rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR16m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR16mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR16mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR16r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR16rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR16ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR32m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR32mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR32mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR32r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR32rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR32ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR64m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR64mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR64mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR64r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR64rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR64ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR8m1",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR8mCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR8mi",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHR8r1",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR8rCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHR8ri",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD16mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD16mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD16rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD16rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD32mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD32mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD32rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD32rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD64mrCL",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD64mri8",
        "SchedRW": "[WriteShiftLd, WriteRMW]"
    },
    {
        "Instruction": "SHRD64rrCL",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRD64rri8",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRX32rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SHRX32rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHRX64rm",
        "SchedRW": "[WriteShiftLd, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadDefault, ReadAfterLd]"
    },
    {
        "Instruction": "SHRX64rr",
        "SchedRW": "[WriteShift]"
    },
    {
        "Instruction": "SHUFPDrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHUFPDrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "SHUFPSrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "SHUFPSrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "SIDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SIDT32m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SIDT64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SIN_F",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SIN_Fp32",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SIN_Fp64",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SIN_Fp80",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "SKINIT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLDT16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLDT16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLDT32r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLDT64m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLDT64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLWPCB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SLWPCB64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SMSW16m",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SMSW16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SMSW32r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SMSW64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SQRTPDm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "SQRTPDr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRTPSm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "SQRTPSr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRTSDm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRTSDm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRTSDr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRTSDr_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRTSSm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRTSSm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRTSSr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRTSSr_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "SQRT_F",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRT_Fp32",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRT_Fp64",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SQRT_Fp80",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "SS_PREFIX",
        "SchedRW": "[WriteNop]"
    },
    {
        "Instruction": "STAC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "STACKMAP",
        "SchedRW": "?"
    },
    {
        "Instruction": "STATEPOINT",
        "SchedRW": "?"
    },
    {
        "Instruction": "STC",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "STD",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "STGI",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "STI",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "STMXCSR",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "STOSB",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "STOSL",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "STOSQ",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "STOSW",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "STR16r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "STR32r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "STR64r",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "STRm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "ST_F32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_F64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FP32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FP64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FP80m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FPrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "ST_Fp32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_Fp64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_Fp64m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_Fp80m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_Fp80m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP32m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP64m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP64m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP80m",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP80m32",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_FpP80m64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "ST_Frr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "SUB16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SUB16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SUB32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SUB64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "SUB8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "SUB8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUB8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "SUBPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBREG_TO_REG",
        "SchedRW": "?"
    },
    {
        "Instruction": "SUBR_F32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_F64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FI16m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FI32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FPrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBR_FST0r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBR_Fp32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_Fp64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_Fp64m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_Fp80m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_Fp80m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI16m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI16m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI16m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI32m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI32m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FpI32m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUBR_FrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "SUBSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUBSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUB_F32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_F64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FI16m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FI32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FPrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUB_FST0r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SUB_Fp32",
        "SchedRW": "?"
    },
    {
        "Instruction": "SUB_Fp32m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_Fp64",
        "SchedRW": "?"
    },
    {
        "Instruction": "SUB_Fp64m",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_Fp64m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_Fp80",
        "SchedRW": "?"
    },
    {
        "Instruction": "SUB_Fp80m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_Fp80m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI16m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI16m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI16m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI32m32",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI32m64",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FpI32m80",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "SUB_FrST0",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "SWAPGS",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSCALL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSENTER",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSEXIT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSEXIT64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSRET",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "SYSRET64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "T1MSKC32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "T1MSKC32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "T1MSKC64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "T1MSKC64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TAILJMPd",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TAILJMPd64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TAILJMPd64_CC",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TAILJMPd_CC",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TAILJMPm",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TAILJMPm64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TAILJMPm64_REX",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TAILJMPr",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TAILJMPr64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TAILJMPr64_REX",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TCRETURNdi",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TCRETURNdi64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TCRETURNdi64cc",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TCRETURNdicc",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TCRETURNmi",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TCRETURNmi64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TCRETURNri",
        "SchedRW": "[WriteJumpLd]"
    },
    {
        "Instruction": "TCRETURNri64",
        "SchedRW": "[WriteJump]"
    },
    {
        "Instruction": "TEST16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "TEST8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST8ri_NOREX",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TEST8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TLSCall_32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TLSCall_64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TLS_addr32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TLS_addr64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TLS_base_addr32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TLS_base_addr64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TRAP",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "TST_F",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "TST_Fp32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "TST_Fp64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "TST_Fp80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "TZCNT16rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "TZCNT16rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "TZCNT32rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "TZCNT32rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "TZCNT64rm",
        "SchedRW": "[WriteIMulLd]"
    },
    {
        "Instruction": "TZCNT64rr",
        "SchedRW": "[WriteIMul]"
    },
    {
        "Instruction": "TZMSK32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "TZMSK32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "TZMSK64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "TZMSK64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "UCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "UCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "UCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FIPr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FIr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FPPr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FPr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FpIr32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FpIr64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_FpIr80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_Fpr32",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_Fpr64",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_Fpr80",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UCOM_Fr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "UD2B",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "UNPCKHPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "UNPCKHPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "UNPCKHPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "UNPCKHPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "UNPCKLPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "UNPCKLPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "UNPCKLPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "UNPCKLPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VAARG_64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VADDPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSUBPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSUBPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSUBPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSUBPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSUBPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSUBPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VADDSUBPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VADDSUBPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VAESDECLASTYrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECLASTYrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECLASTZ128rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECLASTZ128rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECLASTZ256rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECLASTZ256rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECLASTZrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECLASTZrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECLASTrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECLASTrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECYrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECYrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECZ128rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECZ128rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECZ256rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECZ256rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECZrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECZrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESDECrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESDECrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCLASTYrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCLASTYrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCLASTZ128rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCLASTZ128rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCLASTZ256rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCLASTZ256rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCLASTZrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCLASTZrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCLASTrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCLASTrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCYrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCYrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCZ128rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCZ128rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCZ256rm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCZ256rr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCZrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCZrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESENCrm",
        "SchedRW": "[WriteAESDecEncLd, ReadAfterLd]"
    },
    {
        "Instruction": "VAESENCrr",
        "SchedRW": "[WriteAESDecEnc]"
    },
    {
        "Instruction": "VAESIMCrm",
        "SchedRW": "[WriteAESIMCLd]"
    },
    {
        "Instruction": "VAESIMCrr",
        "SchedRW": "[WriteAESIMC]"
    },
    {
        "Instruction": "VAESKEYGENASSIST128rm",
        "SchedRW": "[WriteAESKeyGenLd]"
    },
    {
        "Instruction": "VAESKEYGENASSIST128rr",
        "SchedRW": "[WriteAESKeyGen]"
    },
    {
        "Instruction": "VALIGNDZ128rmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ128rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZ128rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZ128rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZ256rmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZ256rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZ256rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZ256rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZrmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNDZrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZrrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNDZrrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ128rmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ128rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ128rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ128rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ256rmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZ256rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ256rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZ256rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZrmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VALIGNQZrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZrrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VALIGNQZrrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VANDNPDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDNPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDNPSYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDNPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDNPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDNPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDPDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDPSYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VANDPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VANDPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VANDPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VASTART_SAVE_XMM_REGS",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VBLENDMPDZ128rm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ128rmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ128rmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ128rmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ128rmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ128rr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZ128rrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZ128rrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZ256rm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ256rmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ256rmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ256rmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ256rmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZ256rr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZ256rrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZ256rrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZrmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZrmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZrmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZrmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPDZrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZrrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPDZrrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ128rm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ128rmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ128rmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ128rmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ128rmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ128rr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ128rrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ128rrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ256rm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ256rmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ256rmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ256rmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ256rmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZ256rr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ256rrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZ256rrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZrmb",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZrmbk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZrmk",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZrmkz",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDMPSZrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZrrk",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDMPSZrrkz",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDPDYrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDPDYrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "VBLENDPDrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDPDrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "VBLENDPSYrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDPSYrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "VBLENDPSrmi",
        "SchedRW": "[WriteFBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDPSrri",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "VBLENDVPDYrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDVPDYrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDVPDrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDVPDrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDVPSYrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDVPSYrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBLENDVPSrm",
        "SchedRW": "[WriteFVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VBLENDVPSrr",
        "SchedRW": "[WriteFVarBlend]"
    },
    {
        "Instruction": "VBROADCASTF128",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X2Z256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X2Zrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTF32X4Z256rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X4Z256rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X4Z256rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X4rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X4rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X4rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X8rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X8rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF32X8rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2Z128rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2Z128rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2Z128rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X2rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X4rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X4rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTF64X4rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI128",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128m",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128mk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128mkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X2Z256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X2Zrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VBROADCASTI32X4Z256rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X4Z256rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X4Z256rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X4rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X4rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X4rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X8rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X8rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI32X8rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2Z128rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2Z128rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2Z128rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X2rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X4rm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X4rmk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTI64X4rmkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTSDYrm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTSDYrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZ256m",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZ256mk",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZ256mkz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZ256r",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZ256rk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZ256rkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZm",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZmk",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZmkz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSDZr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSDZrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSYrm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VBROADCASTSSYrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ128m",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ128mk",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ128mkz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ128r",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ128rk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ128rkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ256m",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ256mk",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ256mkz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZ256r",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ256rk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZ256rkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZm",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZmk",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZmkz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VBROADCASTSSZr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSZrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VBROADCASTSSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VBROADCASTSSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VCMPPDYrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDYrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDYrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDYrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ128rri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ256rri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrrib_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrrib_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPDrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPDrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSYrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSYrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSYrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSYrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ128rri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ256rri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmbi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmbi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrrib_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrrib_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPPSrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPPSrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDZrmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrrb_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrrb_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDZrri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDrm_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSDrr_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSZrmi_altk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrrb_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrrb_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSZrri_altk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSrm_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCMPSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCMPSSrr_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCOMISDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCOMISSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VCOMPRESSPDZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VCOMPRESSPSZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCOMPRESSPSZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VCVTDQ2PDYrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDYrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PDrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSYrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSYrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTDQ2PSrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTDQ2PSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTPD2DQYrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQYrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2PSYrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSYrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ128rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZ256rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrrb",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrrbk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrrbkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSZrrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2PSrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPD2PSrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2QQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2QQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UDQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UDQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPD2UQQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPD2UQQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPH2PSYrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSYrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ128rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZ256rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZrmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZrmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrrb",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrrbk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrrbkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSZrrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPH2PSrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPH2PSrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2DQYrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQYrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2PDYrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDYrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ128rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZ256rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrmb",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrmbk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrmbkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrmk",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrmkz",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrrb",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrrbk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrrbkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDZrrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PDrm",
        "SchedRW": "[WriteCvtF2FLd]"
    },
    {
        "Instruction": "VCVTPS2PDrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHYmr",
        "SchedRW": "[WriteCvtF2FLd, WriteRMW]"
    },
    {
        "Instruction": "VCVTPS2PHYrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ128mr",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZ128mrk",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZ128rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ128rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ128rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ256mr",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZ256mrk",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZ256rr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ256rrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZ256rrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZmr",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZmrk",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTPS2PHZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZrrb",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZrrbk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZrrbkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZrrk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHZrrkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2PHmr",
        "SchedRW": "[WriteCvtF2FLd, WriteRMW]"
    },
    {
        "Instruction": "VCVTPS2PHrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2QQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2QQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UDQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UDQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTPS2UQQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTPS2UQQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PDZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTQQ2PSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTQQ2PSZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSD2SI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTSD2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTSD2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2SSZrm",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSZrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSZrm_Intk",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSZrm_Intkz",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrr_Intk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrr_Intkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrrb_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrrb_Intk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSZrrb_Intkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSrm",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2SSrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2SSrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSD2USI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2USI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2USI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2USIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSD2USIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSD2USIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSI2SDZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SDZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SDZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SDZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SDrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SDrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SDrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SSZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SSZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SSZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SSZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SSrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SSrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI2SSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI2SSrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SDZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SDZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SDZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SDZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SDrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SDrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SDrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SDrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SSZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SSZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SSZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SSZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SSrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SSrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSI642SSrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSI642SSrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrm",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDZrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDZrm_Intk",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDZrm_Intkz",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDZrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrr_Intk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrr_Intkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrrb_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrrb_Intk",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDZrrb_Intkz",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDrm",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDrm_Int",
        "SchedRW": "[WriteCvtF2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SDrr",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SDrr_Int",
        "SchedRW": "[WriteCvtF2F]"
    },
    {
        "Instruction": "VCVTSS2SI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2SI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTSS2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2SIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2SIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2SIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTSS2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2USI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2USI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2USI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2USIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTSS2USIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTSS2USIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQYrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQYrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2QQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2QQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UDQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPD2UQQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQYrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQYrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2DQrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2DQrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2QQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2QQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UDQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ128rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZ256rrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrmb",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrmbk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrmbkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrmk",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrmkz",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrrbk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrrbkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrrk",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTPS2UQQZrrkz",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSD2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSD2SI64rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIZrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2SIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2SIZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSD2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSD2SIrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USIZrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2USIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSD2USIZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USIZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSD2USIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64rm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSS2SI64rm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSS2SI64rr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SI64rr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIZrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2SIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2SIZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIrm",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSS2SIrm_Int",
        "SchedRW": "[WriteCvtF2ILd]"
    },
    {
        "Instruction": "VCVTTSS2SIrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2SIrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USI64Zrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USIZrm",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2USIZrm_Int",
        "SchedRW": "[WriteCvtF2ILd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTTSS2USIZrr",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USIZrr_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USIZrrb",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTTSS2USIZrrb_Int",
        "SchedRW": "[WriteCvtF2I]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PDZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUDQ2PSZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PDZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ128rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZ256rrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrm",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrmb",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrmbk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrmbkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrmk",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrmkz",
        "SchedRW": "[WriteCvtI2FLd]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrrb",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrrbk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrrbkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrrk",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUQQ2PSZrrkz",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI2SDZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI2SDZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI2SDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI2SDZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI2SSZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI2SSZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI2SSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI2SSZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI2SSZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SDZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI642SDZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI642SDZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SDZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SDZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SSZrm",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI642SSZrm_Int",
        "SchedRW": "[WriteCvtI2FLd, ReadAfterLd]"
    },
    {
        "Instruction": "VCVTUSI642SSZrr",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SSZrr_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VCVTUSI642SSZrrb_Int",
        "SchedRW": "[WriteCvtI2F]"
    },
    {
        "Instruction": "VDBPSADBWZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDBPSADBWZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDBPSADBWZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VDIVPDYrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDYrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ128rm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ128rr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ128rrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ128rrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ256rm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZ256rr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ256rrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZ256rrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDZrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrrb",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrrbk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrrbkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDZrrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPDrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPDrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSYrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSYrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ128rm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ128rr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ128rrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ128rrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ256rm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZ256rr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ256rrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZ256rrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrmb",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrmbk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrmbkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrmk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrmkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSZrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrrb",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrrbk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrrbkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrrk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSZrrkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVPSrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVPSrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDZrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDZrm_Intk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDZrm_Intkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDZrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrr_Intk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrr_Intkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrrb_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrrb_Intk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDZrrb_Intkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSDrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSDrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSZrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSZrm_Intk",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSZrm_Intkz",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSZrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrr_Intk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrr_Intkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrrb_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrrb_Intk",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSZrrb_Intkz",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSrm",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSrm_Int",
        "SchedRW": "[WriteFDivLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDIVSSrr",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDIVSSrr_Int",
        "SchedRW": "[WriteFDiv]"
    },
    {
        "Instruction": "VDPPDrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDPPDrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VDPPSYrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDPPSYrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VDPPSrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VDPPSrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VERRm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VERRr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VERWm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VERWr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VEXP2PDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PDrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PDrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PDrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PDrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PDrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VEXP2PSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXP2PSrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VEXPANDPDZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXPANDPSZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXPANDPSZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VEXTRACTF128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VEXTRACTF32x4Z256mr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x4Z256mrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x4Z256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x4Z256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x4Z256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x4Zmr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x4Zmrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x4Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x4Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x4Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x8Zmr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x8Zmrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF32x8Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x8Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF32x8Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Z256mr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x2Z256mrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x2Z256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Z256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Z256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Zmr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x2Zmrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x2Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x2Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x4Zmr",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x4Zmrk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTF64x4Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x4Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTF64x4Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VEXTRACTI128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Z256mr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x4Z256mrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x4Z256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Z256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Z256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Zmr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x4Zmrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x4Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x4Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x8Zmr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x8Zmrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI32x8Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x8Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI32x8Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Z256mr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x2Z256mrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x2Z256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Z256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Z256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Zmr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x2Zmrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x2Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x2Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x4Zmr",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x4Zmrk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VEXTRACTI64x4Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x4Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTI64x4Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VEXTRACTPSZmr",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VEXTRACTPSZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VEXTRACTPSmr",
        "SchedRW": "[WriteFBlendLd, WriteRMW]"
    },
    {
        "Instruction": "VEXTRACTPSrr",
        "SchedRW": "[WriteFBlend]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPDZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMPSZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrrib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrribk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrribkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSDrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrrib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrribk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrribkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFIXUPIMMSSrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFMADD132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD132SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD132SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD213SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD213SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADD231SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADD231SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSD4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSD4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSD4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSD4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSS4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSS4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSS4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSS4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUB231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUB231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMADDSUBPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMADDSUBPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB132SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB132SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB213SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB213SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUB231SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUB231SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADD231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADD231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBADDPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBADDPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSD4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSD4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSD4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSD4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSS4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSS4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFMSUBSS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSS4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSS4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFMSUBSS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD132SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD132SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD213SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD213SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADD231SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADD231SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSD4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSD4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSD4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSD4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSS4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSS4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMADDSS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSS4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSS4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMADDSS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB132SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB132SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB213SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB213SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSYm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSYr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ128rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256m",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256mb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256mbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256mbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256mk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256mkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256r",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256rk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZ256rkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZmb",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZmbk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZmbkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZmk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZmkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZrb",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZrbk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZrbkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZrk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSZrkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231PSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231PSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SDr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SDr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSZm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSZm_Intk",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSZm_Intkz",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSZr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZr_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZr_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZrb_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZrb_Intk",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSZrb_Intkz",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUB231SSr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUB231SSr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPD4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPD4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPD4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPD4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPS4Ymr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPS4Yrm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPS4Yrr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPS4Yrr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBPS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBPS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSD4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSD4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSD4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSD4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSD4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSD4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSD4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSD4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSS4mr",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSS4mr_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSS4rm",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSS4rm_Int",
        "SchedRW": "[WriteFMALd, ReadAfterLd]"
    },
    {
        "Instruction": "VFNMSUBSS4rr",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSS4rr_Int",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSS4rr_Int_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFNMSUBSS4rr_REV",
        "SchedRW": "[WriteFMA]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSSDrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSSDrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSSSrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFPCLASSSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFPCLASSSSrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZPDrmY",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZPDrrY",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZPSrmY",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZPSrrY",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VFRCZSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VFRCZSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGATHERDPDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPSYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPSZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPSZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERDPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF0DPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF0DPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF0QPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF0QPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF1DPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF1DPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF1QPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERPF1QPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPSYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPSZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPSZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGATHERQPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VGETEXPPDZ128m",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128mb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128mbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128mbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128mk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128mkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ128r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDZ128rk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDZ128rkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDZ256m",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256mb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256mbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256mbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256mk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256mkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDZ256r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDZ256rk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDZ256rkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPDrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ128m",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128mb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128mbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128mbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128mk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128mkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ128r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ128rk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ128rkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ256m",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256mb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256mbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256mbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256mk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256mkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSZ256r",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ256rk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSZ256rkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPPSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPPSrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSDmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSDmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSDrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSSmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSSmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETEXPSSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETEXPSSrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPDZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTPSZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGETMANTSSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VGF2P8AFFINEINVQBYrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8AFFINEINVQBYrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VGF2P8AFFINEINVQBrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8AFFINEINVQBrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VGF2P8AFFINEQBYrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8AFFINEQBYrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VGF2P8AFFINEQBrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8AFFINEQBrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VGF2P8MULBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8MULBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VGF2P8MULBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VGF2P8MULBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VHADDPDYrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHADDPDYrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHADDPDrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHADDPDrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHADDPSYrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHADDPSYrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHADDPSrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHADDPSrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHSUBPDYrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHSUBPDYrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHSUBPDrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHSUBPDrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHSUBPSYrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHSUBPSYrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VHSUBPSrm",
        "SchedRW": "[WriteFHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VHSUBPSrr",
        "SchedRW": "[WriteFHAdd]"
    },
    {
        "Instruction": "VINSERTF128rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x4Z256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x4Zrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Zrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Zrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x4Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x4Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x4Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x8Zrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x8Zrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x8Zrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF32x8Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x8Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF32x8Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Z256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Zrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Zrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Zrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x2Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x2Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x4Zrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x4Zrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x4Zrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTF64x4Zrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x4Zrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTF64x4Zrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VINSERTI128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Z256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Zrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Zrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Zrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x4Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x4Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x8Zrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x8Zrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x8Zrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI32x8Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x8Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI32x8Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Z256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Zrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Zrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Zrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x2Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x2Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x4Zrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x4Zrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x4Zrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTI64x4Zrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x4Zrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTI64x4Zrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VINSERTPSZrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTPSZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VINSERTPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VINSERTPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VLDDQUYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VLDDQUrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VLDMXCSR",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMASKMOVDQU",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVDQU64",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVPDYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVPDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMASKMOVPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMASKMOVPSYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVPSYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMASKMOVPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMASKMOVPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMAXCPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXCSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXCSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMAXSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMAXSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMCALL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMCLEARm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMFUNC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMINCPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINCSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINCSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMINSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMINSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VMLAUNCH",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMLOAD32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMLOAD64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMMCALL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMOV64toPQIZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOV64toPQIZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOV64toPQIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOV64toPQIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOV64toSDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOV64toSDZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOV64toSDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOV64toSDrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPDYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZ128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZ256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZ256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPSYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPSYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPSZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ128mr_NOVLX",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ128rm_NOVLX",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ256mr_NOVLX",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ256rm_NOVLX",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZ256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVAPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVAPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVAPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVAPSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDDUPYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ128rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ128rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ128rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ128rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ128rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ256rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ256rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ256rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZ256rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ256rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZ256rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZrm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZrmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZrmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVDDUPZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZrrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPZrrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVDI2PDIZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDI2PDIZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDI2PDIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDI2PDIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDI2SSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDI2SSZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDI2SSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDI2SSrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA32Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA32Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA32Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQA64Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQA64Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQA64Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQAYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQAYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQAYrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQAYrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQAmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQArm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQArr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQArr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU16Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU16Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU16Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU32Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU32Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU32Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU64Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU64Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU64Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Z128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Z128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Z256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Z256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Z256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Z256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Zmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQU8Zrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Zrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Zrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQU8Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQU8Zrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQUYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQUYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQUYrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQUYrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQUmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVDQUrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVDQUrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVDQUrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVHLPSZrr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVHLPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVHPDZ128mr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVHPDZ128rm",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVHPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVHPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMOVHPSZ128mr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVHPSZ128rm",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVHPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVHPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMOVLHPSZrr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVLHPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVLPDZ128mr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVLPDZ128rm",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVLPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVLPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMOVLPSZ128mr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVLPSZ128rm",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVLPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVLPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMOVMSKPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMOVMSKPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMOVMSKPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMOVMSKPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMOVNTDQAYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVNTDQAZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVNTDQAZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVNTDQAZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVNTDQArm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVNTDQYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTDQZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTDQZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTDQZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTDQmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPDYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPSYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPSZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPSZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVNTPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPDI2DIZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPDI2DIZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVPDI2DImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPDI2DIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVPQI2QIZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPQI2QIZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVPQI2QImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPQI2QIrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMOVPQIto64Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPQIto64Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVPQIto64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVPQIto64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVQI2PQIZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVQI2PQIrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSDZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSDZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSDZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSDZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSDto64Zmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSDto64Zrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSDto64mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSDto64rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSHDUPYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSHDUPYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ128rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZ256rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZrm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZrmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZrmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSHDUPZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZrrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPZrrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSHDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSHDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSLDUPYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ128rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZ256rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZrm",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZrmk",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZrmkz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VMOVSLDUPZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZrrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPZrrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSLDUPrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSLDUPrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSS2DIZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSS2DIZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSS2DImr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSS2DIrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSSZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSSZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSSZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSSZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVSSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVSSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVSSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVSSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPDYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPDYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZ128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZ256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZ256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPSYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPSYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPSZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ128mr_NOVLX",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ128mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ128rm_NOVLX",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ128rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ128rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ128rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ128rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ128rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ128rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ128rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ256mr_NOVLX",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ256mrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ256rm_NOVLX",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ256rmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ256rmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256rr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256rrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256rrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256rrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZ256rrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZmrk",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZrmk",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZrmkz",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZrr_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZrrk",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZrrk_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZrrkz",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSZrrkz_REV",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VMOVUPSmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VMOVUPSrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VMOVUPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVUPSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VMOVZPQILo2PQIZrr",
        "SchedRW": "?"
    },
    {
        "Instruction": "VMOVZPQILo2PQIrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VMPSADBWYrmi",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMPSADBWYrri",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "VMPSADBWrmi",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMPSADBWrri",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "VMPTRLDm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMPTRSTm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMREAD32mr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMREAD32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMREAD64mr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMREAD64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMRESUME",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMRUN32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMRUN64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMSAVE32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMSAVE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMULPDYrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDYrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ128rm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ128rr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ128rrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ128rrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ256rm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZ256rr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ256rrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZ256rrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDZrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrrb",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrrbk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrrbkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDZrrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPDrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPDrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSYrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSYrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ128rm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ128rr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ128rrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ128rrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ256rm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZ256rr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ256rrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZ256rrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrmb",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrmbk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrmbkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrmk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrmkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSZrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrrb",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrrbk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrrbkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrrk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSZrrkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULPSrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULPSrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDZrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDZrm_Intk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDZrm_Intkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDZrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrr_Intk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrr_Intkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrrb_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrrb_Intk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDZrrb_Intkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSDrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSDrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSZrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSZrm_Intk",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSZrm_Intkz",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSZrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrr_Intk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrr_Intkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrrb_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrrb_Intk",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSZrrb_Intkz",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSrm",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSrm_Int",
        "SchedRW": "[WriteFMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VMULSSrr",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMULSSrr_Int",
        "SchedRW": "[WriteFMul]"
    },
    {
        "Instruction": "VMWRITE32rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMWRITE32rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMWRITE64rm",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMWRITE64rr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMXOFF",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VMXON",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VORPDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VORPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VORPSYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VORPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VORPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VORPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPABSBYrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSBrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDYrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSDrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWYrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPABSWrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPABSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPACKSSDWYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ128rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ128rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ128rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ256rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ256rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZ256rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZrrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWZrrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSDWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSDWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ128rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ128rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ128rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ128rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ128rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ256rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ256rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ256rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ256rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZ256rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZrmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZrmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZrrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBZrrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKSSWBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKSSWBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ128rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ128rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ128rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ256rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ256rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZ256rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrmb",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrmbk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrmbkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZrrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWZrrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSDWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSDWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ128rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ128rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ128rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ128rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ128rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ256rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ256rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ256rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ256rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZ256rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZrmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZrmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZrrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBZrrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPACKUSWBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPACKUSWBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPADDBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDUSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDUSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPADDWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPADDWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPALIGNRYrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRYrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ128rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ128rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ128rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ128rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ128rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ128rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ256rmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ256rmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ256rmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZ256rri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ256rrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZ256rrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZrmik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZrmikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRZrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZrrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRZrrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPALIGNRrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPALIGNRrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPANDDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDDZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNDZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNQZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDNrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDNrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDQZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPANDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPANDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPAVGBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPAVGWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPAVGWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPBLENDDYrmi",
        "SchedRW": "[WriteBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDDYrri",
        "SchedRW": "[WriteBlend]"
    },
    {
        "Instruction": "VPBLENDDrmi",
        "SchedRW": "[WriteBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDDrri",
        "SchedRW": "[WriteBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ128rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ128rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ128rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ128rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ128rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ128rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ256rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ256rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ256rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZ256rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ256rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZ256rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZrmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZrmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMBZrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZrrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMBZrrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ128rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ128rmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ128rmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ128rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ128rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ128rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ128rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ128rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ256rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ256rmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ256rmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ256rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ256rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZ256rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ256rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZ256rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZrmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZrmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZrmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZrmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMDZrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZrrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMDZrrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ128rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ128rmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ128rmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ128rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ128rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ128rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ128rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ128rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ256rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ256rmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ256rmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ256rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ256rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZ256rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ256rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZ256rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZrmb",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZrmbk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZrmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZrmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMQZrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZrrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMQZrrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ128rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ128rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ128rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ128rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ128rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ128rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ256rm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ256rmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ256rmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZ256rr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ256rrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZ256rrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZrmk",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZrmkz",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDMWZrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZrrk",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDMWZrrkz",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDVBYrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDVBYrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDVBrm",
        "SchedRW": "[WriteVarBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDVBrr",
        "SchedRW": "[WriteVarBlend]"
    },
    {
        "Instruction": "VPBLENDWYrmi",
        "SchedRW": "[WriteBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDWYrri",
        "SchedRW": "[WriteBlend]"
    },
    {
        "Instruction": "VPBLENDWrmi",
        "SchedRW": "[WriteBlendLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPBLENDWrri",
        "SchedRW": "[WriteBlend]"
    },
    {
        "Instruction": "VPBROADCASTBYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTBYrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZ128m",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTBZ128mk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTBZ128mkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTBZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBZ256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZ256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZ256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTBZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBrZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBrZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTBrZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTBrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTDYrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZ128m",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTDZ128mk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTDZ128mkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTDZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDZ256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZ256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZ256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTDZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDrZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDrZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTDrZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMB2QZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMB2QZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMB2QZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMW2DZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMW2DZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTMW2DZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTQYrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZ128m",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTQZ128mk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTQZ128mkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTQZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQZ256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZ256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZ256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTQZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQrZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQrZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTQrZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTQrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTWYrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZ128m",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTWZ128mk",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTWZ128mkz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPBROADCASTWZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWZ256m",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZ256mk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZ256mkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPBROADCASTWZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZ128r",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWrZ128rk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWrZ128rkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPBROADCASTWrZ256r",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZ256rk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZ256rkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrZrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPBROADCASTWrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPBROADCASTWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPCLMULQDQYrm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCLMULQDQYrr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "VPCLMULQDQZ128rm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCLMULQDQZ128rr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "VPCLMULQDQZ256rm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCLMULQDQZ256rr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "VPCLMULQDQZrm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCLMULQDQZrr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "VPCLMULQDQrm",
        "SchedRW": "[WriteCLMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCLMULQDQrr",
        "SchedRW": "[WriteCLMul]"
    },
    {
        "Instruction": "VPCMOVYrmr",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMOVYrrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMOVYrrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPCMOVYrrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPCMOVrmr",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMOVrrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMOVrrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPCMOVrrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPCMPBZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPBZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPBZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPDZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQBZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQQYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPEQWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPEQWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPEQWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPESTRIMEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPESTRIREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPESTRIrm",
        "SchedRW": "[WritePCmpEStrILd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPESTRIrr",
        "SchedRW": "[WritePCmpEStrI]"
    },
    {
        "Instruction": "VPCMPESTRM128MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPESTRM128REG",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPESTRM128rm",
        "SchedRW": "[WritePCmpEStrMLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPESTRM128rr",
        "SchedRW": "[WritePCmpEStrM]"
    },
    {
        "Instruction": "VPCMPGTBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTBZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTQYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPGTWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPGTWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPGTWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCMPISTRIMEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPISTRIREG",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPISTRIrm",
        "SchedRW": "[WritePCmpIStrILd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPISTRIrr",
        "SchedRW": "[WritePCmpIStrI]"
    },
    {
        "Instruction": "VPCMPISTRM128MEM",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPISTRM128REG",
        "SchedRW": "?"
    },
    {
        "Instruction": "VPCMPISTRM128rm",
        "SchedRW": "[WritePCmpIStrMLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPISTRM128rr",
        "SchedRW": "[WritePCmpIStrM]"
    },
    {
        "Instruction": "VPCMPQZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPQZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPQZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUBZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUBZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUDZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmib",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmib_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmibk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmibk_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUQZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUQZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPUWZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPUWZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ128rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ128rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ128rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ128rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ256rmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ256rmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ256rri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZ256rrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZrmi_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZrmik_alt",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCMPWZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZrri_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCMPWZrrik_alt",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPCOMBmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMBmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMBri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMBri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMDmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMDmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMDri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMDri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMPRESSBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPCOMPRESSWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMPRESSWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPCOMQmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMQmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMQri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMQri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUBmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUBmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUBri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUBri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUDmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUDmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUDri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUDri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUQmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUQmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUQri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUQri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUWmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUWmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUWri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMUWri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMWmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMWmi_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMWri",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCOMWri_alt",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPCONFLICTQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPCONFLICTQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPDPBUSDSZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDSZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDSZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPBUSDZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPBUSDZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDSZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDSZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPDPWSSDZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPDPWSSDZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPERM2F128rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERM2F128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERM2I128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERM2I128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDYrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDYrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2B256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2B256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Brm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Brmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Brmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Brr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Brrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Brrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2D256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2D256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Drm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Drr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Drrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Drrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD128rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD128rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD128rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD128rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PD256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PD256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PDrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PDrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PDrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PDrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS128rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS128rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS128rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS128rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PS256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PS256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PSrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2PSrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PSrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2PSrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Q256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Q256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Qrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Qrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Qrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Qrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2W256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2W256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Wrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Wrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Wrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMI2Wrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Wrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMI2Wrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMIL2PDYmr",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PDYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PDYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PDmr",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PDrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PSYmr",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PSYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PSYrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PSmr",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMIL2PSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMIL2PSrr_REV",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDYmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDYri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128mbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128mbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128mbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128mi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ128mik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ128mikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ128ri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128rik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128rikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ128rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256mbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256mbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256mbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256mi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ256mik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ256mikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZ256ri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256rik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256rikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZ256rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZ256rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZmik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZmikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDZri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZrrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDZrrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPDri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSYmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSYri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128mbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128mbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128mbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128mi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ128mik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ128mikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ128ri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128rik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128rikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ128rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ128rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256mbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256mbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256mbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256mi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ256mik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ256mikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZ256ri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256rik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256rikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256rm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZ256rr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256rrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZ256rrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZmik",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZmikz",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSZri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrmb",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrmbk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrmbkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrmk",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrmkz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSZrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZrrk",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSZrrkz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSmi",
        "SchedRW": "[WriteFShuffleLd]"
    },
    {
        "Instruction": "VPERMILPSri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMILPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMILPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VPERMPDYmi",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDYri",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256mbi",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256mbik",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256mbikz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256mi",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZ256mik",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZ256mikz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZ256ri",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256rik",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256rikz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZ256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZ256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZmbi",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZmbik",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZmbikz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZmi",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZmik",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZmikz",
        "SchedRW": "[WriteFShuffle256Ld]"
    },
    {
        "Instruction": "VPERMPDZri",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZrik",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZrikz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPDZrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPDZrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSYrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSYrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZ256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZ256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZ256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZ256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMPSZrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMPSZrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMQYmi",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQYri",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256mbi",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256mbik",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256mbikz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256mi",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZ256mik",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZ256mikz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZ256ri",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256rik",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256rikz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZmbi",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZmbik",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZmbikz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZmi",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZmik",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZmikz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPERMQZri",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZrik",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZrikz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2B256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2B256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Brm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Brmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Brmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Brr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Brrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Brrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2D256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2D256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Drm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Drr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Drrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Drrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD128rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD128rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD128rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD128rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PD256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PD256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PDrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PDrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PDrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PDrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS128rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS128rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS128rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS128rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS256rm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PS256rr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS256rrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PS256rrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PSrm",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrmb",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrmbk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrmbkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrmk",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrmkz",
        "SchedRW": "[WriteFShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2PSrr",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PSrrk",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2PSrrkz",
        "SchedRW": "[WriteFShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Q256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Q256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Qrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrmb",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrmbk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrmbkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Qrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Qrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Qrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2W256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2W256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Wrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Wrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Wrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMT2Wrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Wrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMT2Wrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPERMWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPERMWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ128rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ128rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ256rm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ256rmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZrm",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZrmk",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZrmkz",
        "SchedRW": "[WriteShuffle256Ld, ReadAfterLd]"
    },
    {
        "Instruction": "VPEXPANDWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXPANDWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPEXTRBZmr",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPEXTRBZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRBmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "VPEXTRBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRDZmr",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPEXTRDZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRDmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "VPEXTRDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRQZmr",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPEXTRQZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRQmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "VPEXTRQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRWZmr",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPEXTRWZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRWZrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRWmr",
        "SchedRW": "[WriteShuffleLd, WriteRMW]"
    },
    {
        "Instruction": "VPEXTRWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPEXTRWrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPGATHERDDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDQYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDQZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDQZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDQZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERDQrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQDZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQDZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQDZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQQYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQQZ128rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQQZ256rm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQQZrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPGATHERQQrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPHADDBDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDBDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDBQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDBQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDBWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDBWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDDQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDDQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDDYrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDDYrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDSWrm128",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDSWrm256",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDSWrr128",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDSWrr256",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPHADDUBDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUBDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDUBQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUBQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDUBWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUBWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDUDQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUDQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDUWDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUWDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDUWQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDUWQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDWDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDWDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDWQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDWQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDWYrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDWYrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHADDWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHADDWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHMINPOSUWrm128",
        "SchedRW": "[WriteVecIMulLd]"
    },
    {
        "Instruction": "VPHMINPOSUWrr128",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPHSUBBWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBBWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBDQrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBDQrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBDYrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBDYrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBSWrm128",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBSWrm256",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBSWrr128",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBSWrr256",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPHSUBWDrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBWDrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBWYrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBWYrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPHSUBWrm",
        "SchedRW": "[WritePHAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPHSUBWrr",
        "SchedRW": "[WritePHAdd]"
    },
    {
        "Instruction": "VPINSRBZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRBZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRDZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRDZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRQZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRQZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRWZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRWZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPINSRWrmi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPINSRWrri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPLZCNTDZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPLZCNTQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPLZCNTQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMACSDDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSDDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSDQHrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSDQHrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSDQLrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSDQLrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSSDDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSSDDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSSDQHrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSSDQHrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSSDQLrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSSDQLrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSSWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSSWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSSWWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSSWWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMACSWWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMACSWWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADCSSWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADCSSWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADCSWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADCSWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52HUQZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52HUQZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADD52LUQZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADD52LUQZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDUBSWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDUBSWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMADDWDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMADDWDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMASKMOVDYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPMASKMOVDYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPMASKMOVDmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPMASKMOVDrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPMASKMOVQYmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPMASKMOVQYrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPMASKMOVQmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPMASKMOVQrm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VPMAXSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMAXUWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMAXUWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMINUWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMINUWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMOVB2MZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVB2MZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVB2MZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVD2MZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVD2MZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVD2MZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVDBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVDWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVDWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVM2BZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2BZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2BZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2DZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2DZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2DZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2QZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2QZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2QZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2WZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2WZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVM2WZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVMSKBYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPMOVMSKBrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPMOVQ2MZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVQ2MZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVQ2MZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVQBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVQWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVQWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSDWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSDWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSQWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSQWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSWBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSWBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXBQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXBWYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXBWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXBWrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXDQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXDQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXDQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXWDYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXWDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXWQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXWQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVSXWQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVSXWQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVSXWQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVUSDBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSDWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSDWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSQWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSQWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVUSWBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVUSWBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVW2MZ128rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVW2MZ256rr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVW2MZrr",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "VPMOVWBZ128mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZ128mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZ256mr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZ256mrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZmr",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZmrk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVWBZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVWBZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXBQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXBWYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXBWZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXBWrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXDQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXDQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXDQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXWDYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXWDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWDZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWDrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXWQYrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXWQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZ128rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZ256rrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZrm",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZrmk",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZrmkz",
        "SchedRW": "[WriteShuffle256Ld]"
    },
    {
        "Instruction": "VPMOVZXWQZrr",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZrrk",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQZrrkz",
        "SchedRW": "[WriteShuffle256]"
    },
    {
        "Instruction": "VPMOVZXWQrm",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPMOVZXWQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPMULDQYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULDQrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULDQrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHRSWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHRSWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHUWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHUWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULHWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULHWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLDrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLDrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLQZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLQZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULLWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULLWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULTISHIFTQBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPMULUDQYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ128rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZ256rrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQZrrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPMULUDQrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPMULUDQrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPOPCNTBZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrmb",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrmbk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrmbkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ128rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ128rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ128rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ256rm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ256rmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ256rmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZrm",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZrmk",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZrmkz",
        "SchedRW": "[WriteVecALULd]"
    },
    {
        "Instruction": "VPOPCNTWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPOPCNTWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPORDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORDZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORQZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPORrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPORrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPPERMrmr",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPPERMrrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPPERMrrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPPERMrrr_REV",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPROLDZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLDZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLDZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLDZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLQZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPROLQZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLQZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROLVQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROLVQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORDZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORDZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORDZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORQZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPRORQZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORQZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPRORVQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPRORVQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPROTBmi",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTBmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTBri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPROTBrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTBrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTBrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTDmi",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTDmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPROTDrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTDrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTDrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTQmi",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTQmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPROTQrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTQrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTQrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTWmi",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTWmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPROTWrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPROTWrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPROTWrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSADBWYrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSADBWYrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSADBWZ128rm",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSADBWZ128rr",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "VPSADBWZ256rm",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSADBWZ256rr",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "VPSADBWZrm",
        "SchedRW": "[WriteMPSADLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSADBWZrr",
        "SchedRW": "[WriteMPSAD]"
    },
    {
        "Instruction": "VPSADBWrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSADBWrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSCATTERDDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERDDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERDDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERDQZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERDQZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERDQZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQQZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQQZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSCATTERQQZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VPSHABmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHABrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHABrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHABrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHADmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHADrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHADrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHADrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHAQmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHAQrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHAQrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHAQrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHAWmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHAWrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHAWrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHAWrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLBmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLBrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLBrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLBrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLDDZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDDZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDDZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDQZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDQZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVDZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVDZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVQZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVQZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDVWZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDVWZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDWZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDWZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHLDmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLDrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLDrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLQmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLQrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLQrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLQrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLWmr",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLWrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHLWrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHLWrr_REV",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSHRDDZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDDZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDDZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ128rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ256rmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZrmbi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrmbik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrmbikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDQZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDQZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVDZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVDZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256mb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256mbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256mbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZmb",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZmbk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZmbkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVQZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVQZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ128m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ128mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ128mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ128r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ128rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ128rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ256m",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ256mk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ256mkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZ256r",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ256rk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZ256rkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZmkz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDVWZr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDVWZrkz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ128rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ128rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ128rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ128rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ128rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ128rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ256rmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ256rmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ256rmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZ256rri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ256rrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZ256rrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZrmi",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZrmik",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZrmikz",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHRDWZrri",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZrrik",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHRDWZrrikz",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ128rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ128rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ128rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ128rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ256rm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ256rmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ256rr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZ256rrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZrm",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZrmk",
        "SchedRW": "[WriteVecIMulLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBITQMBZrr",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBITQMBZrrk",
        "SchedRW": "[WriteVecIMul]"
    },
    {
        "Instruction": "VPSHUFBYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ128rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ128rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ128rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ128rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ128rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ128rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ256rm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ256rmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ256rmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZ256rr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ256rrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZ256rrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZrmk",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZrmkz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBZrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZrrk",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBZrrkz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFBrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFBrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDYmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDYri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ128mbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ128mbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ128mbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ128mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ128mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ128mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ128ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ128rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ128rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ256mbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ256mbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ256mbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZ256mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ256mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ256mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZ256ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ256rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZ256rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZmbi",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZmbik",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZmbikz",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSHUFDZmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZmik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZmikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDZri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDZrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFDmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFDri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWYmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWYri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ128mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ128mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ128mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ128ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ128rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ128rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ256mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ256mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ256mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZ256ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ256rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZ256rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZmik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZmikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWZri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWZrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFHWmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFHWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWYmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWYri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ128mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ128mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ128mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ128ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ128rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ128rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ256mi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ256mik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ256mikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZ256ri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ256rik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZ256rikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZmik",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZmikz",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWZri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZrik",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWZrikz",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSHUFLWmi",
        "SchedRW": "[WriteShuffleLd]"
    },
    {
        "Instruction": "VPSHUFLWri",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPSIGNBYrm256",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNBYrr256",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSIGNBrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNBrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSIGNDYrm256",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNDYrr256",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSIGNDrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNDrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSIGNWYrm256",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNWYrr256",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSIGNWrm128",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSIGNWrr128",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSLLDQYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDQZ128rm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDQZ128rr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDQZ256rm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDQZ256rr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDQZrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDQZrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLDZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLQYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLQYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLQZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLQZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLVDYrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDYrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSLLVDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVDrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVDrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSLLVQYrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQYrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSLLVQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVQrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVQrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSLLVWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLVWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLVWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLWYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLWZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSLLWZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSLLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSLLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSLLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRADYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRADYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRADZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRADZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRADri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRADrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRADrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRAQZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAQZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDYrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDYrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRAVDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVDrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVDrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRAVQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAVWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAVWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRAWYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRAWZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRAWZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRAWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRAWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRAWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDQYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDQZ128rm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDQZ128rr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDQZ256rm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDQZ256rr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDQZrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDQZrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLDZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLDri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLDrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLDrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLQYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLQYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLQZ128mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256mbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256mbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256mbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLQZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLQri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLQrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLQrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLVDYrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDYrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRLVDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVDrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVDrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRLVQYrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQYrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRLVQZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVQrm",
        "SchedRW": "[WriteVarVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVQrr",
        "SchedRW": "[WriteVarVecShift]"
    },
    {
        "Instruction": "VPSRLVWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLVWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLVWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWYri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLWYrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWYrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLWZ128mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ128mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ128mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ128ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ128rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ128rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256mi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ256mik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ256mikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZ256ri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256rik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256rikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZmi",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZmik",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZmikz",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VPSRLWZri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VPSRLWri",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSRLWrm",
        "SchedRW": "[WriteVecShiftLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSRLWrr",
        "SchedRW": "[WriteVecShift]"
    },
    {
        "Instruction": "VPSUBBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBDrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBDrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBQrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBQrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSBrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSBrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBUSWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBUSWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWYrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWYrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPSUBWrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPSUBWrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ128rrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZ256rrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZrmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGDZrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZrrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGDZrrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ128rrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZ256rrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZrmbi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrmbik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrmbikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrmi",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrmik",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrmikz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTERNLOGQZrri",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZrrik",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTERNLOGQZrrikz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPTESTMBZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMBZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMBZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMBZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMBZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMBZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMBZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTMWZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTMWZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMBZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMBZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTNMWZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTNMWZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPTESTrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPTESTrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPUNPCKHBWYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHBWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHDQYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHQDQYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHQDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHQDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHWDYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKHWDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKHWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLBWYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLBWrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLBWrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLDQYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLQDQYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrmb",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrmbk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrmbkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLQDQrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLQDQrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLWDYrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDYrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZ128rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZ256rrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZrm",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZrmk",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZrmkz",
        "SchedRW": "[WriteVecALULd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDZrr",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZrrk",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDZrrkz",
        "SchedRW": "[WriteVecALU]"
    },
    {
        "Instruction": "VPUNPCKLWDrm",
        "SchedRW": "[WriteShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPUNPCKLWDrr",
        "SchedRW": "[WriteShuffle]"
    },
    {
        "Instruction": "VPXORDZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORDZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORDZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ128rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ128rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ128rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ128rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ256rm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZ256rr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ256rrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZ256rrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrmb",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrmbk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrmbkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrmk",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrmkz",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORQZrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZrrk",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORQZrrkz",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VPXORrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VPXORrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VRANGEPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPDZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGEPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGEPSZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRANGESSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRANGESSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRCP14PDZ128m",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128mb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128mbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128mbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128mk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128mkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ128r",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZ128rk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZ128rkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZ256m",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256mb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256mbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256mbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256mk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256mkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZ256r",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZ256rk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZ256rkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZmb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZmbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZmbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PDZr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PDZrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ128m",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128mb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128mbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128mbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128mk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128mkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ128r",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ128rk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ128rkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ256m",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256mb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256mbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256mbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256mk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256mkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZ256r",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ256rk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZ256rkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZmb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZmbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZmbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14PSZr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14PSZrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SDrm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SDrmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SDrmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SDrr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SDrrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SDrrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SSrm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SSrmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SSrmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP14SSrr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SSrrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP14SSrrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDmb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDmbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDmbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PDr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDrb",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDrbk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDrbkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PDrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSmb",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSmbk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSmbkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28PSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSrb",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSrbk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSrbkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28PSrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SDmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SDmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SDr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDrb",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDrbk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDrbkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SDrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SSmk",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SSmkz",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCP28SSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSrb",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSrbk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSrbkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSrk",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCP28SSrkz",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCPPSYm",
        "SchedRW": "[WriteFRcpLd]"
    },
    {
        "Instruction": "VRCPPSYr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCPPSm",
        "SchedRW": "[WriteFRcpLd]"
    },
    {
        "Instruction": "VRCPPSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCPSSm",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCPSSm_Int",
        "SchedRW": "[WriteFRcpLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRCPSSr",
        "SchedRW": "[WriteFRcp]"
    },
    {
        "Instruction": "VRCPSSr_Int",
        "SchedRW": "[WriteFRcpLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPDZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCEPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCEPSZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VREDUCESSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VREDUCESSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPDZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ128rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZ256rrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmbi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmbik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmbikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmi",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmik",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrmikz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrri",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrrib",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrribk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrribkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrrik",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALEPSZrrikz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESDm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESDm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESDm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESDrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESSm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESSm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESSm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRNDSCALESSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRNDSCALESSrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDPDm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VROUNDPDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDPSm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VROUNDPSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDSDm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VROUNDSDm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VROUNDSDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDSDr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDSSm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VROUNDSSm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VROUNDSSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDSSr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDYPDm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VROUNDYPDr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VROUNDYPSm",
        "SchedRW": "[WriteFAddLd]"
    },
    {
        "Instruction": "VROUNDYPSr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128m",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128mb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128mbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128mbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128mk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128mkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ128r",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZ128rk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZ128rkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZ256m",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256mb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256mbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256mbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256mk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256mkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZ256r",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZ256rk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZ256rkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZmb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZmbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZmbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PDZr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PDZrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ128m",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128mb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128mbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128mbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128mk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128mkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ128r",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ128rk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ128rkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ256m",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256mb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256mbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256mbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256mk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256mkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZ256r",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ256rk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZ256rkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZmb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZmbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZmbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14PSZr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14PSZrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SDrm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SDrmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SDrmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SDrr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SDrrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SDrrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SSrm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SSrmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SSrmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT14SSrr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SSrrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT14SSrrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDmb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDmbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDmbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PDr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDrb",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDrbk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDrbkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PDrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSmb",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSmbk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSmbkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28PSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSrb",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSrbk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSrbkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28PSrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SDmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SDmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SDr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDrb",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDrbk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDrbkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SDrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SSmk",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SSmkz",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRT28SSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSrb",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSrbk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSrbkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSrk",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRT28SSrkz",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRTPSYm",
        "SchedRW": "[WriteFRsqrtLd]"
    },
    {
        "Instruction": "VRSQRTPSYr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRTPSm",
        "SchedRW": "[WriteFRsqrtLd]"
    },
    {
        "Instruction": "VRSQRTPSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRTSSm",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRTSSm_Int",
        "SchedRW": "[WriteFRsqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VRSQRTSSr",
        "SchedRW": "[WriteFRsqrt]"
    },
    {
        "Instruction": "VRSQRTSSr_Int",
        "SchedRW": "[WriteFRsqrtLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCALEFSSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSCATTERDPDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERDPDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERDPDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERDPSZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERDPSZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERDPSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERPF0DPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF0DPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF0QPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF0QPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF1DPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF1DPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF1QPDm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERPF1QPSm",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "VSCATTERQPDZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERQPDZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERQPDZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERQPSZ128mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERQPSZ256mr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSCATTERQPSZmr",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF32X4Z256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF32X4Zrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF32X4Zrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF32X4Zrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Z256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFF64X2Zrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Zrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFF64X2Zrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Z256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI32X4Zrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Zrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI32X4Zrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Z256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFI64X2Zrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Zrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFI64X2Zrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDYrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDYrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ128rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ128rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ128rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ128rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZ256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZ256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDZrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDZrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPDrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPDrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSYrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSYrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ128rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ128rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ128rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ128rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ256rmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZ256rri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ256rrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZ256rrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZrmbi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrmbik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrmbikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrmik",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrmikz",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSZrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZrrik",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSZrrikz",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSHUFPSrmi",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSHUFPSrri",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VSQRTPDYm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSQRTPDYr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ128m",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128mb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128mbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128mbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128mk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128mkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ128r",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ128rk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ128rkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ256m",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256mb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256mbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256mbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256mk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256mkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZ256r",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ256rk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZ256rkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZmb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZmbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZmbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZmk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZmkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPDZr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZrb",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZrbk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZrbkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZrk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDZrkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPDm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSQRTPDr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSYm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSQRTPSYr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ128m",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128mb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128mbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128mbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128mk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128mkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ128r",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ128rk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ128rkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ256m",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256mb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256mbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256mbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256mk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256mkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZ256r",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ256rk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZ256rkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZmb",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZmbk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZmbkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZmk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZmkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTPSZr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZrb",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZrbk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZrbkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZrk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSZrkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTPSm",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSQRTPSr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDZm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDZm_Intk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDZm_Intkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDZr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZr_Int",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZr_Intk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZr_Intkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZrb_Int",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZrb_Intk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDZrb_Intkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSDr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSDr_Int",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSQRTSSZm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSZm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSZm_Intk",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSZm_Intkz",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSZr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZr_Int",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZr_Intk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZr_Intkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZrb_Int",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZrb_Intk",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSZrb_Intkz",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSm",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSm_Int",
        "SchedRW": "[WriteFSqrtLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSQRTSSr",
        "SchedRW": "[WriteFSqrt]"
    },
    {
        "Instruction": "VSQRTSSr_Int",
        "SchedRW": "[WriteFSqrtLd]"
    },
    {
        "Instruction": "VSTMXCSR",
        "SchedRW": "[WriteStore]"
    },
    {
        "Instruction": "VSUBPDYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSYrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSYrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrrbk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrrbkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBPSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBPSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSDrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSZrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSZrm_Intk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSZrm_Intkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrr_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrr_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrrb_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrrb_Intk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSZrrb_Intkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSrm_Int",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VSUBSSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VSUBSSrr_Int",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VTESTPDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VTESTPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VTESTPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VTESTPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VTESTPSYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VTESTPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VTESTPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VTESTPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VUCOMISDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUCOMISDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUCOMISDZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUCOMISDrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUCOMISDrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUCOMISSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUCOMISSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUCOMISSZrrb",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUCOMISSrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUCOMISSrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKHPSYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKHPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKHPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKLPDYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPDrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPDrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKLPSYrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSYrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VUNPCKLPSrm",
        "SchedRW": "[WriteFShuffleLd, ReadAfterLd]"
    },
    {
        "Instruction": "VUNPCKLPSrr",
        "SchedRW": "[WriteFShuffle]"
    },
    {
        "Instruction": "VXORPDYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VXORPDZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VXORPSYrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSYrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VXORPSZ128rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ128rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZ128rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZ128rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZ256rm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZ256rr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZ256rrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZ256rrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZrm",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrmb",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrmbk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrmbkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrmk",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrmkz",
        "SchedRW": "[WriteFAddLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSZrr",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZrrk",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSZrrkz",
        "SchedRW": "[WriteFAdd]"
    },
    {
        "Instruction": "VXORPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "VXORPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "VZEROALL",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "VZEROUPPER",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "V_SET0",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "V_SETALLONES",
        "SchedRW": "[WriteZero]"
    },
    {
        "Instruction": "WAIT",
        "SchedRW": "[WriteMicrocoded]"
    },
    {
        "Instruction": "WBINVD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WIN_ALLOCA_32",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WIN_ALLOCA_64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRFLAGS32",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "WRFLAGS64",
        "SchedRW": "[WriteRMW]"
    },
    {
        "Instruction": "WRFSBASE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRFSBASE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRGSBASE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRGSBASE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRMSR",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRPKRU",
        "SchedRW": "?"
    },
    {
        "Instruction": "WRPKRUr",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRSSD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRSSQ",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRUSSD",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "WRUSSQ",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XABORT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XABORT_DEF",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XACQUIRE_PREFIX",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XADD16rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XADD16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XADD32rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XADD32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XADD64rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XADD64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XADD8rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XADD8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XBEGIN",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XBEGIN_2",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XBEGIN_4",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XCHG16ar",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG16rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XCHG16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG32ar",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG32ar64",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG32rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XCHG32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG64ar",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG64rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XCHG64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCHG8rm",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XCHG8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XCH_F",
        "SchedRW": "[WriteMove]"
    },
    {
        "Instruction": "XCRYPTCBC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XCRYPTCFB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XCRYPTCTR",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XCRYPTECB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XCRYPTOFB",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XEND",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XGETBV",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XLAT",
        "SchedRW": "[WriteLoad]"
    },
    {
        "Instruction": "XOR16i16",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR16mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR16mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR16mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR16ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR16ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR16rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "XOR16rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR16rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32_FP",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR32mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR32mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR32ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "XOR32rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR32rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64_FP",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64i32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64mi32",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR64mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR64mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR64ri32",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "XOR64rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR64rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR8i8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR8mi",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR8mi8",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR8mr",
        "SchedRW": "[WriteALULd, WriteRMW]"
    },
    {
        "Instruction": "XOR8ri",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR8ri8",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR8rm",
        "SchedRW": "[WriteALULd, ReadAfterLd]"
    },
    {
        "Instruction": "XOR8rr",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XOR8rr_REV",
        "SchedRW": "[WriteALU]"
    },
    {
        "Instruction": "XORPDrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "XORPDrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "XORPSrm",
        "SchedRW": "[WriteVecLogicLd, ReadAfterLd]"
    },
    {
        "Instruction": "XORPSrr",
        "SchedRW": "[WriteVecLogic]"
    },
    {
        "Instruction": "XRELEASE_PREFIX",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XRSTOR",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XRSTOR64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XRSTORS",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XRSTORS64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVE64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVEC",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVEC64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVEOPT",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVEOPT64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVES",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSAVES64",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSETBV",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSHA1",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSHA256",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XSTORE",
        "SchedRW": "[WriteSystem]"
    },
    {
        "Instruction": "XTEST",
        "SchedRW": "[WriteSystem]"
    }
]
