# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../src/design/full_adder_1bit.sv" \
"../../../../../src/design/module_cla_8bits.sv" \
"../../../../EJER5.srcs/sim_1/new/module_sim_cla_8bits.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
