ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Apr 06, 2016 at 01:15:21 EDT
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   assign instruc_1.mem_addr = instruc_1.alu__out_MEM[31:2]; //memory address to read/write
                           |
ncelab: *E,CUVHNF (./src/mips_core.sv,684|27): Hierarchical name component lookup failed at 'instruc_1'.
   assign instruc_1.mem_data_in = instruc_1.store_data; //data to store 
                              |
ncelab: *E,CUVHNF (./src/mips_core.sv,686|30): Hierarchical name component lookup failed at 'instruc_1'.
   assign instruc_2.mem_addr = instruc_2.alu__out_MEM[31:2]; //memory address to read/write
                           |
ncelab: *E,CUVHNF (./src/mips_core.sv,716|27): Hierarchical name component lookup failed at 'instruc_2'.
   assign instruc_2.mem_data_in = instruc_2.store_data; //data to store
                              |
ncelab: *E,CUVHNF (./src/mips_core.sv,717|30): Hierarchical name component lookup failed at 'instruc_2'.
   mips_ALU ALU2(.alu__out(instruc_2.alu__out_2),
                                              |
ncelab: *E,CUVHNF (./src/mips_core.sv,730|46): Hierarchical name component lookup failed at 'instruc_2'.
TOOL:	ncelab	08.20-s015: Exiting on Apr 06, 2016 at 01:15:21 EDT  (total: 00:00:00)
