# VLSI Task 1 â€“ ALU Design

## Objective
Design an Arithmetic Logic Unit using Verilog.

## Operations
- Addition
- Subtraction
- AND
- OR
- NOT

## Files
- alu.v : ALU module
- alu_tb.v : Testbench

## Tools Used
- Verilog HDL
- ModelSim / Vivado

## Result
ALU simulated successfully with correct outputs.
