Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 17:23:04 2022
| Host         : DESKTOP-F3P71CO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: fsmc/fsmt/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.384        0.000                      0                  919        0.114        0.000                      0                  919        4.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.384        0.000                      0                  919        0.114        0.000                      0                  919        4.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 4.257ns (65.721%)  route 2.220ns (34.279%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[9]
                         net (fo=1, routed)           1.410    10.653    fsmc/inmode/aluUnit/out0_n_96
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.124    10.777 r  fsmc/inmode/aluUnit/M_outstore_q[9]_i_4/O
                         net (fo=1, routed)           0.810    11.587    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[9]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.711 r  fsmc/inmode/aluUnit/ad/M_outstore_q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.711    fsmc/inmode/M_outstore_d[9]
    SLICE_X39Y32         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.437    14.842    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[9]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.029    15.095    fsmc/inmode/M_outstore_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 4.257ns (66.353%)  route 2.159ns (33.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[8]
                         net (fo=1, routed)           1.578    10.821    fsmc/inmode/aluUnit/out0_n_97
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.945 r  fsmc/inmode/aluUnit/M_outstore_q[8]_i_2/O
                         net (fo=1, routed)           0.581    11.526    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[8]_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.650 r  fsmc/inmode/aluUnit/ad/M_outstore_q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.650    fsmc/inmode/M_outstore_d[8]
    SLICE_X42Y31         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.437    14.842    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[8]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.079    15.145    fsmc/inmode/M_outstore_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 4.257ns (69.338%)  route 1.883ns (30.662%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[6]
                         net (fo=1, routed)           1.728    10.971    fsmc/inmode/aluUnit/out0_n_99
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  fsmc/inmode/aluUnit/M_outstore_q[6]_i_2/O
                         net (fo=1, routed)           0.154    11.249    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.373 r  fsmc/inmode/aluUnit/ad/M_outstore_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.373    fsmc/inmode/M_outstore_d[6]
    SLICE_X39Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.434    14.839    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[6]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.029    15.092    fsmc/inmode/M_outstore_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 4.257ns (69.852%)  route 1.837ns (30.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[5]
                         net (fo=1, routed)           1.430    10.673    fsmc/inmode/aluUnit/out0_n_100
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.797 r  fsmc/inmode/aluUnit/M_outstore_q[5]_i_2/O
                         net (fo=1, routed)           0.407    11.204    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.328 r  fsmc/inmode/aluUnit/ad/M_outstore_q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.328    fsmc/inmode/M_outstore_d[5]
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.436    14.841    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[5]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.031    15.096    fsmc/inmode/M_outstore_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 4.257ns (69.387%)  route 1.878ns (30.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[0]
                         net (fo=1, routed)           1.403    10.646    fsmc/inmode/aluUnit/out0_n_105
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.770 r  fsmc/inmode/aluUnit/M_outstore_q[0]_i_2/O
                         net (fo=1, routed)           0.475    11.245    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[0]_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.369 r  fsmc/inmode/aluUnit/ad/M_outstore_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.369    fsmc/inmode/M_outstore_d[0]
    SLICE_X38Y31         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.435    14.840    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[0]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.081    15.145    fsmc/inmode/M_outstore_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 4.257ns (70.875%)  route 1.749ns (29.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[3]
                         net (fo=1, routed)           1.584    10.827    fsmc/inmode/aluUnit/out0_n_102
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.951 r  fsmc/inmode/aluUnit/M_outstore_q[3]_i_2/O
                         net (fo=1, routed)           0.165    11.116    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[3]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.240 r  fsmc/inmode/aluUnit/ad/M_outstore_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.240    fsmc/inmode/M_outstore_d[3]
    SLICE_X42Y29         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.436    14.841    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[3]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.077    15.142    fsmc/inmode/M_outstore_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 fsmc/inmode/M_bstore_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.682ns (28.356%)  route 4.250ns (71.644%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.558     5.142    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  fsmc/inmode/M_bstore_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  fsmc/inmode/M_bstore_q_reg[2]/Q
                         net (fo=59, routed)          1.242     6.840    fsmc/inmode/M_bstore_q[2]
    SLICE_X46Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  fsmc/inmode/M_outstore_q[15]_i_21/O
                         net (fo=2, routed)           0.680     7.644    fsmc/inmode/M_outstore_q[15]_i_21_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.150     7.794 r  fsmc/inmode/M_outstore_q[15]_i_20/O
                         net (fo=2, routed)           0.953     8.747    fsmc/inmode/M_outstore_q[15]_i_20_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.356     9.103 r  fsmc/inmode/M_outstore_q[14]_i_11/O
                         net (fo=1, routed)           0.411     9.514    fsmc/inmode/M_outstore_q[14]_i_11_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.348     9.862 f  fsmc/inmode/M_outstore_q[14]_i_6/O
                         net (fo=1, routed)           0.561    10.424    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[14]_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  fsmc/inmode/aluUnit/ad/M_outstore_q[14]_i_2/O
                         net (fo=1, routed)           0.402    10.950    fsmc/inmode/aluUnit/ad/M_outstore_q[14]_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.074 r  fsmc/inmode/aluUnit/ad/M_outstore_q[14]_i_1/O
                         net (fo=1, routed)           0.000    11.074    fsmc/inmode/M_outstore_d[14]
    SLICE_X41Y33         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.845    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[14]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.029    15.098    fsmc/inmode/M_outstore_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 4.257ns (74.053%)  route 1.492ns (25.946%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[1]
                         net (fo=1, routed)           1.054    10.297    fsmc/inmode/aluUnit/out0_n_104
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.421 r  fsmc/inmode/aluUnit/M_outstore_q[1]_i_2/O
                         net (fo=1, routed)           0.437    10.858    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.982 r  fsmc/inmode/aluUnit/ad/M_outstore_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.982    fsmc/inmode/M_outstore_d[1]
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.436    14.841    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[1]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029    15.094    fsmc/inmode/M_outstore_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 4.257ns (74.574%)  route 1.451ns (25.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[7]
                         net (fo=1, routed)           1.038    10.281    fsmc/inmode/aluUnit/out0_n_98
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.405 r  fsmc/inmode/aluUnit/M_outstore_q[7]_i_2/O
                         net (fo=1, routed)           0.413    10.818    fsmc/inmode/aluUnit/ad/M_outstore_q_reg[7]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.942 r  fsmc/inmode/aluUnit/ad/M_outstore_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.942    fsmc/inmode/M_outstore_d[7]
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.436    14.841    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[7]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.031    15.096    fsmc/inmode/M_outstore_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 fsmc/inmode/aluUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/inmode/M_outstore_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 4.133ns (72.431%)  route 1.573ns (27.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.650     5.234    fsmc/inmode/aluUnit/clk_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  fsmc/inmode/aluUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.243 r  fsmc/inmode/aluUnit/out0/P[11]
                         net (fo=1, routed)           1.573    10.816    fsmc/inmode/aluUnit/ad/P[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.940 r  fsmc/inmode/aluUnit/ad/M_outstore_q[11]_i_1/O
                         net (fo=1, routed)           0.000    10.940    fsmc/inmode/M_outstore_d[11]
    SLICE_X40Y33         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.845    fsmc/inmode/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  fsmc/inmode/M_outstore_q_reg[11]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    15.098    fsmc/inmode/M_outstore_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_w_q_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.450%)  route 0.311ns (62.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_w_q_reg[21]/Q
                         net (fo=3, routed)           0.311     1.958    fsmc/randchoose/random_generate/M_w_q_reg_n_0_[21]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.045     2.003 r  fsmc/randchoose/random_generate/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    fsmc/randchoose/random_generate/M_w_q[2]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.831     2.021    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.120     1.890    fsmc/randchoose/random_generate/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_x_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.227ns (44.759%)  route 0.280ns (55.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  fsmc/randchoose/random_generate/M_x_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  fsmc/randchoose/random_generate/M_x_q_reg[21]/Q
                         net (fo=2, routed)           0.280     1.915    fsmc/randchoose/random_generate/M_x_q[21]
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.099     2.014 r  fsmc/randchoose/random_generate/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.014    fsmc/randchoose/random_generate/M_w_q[13]_i_1_n_0
    SLICE_X34Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.831     2.021    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X34Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[13]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y44         FDSE (Hold_fdse_C_D)         0.121     1.891    fsmc/randchoose/random_generate/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.227ns (44.442%)  route 0.284ns (55.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.562     1.506    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  fsmc/randchoose/random_generate/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.284     1.917    fsmc/randchoose/random_generate/M_x_q[15]
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.099     2.016 r  fsmc/randchoose/random_generate/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.016    fsmc/randchoose/random_generate/M_w_q[26]_i_1_n_0
    SLICE_X38Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X38Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[26]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X38Y45         FDSE (Hold_fdse_C_D)         0.121     1.892    fsmc/randchoose/random_generate/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.067     1.715    fsmc/randchoose/random_generate/M_w_q_reg_n_0_[16]
    SLICE_X33Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[16]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y44         FDSE (Hold_fdse_C_D)         0.075     1.582    fsmc/randchoose/random_generate/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.067     1.715    fsmc/randchoose/random_generate/M_w_q_reg_n_0_[17]
    SLICE_X33Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[17]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.075     1.582    fsmc/randchoose/random_generate/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X31Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.085     1.733    fsmc/randchoose/random_generate/M_x_q[11]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  fsmc/randchoose/random_generate/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.778    fsmc/randchoose/random_generate/M_w_q[11]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[11]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     1.641    fsmc/randchoose/random_generate/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X31Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.087     1.735    fsmc/randchoose/random_generate/M_x_q[11]
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  fsmc/randchoose/random_generate/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    fsmc/randchoose/random_generate/M_w_q[3]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     1.641    fsmc/randchoose/random_generate/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_w_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_z_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_w_q_reg[24]/Q
                         net (fo=3, routed)           0.079     1.727    fsmc/randchoose/random_generate/M_w_q_reg_n_0_[24]
    SLICE_X33Y44         FDRE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[24]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.071     1.578    fsmc/randchoose/random_generate/M_z_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_w_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_z_q_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  fsmc/randchoose/random_generate/M_w_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsmc/randchoose/random_generate/M_w_q_reg[25]/Q
                         net (fo=3, routed)           0.079     1.727    fsmc/randchoose/random_generate/M_w_q_reg_n_0_[25]
    SLICE_X33Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[25]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X33Y45         FDSE (Hold_fdse_C_D)         0.071     1.578    fsmc/randchoose/random_generate/M_z_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 fsmc/randchoose/random_generate/M_z_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmc/randchoose/random_generate/M_y_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.563     1.507    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X33Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_z_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDSE (Prop_fdse_C_Q)         0.128     1.635 r  fsmc/randchoose/random_generate/M_z_q_reg[16]/Q
                         net (fo=1, routed)           0.059     1.694    fsmc/randchoose/random_generate/M_z_q[16]
    SLICE_X32Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_y_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    fsmc/randchoose/random_generate/clk_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  fsmc/randchoose/random_generate/M_y_q_reg[16]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X32Y44         FDSE (Hold_fdse_C_D)         0.016     1.536    fsmc/randchoose/random_generate/M_y_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   fsmc/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   fsmc/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y31   fsmc/inmode/M_astore_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y31   fsmc/inmode/M_outstore_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   fsmc/inmode/M_outstore_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   fsmc/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   fsmc/FSM_sequential_M_changemode_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   fsmc/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   fsmc/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   fsmc/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   fsmc/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   fsmc/buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   fsmc/buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   fsmc/inmode/M_alufnstore_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   fsmc/inmode/M_alufnstore_q_reg[4]/C



