
module apb_slave (
    input         pclk,      
    input         PRESET_n,  
    input         PSEL,     
    input         PENABLE,   
    input         PWRITE,    
    input  [7:0]  PADDR,    
    input  [7:0]  PDATA,    
    output reg [7:0] PRDATA, 
    output reg       PREADY,  
    output reg       PSLVERR  
);

  parameter N = 4;  

  reg [7:0] mem [0:7]; 
  reg [2:0] wait_counter;  
  reg transaction_active = 0;  

  always @(posedge pclk or negedge PRESET_n) begin
    if (!PRESET_n) begin
      PREADY  <= 0;
      PSLVERR <= 0;
      PRDATA  <= 8'b0;
      transaction_active <= 0;
      wait_counter <= 0;
      
      for (integer i = 0; i < 8; i = i + 1) begin
        mem[i] <= 8'b0;
      end
    end 
    else begin
      PSLVERR <= 0; 

      if (PSEL && PENABLE && !transaction_active) begin
        transaction_active <= 1; 
        wait_counter <= 0;       
        PREADY <= 0;             
      end

      if (transaction_active) begin
        if (wait_counter < N - 1) begin
          wait_counter <= wait_counter + 1; 
        end 
        else begin
          PREADY <= 1; 
          transaction_active <= 0; 

          if (PWRITE) begin
            if (PADDR == 8'h10 || PADDR == 8'h11) begin
              PSLVERR <= 1;  
            end 
            else begin
              mem[PADDR[2:0]] <= PDATA;  
            end
          end 
          else begin
            PRDATA <= mem[PADDR[2:0]]; 
          end
        end
      end 
      else begin
        PREADY <= 0; 
      end
    end
  end
endmodule


