INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_run_top glbl -prj run.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s run -debug wave 
Multi-threading is on. Using 18 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv1_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv20iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv20iy_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv20iy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv21iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv21iI_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv21iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv22iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv22iS_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv22iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv23i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv23i2_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv23i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv24jc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv24jc_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv24jc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv25jm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv25jm_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv25jm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv26jw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv26jw_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv26jw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv27jG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv27jG_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv27jG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv28jQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv28jQ_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv28jQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv29j0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv29j0_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv29j0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Aem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Aem_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Aem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bak_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bbk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bbk_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bbk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bck_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bdk_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bdk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bek.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bek_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bek
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Bew_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bfk_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bgk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bgk_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bgk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bhl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bhl_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bhl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bil_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bil
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bjl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bjl_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bjl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bkl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bkl_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bkl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bll_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bml_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bml
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bnm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bnm_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bnm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bom_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bpm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bpm_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bpm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2bqm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bqm_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2bqm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2brm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2brm_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2brm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2CeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2CeG_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2CeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2DeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2DeQ_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2DeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Ee0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ee0_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ee0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2eOg_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Ffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ffa_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ffa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2fYi_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2g8j_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Gfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Gfk_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Gfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2hbi_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Hfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Hfu_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Hfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ibs_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2IfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2IfE_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2IfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2jbC_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2JfO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2JfO_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2JfO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2kbM_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2KfY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2KfY_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2KfY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2lbW_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Lf8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Lf8_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Lf8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2mb6_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Mgi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Mgi_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Mgi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ncg_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Ngs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ngs_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Ngs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ocq_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2OgC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2OgC_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2OgC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2pcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2pcA_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2pcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2PgM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2PgM_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2PgM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2qcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2qcK_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2qcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2QgW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2QgW_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2QgW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2rcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2rcU_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2rcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Rg6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Rg6_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Rg6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2sc4_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Shg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Shg_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Shg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2tde_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Thq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Thq_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Thq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2udo_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2UhA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2UhA_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2UhA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2vdy_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2VhK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2VhK_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2VhK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2wdI_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2WhU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2WhU_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2WhU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2xdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2xdS_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2xdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Xh4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Xh4_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Xh4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2yd2_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Yie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Yie_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Yie
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2zec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2zec_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2zec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Conv2_layer_conv2Zio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Zio_rom
INFO: [VRFC 10-311] analyzing module Conv2_layer_conv2Zio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/FC2_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC2_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/FC2_layer_fc2_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC2_layer_fc2_bias_rom
INFO: [VRFC 10-311] analyzing module FC2_layer_fc2_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/FC2_layer_fc2_wei.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC2_layer_fc2_wei_rom
INFO: [VRFC 10-311] analyzing module FC2_layer_fc2_wei
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Flatten_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flatten_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/Init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/MaxPooling1_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling1_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/MaxPooling2_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling2_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_run_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_conv1_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_conv1_input_ram
INFO: [VRFC 10-311] analyzing module run_conv1_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_conv1_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_conv1_output_ram
INFO: [VRFC 10-311] analyzing module run_conv1_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_conv2_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_conv2_output_ram
INFO: [VRFC 10-311] analyzing module run_conv2_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_data_ram
INFO: [VRFC 10-311] analyzing module run_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fadd_32ns_32nbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fadd_32ns_32nbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fc1_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fc1_bias_rom
INFO: [VRFC 10-311] analyzing module run_fc1_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fc1_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fc1_output_ram
INFO: [VRFC 10-311] analyzing module run_fc1_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fc1_wei.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fc1_wei_rom
INFO: [VRFC 10-311] analyzing module run_fc1_wei
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fc2_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fc2_output_ram
INFO: [VRFC 10-311] analyzing module run_fc2_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fcmp_32ns_32ndEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fcmp_32ns_32ndEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_flatten_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_flatten_output_ram
INFO: [VRFC 10-311] analyzing module run_flatten_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_fmul_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_fmul_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_mux_32_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_mux_32_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_pool1_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_pool1_output_ram
INFO: [VRFC 10-311] analyzing module run_pool1_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/run_pool2_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_pool2_output_ram
INFO: [VRFC 10-311] analyzing module run_pool2_output
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fadd_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'run_ap_fadd_2_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'run_ap_fcmp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'run_ap_fmul_0_max_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fadd_2_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fmul_0_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/ip/xil_defaultlib/run_ap_fcmp_0_no_dsp_32.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.run_data_ram
Compiling module xil_defaultlib.run_data(DataWidth=32,AddressRan...
Compiling module xil_defaultlib.run_conv1_input_ram
Compiling module xil_defaultlib.run_conv1_input(DataWidth=32,Add...
Compiling module xil_defaultlib.run_conv1_output_ram
Compiling module xil_defaultlib.run_conv1_output(DataWidth=32,Ad...
Compiling module xil_defaultlib.run_pool1_output_ram
Compiling module xil_defaultlib.run_pool1_output(DataWidth=32,Ad...
Compiling module xil_defaultlib.run_conv2_output_ram
Compiling module xil_defaultlib.run_conv2_output(DataWidth=32,Ad...
Compiling module xil_defaultlib.run_pool2_output_ram
Compiling module xil_defaultlib.run_pool2_output(DataWidth=32,Ad...
Compiling module xil_defaultlib.run_flatten_output_ram
Compiling module xil_defaultlib.run_flatten_output(DataWidth=32,...
Compiling module xil_defaultlib.run_fc1_output_ram
Compiling module xil_defaultlib.run_fc1_output(DataWidth=32,Addr...
Compiling module xil_defaultlib.run_fc2_output_ram
Compiling module xil_defaultlib.run_fc2_output(DataWidth=32,Addr...
Compiling module xil_defaultlib.run_fc1_wei_rom
Compiling module xil_defaultlib.run_fc1_wei(DataWidth=32,Address...
Compiling module xil_defaultlib.run_fc1_bias_rom
Compiling module xil_defaultlib.run_fc1_bias(DataWidth=32,Addres...
Compiling module xil_defaultlib.Conv2_layer_conv2eOg_rom
Compiling module xil_defaultlib.Conv2_layer_conv2eOg(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2fYi_rom
Compiling module xil_defaultlib.Conv2_layer_conv2fYi(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2g8j_rom
Compiling module xil_defaultlib.Conv2_layer_conv2g8j(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2hbi_rom
Compiling module xil_defaultlib.Conv2_layer_conv2hbi(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2ibs_rom
Compiling module xil_defaultlib.Conv2_layer_conv2ibs(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2jbC_rom
Compiling module xil_defaultlib.Conv2_layer_conv2jbC(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2kbM_rom
Compiling module xil_defaultlib.Conv2_layer_conv2kbM(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2lbW_rom
Compiling module xil_defaultlib.Conv2_layer_conv2lbW(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2mb6_rom
Compiling module xil_defaultlib.Conv2_layer_conv2mb6(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2ncg_rom
Compiling module xil_defaultlib.Conv2_layer_conv2ncg(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2ocq_rom
Compiling module xil_defaultlib.Conv2_layer_conv2ocq(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2pcA_rom
Compiling module xil_defaultlib.Conv2_layer_conv2pcA(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2qcK_rom
Compiling module xil_defaultlib.Conv2_layer_conv2qcK(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2rcU_rom
Compiling module xil_defaultlib.Conv2_layer_conv2rcU(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2sc4_rom
Compiling module xil_defaultlib.Conv2_layer_conv2sc4(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2tde_rom
Compiling module xil_defaultlib.Conv2_layer_conv2tde(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2udo_rom
Compiling module xil_defaultlib.Conv2_layer_conv2udo(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2vdy_rom
Compiling module xil_defaultlib.Conv2_layer_conv2vdy(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2wdI_rom
Compiling module xil_defaultlib.Conv2_layer_conv2wdI(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2xdS_rom
Compiling module xil_defaultlib.Conv2_layer_conv2xdS(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2yd2_rom
Compiling module xil_defaultlib.Conv2_layer_conv2yd2(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2zec_rom
Compiling module xil_defaultlib.Conv2_layer_conv2zec(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Aem_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Aem(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Bew_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Bew(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2CeG_rom
Compiling module xil_defaultlib.Conv2_layer_conv2CeG(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2DeQ_rom
Compiling module xil_defaultlib.Conv2_layer_conv2DeQ(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Ee0_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Ee0(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Ffa_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Ffa(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Gfk_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Gfk(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Hfu_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Hfu(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2IfE_rom
Compiling module xil_defaultlib.Conv2_layer_conv2IfE(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2JfO_rom
Compiling module xil_defaultlib.Conv2_layer_conv2JfO(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2KfY_rom
Compiling module xil_defaultlib.Conv2_layer_conv2KfY(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Lf8_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Lf8(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Mgi_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Mgi(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Ngs_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Ngs(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2OgC_rom
Compiling module xil_defaultlib.Conv2_layer_conv2OgC(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2PgM_rom
Compiling module xil_defaultlib.Conv2_layer_conv2PgM(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2QgW_rom
Compiling module xil_defaultlib.Conv2_layer_conv2QgW(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Rg6_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Rg6(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Shg_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Shg(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Thq_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Thq(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2UhA_rom
Compiling module xil_defaultlib.Conv2_layer_conv2UhA(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2VhK_rom
Compiling module xil_defaultlib.Conv2_layer_conv2VhK(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2WhU_rom
Compiling module xil_defaultlib.Conv2_layer_conv2WhU(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Xh4_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Xh4(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Yie_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Yie(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2Zio_rom
Compiling module xil_defaultlib.Conv2_layer_conv2Zio(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv20iy_rom
Compiling module xil_defaultlib.Conv2_layer_conv20iy(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv21iI_rom
Compiling module xil_defaultlib.Conv2_layer_conv21iI(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv22iS_rom
Compiling module xil_defaultlib.Conv2_layer_conv22iS(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv23i2_rom
Compiling module xil_defaultlib.Conv2_layer_conv23i2(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv24jc_rom
Compiling module xil_defaultlib.Conv2_layer_conv24jc(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv25jm_rom
Compiling module xil_defaultlib.Conv2_layer_conv25jm(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv26jw_rom
Compiling module xil_defaultlib.Conv2_layer_conv26jw(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv27jG_rom
Compiling module xil_defaultlib.Conv2_layer_conv27jG(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv28jQ_rom
Compiling module xil_defaultlib.Conv2_layer_conv28jQ(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv29j0_rom
Compiling module xil_defaultlib.Conv2_layer_conv29j0(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bak_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bak(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bbk_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bbk(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bck_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bck(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bdk_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bdk(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bek_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bek(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bfk_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bfk(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bgk_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bgk(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bhl_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bhl(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bil_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bil(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bjl_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bjl(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bkl_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bkl(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bll_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bll(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bml_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bml(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bnm_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bnm(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bom_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bom(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bpm_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bpm(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2bqm_rom
Compiling module xil_defaultlib.Conv2_layer_conv2bqm(DataWidth=3...
Compiling module xil_defaultlib.Conv2_layer_conv2brm_rom
Compiling module xil_defaultlib.Conv2_layer_conv2brm(DataWidth=3...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture run_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.run_ap_fadd_2_full_dsp_32 [run_ap_fadd_2_full_dsp_32_defaul...]
Compiling module xil_defaultlib.run_fadd_32ns_32nbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture run_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.run_ap_fmul_0_max_dsp_32 [run_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.run_fmul_32ns_32ncud(ID=1)
Compiling module xil_defaultlib.Conv2_layer
Compiling module xil_defaultlib.run_mux_32_32_1_1(ID=1,din3_WIDT...
Compiling module xil_defaultlib.Conv1_layer
Compiling module xil_defaultlib.FC2_layer_fc2_wei_rom
Compiling module xil_defaultlib.FC2_layer_fc2_wei(DataWidth=32,A...
Compiling module xil_defaultlib.FC2_layer_fc2_bias_rom
Compiling module xil_defaultlib.FC2_layer_fc2_bias(DataWidth=32,...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture run_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.run_ap_fcmp_0_no_dsp_32 [run_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.run_fcmp_32ns_32ndEe(ID=1)
Compiling module xil_defaultlib.FC2_layer
Compiling module xil_defaultlib.MaxPooling1_layer
Compiling module xil_defaultlib.MaxPooling2_layer
Compiling module xil_defaultlib.Init
Compiling module xil_defaultlib.Flatten_layer
Compiling module xil_defaultlib.run
Compiling module xil_defaultlib.apatb_run_top
Compiling module work.glbl
Built simulation snapshot run
