{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737907326661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907326661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 17:02:06 2025 " "Processing started: Sun Jan 26 17:02:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907326661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907326661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907326661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737907326703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737907326970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737907326970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907326991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907326991 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "229 " "The Timing Analyzer is analyzing 229 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737907327265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737907327284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|state.CORDIC_DONE spi_FSM:spi0\|state.CORDIC_DONE " "create_clock -period 1.000 -name spi_FSM:spi0\|state.CORDIC_DONE spi_FSM:spi0\|state.CORDIC_DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|state.RESET_S spi_FSM:spi0\|state.RESET_S " "create_clock -period 1.000 -name spi_FSM:spi0\|state.RESET_S spi_FSM:spi0\|state.RESET_S" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " "create_clock -period 1.000 -name spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907327286 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327288 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737907327289 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1737907327293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907327311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907327311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.308 " "Worst-case setup slack is -7.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.308            -367.316 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -7.308            -367.316 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.056             -14.015 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -7.056             -14.015 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.016            -319.689 FPGA_CLK1_50  " "   -7.016            -319.689 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.328            -297.809 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -6.328            -297.809 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.488             -82.827 spi_FSM:spi0\|state.RESET_S  " "   -5.488             -82.827 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.793              -4.793 spi_FSM:spi0\|state.CORDIC_DONE  " "   -4.793              -4.793 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.365            -188.289 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -4.365            -188.289 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572            -100.188 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -2.572            -100.188 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.341 " "Worst-case hold slack is -2.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341             -32.103 FPGA_CLK1_50  " "   -2.341             -32.103 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.306               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.424               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.584               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.971               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.988               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.641               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.641               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.720               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    3.720               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907327319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907327320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -110.489 FPGA_CLK1_50  " "   -0.538            -110.489 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -0.596 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -0.120              -0.596 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.139               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.186               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.213               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.245               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.339               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.414               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907327329 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327329 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1737907327331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737907327349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737907327807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907327851 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907327851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.494 " "Worst-case setup slack is -7.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.494            -380.677 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -7.494            -380.677 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.217             -14.501 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -7.217             -14.501 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617            -304.799 FPGA_CLK1_50  " "   -6.617            -304.799 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.528            -304.088 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -6.528            -304.088 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744             -88.783 spi_FSM:spi0\|state.RESET_S  " "   -5.744             -88.783 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.098              -5.098 spi_FSM:spi0\|state.CORDIC_DONE  " "   -5.098              -5.098 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684            -204.812 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -4.684            -204.812 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533             -99.842 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -2.533             -99.842 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.601 " "Worst-case hold slack is -2.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601             -35.515 FPGA_CLK1_50  " "   -2.601             -35.515 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.234               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.276               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.514               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.884               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    1.007               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.876               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.948               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    3.948               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907327862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907327863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -117.343 FPGA_CLK1_50  " "   -0.538            -117.343 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.099 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -0.038              -0.099 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.168               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.231               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.235               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.242               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.296               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.404               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907327873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907327873 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907327879 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907327879 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1737907327881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737907327971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737907328373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907328413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907328416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907328416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.034 " "Worst-case setup slack is -4.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034            -124.987 FPGA_CLK1_50  " "   -4.034            -124.987 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503            -166.880 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -3.503            -166.880 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079              -5.917 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -3.079              -5.917 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827            -122.168 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -2.827            -122.168 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -30.747 spi_FSM:spi0\|state.RESET_S  " "   -2.279             -30.747 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -2.040 spi_FSM:spi0\|state.CORDIC_DONE  " "   -2.040              -2.040 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -70.362 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -1.890             -70.362 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943             -29.550 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -0.943             -29.550 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.153 " "Worst-case hold slack is -1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153             -15.113 FPGA_CLK1_50  " "   -1.153             -15.113 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.182               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.232               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.271               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.406               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.797               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    2.062               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907328423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907328425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -12.573 FPGA_CLK1_50  " "   -0.094             -12.573 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.031               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.174               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.250               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.403               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.474               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328426 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907328432 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907328432 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1737907328434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907328533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907328535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907328535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.138 " "Worst-case setup slack is -3.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138            -152.912 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -3.138            -152.912 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130             -83.919 FPGA_CLK1_50  " "   -3.130             -83.919 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711              -5.151 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -2.711              -5.151 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270             -99.661 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -2.270             -99.661 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041             -28.644 spi_FSM:spi0\|state.RESET_S  " "   -2.041             -28.644 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -1.947 spi_FSM:spi0\|state.CORDIC_DONE  " "   -1.947              -1.947 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -71.511 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -1.821             -71.511 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646             -18.344 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -0.646             -18.344 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.197 " "Worst-case hold slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197             -16.348 FPGA_CLK1_50  " "   -1.197             -16.348 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.144               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.234               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.335               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.353               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.011               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    2.004               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907328543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907328556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -12.300 FPGA_CLK1_50  " "   -0.091             -12.300 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.162               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.267               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.324               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.326               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.327               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.409               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.483               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907328557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907328557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907328563 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907328563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737907329321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737907329322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5298 " "Peak virtual memory: 5298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907329354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:02:09 2025 " "Processing ended: Sun Jan 26 17:02:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907329354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907329354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907329354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737907329354 ""}
