rom1_width8_addra16.v,verilog,xil_defaultlib,../../../../display.srcs/sources_1/ip/rom1_width8_addra16/sim/rom1_width8_addra16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
