// Seed: 578715548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wand id_0
);
  wire id_2, id_3, id_4;
  wire id_5, id_6;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4
  );
endmodule
module module_2;
  reg id_1 = id_1, id_2, id_3;
  wire id_4;
  always if (-1) id_1 <= id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
