// Seed: 210546290
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wand id_9,
    input tri1 id_10,
    input tri id_11,
    input uwire id_12,
    output tri1 id_13,
    output wand id_14,
    input wor id_15,
    input supply0 id_16,
    input wand id_17,
    output supply0 id_18,
    input tri1 id_19,
    input tri0 id_20
);
  wire id_22;
  wire id_23;
  wire id_24;
  ;
  assign id_9 = -1;
  wire id_25;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2
);
  assign id_2 = 1 == 1 < id_0;
  assign id_2 = id_0;
  assign id_2 = -1 & -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  assign id_2 = -1;
  logic id_4;
  wire  id_5;
  always @(*) begin : LABEL_0
    wait (id_0);
  end
  assign id_2 = id_1;
endmodule
