Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb.qsys --block-symbol-file --output-directory=/home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading dma_bbb/msgdma_bbb.qsys
Progress: Reading input file
Progress: Adding msgdma_bbb_clk [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_clk
Progress: Adding msgdma_bbb_csr [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_csr
Progress: Adding msgdma_bbb_dfh [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_dfh
Progress: Adding msgdma_bbb_dispatcher [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_dispatcher
Progress: Adding msgdma_bbb_frontend [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_frontend
Progress: Adding msgdma_bbb_host_read_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_host_read_bridge
Progress: Adding msgdma_bbb_host_write_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_host_write_bridge
Progress: Adding msgdma_bbb_mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_mem_bridge
Progress: Adding msgdma_bbb_read_master [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_read_master
Progress: Adding msgdma_bbb_reset [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_reset
Progress: Adding msgdma_bbb_write_master [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_write_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: msgdma_bbb.msgdma_bbb_clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb.qsys --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading dma_bbb/msgdma_bbb.qsys
Progress: Reading input file
Progress: Adding msgdma_bbb_clk [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_clk
Progress: Adding msgdma_bbb_csr [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_csr
Progress: Adding msgdma_bbb_dfh [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_dfh
Progress: Adding msgdma_bbb_dispatcher [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_dispatcher
Progress: Adding msgdma_bbb_frontend [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_frontend
Progress: Adding msgdma_bbb_host_read_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_host_read_bridge
Progress: Adding msgdma_bbb_host_write_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_host_write_bridge
Progress: Adding msgdma_bbb_mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_mem_bridge
Progress: Adding msgdma_bbb_read_master [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_read_master
Progress: Adding msgdma_bbb_reset [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_reset
Progress: Adding msgdma_bbb_write_master [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_write_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: msgdma_bbb.msgdma_bbb_clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: msgdma_bbb: "Transforming system: msgdma_bbb"
Info: msgdma_bbb: "Naming system components in system: msgdma_bbb"
Info: msgdma_bbb: "Processing generation queue"
Info: msgdma_bbb: "Generating: msgdma_bbb"
Info: msgdma_bbb: "Generating: msgdma_bbb_clk"
Info: msgdma_bbb: "Generating: msgdma_bbb_csr"
Info: msgdma_bbb: "Generating: msgdma_bbb_dfh"
Info: msgdma_bbb: "Generating: msgdma_bbb_dispatcher"
Info: msgdma_bbb: "Generating: msgdma_bbb_frontend"
Info: msgdma_bbb: "Generating: msgdma_bbb_host_read_bridge"
Info: msgdma_bbb: "Generating: msgdma_bbb_host_write_bridge"
Info: msgdma_bbb: "Generating: msgdma_bbb_mem_bridge"
Info: msgdma_bbb: "Generating: msgdma_bbb_read_master"
Info: msgdma_bbb: "Generating: msgdma_bbb_reset"
Info: msgdma_bbb: "Generating: msgdma_bbb_write_master"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_vsftzoi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_ovqvmwq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_translator_191_g7h47bq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_translator_191_x56fcki"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_agent_191_mpbm6tq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_agent_191_ncfkfri"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_luyj3ni"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_lny5ury"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_wgf3hjq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_naujnzi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_h27dbty"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_keninka"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_yxglh4i"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_myi7xpq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_lee6kpa"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_4adwlqq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_ktppkfa"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_ij3ekgi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_2z4cdsi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_4khhg4a"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_hwe3y6i"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_njn65li"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_burst_adapter_191_jrlgc6a"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_nkhaloi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_o6dp4ji"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_fq7dfzq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_elhpb2q"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_lpszkpq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_lyl3vmq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_rogvchi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_yrmi75q"
Info: msgdma_bbb: "Generating: msgdma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: msgdma_bbb: Done "msgdma_bbb" with 46 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
