

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Wed Nov 12 18:04:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Direct_FIR_DSP_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.060 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      394|      394|  3.940 us|  3.940 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      392|      392|         2|          1|          1|   392|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:21->FIR_HLS.cpp:12]   --->   Operation 5 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln25 = store i9 0, i9 %i" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 7 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:21->FIR_HLS.cpp:12]   --->   Operation 8 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%icmp_ln25 = icmp_eq  i9 %i_2, i9 392" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 11 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln25 = add i9 %i_2, i9 1" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 12 'add' 'add_ln25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.i.split, void %for.inc17.i.preheader.exitStub" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 13 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i9 %i_2" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 14 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%sub_ln26 = sub i9 391, i9 %i_2" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 15 'sub' 'sub_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i9 %sub_ln26" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 16 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln26" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 17 'getelementptr' 'H_filter_FIR_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 18 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_FIR_addr = getelementptr i14 %b_FIR, i64 0, i64 %zext_ln25" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 19 'getelementptr' 'b_FIR_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 20 'load' 'b_FIR_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln25 = store i9 %add_ln25, i9 %i" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%FIR_accu32_load_1 = load i32 %FIR_accu32"   --->   Operation 36 'load' 'FIR_accu32_load_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %FIR_accu32_out, i32 %FIR_accu32_load_1"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i32 %FIR_accu32" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 22 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:21->FIR_HLS.cpp:12]   --->   Operation 23 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 392, i64 392, i64 392" [FIR_HLS.cpp:21->FIR_HLS.cpp:12]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 25 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 26 'load' 'H_filter_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 27 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 28 'load' 'b_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i14 %b_FIR_load" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 29 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.38ns)   --->   "%mul_ln26 = mul i30 %sext_ln26, i30 %sext_ln26_1" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 30 'mul' 'mul_ln26' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %mul_ln26, i1 0" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i31 %tmp" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 32 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%FIR_accu32_1 = add i32 %sext_ln26_2, i32 %FIR_accu32_load" [FIR_HLS.cpp:26->FIR_HLS.cpp:12]   --->   Operation 33 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %FIR_accu32_1, i32 %FIR_accu32" [FIR_HLS.cpp:21->FIR_HLS.cpp:12]   --->   Operation 34 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body.i" [FIR_HLS.cpp:25->FIR_HLS.cpp:12]   --->   Operation 35 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_accu32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ H_filter_FIR]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32             (alloca           ) [ 011]
i                      (alloca           ) [ 010]
store_ln25             (store            ) [ 000]
store_ln21             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 000]
icmp_ln25              (icmp             ) [ 010]
add_ln25               (add              ) [ 000]
br_ln25                (br               ) [ 000]
zext_ln25              (zext             ) [ 000]
sub_ln26               (sub              ) [ 000]
zext_ln26              (zext             ) [ 000]
H_filter_FIR_addr      (getelementptr    ) [ 011]
b_FIR_addr             (getelementptr    ) [ 011]
store_ln25             (store            ) [ 000]
FIR_accu32_load        (load             ) [ 000]
specpipeline_ln21      (specpipeline     ) [ 000]
speclooptripcount_ln21 (speclooptripcount) [ 000]
specloopname_ln25      (specloopname     ) [ 000]
H_filter_FIR_load      (load             ) [ 000]
sext_ln26              (sext             ) [ 000]
b_FIR_load             (load             ) [ 000]
sext_ln26_1            (sext             ) [ 000]
mul_ln26               (mul              ) [ 000]
tmp                    (bitconcatenate   ) [ 000]
sext_ln26_2            (sext             ) [ 000]
FIR_accu32_1           (add              ) [ 000]
store_ln21             (store            ) [ 000]
br_ln25                (br               ) [ 000]
FIR_accu32_load_1      (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_accu32_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_accu32_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_filter_FIR">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="FIR_accu32_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="H_filter_FIR_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="9" slack="0"/>
<pin id="59" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_FIR_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln25_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="9" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln21_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_2_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln25_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln25_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln25_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sub_ln26_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln26_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln25_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="FIR_accu32_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln26_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln26_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul_ln26_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="14" slack="0"/>
<pin id="141" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln26_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="FIR_accu32_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="FIR_accu32_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln21_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="FIR_accu32_load_1_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load_1/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="FIR_accu32_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="FIR_accu32 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="189" class="1005" name="H_filter_FIR_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="b_FIR_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="91" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="126"><net_src comp="100" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="62" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="75" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="127" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="174"><net_src comp="40" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="44" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="192"><net_src comp="55" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="197"><net_src comp="68" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_accu32_out | {1 }
 - Input state : 
	Port: FIR_HLS_Pipeline_VITIS_LOOP_25_1 : H_filter_FIR | {1 2 }
	Port: FIR_HLS_Pipeline_VITIS_LOOP_25_1 : b_FIR | {1 2 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln21 : 1
		i_2 : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		zext_ln25 : 2
		sub_ln26 : 2
		zext_ln26 : 3
		H_filter_FIR_addr : 4
		H_filter_FIR_load : 5
		b_FIR_addr : 3
		b_FIR_load : 4
		store_ln25 : 3
		FIR_accu32_load_1 : 1
		write_ln0 : 2
	State 2
		sext_ln26 : 1
		sext_ln26_1 : 1
		mul_ln26 : 2
		tmp : 3
		sext_ln26_2 : 4
		FIR_accu32_1 : 5
		store_ln21 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln25_fu_100    |    0    |    0    |    16   |
|          |  FIR_accu32_1_fu_156  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln25_fu_94    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_111    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln26_fu_138    |    1    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln25_fu_106   |    0    |    0    |    0    |
|          |    zext_ln26_fu_117   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln26_fu_130   |    0    |    0    |    0    |
|   sext   |   sext_ln26_1_fu_134  |    0    |    0    |    0    |
|          |   sext_ln26_2_fu_152  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_144      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    92   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    FIR_accu32_reg_171   |   32   |
|H_filter_FIR_addr_reg_189|    9   |
|    b_FIR_addr_reg_194   |    9   |
|        i_reg_179        |    9   |
+-------------------------+--------+
|          Total          |   59   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_75 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   36   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   59   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   59   |   110  |
+-----------+--------+--------+--------+--------+
