{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567628723079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567628723087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 22:25:22 2019 " "Processing started: Wed Sep 04 22:25:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567628723087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567628723087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_dekoder_7Seg_DE2_nn -c Lab1_dekoder_7Seg_DE2_nn " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_dekoder_7Seg_DE2_nn -c Lab1_dekoder_7Seg_DE2_nn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567628723087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567628723641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567628723641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_dekoder_7seg_nn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_dekoder_7seg_nn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dekoder_7Seg_nn-behavior " "Found design unit 1: Dekoder_7Seg_nn-behavior" {  } { { "Lab1_dekoder_7Seg_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_nn.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567628734955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dekoder_7Seg_nn " "Found entity 1: Dekoder_7Seg_nn" {  } { { "Lab1_dekoder_7Seg_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_nn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567628734955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567628734955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_dekoder_7seg_de2_nn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_dekoder_7seg_de2_nn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dekoder_7seg_DE2_nn-struct " "Found design unit 1: Dekoder_7seg_DE2_nn-struct" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567628734960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dekoder_7Seg_DE2_nn " "Found entity 1: Dekoder_7Seg_DE2_nn" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567628734960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567628734960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dekoder_7Seg_DE2_nn " "Elaborating entity \"Dekoder_7Seg_DE2_nn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567628735002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dekoder_7Seg_nn Dekoder_7Seg_nn:dekoder_7seg " "Elaborating entity \"Dekoder_7Seg_nn\" for hierarchy \"Dekoder_7Seg_nn:dekoder_7seg\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "dekoder_7seg" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567628735004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567628735595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567628736168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567628736168 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "Lab1_dekoder_7Seg_DE2_nn.vhd" "" { Text "C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567628736230 "|Dekoder_7Seg_DE2_nn|sw[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567628736230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567628736231 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567628736231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567628736231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567628736231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567628736277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 22:25:36 2019 " "Processing ended: Wed Sep 04 22:25:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567628736277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567628736277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567628736277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567628736277 ""}
