--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml LED_1hertz.twx LED_1hertz.ncd -o LED_1hertz.twr
LED_1hertz.pcf -ucf LED_1hertz.ucf

Design file:              LED_1hertz.ncd
Physical constraint file: LED_1hertz.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.754ns.
--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X19Y19.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_16 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_16 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.DQ      Tcko                  0.408   counter<16>
                                                       counter_16
    SLICE_X21Y16.D4      net (fanout=2)        1.031   counter<16>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.B1      net (fanout=12)       0.899   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.194ns logic, 2.502ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_17 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.391   counter<20>
                                                       counter_17
    SLICE_X20Y15.C1      net (fanout=2)        0.847   counter<17>
    SLICE_X20Y15.C       Tilo                  0.205   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X20Y16.A1      net (fanout=3)        0.617   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.B1      net (fanout=12)       0.899   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.123ns logic, 2.363ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.331 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_6 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.391   counter<6>
                                                       counter_6
    SLICE_X21Y16.D1      net (fanout=2)        0.815   counter<6>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.B1      net (fanout=12)       0.899   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.177ns logic, 2.286ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X19Y19.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_16 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_16 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.DQ      Tcko                  0.408   counter<16>
                                                       counter_16
    SLICE_X21Y16.D4      net (fanout=2)        1.031   counter<16>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.D3      net (fanout=12)       0.795   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (1.194ns logic, 2.398ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_17 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.391   counter<20>
                                                       counter_17
    SLICE_X20Y15.C1      net (fanout=2)        0.847   counter<17>
    SLICE_X20Y15.C       Tilo                  0.205   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X20Y16.A1      net (fanout=3)        0.617   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.D3      net (fanout=12)       0.795   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.123ns logic, 2.259ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.331 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_6 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.391   counter<6>
                                                       counter_6
    SLICE_X21Y16.D1      net (fanout=2)        0.815   counter<6>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y19.D3      net (fanout=12)       0.795   Mcount_counter_val271
    SLICE_X19Y19.CLK     Tas                   0.322   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.177ns logic, 2.182ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_18 (SLICE_X19Y18.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_16 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_16 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.DQ      Tcko                  0.408   counter<16>
                                                       counter_16
    SLICE_X21Y16.D4      net (fanout=2)        1.031   counter<16>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y18.B4      net (fanout=12)       0.793   Mcount_counter_val271
    SLICE_X19Y18.CLK     Tas                   0.322   counter<20>
                                                       counter_18_rstpot
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.194ns logic, 2.396ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_17 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_17 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.391   counter<20>
                                                       counter_17
    SLICE_X20Y15.C1      net (fanout=2)        0.847   counter<17>
    SLICE_X20Y15.C       Tilo                  0.205   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X20Y16.A1      net (fanout=3)        0.617   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y18.B4      net (fanout=12)       0.793   Mcount_counter_val271
    SLICE_X19Y18.CLK     Tas                   0.322   counter<20>
                                                       counter_18_rstpot
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.123ns logic, 2.257ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_6 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.391   counter<6>
                                                       counter_6
    SLICE_X21Y16.D1      net (fanout=2)        0.815   counter<6>
    SLICE_X21Y16.D       Tilo                  0.259   counter<13>
                                                       GND_1_o_GND_1_o_equal_3_o<26>4
    SLICE_X20Y16.A2      net (fanout=3)        0.572   GND_1_o_GND_1_o_equal_3_o<26>3
    SLICE_X20Y16.A       Tilo                  0.205   counter<16>
                                                       Mcount_counter_val271_1
    SLICE_X19Y18.B4      net (fanout=12)       0.793   Mcount_counter_val271
    SLICE_X19Y18.CLK     Tas                   0.322   counter<20>
                                                       counter_18_rstpot
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.177ns logic, 2.180ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X20Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.200   led_OBUF
                                                       led
    SLICE_X20Y15.A6      net (fanout=2)        0.027   led_OBUF
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point led (SLICE_X20Y15.A5), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.123 - 0.108)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.198   counter<24>
                                                       counter_24
    SLICE_X20Y15.B6      net (fanout=3)        0.276   counter<24>
    SLICE_X20Y15.B       Tilo                  0.142   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>5
    SLICE_X20Y15.A5      net (fanout=1)        0.040   GND_1_o_GND_1_o_equal_3_o
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.530ns logic, 0.316ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_13 (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.123 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_13 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.198   counter<13>
                                                       counter_13
    SLICE_X20Y15.C6      net (fanout=2)        0.122   counter<13>
    SLICE_X20Y15.C       Tilo                  0.142   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X20Y15.B4      net (fanout=3)        0.118   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X20Y15.B       Tilo                  0.142   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>5
    SLICE_X20Y15.A5      net (fanout=1)        0.040   GND_1_o_GND_1_o_equal_3_o
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.672ns logic, 0.280ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.123 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.CQ      Tcko                  0.200   counter<16>
                                                       counter_15
    SLICE_X20Y15.C5      net (fanout=2)        0.161   counter<15>
    SLICE_X20Y15.C       Tilo                  0.142   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>2
    SLICE_X20Y15.B4      net (fanout=3)        0.118   GND_1_o_GND_1_o_equal_3_o<26>1
    SLICE_X20Y15.B       Tilo                  0.142   led_OBUF
                                                       GND_1_o_GND_1_o_equal_3_o<26>5
    SLICE_X20Y15.A5      net (fanout=1)        0.040   GND_1_o_GND_1_o_equal_3_o
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.674ns logic, 0.319ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_20 (SLICE_X19Y18.D6), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_19 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_19 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.CQ      Tcko                  0.198   counter<20>
                                                       counter_19
    SLICE_X18Y18.D5      net (fanout=2)        0.080   counter<19>
    SLICE_X18Y18.COUT    Topcyd                0.187   Mcount_counter_cy<19>
                                                       counter<19>_rt
                                                       Mcount_counter_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X18Y19.AMUX    Tcina                 0.126   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X19Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X19Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.726ns logic, 0.198ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_18 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_18 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.BQ      Tcko                  0.198   counter<20>
                                                       counter_18
    SLICE_X18Y18.C4      net (fanout=3)        0.147   counter<18>
    SLICE_X18Y18.COUT    Topcyc                0.203   Mcount_counter_cy<19>
                                                       counter<18>_rt
                                                       Mcount_counter_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X18Y19.AMUX    Tcina                 0.126   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X19Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X19Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.742ns logic, 0.265ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_20 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_20 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.DQ      Tcko                  0.198   counter<20>
                                                       counter_20
    SLICE_X18Y19.A3      net (fanout=2)        0.250   counter<20>
    SLICE_X18Y19.AMUX    Topaa                 0.250   Mcount_counter_cy<23>
                                                       counter<20>_rt
                                                       Mcount_counter_cy<23>
    SLICE_X19Y18.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X19Y18.CLK     Tah         (-Th)    -0.215   counter<20>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.663ns logic, 0.367ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<16>/CLK
  Logical resource: counter_14/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.754|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1054 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   3.754ns{1}   (Maximum frequency: 266.383MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 07 19:35:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



