C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 19:58:59 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\kovac\D
                    -esktop\miclab-zh-1\efm8-bb1-low-cost-board\adc\adc0\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEV
                    -EL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\kovac\Desktop\miclab-
                    -zh-1\efm8-bb1-low-cost-board\adc\adc0\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/shared/s
                    -i8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8BB1/inc) PRINT(.\src\InitDevice.lst)
                    - COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_1_enter_DefaultMode_from_RESET ();
  28   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  29   1        ADC_0_enter_DefaultMode_from_RESET ();
  30   1        VREF_0_enter_DefaultMode_from_RESET ();
  31   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  32   1        // [Config Calls]$
  33   1      
  34   1      }
  35          
  36          extern void
  37          WDT_0_enter_DefaultMode_from_RESET (void)
  38          {
  39   1        // $[Watchdog Timer Init Variable Declarations]
  40   1        uint32_t i;
  41   1        bool ea;
  42   1        // [Watchdog Timer Init Variable Declarations]$
  43   1      
  44   1        // $[WDTCN - Watchdog Timer Control]
  45   1        // Deprecated
  46   1        // [WDTCN - Watchdog Timer Control]$
  47   1      
  48   1        // $[WDTCN_2 - Watchdog Timer Control]
  49   1      
  50   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  51   1        WDTCN = 0xA5;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 19:58:59 PAGE 2   

  52   1      
  53   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  54   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
  55   1          {
  56   2            NOP ();
  57   2          }
  58   1      
  59   1        // Disable WDT
  60   1        ea = IE_EA;
  61   1        IE_EA = 0;
  62   1        WDTCN = 0xDE;
  63   1        WDTCN = 0xAD;
  64   1        IE_EA = ea;
  65   1      
  66   1        // [WDTCN_2 - Watchdog Timer Control]$
  67   1      
  68   1      }
  69          
  70          extern void
  71          PBCFG_0_enter_DefaultMode_from_RESET (void)
  72          {
  73   1        // $[XBR2 - Port I/O Crossbar 2]
  74   1        /***********************************************************************
  75   1         - Weak Pullups enabled 
  76   1         - Crossbar enabled
  77   1         ***********************************************************************/
  78   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
  79   1        // [XBR2 - Port I/O Crossbar 2]$
  80   1      
  81   1        // $[PRTDRV - Port Drive Strength]
  82   1        // [PRTDRV - Port Drive Strength]$
  83   1      
  84   1        // $[XBR0 - Port I/O Crossbar 0]
  85   1        // [XBR0 - Port I/O Crossbar 0]$
  86   1      
  87   1        // $[XBR1 - Port I/O Crossbar 1]
  88   1        // [XBR1 - Port I/O Crossbar 1]$
  89   1      
  90   1      }
  91          
  92          extern void
  93          ADC_0_enter_DefaultMode_from_RESET (void)
  94          {
  95   1        // $[ADC0CN1 - ADC0 Control 1]
  96   1        // [ADC0CN1 - ADC0 Control 1]$
  97   1      
  98   1        // $[ADC0MX - ADC0 Multiplexer Selection]
  99   1        /***********************************************************************
 100   1         - Select ADC0.15
 101   1         ***********************************************************************/
 102   1        ADC0MX = ADC0MX_ADC0MX__ADC0P15;
 103   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 104   1      
 105   1        // $[ADC0CF - ADC0 Configuration]
 106   1        /***********************************************************************
 107   1         - SAR Clock Divider = 0x03
 108   1         - ADC0 operates in 10-bit or 12-bit mode 
 109   1         - The on-chip PGA gain is 1
 110   1         - Normal Track Mode
 111   1         ***********************************************************************/
 112   1        ADC0CF = (0x03 << ADC0CF_ADSC__SHIFT) | ADC0CF_AD8BE__NORMAL
 113   1            | ADC0CF_ADGN__GAIN_1 | ADC0CF_ADTM__TRACK_NORMAL;
 114   1        // [ADC0CF - ADC0 Configuration]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 19:58:59 PAGE 3   

 115   1      
 116   1        // $[ADC0AC - ADC0 Accumulator Configuration]
 117   1        // [ADC0AC - ADC0 Accumulator Configuration]$
 118   1      
 119   1        // $[ADC0TK - ADC0 Burst Mode Track Time]
 120   1        // [ADC0TK - ADC0 Burst Mode Track Time]$
 121   1      
 122   1        // $[ADC0PWR - ADC0 Power Control]
 123   1        // [ADC0PWR - ADC0 Power Control]$
 124   1      
 125   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 126   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 127   1      
 128   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 129   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 130   1      
 131   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 132   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 133   1      
 134   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 135   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 136   1      
 137   1        // $[ADC0CN0 - ADC0 Control 0]
 138   1        /***********************************************************************
 139   1         - Enable ADC0 
 140   1         ***********************************************************************/
 141   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 142   1        // [ADC0CN0 - ADC0 Control 0]$
 143   1      
 144   1      }
 145          
 146          extern void
 147          CLOCK_0_enter_DefaultMode_from_RESET (void)
 148          {
 149   1        // $[CLKSEL - Clock Select]
 150   1        /***********************************************************************
 151   1         - Clock derived from the Internal High-Frequency Oscillator
 152   1         - SYSCLK is equal to selected clock source divided by 1
 153   1         ***********************************************************************/
 154   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 155   1        // [CLKSEL - Clock Select]$
 156   1      
 157   1      }
 158          
 159          extern void
 160          VREF_0_enter_DefaultMode_from_RESET (void)
 161          {
 162   1        // $[REF0CN - Voltage Reference Control]
 163   1        /***********************************************************************
 164   1         - Disable the Temperature Sensor
 165   1         - The ADC0 ground reference is the GND pin
 166   1         - The internal reference operates at 1.65 V nominal
 167   1         - The ADC0 voltage reference is the VDD pin
 168   1         ***********************************************************************/
 169   1        REF0CN = REF0CN_TEMPE__TEMP_DISABLED | REF0CN_GNDSL__GND_PIN
 170   1            | REF0CN_IREFLVL__1P65 | REF0CN_REFSL__VDD_PIN;
 171   1        // [REF0CN - Voltage Reference Control]$
 172   1      
 173   1      }
 174          
 175          extern void
 176          PORTS_1_enter_DefaultMode_from_RESET (void)
 177          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 19:58:59 PAGE 4   

 178   1        // $[P1 - Port 1 Pin Latch]
 179   1        // [P1 - Port 1 Pin Latch]$
 180   1      
 181   1        // $[P1MDOUT - Port 1 Output Mode]
 182   1        // [P1MDOUT - Port 1 Output Mode]$
 183   1      
 184   1        // $[P1MDIN - Port 1 Input Mode]
 185   1        /***********************************************************************
 186   1         - P1.0 pin is configured for digital mode
 187   1         - P1.1 pin is configured for digital mode
 188   1         - P1.2 pin is configured for digital mode
 189   1         - P1.3 pin is configured for digital mode
 190   1         - P1.4 pin is configured for digital mode
 191   1         - P1.5 pin is configured for digital mode
 192   1         - P1.6 pin is configured for digital mode
 193   1         - P1.7 pin is configured for analog mode
 194   1         ***********************************************************************/
 195   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 196   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
 197   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__ANALOG;
 198   1        // [P1MDIN - Port 1 Input Mode]$
 199   1      
 200   1        // $[P1SKIP - Port 1 Skip]
 201   1        /***********************************************************************
 202   1         - P1.0 pin is not skipped by the crossbar
 203   1         - P1.1 pin is not skipped by the crossbar
 204   1         - P1.2 pin is not skipped by the crossbar
 205   1         - P1.3 pin is not skipped by the crossbar
 206   1         - P1.4 pin is not skipped by the crossbar
 207   1         - P1.5 pin is not skipped by the crossbar
 208   1         - P1.6 pin is not skipped by the crossbar
 209   1         - P1.7 pin is skipped by the crossbar
 210   1         ***********************************************************************/
 211   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
 212   1            | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED
 213   1            | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__SKIPPED;
 214   1        // [P1SKIP - Port 1 Skip]$
 215   1      
 216   1        // $[P1MASK - Port 1 Mask]
 217   1        // [P1MASK - Port 1 Mask]$
 218   1      
 219   1        // $[P1MAT - Port 1 Match]
 220   1        // [P1MAT - Port 1 Match]$
 221   1      
 222   1      }
 223          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    120    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
