library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;

entity <%= name %> is
  port(
        reset: in  std_logic;
        clock: in  std_logic;
        circ_src: in  std_logic_vector(0 to <%= own.ins.binwidth - 1 %>);
        circ_dst: out std_logic_vector(0 to <%= own.outs.binwidth - 1 %>)
      );
end <%= name %>;

architecture behaviour of <%= name %> is
% functions.each.with_index do |fun, i|
  signal f<%= i %>_dst: std_logic_vector(0 to <%= fun.ins.binwidth - 1 %>);
  signal f<%= i %>_src: std_logic_vector(0 to <%= fun.outs.binwidth - 1 %>);
% end

begin
% wire_labels.each do |dst_label, src_label|
  <%= dst_label %> <= <%= src_label %>;
% end

% functions.each.with_index do |fun, i|
  f<%= i %>: process(f<%= i %>_dst) begin
    f<%= i %>_src <= (others => '-');
% fun.rows.each.with_index do |(input, output), rownum|
    <%= rownum.zero? ? 'if' : 'elsif' %> std_match(f<%= i %>_dst, "<%= input %>") then f<%= i %>_src <= "<%= output %>";
% end
    end if;
  end process;
% end
end behaviour;
