use crate::console::consoleintr;
use crate::memlayout::UART0;
use core::ptr;
/// low-level driver routines for 16550a UART.

/// the UART control registers are memory-mapped
/// at address UART0. this macro returns the
/// address of one of the registers.
const fn reg(r: i32) -> *mut u8 {
    (UART0 + r as i64) as *mut u8
}

/// the UART control registers are memory-mapped
/// at address UART0. this macro returns the
/// address of one of the registers.

/// receive holding register (for input bytes)
const RHR: i32 = 0;
/// transmit holding register (for output bytes)
const THR: i32 = 0;
/// interrupt enable register
const IER: i32 = 1;
/// FIFO control register
const FCR: i32 = 2;
/// interrupt status register
const ISR: i32 = 2;
/// line control register
const LCR: i32 = 3;
/// line status register
const LSR: i32 = 5;

const fn readreg(r: i32) -> *mut u8 {
    reg(r) as *mut u8
}
unsafe fn writereg(r: i32, v: i32) {
    ptr::write_volatile(reg(r), v as u8)
}
/// the UART control registers.
/// some have different meanings for
/// read vs write.
/// http://byterunner.com/16550.html
/// receive holding register (for input bytes)
/// transmit holding register (for output bytes)
/// interrupt enable register
/// FIFO control register
/// interrupt status register
/// line control register
/// line status register
#[no_mangle]
pub unsafe extern "C" fn uartinit() {
    // disable interrupts.
    writereg(IER, 0x00);
    // special mode to set baud rate.
    writereg(LCR, 0x80);
    // LSB for baud rate of 38.4K.
    writereg(0, 0x03);
    // MSB for baud rate of 38.4K.
    writereg(1, 0x00);
    // leave set-baud mode,
    // and set word length to 8 bits, no parity.
    writereg(LCR, 0x03);
    // reset and enable FIFOs.
    writereg(FCR, 0x07);
    // enable receive interrupts.
    writereg(IER, 0x01);
}
/// write one output character to the UART.
#[no_mangle]
pub unsafe extern "C" fn uartputc(mut c: i32) {
    // wait for Transmit Holding Empty to be set in LSR.
    while ptr::read_volatile(readreg(LSR)) as i32 & (1 as i32) << 5 as i32 == 0 as i32 {}
    writereg(THR, c);
}
/// read one input character from the UART.
/// return -1 if none is waiting.
#[no_mangle]
pub unsafe extern "C" fn uartgetc() -> i32 {
    if ptr::read_volatile(readreg(LSR)) as i32 & 0x1 as i32 != 0 {
        // input data is ready.
        ptr::read_volatile(readreg(RHR)) as i32
    } else {
        -1
    }
}
/// trap.c calls here when the uart interrupts.
#[no_mangle]
pub unsafe extern "C" fn uartintr() {
    loop {
        let mut c: i32 = uartgetc();
        if c == -(1 as i32) {
            break;
        }
        consoleintr(c);
    }
}
