<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>data_decoding</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>532</FF>
            <LUT>936</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>data_decoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>data_decoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>data_decoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>data_decoding</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>data_decoding</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>532</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>936</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile name_max_length="253"/>
        <config_rtl reset_level="low"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_port" index="0" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="input_port_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_port_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_port0_32b_8b" index="1" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_port0_32b_8b_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_port0_32b_8b_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_port1_16b_8b" index="2" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_port1_16b_8b_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_port1_16b_8b_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_port2_16b_8b" index="3" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_port2_16b_8b_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_port2_16b_8b_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_port3_8b" index="4" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_port3_8b_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_port3_8b_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_port4_Track" index="5" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_port4_Track_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_port4_Track_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wait_count" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="wait_count" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_count" index="7" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="data_count" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_port_1" access="W" description="Data signal of input_port" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_port" access="W" description="Bit 31 to 0 of input_port"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_port_2" access="W" description="Data signal of input_port" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_port" access="W" description="Bit 63 to 32 of input_port"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_port0_32b_8b_1" access="W" description="Data signal of output_port0_32b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port0_32b_8b" access="W" description="Bit 31 to 0 of output_port0_32b_8b"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_port0_32b_8b_2" access="W" description="Data signal of output_port0_32b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port0_32b_8b" access="W" description="Bit 63 to 32 of output_port0_32b_8b"/>
                    </fields>
                </register>
                <register offset="0x28" name="output_port1_16b_8b_1" access="W" description="Data signal of output_port1_16b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port1_16b_8b" access="W" description="Bit 31 to 0 of output_port1_16b_8b"/>
                    </fields>
                </register>
                <register offset="0x2c" name="output_port1_16b_8b_2" access="W" description="Data signal of output_port1_16b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port1_16b_8b" access="W" description="Bit 63 to 32 of output_port1_16b_8b"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_port2_16b_8b_1" access="W" description="Data signal of output_port2_16b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port2_16b_8b" access="W" description="Bit 31 to 0 of output_port2_16b_8b"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_port2_16b_8b_2" access="W" description="Data signal of output_port2_16b_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port2_16b_8b" access="W" description="Bit 63 to 32 of output_port2_16b_8b"/>
                    </fields>
                </register>
                <register offset="0x40" name="output_port3_8b_1" access="W" description="Data signal of output_port3_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port3_8b" access="W" description="Bit 31 to 0 of output_port3_8b"/>
                    </fields>
                </register>
                <register offset="0x44" name="output_port3_8b_2" access="W" description="Data signal of output_port3_8b" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port3_8b" access="W" description="Bit 63 to 32 of output_port3_8b"/>
                    </fields>
                </register>
                <register offset="0x4c" name="output_port4_Track_1" access="W" description="Data signal of output_port4_Track" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port4_Track" access="W" description="Bit 31 to 0 of output_port4_Track"/>
                    </fields>
                </register>
                <register offset="0x50" name="output_port4_Track_2" access="W" description="Data signal of output_port4_Track" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_port4_Track" access="W" description="Bit 63 to 32 of output_port4_Track"/>
                    </fields>
                </register>
                <register offset="0x58" name="wait_count" access="W" description="Data signal of wait_count" range="32">
                    <fields>
                        <field offset="0" width="32" name="wait_count" access="W" description="Bit 31 to 0 of wait_count"/>
                    </fields>
                </register>
                <register offset="0x60" name="data_count" access="W" description="Data signal of data_count" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_count" access="W" description="Bit 31 to 0 of data_count"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_port"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output_port0_32b_8b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="output_port1_16b_8b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output_port2_16b_8b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="output_port3_8b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="output_port4_Track"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="wait_count"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="data_count"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_port_1, 0x10, 32, W, Data signal of input_port, </column>
                    <column name="s_axi_control">input_port_2, 0x14, 32, W, Data signal of input_port, </column>
                    <column name="s_axi_control">output_port0_32b_8b_1, 0x1c, 32, W, Data signal of output_port0_32b_8b, </column>
                    <column name="s_axi_control">output_port0_32b_8b_2, 0x20, 32, W, Data signal of output_port0_32b_8b, </column>
                    <column name="s_axi_control">output_port1_16b_8b_1, 0x28, 32, W, Data signal of output_port1_16b_8b, </column>
                    <column name="s_axi_control">output_port1_16b_8b_2, 0x2c, 32, W, Data signal of output_port1_16b_8b, </column>
                    <column name="s_axi_control">output_port2_16b_8b_1, 0x34, 32, W, Data signal of output_port2_16b_8b, </column>
                    <column name="s_axi_control">output_port2_16b_8b_2, 0x38, 32, W, Data signal of output_port2_16b_8b, </column>
                    <column name="s_axi_control">output_port3_8b_1, 0x40, 32, W, Data signal of output_port3_8b, </column>
                    <column name="s_axi_control">output_port3_8b_2, 0x44, 32, W, Data signal of output_port3_8b, </column>
                    <column name="s_axi_control">output_port4_Track_1, 0x4c, 32, W, Data signal of output_port4_Track, </column>
                    <column name="s_axi_control">output_port4_Track_2, 0x50, 32, W, Data signal of output_port4_Track, </column>
                    <column name="s_axi_control">wait_count, 0x58, 32, W, Data signal of wait_count, </column>
                    <column name="s_axi_control">data_count, 0x60, 32, W, Data signal of data_count, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_port">in, long unsigned int</column>
                    <column name="output_port0_32b_8b">in, long unsigned int</column>
                    <column name="output_port1_16b_8b">in, long unsigned int</column>
                    <column name="output_port2_16b_8b">in, long unsigned int</column>
                    <column name="output_port3_8b">in, long unsigned int</column>
                    <column name="output_port4_Track">in, long unsigned int</column>
                    <column name="wait_count">in, unsigned int</column>
                    <column name="data_count">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="input_port">s_axi_control, register, name=input_port_1 offset=0x10 range=32, </column>
                    <column name="input_port">s_axi_control, register, name=input_port_2 offset=0x14 range=32, </column>
                    <column name="output_port0_32b_8b">s_axi_control, register, name=output_port0_32b_8b_1 offset=0x1c range=32, </column>
                    <column name="output_port0_32b_8b">s_axi_control, register, name=output_port0_32b_8b_2 offset=0x20 range=32, </column>
                    <column name="output_port1_16b_8b">s_axi_control, register, name=output_port1_16b_8b_1 offset=0x28 range=32, </column>
                    <column name="output_port1_16b_8b">s_axi_control, register, name=output_port1_16b_8b_2 offset=0x2c range=32, </column>
                    <column name="output_port2_16b_8b">s_axi_control, register, name=output_port2_16b_8b_1 offset=0x34 range=32, </column>
                    <column name="output_port2_16b_8b">s_axi_control, register, name=output_port2_16b_8b_2 offset=0x38 range=32, </column>
                    <column name="output_port3_8b">s_axi_control, register, name=output_port3_8b_1 offset=0x40 range=32, </column>
                    <column name="output_port3_8b">s_axi_control, register, name=output_port3_8b_2 offset=0x44 range=32, </column>
                    <column name="output_port4_Track">s_axi_control, register, name=output_port4_Track_1 offset=0x4c range=32, </column>
                    <column name="output_port4_Track">s_axi_control, register, name=output_port4_Track_2 offset=0x50 range=32, </column>
                    <column name="wait_count">s_axi_control, register, name=wait_count offset=0x58 range=32, </column>
                    <column name="data_count">s_axi_control, register, name=data_count offset=0x60 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:194" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = input_port bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:198" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = output_port0_32b_8b bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:202" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = output_port1_16b_8b bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:206" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = output_port2_16b_8b bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:210" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = output_port3_8b bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:214" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = output_port4_Track bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:218" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = wait_count bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:221" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = data_count bundle = control"/>
        <Pragma type="interface" location="../../home/ylxiao/workspace/rapidstream-cookbook/benchmarks/tapa_flow/orcDecoder/design/generated/cpp/data_decoding.cpp:225" status="valid" parentFunction="data_decoding" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
    </PragmaReport>
</profile>
