module Total();
input SPI_en, SPI_clk, SPI_Wdata, aluop_st, rst;

wire capture_en;
wire [2:0] register_address;
wire [7:0] result, final_out;
wire [18:0] register_data;
wire [23:0] Whole_data;
reg clk, wr_result;

initial begin
  clk = 0;
  forever #10 clk = ~clk;
end

SPIandOPControl SPIandOPControl( rst, SPI_en, SPI_clk, SPI_Wdata, Whole_data, capture_en );

Command_Register Command_Register( SPI_clk, aluop_st, Whole_data[21:19], Whole_data[18:0], register_address ,register_data, capture_en );

ALU ALU( clk, aluop_st, register_data, result );

Result_Register Result_Register( clk, wr_result, register_address, result, final_out );


initial begin
  

end

endmodule

