//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	computeSDF

.visible .entry computeSDF(
	.param .u32 computeSDF_param_0,
	.param .u32 computeSDF_param_1,
	.param .f32 computeSDF_param_2,
	.param .f32 computeSDF_param_3,
	.param .f32 computeSDF_param_4,
	.param .f32 computeSDF_param_5,
	.param .f32 computeSDF_param_6,
	.param .f32 computeSDF_param_7,
	.param .u64 computeSDF_param_8
)
{
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<5>;


	ld.param.u32 	%r4, [computeSDF_param_0];
	ld.param.u32 	%r5, [computeSDF_param_1];
	ld.param.u64 	%rd1, [computeSDF_param_8];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r7, %r6, %r8;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r2, %r10, %r9, %r11;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r5;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_3;

	mad.lo.s32 	%r12, %r2, %r4, %r1;
	mul.lo.s32 	%r3, %r12, 3;
	setp.lt.s32 	%p4, %r12, 0;
	mul.lo.s32 	%r13, %r4, %r5;
	mul.lo.s32 	%r14, %r13, 3;
	setp.ge.s32 	%p5, %r3, %r14;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_3;

	cvt.s64.s32 	%rd2, %r3;
	cvta.to.global.u64 	%rd3, %rd1;
	add.s64 	%rd4, %rd3, %rd2;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd4], %rs1;
	mov.u16 	%rs2, 128;
	st.global.u8 	[%rd4+1], %rs2;
	st.global.u8 	[%rd4+2], %rs2;

$L__BB0_3:
	ret;

}

