FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$GTDELAYS$I4$LOCKOUT";
2"UN$1$GTDELAYS$I4$DGTTTL";
3"GTRIGH_ECL\I";
4"GTRIGL_ECL\I";
5"UN$1$CNTRLREGISTER$I2$LOSELECT";
6"UN$1$3MERGE$I8$Y";
7"UN$1$CNTRLREGISTER$I2$ECALSETUP";
8"UN$1$CLOCKS$I15$LE";
9"UN$1$CAEN$I3$LE";
10"UN$1$CAEN$I3$CLK";
11"MTCD_LO*\I";
12"UN$1$CAEN$I3$DATARDY";
13"UN$1$CNTRLREGISTER$I2$DATARDY";
14"DGTH\I";
15"DGTL\I";
16"LOCKOUT*\I";
17"LOCKOUT\I";
18"UN$1$CNTRLREGISTER$I2$LE";
19"UN$1$CNTRLREGISTER$I2$DATAOUT";
20"UN$1$CLOCKS$I15$DEFAULTSELECT";
21"UN$1$GTDELAYS$I4$LEDGT";
22"UN$1$CAEN$I3$DATA";
23"SYNC_TTL\I";
24"SYNC24_TTL\I";
25"GTRIG_TTL\I";
26"RAWTRIGS<3..0>";
27"UN$1$GENERICUTILITIES$I11$CLRCNT";
28"UN$1$GENERICUTILITIES$I11$PULSE";
29"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
30"TELLIE_DELAY_OUT\I";
31"UN$1$COMPARATORS$I13$DATARDY";
32"UN$1$3MERGE$I6$Y";
33"EXTTRIG<15..0>\I";
34"UN$1$CLOCKS$I15$MISSEDCLOCK";
35"UN$1$CLOCKS$I15$FOX200MHZ";
36"UN$1$CLOCKS$I15$DATARDY";
37"UN$1$MICROZEDCONNECTION$I10$SPKR";
38"TELLIE_PULSE_OUT\I";
39"TELLIE_DELAY_IN\I";
40"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
41"SYNC_DELAY_IN\I";
42"SYNC_DELAY_OUT\I";
43"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
44"ASYNC_DELAY_IN\I";
45"SMELLIE_PULSE_OUT\I";
46"SMELLIE_DELAY_IN\I";
47"SMELLIE_DELAY_OUT\I";
48"SYNC_PULSE_OUT\I";
49"UN$1$CLOCKS$I15$CLOCK100";
50"TUBII_RT\I";
51"SYNCH_ECL\I";
52"CAEN_OUT<7..0>\I";
53"SCOPE_OUT<7..0>";
54"ANPULSEIN<11..0>\I";
55"SYNCL_ECL\I";
56"SYNC24H_ECL\I";
57"SYNC24L_ECL\I";
58"SYNCH_LVDS\I";
59"SYNCL_LVDS\I";
60"SYNC24H_LVDS\I";
61"SYNC24L_LVDS\I";
62"UN$1$COMPARATORS$I13$LETUNE";
63"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
64"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
65"GND\G";
66"VCC\G";
67"UN$1$3MERGE$I6$A";
68"FAST_COMP_OUTL\I";
69"TUNE_COMP_OUTL\I";
70"TUNE_COMP_OUTH\I";
71"FAST_COMP_OUTH\I";
72"ASYNC_PULSE_OUT\I";
73"UN$1$3MERGE$I6$C";
74"UN$1$3MERGE$I6$B";
75"GND\G";
76"CLOCK200_OUTL\I";
77"TUB_CLK_IN\I";
78"CLOCK200_OUTH\I";
79"EXT_PED_OUT\I";
80"EXT_PED_IN\I";
81"ASYNC_DELAY_OUT\I";
82"FAST_ANPULSE\I";
83"TUNE_ANPULSE\I";
84"UN$1$3MERGE$I8$B";
85"CLOCK100_OUTH\I";
86"UN$1$3MERGE$I8$C";
87"UN$1$3MERGE$I8$A";
88"CLOCK100_OUTL\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"1;
"DGT"2;
"CAEN_RDY"12;
"TUBII_RT_OUT"50;
"100MHZ_CLK_IN"49;
"SYNC_PULSE_OUT"48;
"SMELLIE_DELAY_OUT"47;
"SMELLIE_DELAY_IN"46;
"SMELLIE_PULSE_OUT"45;
"ASYNC_DELAY_IN"44;
"ASYNC_DELAY_OUT"43;
"SYNC_DELAY_OUT"42;
"SYNC_DELAY_IN"41;
"ASYNC_PULSE_OUT"40;
"TELLIE_DELAY_IN"39;
"TELLIE_PULSE_OUT"38;
"SPKR"37;
"TUBIITIME_DATA_RDY"36;
"FOX_200MHZ_IN"35;
"USING_BCKP"34;
"EXTTRIG<0..15>"33;
"LOAD_ENABLE<0..2>"32;
"COMP_RDY"31;
"TELLIE_DELAY_OUT"30;
"DATA"22;
"CLK"10;
"LATCH_DISPLAY"29;
"CNT_PULSE"28;
"CLR_CNT"27;
"RAWTRIGS_IN<3..0>"26;
"CNTRL_REGISTER_CHK"19;
"CNTRL_RDY"13;
"GTRIG"25;
"SYNC24"24;
"SYNC"23;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"72;
"ASYNC_DELAY_OUT"81;
"LE_ASYNC_DELAY"63;
"LE_ASYNC_PULSE"64;
"DATA"22;
"CLK"10;
"ASYNC_DELAY_IN"43;
"ASYNC_PULSE_IN"40;
"PULSE"28;
"LATCH_DISPLAY"29;
"ALLOW_COUNT"87;
"TEST_DISPLAY"84;
"DISPLAY_ZEROES"86;
"CLR_CNT"27;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"16;
"DGTH"14;
"GTRIG"3;
"TUNE_PULSE"83;
"FAST_PULSE"82;
"DATA"22;
"CLK"10;
"DATA_RDY"31;
"LE_TUNE"62;
"FAST_COMP_OUTH"71;
"FAST_COMP_OUTL"68;
"TUNE_COMP_OUTH"69;
"TUNE_COMP_OUTL"70;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"20;
"CLOCK100"49;
"FOX200MHZ"
VHDL_MODE"OUT"35;
"CLOCK200_OUTH"78;
"CLOCK200_OUTL"76;
"CLK100_OUTL"
VHDL_MODE"OUT"88;
"CLK100_OUTH"
VHDL_MODE"OUT"85;
"MISSEDCLOCK"
VHDL_MODE"OUT"34;
"SR_CLK"
VHDL_MODE"IN"10;
"DATA"
VHDL_MODE"IN"22;
"TUB_CLK_IN"77;
"LE"
VHDL_MODE"IN"8;
"DATA_RDY"
VHDL_MODE"IN"36;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"0;
"DATA_OUT"19;
"ECAL_SETUP"7;
"LO_SELECT"5;
"DEFAULT_CLK_SELECT"20;
"DATA_RDY"13;
"LE"18;
"CLK"10;
"DATA"22;
"DISPLAY<2..0>"6;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DATA_RDY"
VHDL_MODE"IN"12;
"DATA"
VHDL_MODE"IN"22;
"LE"
VHDL_MODE"IN"9;
"CLK"
VHDL_MODE"IN"10;
"SYNC24L_LVDS"61;
"SYNC24H_LVDS"60;
"SYNCL_LVDS"59;
"SYNCH_LVDS"58;
"SYNC24L_ECL"57;
"SYNC24H_ECL"56;
"SYNCL_ECL"55;
"AN_PULSE_IN<11..0>"54;
"SCOPE_OUT<7..0>"53;
"CAEN_OUT<7..0>"52;
"GTRIGH_ECL"3;
"GTRIGL_ECL"4;
"SYNCH_ECL"51;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT*_TTL"1;
"DGT_TTL"2;
"MTCD_LO* \B"11;
"DGTH"14;
"DGTL"15;
"LOCKOUT* \B"16;
"LOCKOUT"17;
"SELECT_LO_SRC"5;
"CLK"10;
"DATA"22;
"LE_DGT"21;
"GTRIGH"3;
"GTRIGL"4;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"73;
"A1"74;
"A0"67;
"E3"66;
"E2 \B"75;
"E1 \B"65;
"Y7"64;
"Y6"63;
"Y5"8;
"Y4"62;
"Y3"0;
"Y2"18;
"Y1"21;
"Y0"9;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"67;
"B\NWC\NAC"74;
"C\NWC\NAC"73;
"Y\NWC\NAC"32;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"80;
"EXT_PED_OUT"79;
"GTRIG"3;
"ECAL_ACTIVE"7;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"87;
"B\NWC\NAC"84;
"C\NWC\NAC"86;
"Y\NWC\NAC"6;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"37;
END.
