[10/27 17:41:50      0s] 
[10/27 17:41:50      0s] Cadence Innovus(TM) Implementation System.
[10/27 17:41:50      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/27 17:41:50      0s] 
[10/27 17:41:50      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[10/27 17:41:50      0s] Options:	
[10/27 17:41:50      0s] Date:		Mon Oct 27 17:41:50 2025
[10/27 17:41:50      0s] Host:		isaserver (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (6cores*6cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[10/27 17:41:50      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[10/27 17:41:50      0s] 
[10/27 17:41:50      0s] License:
[10/27 17:41:50      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/27 17:41:50      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/27 17:42:47     37s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/27 17:42:47     37s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[10/27 17:42:47     37s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/27 17:42:47     37s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[10/27 17:42:47     37s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[10/27 17:42:47     37s] @(#)CDS: CPE v20.11-s013
[10/27 17:42:47     37s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/27 17:42:47     37s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[10/27 17:42:47     37s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/27 17:42:47     37s] @(#)CDS: RCDB 11.15.0
[10/27 17:42:47     37s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[10/27 17:42:48     37s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9707_isaserver_isa31_2025_2026_C6yAaH.

[10/27 17:42:48     37s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[10/27 17:42:54     39s] 
[10/27 17:42:54     39s] **INFO:  MMMC transition support version v31-84 
[10/27 17:42:54     39s] 
[10/27 17:42:54     39s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/27 17:42:54     39s] <CMD> suppressMessage ENCEXT-2799
[10/27 17:42:54     40s] <CMD> win
[10/27 17:50:25    107s] <CMD> set init_design_netlisttype verilog
[10/27 17:50:25    107s] <CMD> set init_design_settop 1
[10/27 17:50:25    107s] <CMD> set init_top_cell filter_core
[10/27 17:50:25    107s] <CMD> set init_verilog ../netlist/filter_core{Fmax}{ClockGating}.v
[10/27 17:50:25    107s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[10/27 17:50:25    107s] <CMD> set init_gnd_net VSS
[10/27 17:50:25    107s] <CMD> set init_pwr_net VDD
[10/27 17:50:46    112s] <CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:50:46    112s] <CMD> init_design
[10/27 17:50:46    112s] #% Begin Load MMMC data ... (date=10/27 17:50:46, mem=576.5M)
[10/27 17:50:46    112s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:50:59    115s] <CMD> init_design
[10/27 17:50:59    115s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:50:59    115s] % Begin Load MMMC data ... (date=10/27 17:50:59, mem=576.6M)
[10/27 17:50:59    115s] Extraction setup Started 
[10/27 17:50:59    115s] Extraction setup Started 
[10/27 17:50:59    115s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:51:51    123s] <CMD> init_design
[10/27 17:51:51    123s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:51:51    123s] % Begin Load MMMC data ... (date=10/27 17:51:51, mem=577.4M)
[10/27 17:51:51    123s] Extraction setup Started 
[10/27 17:51:51    123s] Extraction setup Started 
[10/27 17:51:51    123s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:09    126s] <CMD> init_design
[10/27 17:52:09    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:09    126s] % Begin Load MMMC data ... (date=10/27 17:52:09, mem=577.1M)
[10/27 17:52:09    126s] Extraction setup Started 
[10/27 17:52:09    126s] Extraction setup Started 
[10/27 17:52:09    126s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    126s] <CMD> init_design
[10/27 17:52:10    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    126s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    126s] <CMD> init_design
[10/27 17:52:10    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    126s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    126s] <CMD> init_design
[10/27 17:52:10    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    126s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    126s] <CMD> init_design
[10/27 17:52:10    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    126s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    126s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    126s] <CMD> init_design
[10/27 17:52:10    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    126s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    126s] Extraction setup Started 
[10/27 17:52:10    127s] Extraction setup Started 
[10/27 17:52:10    127s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_mmmc_file mmm_design.tcl
[10/27 17:52:10    127s] <CMD> init_design
[10/27 17:52:10    127s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:52:10    127s] % Begin Load MMMC data ... (date=10/27 17:52:10, mem=577.1M)
[10/27 17:52:10    127s] Extraction setup Started 
[10/27 17:52:10    127s] Extraction setup Started 
[10/27 17:52:10    127s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_design_netlisttype verilog
[10/27 17:53:19    133s] <CMD> set init_design_settop 1
[10/27 17:53:19    133s] <CMD> set init_top_cell filter_core
[10/27 17:53:19    133s] <CMD> set init_verilog ../netlist/filter_core{Fmax}{ClockGating}.v
[10/27 17:53:19    133s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[10/27 17:53:19    133s] <CMD> set init_gnd_net VSS
[10/27 17:53:19    133s] <CMD> set init_pwr_net VDD
[10/27 17:53:24    134s] <CMD> init_design
[10/27 17:53:24    134s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:53:25    134s] % Begin Load MMMC data ... (date=10/27 17:53:24, mem=577.8M)
[10/27 17:53:25    134s] Extraction setup Started 
[10/27 17:53:25    134s] Extraction setup Started 
[10/27 17:53:25    134s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> init_design
[10/27 17:53:53    137s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:53:53    137s] % Begin Load MMMC data ... (date=10/27 17:53:53, mem=578.1M)
[10/27 17:53:53    137s] Extraction setup Started 
[10/27 17:53:53    137s] Extraction setup Started 
[10/27 17:53:53    137s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> init_design
[10/27 17:53:55    138s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:53:55    138s] % Begin Load MMMC data ... (date=10/27 17:53:55, mem=578.1M)
[10/27 17:53:55    138s] Extraction setup Started 
[10/27 17:53:55    138s] Extraction setup Started 
[10/27 17:53:55    138s] **ERROR: (TCLCMD-989):	cannot open SDC file '../netlist/filter_core{Fmax}{ClockGating}.sdc' for mode 'SDC_layout'
<CMD> set init_design_netlisttype verilog
[10/27 17:54:41    142s] <CMD> set init_design_settop 1
[10/27 17:54:41    142s] <CMD> set init_top_cell filter_core
[10/27 17:54:41    142s] <CMD> set init_verilog ../netlist/filter_core_fmax_ckg.v
[10/27 17:54:41    142s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[10/27 17:54:41    142s] <CMD> set init_gnd_net VSS
[10/27 17:54:41    142s] <CMD> set init_pwr_net VDD
[10/27 17:54:47    143s] <CMD> init_design
[10/27 17:54:47    143s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:54:47    143s] % Begin Load MMMC data ... (date=10/27 17:54:47, mem=578.1M)
[10/27 17:54:47    143s] Extraction setup Started 
[10/27 17:54:47    143s] Extraction setup Started 
[10/27 17:54:47    143s] % End Load MMMC data ... (date=10/27 17:54:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=578.1M, current mem=578.1M)
[10/27 17:54:47    143s] 
[10/27 17:54:47    143s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[10/27 17:54:47    143s] Set DBUPerIGU to M2 pitch 380.
[10/27 17:54:47    143s] 
[10/27 17:54:47    143s] viaInitial starts at Mon Oct 27 17:54:47 2025
viaInitial ends at Mon Oct 27 17:54:47 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[10/27 17:54:47    143s] Loading view definition file from mmm_design.tcl
[10/27 17:54:47    143s] Reading MY_LIBSET timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm.lib' ...
[10/27 17:54:50    146s] Read 134 cells in library 'NangateOpenCellLibrary' 
[10/27 17:54:50    146s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=668.5M, current mem=591.9M)
[10/27 17:54:50    146s] *** End library_loading (cpu=0.04min, real=0.05min, mem=9.0M, fe_cpu=2.44min, fe_real=13.00min, fe_mem=789.6M) ***
[10/27 17:54:50    146s] % Begin Load netlist data ... (date=10/27 17:54:50, mem=591.9M)
[10/27 17:54:50    146s] *** Begin netlist parsing (mem=789.6M) ***
[10/27 17:54:50    146s] Created 134 new cells from 1 timing libraries.
[10/27 17:54:50    146s] Reading netlist ...
[10/27 17:54:50    146s] Backslashed names will retain backslash and a trailing blank character.
[10/27 17:54:50    146s] Reading verilog netlist '../netlist/filter_core_fmax_ckg.v'
[10/27 17:54:50    146s] 
[10/27 17:54:50    146s] *** Memory Usage v#2 (Current mem = 789.598M, initial mem = 272.285M) ***
[10/27 17:54:50    146s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=789.6M) ***
[10/27 17:54:50    146s] % End Load netlist data ... (date=10/27 17:54:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=597.5M, current mem=597.5M)
[10/27 17:54:50    146s] Set top cell to filter_core.
[10/27 17:54:51    146s] Hooked 134 DB cells to tlib cells.
[10/27 17:54:51    146s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=603.3M, current mem=603.3M)
[10/27 17:54:51    146s] Starting recursive module instantiation check.
[10/27 17:54:51    146s] No recursion found.
[10/27 17:54:51    146s] Building hierarchical netlist for Cell filter_core ...
[10/27 17:54:51    147s] *** Netlist is unique.
[10/27 17:54:51    147s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[10/27 17:54:51    147s] ** info: there are 158 modules.
[10/27 17:54:51    147s] ** info: there are 3085 stdCell insts.
[10/27 17:54:51    147s] 
[10/27 17:54:51    147s] *** Memory Usage v#2 (Current mem = 834.023M, initial mem = 272.285M) ***
[10/27 17:54:51    147s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/27 17:54:51    147s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/27 17:54:51    147s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/27 17:54:51    147s] Set Default Net Delay as 1000 ps.
[10/27 17:54:51    147s] Set Default Net Load as 0.5 pF. 
[10/27 17:54:51    147s] Set Default Input Pin Transition as 0.1 ps.
[10/27 17:54:53    148s] Extraction setup Started 
[10/27 17:54:53    148s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/27 17:54:53    148s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[10/27 17:54:53    148s] Cap table was created using Encounter 08.10-p004_1.
[10/27 17:54:53    148s] Process name: master_techFreePDK45.
[10/27 17:54:53    148s] Importing multi-corner RC tables ... 
[10/27 17:54:53    148s] Summary of Active RC-Corners : 
[10/27 17:54:53    148s]  
[10/27 17:54:53    148s]  Analysis View: MyAnView
[10/27 17:54:53    148s]     RC-Corner Name        : my_rc
[10/27 17:54:53    148s]     RC-Corner Index       : 0
[10/27 17:54:53    148s]     RC-Corner Temperature : 25 Celsius
[10/27 17:54:53    148s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[10/27 17:54:53    148s]     RC-Corner PreRoute Res Factor         : 1
[10/27 17:54:53    148s]     RC-Corner PreRoute Cap Factor         : 1
[10/27 17:54:53    148s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/27 17:54:53    148s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/27 17:54:53    148s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/27 17:54:53    148s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/27 17:54:53    148s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/27 17:54:53    148s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/27 17:54:53    148s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/27 17:54:53    148s] LayerId::1 widthSet size::4
[10/27 17:54:53    148s] LayerId::2 widthSet size::4
[10/27 17:54:53    148s] LayerId::3 widthSet size::4
[10/27 17:54:53    148s] LayerId::4 widthSet size::4
[10/27 17:54:53    148s] LayerId::5 widthSet size::4
[10/27 17:54:53    148s] LayerId::6 widthSet size::4
[10/27 17:54:53    148s] LayerId::7 widthSet size::4
[10/27 17:54:53    148s] LayerId::8 widthSet size::4
[10/27 17:54:53    148s] LayerId::9 widthSet size::4
[10/27 17:54:53    148s] LayerId::10 widthSet size::3
[10/27 17:54:53    148s] Updating RC grid for preRoute extraction ...
[10/27 17:54:53    148s] Initializing multi-corner capacitance tables ... 
[10/27 17:54:53    148s] Initializing multi-corner resistance tables ...
[10/27 17:54:53    148s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 17:54:53    148s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 17:54:53    148s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[10/27 17:54:53    148s] *Info: initialize multi-corner CTS.
[10/27 17:54:53    148s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=818.0M, current mem=620.7M)
[10/27 17:54:53    148s] Reading timing constraints file '../netlist/filter_core_fmax_ckg.sdc' ...
[10/27 17:54:53    148s] Current (total cpu=0:02:29, real=0:13:03, peak res=822.8M, current mem=822.8M)
[10/27 17:54:53    149s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../netlist/filter_core_fmax_ckg.sdc, Line 8).
[10/27 17:54:53    149s] 
[10/27 17:54:53    149s] INFO (CTE): Reading of timing constraints file ../netlist/filter_core_fmax_ckg.sdc completed, with 1 WARNING
[10/27 17:54:54    149s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=842.1M, current mem=842.1M)
[10/27 17:54:54    149s] Current (total cpu=0:02:29, real=0:13:04, peak res=842.1M, current mem=842.1M)
[10/27 17:54:54    149s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/27 17:54:54    149s] Creating Cell Server ...(0, 1, 1, 1)
[10/27 17:54:54    149s] Summary for sequential cells identification: 
[10/27 17:54:54    149s]   Identified SBFF number: 16
[10/27 17:54:54    149s]   Identified MBFF number: 0
[10/27 17:54:54    149s]   Identified SB Latch number: 0
[10/27 17:54:54    149s]   Identified MB Latch number: 0
[10/27 17:54:54    149s]   Not identified SBFF number: 0
[10/27 17:54:54    149s]   Not identified MBFF number: 0
[10/27 17:54:54    149s]   Not identified SB Latch number: 0
[10/27 17:54:54    149s]   Not identified MB Latch number: 0
[10/27 17:54:54    149s]   Number of sequential cells which are not FFs: 13
[10/27 17:54:54    149s] Total number of combinational cells: 99
[10/27 17:54:54    149s] Total number of sequential cells: 29
[10/27 17:54:54    149s] Total number of tristate cells: 6
[10/27 17:54:54    149s] Total number of level shifter cells: 0
[10/27 17:54:54    149s] Total number of power gating cells: 0
[10/27 17:54:54    149s] Total number of isolation cells: 0
[10/27 17:54:54    149s] Total number of power switch cells: 0
[10/27 17:54:54    149s] Total number of pulse generator cells: 0
[10/27 17:54:54    149s] Total number of always on buffers: 0
[10/27 17:54:54    149s] Total number of retention cells: 0
[10/27 17:54:54    149s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[10/27 17:54:54    149s] Total number of usable buffers: 9
[10/27 17:54:54    149s] List of unusable buffers:
[10/27 17:54:54    149s] Total number of unusable buffers: 0
[10/27 17:54:54    149s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[10/27 17:54:54    149s] Total number of usable inverters: 6
[10/27 17:54:54    149s] List of unusable inverters:
[10/27 17:54:54    149s] Total number of unusable inverters: 0
[10/27 17:54:54    149s] List of identified usable delay cells:
[10/27 17:54:54    149s] Total number of identified usable delay cells: 0
[10/27 17:54:54    149s] List of identified unusable delay cells:
[10/27 17:54:54    149s] Total number of identified unusable delay cells: 0
[10/27 17:54:54    149s] Creating Cell Server, finished. 
[10/27 17:54:54    149s] 
[10/27 17:54:54    149s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/27 17:54:54    149s] Deleting Cell Server ...
[10/27 17:54:54    149s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=863.7M, current mem=863.6M)
[10/27 17:54:54    149s] Creating Cell Server ...(0, 0, 0, 0)
[10/27 17:54:54    149s] Summary for sequential cells identification: 
[10/27 17:54:54    149s]   Identified SBFF number: 16
[10/27 17:54:54    149s]   Identified MBFF number: 0
[10/27 17:54:54    149s]   Identified SB Latch number: 0
[10/27 17:54:54    149s]   Identified MB Latch number: 0
[10/27 17:54:54    149s]   Not identified SBFF number: 0
[10/27 17:54:54    149s]   Not identified MBFF number: 0
[10/27 17:54:54    149s]   Not identified SB Latch number: 0
[10/27 17:54:54    149s]   Not identified MB Latch number: 0
[10/27 17:54:54    149s]   Number of sequential cells which are not FFs: 13
[10/27 17:54:54    149s]  Visiting view : MyAnView
[10/27 17:54:54    149s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 17:54:54    149s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 17:54:54    149s]  Visiting view : MyAnView
[10/27 17:54:54    149s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 17:54:54    149s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 17:54:54    149s]  Setting StdDelay to 10.10
[10/27 17:54:54    149s] Creating Cell Server, finished. 
[10/27 17:54:54    149s] 
[10/27 17:54:54    149s] % Begin Load MMMC data ... (date=10/27 17:54:54, mem=863.8M)
[10/27 17:54:54    149s] % End Load MMMC data ... (date=10/27 17:54:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=863.8M, current mem=863.8M)
[10/27 17:54:54    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 17:55:11    151s] <CMD> getIoFlowFlag
[10/27 17:56:43    168s] <CMD> setIoFlowFlag 0
[10/27 17:56:43    168s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
[10/27 17:56:43    168s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/27 17:56:43    168s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/27 17:56:43    168s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/27 17:56:43    168s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/27 17:56:43    168s] <CMD> uiSetTool select
[10/27 17:56:43    168s] <CMD> getIoFlowFlag
[10/27 17:56:43    168s] <CMD> fit
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingOffset 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingThreshold 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingLayers {}
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingOffset 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingThreshold 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeRingLayers {}
[10/27 17:58:25    188s] <CMD> set sprCreateIeStripeWidth 10.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeStripeWidth 10.0
[10/27 17:58:25    188s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/27 17:58:26    188s] <CMD> set sprCreateIeRingOffset 1.0
[10/27 17:58:26    188s] <CMD> set sprCreateIeRingThreshold 1.0
[10/27 17:58:26    188s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/27 17:58:26    188s] <CMD> set sprCreateIeRingLayers {}
[10/27 17:58:26    188s] <CMD> set sprCreateIeStripeWidth 10.0
[10/27 17:58:26    188s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/27 18:00:02    211s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/27 18:00:02    211s] The ring targets are set to core/block ring wires.
[10/27 18:00:02    211s] addRing command will consider rows while creating rings.
[10/27 18:00:02    211s] addRing command will disallow rings to go over rows.
[10/27 18:00:02    211s] addRing command will ignore shorts while creating rings.
[10/27 18:00:02    211s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/27 18:00:02    211s] 
[10/27 18:00:02    211s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1128.7M)
[10/27 18:00:02    211s] Ring generation is complete.
[10/27 18:00:02    211s] vias are now being generated.
[10/27 18:00:02    211s] addRing created 8 wires.
[10/27 18:00:02    211s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/27 18:00:02    211s] +--------+----------------+----------------+
[10/27 18:00:02    211s] |  Layer |     Created    |     Deleted    |
[10/27 18:00:02    211s] +--------+----------------+----------------+
[10/27 18:00:02    211s] | metal1 |        4       |       NA       |
[10/27 18:00:02    211s] |  via1  |        8       |        0       |
[10/27 18:00:02    211s] | metal2 |        4       |       NA       |
[10/27 18:00:02    211s] +--------+----------------+----------------+
[10/27 18:00:31    216s] <CMD> zoomBox -52.04000 41.60600 159.58000 158.95400
[10/27 18:00:34    216s] <CMD> zoomBox -78.74650 32.73550 170.21850 170.79200
[10/27 18:00:37    216s] <CMD> gui_select -rect {127.49650 65.56600 126.86550 68.93300}
[10/27 18:00:38    216s] <CMD> zoomBox 126.86550 68.93300 123.07700 77.77200
[10/27 18:00:50    217s] <CMD> fit
[10/27 18:00:57    218s] <CMD> selectWire 105.3750 1.3200 106.1750 105.3600 2 VSS
[10/27 18:01:34    222s] <CMD> deselectAll
[10/27 18:01:34    222s] <CMD> selectWire 103.7750 2.9200 104.5750 103.7600 2 VDD
[10/27 18:03:44    252s] <CMD> clearGlobalNets
[10/27 18:03:44    252s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[10/27 18:03:44    252s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[10/27 18:05:04    270s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/27 18:05:04    270s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[10/27 18:05:04    270s] *** Begin SPECIAL ROUTE on Mon Oct 27 18:05:04 2025 ***
[10/27 18:05:04    270s] SPECIAL ROUTE ran on directory: /home/isa31_2025_2026/LABS/LAB1/innovus
[10/27 18:05:04    270s] SPECIAL ROUTE ran on machine: isaserver (Linux 3.10.0-1160.81.1.el7.x86_64 x86_64 2.00Ghz)
[10/27 18:05:04    270s] 
[10/27 18:05:04    270s] Begin option processing ...
[10/27 18:05:04    270s] srouteConnectPowerBump set to false
[10/27 18:05:04    270s] routeSelectNet set to "VDD VSS"
[10/27 18:05:04    270s] routeSpecial set to true
[10/27 18:05:04    270s] srouteBlockPin set to "useLef"
[10/27 18:05:04    270s] srouteBottomLayerLimit set to 1
[10/27 18:05:04    270s] srouteBottomTargetLayerLimit set to 1
[10/27 18:05:04    270s] srouteConnectConverterPin set to false
[10/27 18:05:04    270s] srouteCrossoverViaBottomLayer set to 1
[10/27 18:05:04    270s] srouteCrossoverViaTopLayer set to 10
[10/27 18:05:04    270s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/27 18:05:04    270s] srouteFollowCorePinEnd set to 3
[10/27 18:05:04    270s] srouteJogControl set to "preferWithChanges differentLayer"
[10/27 18:05:04    270s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/27 18:05:04    270s] sroutePadPinAllPorts set to true
[10/27 18:05:04    270s] sroutePreserveExistingRoutes set to true
[10/27 18:05:04    270s] srouteRoutePowerBarPortOnBothDir set to true
[10/27 18:05:04    270s] srouteStopBlockPin set to "nearestTarget"
[10/27 18:05:04    270s] srouteTopLayerLimit set to 10
[10/27 18:05:04    270s] srouteTopTargetLayerLimit set to 10
[10/27 18:05:04    270s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2238.00 megs.
[10/27 18:05:04    270s] 
[10/27 18:05:04    270s] Reading DB technology information...
[10/27 18:05:05    270s] Finished reading DB technology information.
[10/27 18:05:05    270s] Reading floorplan and netlist information...
[10/27 18:05:05    270s] Finished reading floorplan and netlist information.
[10/27 18:05:05    270s] Read in 20 layers, 10 routing layers, 1 overlap layer
[10/27 18:05:05    270s] Read in 134 macros, 34 used
[10/27 18:05:05    270s] Read in 34 components
[10/27 18:05:05    270s]   34 core components: 34 unplaced, 0 placed, 0 fixed
[10/27 18:05:05    270s] Read in 220 logical pins
[10/27 18:05:05    270s] Read in 220 nets
[10/27 18:05:05    270s] Read in 2 special nets, 2 routed
[10/27 18:05:05    270s] Read in 68 terminals
[10/27 18:05:05    270s] 2 nets selected.
[10/27 18:05:05    270s] 
[10/27 18:05:05    270s] Begin power routing ...
[10/27 18:05:05    270s] #create default rule from bind_ndr_rule rule=0x7f4ba8869710 0x7f4b8e4b0018
[10/27 18:05:05    270s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[10/27 18:05:05    270s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/27 18:05:05    270s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/27 18:05:05    270s] Type 'man IMPSR-1256' for more detail.
[10/27 18:05:05    270s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/27 18:05:05    270s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/27 18:05:05    270s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/27 18:05:05    270s] Type 'man IMPSR-1256' for more detail.
[10/27 18:05:05    270s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/27 18:05:05    270s] CPU time for FollowPin 0 seconds
[10/27 18:05:05    270s] CPU time for FollowPin 0 seconds
[10/27 18:05:05    270s]   Number of IO ports routed: 0
[10/27 18:05:05    270s]   Number of Block ports routed: 0
[10/27 18:05:05    270s]   Number of Stripe ports routed: 0
[10/27 18:05:05    270s]   Number of Core ports routed: 140
[10/27 18:05:05    270s]   Number of Pad ports routed: 0
[10/27 18:05:05    270s]   Number of Power Bump ports routed: 0
[10/27 18:05:05    270s]   Number of Followpin connections: 70
[10/27 18:05:05    270s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2267.00 megs.
[10/27 18:05:05    270s] 
[10/27 18:05:05    270s] 
[10/27 18:05:05    270s] 
[10/27 18:05:05    270s]  Begin updating DB with routing results ...
[10/27 18:05:05    270s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/27 18:05:05    270s] Pin and blockage extraction finished
[10/27 18:05:05    270s] 
[10/27 18:05:05    270s] sroute created 210 wires.
[10/27 18:05:05    270s] ViaGen created 140 vias, deleted 0 via to avoid violation.
[10/27 18:05:05    270s] +--------+----------------+----------------+
[10/27 18:05:05    270s] |  Layer |     Created    |     Deleted    |
[10/27 18:05:05    270s] +--------+----------------+----------------+
[10/27 18:05:05    270s] | metal1 |       210      |       NA       |
[10/27 18:05:05    270s] |  via1  |       140      |        0       |
[10/27 18:05:05    270s] +--------+----------------+----------------+
[10/27 18:06:21    286s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[10/27 18:07:00    292s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/27 18:07:00    292s] <CMD> setEndCapMode -reset
[10/27 18:07:00    292s] <CMD> setEndCapMode -boundary_tap false
[10/27 18:07:00    292s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/27 18:07:00    292s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/27 18:07:00    292s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
[10/27 18:07:00    292s] <CMD> setPlaceMode -reset
[10/27 18:07:00    292s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/27 18:07:04    293s] <CMD> setPlaceMode -fp false
[10/27 18:07:04    293s] <CMD> place_design
[10/27 18:07:04    293s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 18:07:04    293s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 232, percentage of missing scan cell = 0.00% (0 / 232)
[10/27 18:07:05    293s] 
[10/27 18:07:05    293s] pdi colorize_geometry "" ""
[10/27 18:07:05    293s] 
[10/27 18:07:05    293s] ### Time Record (colorize_geometry) is installed.
[10/27 18:07:05    293s] #Start colorize_geometry on Mon Oct 27 18:07:05 2025
[10/27 18:07:05    293s] #
[10/27 18:07:05    293s] ### Time Record (Pre Callback) is installed.
[10/27 18:07:05    293s] ### Time Record (Pre Callback) is uninstalled.
[10/27 18:07:05    293s] ### Time Record (DB Import) is installed.
[10/27 18:07:05    293s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[10/27 18:07:05    293s] ### Time Record (DB Import) is uninstalled.
[10/27 18:07:05    293s] ### Time Record (DB Export) is installed.
[10/27 18:07:05    293s] Extracting standard cell pins and blockage ...... 
[10/27 18:07:05    293s] Pin and blockage extraction finished
[10/27 18:07:05    293s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[10/27 18:07:05    293s] ### Time Record (DB Export) is uninstalled.
[10/27 18:07:05    293s] ### Time Record (Post Callback) is installed.
[10/27 18:07:05    293s] ### Time Record (Post Callback) is uninstalled.
[10/27 18:07:05    293s] #
[10/27 18:07:05    293s] #colorize_geometry statistics:
[10/27 18:07:05    293s] #Cpu time = 00:00:00
[10/27 18:07:05    293s] #Elapsed time = 00:00:00
[10/27 18:07:05    293s] #Increased memory = -5.29 (MB)
[10/27 18:07:05    293s] #Total memory = 937.20 (MB)
[10/27 18:07:05    293s] #Peak memory = 942.56 (MB)
[10/27 18:07:05    293s] #Number of warnings = 0
[10/27 18:07:05    293s] #Total number of warnings = 0
[10/27 18:07:05    293s] #Number of fails = 0
[10/27 18:07:05    293s] #Total number of fails = 0
[10/27 18:07:05    293s] #Complete colorize_geometry on Mon Oct 27 18:07:05 2025
[10/27 18:07:05    293s] #
[10/27 18:07:05    293s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[10/27 18:07:05    293s] ### Time Record (colorize_geometry) is uninstalled.
[10/27 18:07:05    293s] ### 
[10/27 18:07:05    293s] ###   Scalability Statistics
[10/27 18:07:05    293s] ### 
[10/27 18:07:05    293s] ### ------------------------+----------------+----------------+----------------+
[10/27 18:07:05    293s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/27 18:07:05    293s] ### ------------------------+----------------+----------------+----------------+
[10/27 18:07:05    293s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/27 18:07:05    293s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/27 18:07:05    293s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/27 18:07:05    293s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/27 18:07:05    293s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/27 18:07:05    293s] ### ------------------------+----------------+----------------+----------------+
[10/27 18:07:05    293s] ### 
[10/27 18:07:05    293s] *** Starting placeDesign default flow ***
[10/27 18:07:05    293s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:07:05    293s] ### Creating LA Mngr. totSessionCpu=0:04:54 mem=1157.9M
[10/27 18:07:05    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:54 mem=1157.9M
[10/27 18:07:05    293s] *** Start deleteBufferTree ***
[10/27 18:07:05    294s] Info: Detect buffers to remove automatically.
[10/27 18:07:05    294s] Analyzing netlist ...
[10/27 18:07:05    294s] Updating netlist
[10/27 18:07:06    295s] AAE DB initialization (MEM=1164.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/27 18:07:06    295s] siFlow : Timing analysis mode is single, using late cdB files
[10/27 18:07:06    295s] Start AAE Lib Loading. (MEM=1164.16)
[10/27 18:07:06    295s] End AAE Lib Loading. (MEM=1173.7 CPU=0:00:00.0 Real=0:00:00.0)
[10/27 18:07:06    295s] 
[10/27 18:07:07    295s] *summary: 118 instances (buffers/inverters) removed
[10/27 18:07:07    295s] *** Finish deleteBufferTree (0:00:01.7) ***
[10/27 18:07:07    295s] Deleting Cell Server ...
[10/27 18:07:07    295s] **INFO: Enable pre-place timing setting for timing analysis
[10/27 18:07:07    295s] Set Using Default Delay Limit as 101.
[10/27 18:07:07    295s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/27 18:07:07    295s] Set Default Net Delay as 0 ps.
[10/27 18:07:07    295s] Set Default Net Load as 0 pF. 
[10/27 18:07:07    295s] **INFO: Analyzing IO path groups for slack adjustment
[10/27 18:07:07    295s] Effort level <high> specified for reg2reg_tmp.9707 path_group
[10/27 18:07:07    295s] #################################################################################
[10/27 18:07:07    295s] # Design Stage: PreRoute
[10/27 18:07:07    295s] # Design Name: filter_core
[10/27 18:07:07    295s] # Design Mode: 90nm
[10/27 18:07:07    295s] # Analysis Mode: MMMC Non-OCV 
[10/27 18:07:07    295s] # Parasitics Mode: No SPEF/RCDB 
[10/27 18:07:07    295s] # Signoff Settings: SI Off 
[10/27 18:07:07    295s] #################################################################################
[10/27 18:07:07    295s] Calculate delays in Single mode...
[10/27 18:07:07    296s] Topological Sorting (REAL = 0:00:00.0, MEM = 1173.7M, InitMEM = 1173.7M)
[10/27 18:07:07    296s] Start delay calculation (fullDC) (1 T). (MEM=1173.7)
[10/27 18:07:07    296s] End AAE Lib Interpolated Model. (MEM=1185.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:07:07    296s] First Iteration Infinite Tw... 
[10/27 18:07:10    298s] Total number of fetched objects 3667
[10/27 18:07:10    298s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/27 18:07:10    298s] End delay calculation. (MEM=1231.37 CPU=0:00:02.4 REAL=0:00:02.0)
[10/27 18:07:10    298s] End delay calculation (fullDC). (MEM=1204.29 CPU=0:00:02.9 REAL=0:00:03.0)
[10/27 18:07:10    298s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1204.3M) ***
[10/27 18:07:10    299s] **INFO: Disable pre-place timing setting for timing analysis
[10/27 18:07:10    299s] Set Using Default Delay Limit as 1000.
[10/27 18:07:10    299s] Set Default Net Delay as 1000 ps.
[10/27 18:07:10    299s] Set Default Net Load as 0.5 pF. 
[10/27 18:07:10    299s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/27 18:07:10    299s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1194.8M
[10/27 18:07:10    299s] Deleted 0 physical inst  (cell - / prefix -).
[10/27 18:07:10    299s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1194.8M
[10/27 18:07:10    299s] INFO: #ExclusiveGroups=0
[10/27 18:07:10    299s] INFO: There are no Exclusive Groups.
[10/27 18:07:10    299s] *** Starting "NanoPlace(TM) placement v#15 (mem=1194.8M)" ...
[10/27 18:07:10    299s] Wait...
[10/27 18:07:11    300s] *** Build Buffered Sizing Timing Model
[10/27 18:07:11    300s] (cpu=0:00:00.9 mem=1202.8M) ***
[10/27 18:07:12    300s] *** Build Virtual Sizing Timing Model
[10/27 18:07:12    300s] (cpu=0:00:01.1 mem=1202.8M) ***
[10/27 18:07:12    300s] No user-set net weight.
[10/27 18:07:12    300s] Net fanout histogram:
[10/27 18:07:12    300s] 2		: 2005 (58.5%) nets
[10/27 18:07:12    300s] 3		: 649 (18.9%) nets
[10/27 18:07:12    300s] 4     -	14	: 770 (22.5%) nets
[10/27 18:07:12    300s] 15    -	39	: 3 (0.1%) nets
[10/27 18:07:12    300s] 40    -	79	: 0 (0.0%) nets
[10/27 18:07:12    300s] 80    -	159	: 0 (0.0%) nets
[10/27 18:07:12    300s] 160   -	319	: 1 (0.0%) nets
[10/27 18:07:12    300s] 320   -	639	: 0 (0.0%) nets
[10/27 18:07:12    300s] 640   -	1279	: 0 (0.0%) nets
[10/27 18:07:12    300s] 1280  -	2559	: 0 (0.0%) nets
[10/27 18:07:12    300s] 2560  -	5119	: 0 (0.0%) nets
[10/27 18:07:12    300s] 5120+		: 0 (0.0%) nets
[10/27 18:07:12    300s] no activity file in design. spp won't run.
[10/27 18:07:12    300s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/27 18:07:12    300s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/27 18:07:12    300s] Define the scan chains before using this option.
[10/27 18:07:12    300s] Type 'man IMPSP-9042' for more detail.
[10/27 18:07:12    300s] z: 2, totalTracks: 1
[10/27 18:07:12    300s] z: 4, totalTracks: 1
[10/27 18:07:12    300s] z: 6, totalTracks: 1
[10/27 18:07:12    300s] z: 8, totalTracks: 1
[10/27 18:07:12    300s] # Building filter_core llgBox search-tree.
[10/27 18:07:12    300s] #std cell=2970 (0 fixed + 2970 movable) #buf cell=0 #inv cell=225 #block=0 (0 floating + 0 preplaced)
[10/27 18:07:12    300s] #ioInst=0 #net=3428 #term=10864 #term/net=3.17, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=121
[10/27 18:07:12    300s] stdCell: 2970 single + 0 double + 0 multi
[10/27 18:07:12    300s] Total standard cell length = 3.9575 (mm), area = 0.0055 (mm^2)
[10/27 18:07:12    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1202.8M
[10/27 18:07:12    300s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1202.8M
[10/27 18:07:12    300s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:07:12    300s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1202.8M
[10/27 18:07:12    300s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:1234.8M
[10/27 18:07:12    300s] Use non-trimmed site array because memory saving is not enough.
[10/27 18:07:12    300s] SiteArray: non-trimmed site array dimensions = 69 x 512
[10/27 18:07:12    300s] SiteArray: use 143,360 bytes
[10/27 18:07:12    300s] SiteArray: current memory after site array memory allocation 1234.9M
[10/27 18:07:12    300s] SiteArray: FP blocked sites are writable
[10/27 18:07:12    300s] Estimated cell power/ground rail width = 0.197 um
[10/27 18:07:12    300s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:07:12    300s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF: Starting pre-place ADS at level 1, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.010, REAL:0.000, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1234.9M
[10/27 18:07:12    300s] ADSU 0.590 -> 0.590. GS 11.200
[10/27 18:07:12    300s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.011, MEM:1234.9M
[10/27 18:07:12    300s] Average module density = 0.590.
[10/27 18:07:12    300s] Density for the design = 0.590.
[10/27 18:07:12    300s]        = stdcell_area 20829 sites (5541 um^2) / alloc_area 35328 sites (9397 um^2).
[10/27 18:07:12    300s] Pin Density = 0.3075.
[10/27 18:07:12    300s]             = total # of pins 10864 / total area 35328.
[10/27 18:07:12    300s] OPERPROF: Starting spMPad at level 1, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:   Starting spContextMPad at level 2, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.001, MEM:1234.9M
[10/27 18:07:12    300s] Initial padding reaches pin density 0.422 for top
[10/27 18:07:12    300s] InitPadU 0.590 -> 0.941 for top
[10/27 18:07:12    300s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1234.9M
[10/27 18:07:12    300s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1234.9M
[10/27 18:07:12    300s] === lastAutoLevel = 7 
[10/27 18:07:12    300s] OPERPROF: Starting spInitNetWt at level 1, MEM:1234.9M
[10/27 18:07:12    300s] 0 delay mode for cte enabled initNetWt.
[10/27 18:07:12    300s] no activity file in design. spp won't run.
[10/27 18:07:12    300s] [spp] 0
[10/27 18:07:12    300s] [adp] 0:1:1:3
[10/27 18:07:12    300s] 0 delay mode for cte disabled initNetWt.
[10/27 18:07:12    300s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.500, REAL:0.496, MEM:1232.9M
[10/27 18:07:12    300s] Clock gating cells determined by native netlist tracing.
[10/27 18:07:12    300s] no activity file in design. spp won't run.
[10/27 18:07:12    300s] no activity file in design. spp won't run.
[10/27 18:07:12    300s] Effort level <high> specified for reg2reg path_group
[10/27 18:07:13    301s] Effort level <high> specified for reg2cgate path_group
[10/27 18:07:13    301s] OPERPROF: Starting npMain at level 1, MEM:1232.9M
[10/27 18:07:14    301s] OPERPROF:   Starting npPlace at level 2, MEM:1232.9M
[10/27 18:07:14    301s] Iteration  1: Total net bbox = 1.040e-10 (0.00e+00 1.04e-10)
[10/27 18:07:14    301s]               Est.  stn bbox = 1.110e-10 (0.00e+00 1.11e-10)
[10/27 18:07:14    301s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.9M
[10/27 18:07:14    301s] Iteration  2: Total net bbox = 1.040e-10 (0.00e+00 1.04e-10)
[10/27 18:07:14    301s]               Est.  stn bbox = 1.110e-10 (0.00e+00 1.11e-10)
[10/27 18:07:14    301s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.9M
[10/27 18:07:14    301s] exp_mt_sequential is set from setPlaceMode option to 1
[10/27 18:07:14    301s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/27 18:07:14    301s] place_exp_mt_interval set to default 32
[10/27 18:07:14    301s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/27 18:07:14    301s] Iteration  3: Total net bbox = 8.497e+01 (4.35e+01 4.14e+01)
[10/27 18:07:14    301s]               Est.  stn bbox = 9.704e+01 (5.03e+01 4.67e+01)
[10/27 18:07:14    301s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1203.7M
[10/27 18:07:14    301s] Total number of setup views is 1.
[10/27 18:07:14    301s] Total number of active setup views is 1.
[10/27 18:07:14    301s] Active setup views:
[10/27 18:07:14    301s]     MyAnView
[10/27 18:07:16    303s] Iteration  4: Total net bbox = 1.215e+04 (5.50e+03 6.65e+03)
[10/27 18:07:16    303s]               Est.  stn bbox = 1.392e+04 (6.52e+03 7.40e+03)
[10/27 18:07:16    303s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1203.7M
[10/27 18:07:19    306s] Iteration  5: Total net bbox = 1.685e+04 (9.86e+03 6.99e+03)
[10/27 18:07:19    306s]               Est.  stn bbox = 1.921e+04 (1.13e+04 7.86e+03)
[10/27 18:07:19    306s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1203.7M
[10/27 18:07:19    306s] OPERPROF:   Finished npPlace at level 2, CPU:4.910, REAL:5.177, MEM:1203.7M
[10/27 18:07:19    306s] OPERPROF: Finished npMain at level 1, CPU:4.940, REAL:6.210, MEM:1203.7M
[10/27 18:07:19    306s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1203.7M
[10/27 18:07:19    306s] *Info(CAP): clkGateAware moves 23 insts, mean move: 4.05 um, max move: 8.92 um
[10/27 18:07:19    306s] *Info(CAP): max move on inst (REG_9_clk_gate_Q_reg/latch): (77.38, 15.01) --> (81.08, 9.79)
[10/27 18:07:19    306s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1203.7M
[10/27 18:07:19    306s] OPERPROF: Starting npMain at level 1, MEM:1203.7M
[10/27 18:07:19    306s] OPERPROF:   Starting npPlace at level 2, MEM:1203.7M
[10/27 18:07:23    309s] Iteration  6: Total net bbox = 2.080e+04 (1.06e+04 1.02e+04)
[10/27 18:07:23    309s]               Est.  stn bbox = 2.369e+04 (1.21e+04 1.16e+04)
[10/27 18:07:23    309s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 1204.0M
[10/27 18:07:23    309s] OPERPROF:   Finished npPlace at level 2, CPU:3.430, REAL:3.796, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF: Finished npMain at level 1, CPU:3.470, REAL:3.836, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1204.0M
[10/27 18:07:23    309s] *Info(CAP): clkGateAware moves 23 insts, mean move: 5.31 um, max move: 10.45 um
[10/27 18:07:23    309s] *Info(CAP): max move on inst (REG_10_clk_gate_Q_reg/latch): (73.47, 24.05) --> (72.77, 14.30)
[10/27 18:07:23    309s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1204.0M
[10/27 18:07:23    309s] Starting Early Global Route rough congestion estimation: mem = 1204.0M
[10/27 18:07:23    309s] (I)       Started Import and model ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Create place DB ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Import place data ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read instances and placement ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read nets ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Create route DB ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       == Non-default Options ==
[10/27 18:07:23    309s] (I)       Print mode                                         : 2
[10/27 18:07:23    309s] (I)       Stop if highly congested                           : false
[10/27 18:07:23    309s] (I)       Maximum routing layer                              : 10
[10/27 18:07:23    309s] (I)       Assign partition pins                              : false
[10/27 18:07:23    309s] (I)       Support large GCell                                : true
[10/27 18:07:23    309s] (I)       Number of threads                                  : 1
[10/27 18:07:23    309s] (I)       Number of rows per GCell                           : 5
[10/27 18:07:23    309s] (I)       Max num rows per GCell                             : 32
[10/27 18:07:23    309s] (I)       Method to set GCell size                           : row
[10/27 18:07:23    309s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:07:23    309s] (I)       Started Import route data ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Use row-based GCell size
[10/27 18:07:23    309s] (I)       Use row-based GCell align
[10/27 18:07:23    309s] (I)       GCell unit size   : 2800
[10/27 18:07:23    309s] (I)       GCell multiplier  : 5
[10/27 18:07:23    309s] (I)       GCell row height  : 2800
[10/27 18:07:23    309s] (I)       Actual row height : 2800
[10/27 18:07:23    309s] (I)       GCell align ref   : 10260 10080
[10/27 18:07:23    309s] [NR-eGR] Track table information for default rule: 
[10/27 18:07:23    309s] [NR-eGR] metal1 has no routable track
[10/27 18:07:23    309s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:07:23    309s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:07:23    309s] (I)       ===========================================================================
[10/27 18:07:23    309s] (I)       == Report All Rule Vias ==
[10/27 18:07:23    309s] (I)       ===========================================================================
[10/27 18:07:23    309s] (I)        Via Rule : (Default)
[10/27 18:07:23    309s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:07:23    309s] (I)       ---------------------------------------------------------------------------
[10/27 18:07:23    309s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/27 18:07:23    309s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/27 18:07:23    309s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:07:23    309s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:07:23    309s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:07:23    309s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:07:23    309s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:07:23    309s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:07:23    309s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:07:23    309s] (I)       ===========================================================================
[10/27 18:07:23    309s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read routing blockages ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read instance blockages ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read PG blockages ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] Read 152 PG shapes
[10/27 18:07:23    309s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read boundary cut boxes ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:07:23    309s] [NR-eGR] #Instance Blockages : 0
[10/27 18:07:23    309s] [NR-eGR] #PG Blockages       : 152
[10/27 18:07:23    309s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:07:23    309s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:07:23    309s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read blackboxes ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:07:23    309s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read prerouted ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:07:23    309s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read unlegalized nets ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read nets ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] Read numTotalNets=3309  numIgnoredNets=0
[10/27 18:07:23    309s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Set up via pillars ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       early_global_route_priority property id does not exist.
[10/27 18:07:23    309s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Model blockages into capacity
[10/27 18:07:23    309s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:07:23    309s] (I)       Started Initialize 3D capacity ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:23    309s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       -- layer congestion ratio --
[10/27 18:07:23    309s] (I)       Layer 1 : 0.100000
[10/27 18:07:23    309s] (I)       Layer 2 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 3 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 4 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 5 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 6 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 7 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 8 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 9 : 0.700000
[10/27 18:07:23    309s] (I)       Layer 10 : 0.700000
[10/27 18:07:23    309s] (I)       ----------------------------
[10/27 18:07:23    309s] (I)       Number of ignored nets                =      0
[10/27 18:07:23    309s] (I)       Number of connected nets              =      0
[10/27 18:07:23    309s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:07:23    309s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:07:23    309s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:07:23    309s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Read aux data ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Others data preparation ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:07:23    309s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Create route kernel ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Ndr track 0 does not exist
[10/27 18:07:23    309s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:07:23    309s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:07:23    309s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:07:23    309s] (I)       Site width          :   380  (dbu)
[10/27 18:07:23    309s] (I)       Row height          :  2800  (dbu)
[10/27 18:07:23    309s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:07:23    309s] (I)       GCell width         : 14000  (dbu)
[10/27 18:07:23    309s] (I)       GCell height        : 14000  (dbu)
[10/27 18:07:23    309s] (I)       Grid                :    16    16    10
[10/27 18:07:23    309s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:07:23    309s] (I)       Vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[10/27 18:07:23    309s] (I)       Horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[10/27 18:07:23    309s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:07:23    309s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:07:23    309s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:07:23    309s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:07:23    309s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:07:23    309s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[10/27 18:07:23    309s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:07:23    309s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:07:23    309s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:07:23    309s] (I)       --------------------------------------------------------
[10/27 18:07:23    309s] 
[10/27 18:07:23    309s] [NR-eGR] ============ Routing rule table ============
[10/27 18:07:23    309s] [NR-eGR] Rule id: 0  Nets: 3309 
[10/27 18:07:23    309s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:07:23    309s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:07:23    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:07:23    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:07:23    309s] [NR-eGR] ========================================
[10/27 18:07:23    309s] [NR-eGR] 
[10/27 18:07:23    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer2 : = 420 / 9056 (4.64%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer3 : = 0 / 12192 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer4 : = 0 / 6144 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer5 : = 0 / 6080 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer6 : = 0 / 6144 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer7 : = 0 / 2016 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer8 : = 0 / 2032 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer9 : = 0 / 1056 (0.00%)
[10/27 18:07:23    309s] (I)       blocked tracks on layer10 : = 0 / 1008 (0.00%)
[10/27 18:07:23    309s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Reset routing kernel
[10/27 18:07:23    309s] (I)       Started Initialization ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       numLocalWires=9259  numGlobalNetBranches=2387  numLocalNetBranches=2324
[10/27 18:07:23    309s] (I)       totalPins=10624  totalGlobalPin=4279 (40.28%)
[10/27 18:07:23    309s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Generate topology ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       total 2D Cap : 45312 = (21344 H, 23968 V)
[10/27 18:07:23    309s] (I)       
[10/27 18:07:23    309s] (I)       ============  Phase 1a Route ============
[10/27 18:07:23    309s] (I)       Started Phase 1a ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Pattern routing ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/27 18:07:23    309s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Usage: 3315 = (1673 H, 1642 V) = (7.84% H, 6.85% V) = (1.171e+04um H, 1.149e+04um V)
[10/27 18:07:23    309s] (I)       Started Add via demand to 2D ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       
[10/27 18:07:23    309s] (I)       ============  Phase 1b Route ============
[10/27 18:07:23    309s] (I)       Started Phase 1b ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Usage: 3315 = (1673 H, 1642 V) = (7.84% H, 6.85% V) = (1.171e+04um H, 1.149e+04um V)
[10/27 18:07:23    309s] (I)       eGR overflow: 0.00% H + 0.00% V
[10/27 18:07:23    309s] 
[10/27 18:07:23    309s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] (I)       Started Export 2D cong map ( Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:07:23    309s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1204.04 MB )
[10/27 18:07:23    309s] Finished Early Global Route rough congestion estimation: mem = 1204.0M
[10/27 18:07:23    309s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.095, MEM:1204.0M
[10/27 18:07:23    309s] earlyGlobalRoute rough estimation gcell size 5 row height
[10/27 18:07:23    309s] OPERPROF: Starting CDPad at level 1, MEM:1204.0M
[10/27 18:07:23    309s] CDPadU 0.940 -> 0.941. R=0.590, N=2970, GS=7.000
[10/27 18:07:23    309s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.034, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF: Starting npMain at level 1, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF:   Starting npPlace at level 2, MEM:1204.0M
[10/27 18:07:23    309s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.033, MEM:1208.4M
[10/27 18:07:23    309s] OPERPROF: Finished npMain at level 1, CPU:0.080, REAL:0.081, MEM:1208.4M
[10/27 18:07:23    309s] Global placement CDP skipped at cutLevel 7.
[10/27 18:07:23    309s] Iteration  7: Total net bbox = 2.394e+04 (1.16e+04 1.23e+04)
[10/27 18:07:23    309s]               Est.  stn bbox = 2.692e+04 (1.32e+04 1.38e+04)
[10/27 18:07:23    309s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1208.4M
[10/27 18:07:24    311s] nrCritNet: 0.00% ( 0 / 3428 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/27 18:07:26    313s] nrCritNet: 0.00% ( 0 / 3428 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/27 18:07:26    313s] Iteration  8: Total net bbox = 2.394e+04 (1.16e+04 1.23e+04)
[10/27 18:07:26    313s]               Est.  stn bbox = 2.692e+04 (1.32e+04 1.38e+04)
[10/27 18:07:26    313s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1219.9M
[10/27 18:07:26    313s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1219.9M
[10/27 18:07:26    313s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:07:26    313s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1219.9M
[10/27 18:07:26    313s] OPERPROF: Starting npMain at level 1, MEM:1219.9M
[10/27 18:07:26    313s] OPERPROF:   Starting npPlace at level 2, MEM:1219.9M
[10/27 18:07:33    319s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1220.9M
[10/27 18:07:33    319s] Iteration  9: Total net bbox = 2.650e+04 (1.30e+04 1.35e+04)
[10/27 18:07:33    319s]               Est.  stn bbox = 2.955e+04 (1.46e+04 1.50e+04)
[10/27 18:07:33    319s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 1220.9M
[10/27 18:07:33    319s] OPERPROF:   Finished npPlace at level 2, CPU:6.070, REAL:6.516, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF: Finished npMain at level 1, CPU:6.100, REAL:6.553, MEM:1220.9M
[10/27 18:07:33    319s] Iteration 10: Total net bbox = 2.676e+04 (1.31e+04 1.36e+04)
[10/27 18:07:33    319s]               Est.  stn bbox = 2.989e+04 (1.48e+04 1.51e+04)
[10/27 18:07:33    319s]               cpu = 0:00:06.1 real = 0:00:07.0 mem = 1220.9M
[10/27 18:07:33    319s] Iteration 11: Total net bbox = 2.676e+04 (1.31e+04 1.36e+04)
[10/27 18:07:33    319s]               Est.  stn bbox = 2.989e+04 (1.48e+04 1.51e+04)
[10/27 18:07:33    319s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1220.9M
[10/27 18:07:33    319s] [adp] clock
[10/27 18:07:33    319s] [adp] weight, nr nets, wire length
[10/27 18:07:33    319s] [adp]      0       24  526.907500
[10/27 18:07:33    319s] [adp] data
[10/27 18:07:33    319s] [adp] weight, nr nets, wire length
[10/27 18:07:33    319s] [adp]      0     3404  26334.207000
[10/27 18:07:33    319s] [adp] 0.000000|0.000000|0.000000
[10/27 18:07:33    319s] Iteration 12: Total net bbox = 2.676e+04 (1.31e+04 1.36e+04)
[10/27 18:07:33    319s]               Est.  stn bbox = 2.989e+04 (1.48e+04 1.51e+04)
[10/27 18:07:33    319s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1220.9M
[10/27 18:07:33    319s] *** cost = 2.676e+04 (1.31e+04 1.36e+04) (cpu for global=0:00:18.4) real=0:00:21.0***
[10/27 18:07:33    319s] Info: 23 clock gating cells identified, 23 (on average) moved 69/3
[10/27 18:07:33    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1220.9M
[10/27 18:07:33    319s] Solver runtime cpu: 0:00:14.1 real: 0:00:15.2
[10/27 18:07:33    319s] Core Placement runtime cpu: 0:00:14.6 real: 0:00:17.0
[10/27 18:07:33    319s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/27 18:07:33    319s] Type 'man IMPSP-9025' for more detail.
[10/27 18:07:33    319s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1220.9M
[10/27 18:07:33    319s] z: 2, totalTracks: 1
[10/27 18:07:33    319s] z: 4, totalTracks: 1
[10/27 18:07:33    319s] z: 6, totalTracks: 1
[10/27 18:07:33    319s] z: 8, totalTracks: 1
[10/27 18:07:33    319s] #spOpts: mergeVia=F 
[10/27 18:07:33    319s] All LLGs are deleted
[10/27 18:07:33    319s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1220.9M
[10/27 18:07:33    319s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:07:33    319s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1220.9M
[10/27 18:07:33    319s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.035, MEM:1236.9M
[10/27 18:07:33    319s] Fast DP-INIT is on for default
[10/27 18:07:33    319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:07:33    319s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.051, MEM:1236.9M
[10/27 18:07:33    319s] OPERPROF:       Starting CMU at level 4, MEM:1236.9M
[10/27 18:07:33    319s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1236.9M
[10/27 18:07:33    319s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.055, MEM:1236.9M
[10/27 18:07:33    319s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1236.9MB).
[10/27 18:07:33    319s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.074, MEM:1236.9M
[10/27 18:07:33    319s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.075, MEM:1236.9M
[10/27 18:07:33    319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9707.1
[10/27 18:07:33    319s] OPERPROF: Starting RefinePlace at level 1, MEM:1236.9M
[10/27 18:07:33    319s] *** Starting refinePlace (0:05:19 mem=1236.9M) ***
[10/27 18:07:33    319s] Total net bbox length = 2.685e+04 (1.325e+04 1.361e+04) (ext = 2.375e+03)
[10/27 18:07:33    319s] # spcSbClkGt: 23
[10/27 18:07:33    319s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:07:33    319s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1236.9M
[10/27 18:07:33    319s] Starting refinePlace ...
[10/27 18:07:33    319s] ** Cut row section cpu time 0:00:00.0.
[10/27 18:07:33    319s]    Spread Effort: high, standalone mode, useDDP on.
[10/27 18:07:33    319s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1236.9MB) @(0:05:19 - 0:05:19).
[10/27 18:07:33    319s] Move report: preRPlace moves 2970 insts, mean move: 0.42 um, max move: 2.70 um
[10/27 18:07:33    319s] 	Max move on inst (REG_0_0_clk_gate_Q_reg/latch): (34.34, 91.22) --> (33.82, 89.04)
[10/27 18:07:33    319s] 	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
[10/27 18:07:33    319s] wireLenOptFixPriorityInst 0 inst fixed
[10/27 18:07:33    319s] Placement tweakage begins.
[10/27 18:07:33    319s] wire length = 3.078e+04
[10/27 18:07:33    320s] wire length = 2.927e+04
[10/27 18:07:33    320s] Placement tweakage ends.
[10/27 18:07:33    320s] Move report: tweak moves 519 insts, mean move: 2.05 um, max move: 7.43 um
[10/27 18:07:33    320s] 	Max move on inst (REG_5_0_Q_reg_0_): (28.12, 30.24) --> (31.35, 34.44)
[10/27 18:07:33    320s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1236.9MB) @(0:05:19 - 0:05:20).
[10/27 18:07:34    320s] 
[10/27 18:07:34    320s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[10/27 18:07:34    320s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:07:34    320s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1236.9MB) @(0:05:20 - 0:05:20).
[10/27 18:07:34    320s] Move report: Detail placement moves 2970 insts, mean move: 0.73 um, max move: 7.67 um
[10/27 18:07:34    320s] 	Max move on inst (REG_5_0_Q_reg_0_): (28.32, 29.80) --> (31.35, 34.44)
[10/27 18:07:34    320s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1236.9MB
[10/27 18:07:34    320s] Statistics of distance of Instance movement in refine placement:
[10/27 18:07:34    320s]   maximum (X+Y) =         7.67 um
[10/27 18:07:34    320s]   inst (REG_5_0_Q_reg_0_) with max move: (28.325, 29.7975) -> (31.35, 34.44)
[10/27 18:07:34    320s]   mean    (X+Y) =         0.73 um
[10/27 18:07:34    320s] Summary Report:
[10/27 18:07:34    320s] Instances move: 2970 (out of 2970 movable)
[10/27 18:07:34    320s] Instances flipped: 0
[10/27 18:07:34    320s] Mean displacement: 0.73 um
[10/27 18:07:34    320s] Max displacement: 7.67 um (Instance: REG_5_0_Q_reg_0_) (28.325, 29.7975) -> (31.35, 34.44)
[10/27 18:07:34    320s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[10/27 18:07:34    320s] Total instances moved : 2970
[10/27 18:07:34    320s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.800, REAL:0.832, MEM:1236.9M
[10/27 18:07:34    320s] Total net bbox length = 2.577e+04 (1.201e+04 1.376e+04) (ext = 2.341e+03)
[10/27 18:07:34    320s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1236.9MB
[10/27 18:07:34    320s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1236.9MB) @(0:05:19 - 0:05:20).
[10/27 18:07:34    320s] *** Finished refinePlace (0:05:20 mem=1236.9M) ***
[10/27 18:07:34    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9707.1
[10/27 18:07:34    320s] OPERPROF: Finished RefinePlace at level 1, CPU:0.820, REAL:0.850, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1236.9M
[10/27 18:07:34    320s] All LLGs are deleted
[10/27 18:07:34    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.007, MEM:1236.9M
[10/27 18:07:34    320s] *** End of Placement (cpu=0:00:21.0, real=0:00:24.0, mem=1236.9M) ***
[10/27 18:07:34    320s] z: 2, totalTracks: 1
[10/27 18:07:34    320s] z: 4, totalTracks: 1
[10/27 18:07:34    320s] z: 6, totalTracks: 1
[10/27 18:07:34    320s] z: 8, totalTracks: 1
[10/27 18:07:34    320s] #spOpts: mergeVia=F 
[10/27 18:07:34    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1236.9M
[10/27 18:07:34    320s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:07:34    320s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.036, MEM:1236.9M
[10/27 18:07:34    320s] Fast DP-INIT is on for default
[10/27 18:07:34    320s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:07:34    320s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.046, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.048, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.004, MEM:1236.9M
[10/27 18:07:34    320s] default core: bins with density > 0.750 =  6.12 % ( 3 / 49 )
[10/27 18:07:34    320s] Density distribution unevenness ratio = 5.670%
[10/27 18:07:34    320s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1236.9M
[10/27 18:07:34    320s] All LLGs are deleted
[10/27 18:07:34    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1236.9M
[10/27 18:07:34    320s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1236.9M
[10/27 18:07:34    320s] *** Free Virtual Timing Model ...(mem=1236.9M)
[10/27 18:07:34    320s] Starting IO pin assignment...
[10/27 18:07:34    320s] The design is not routed. Using placement based method for pin assignment.
[10/27 18:07:34    320s] Completed IO pin assignment.
[10/27 18:07:34    320s] **INFO: Enable pre-place timing setting for timing analysis
[10/27 18:07:34    320s] Set Using Default Delay Limit as 101.
[10/27 18:07:34    320s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/27 18:07:34    320s] Set Default Net Delay as 0 ps.
[10/27 18:07:34    320s] Set Default Net Load as 0 pF. 
[10/27 18:07:34    320s] **INFO: Analyzing IO path groups for slack adjustment
[10/27 18:07:34    320s] Effort level <high> specified for reg2reg_tmp.9707 path_group
[10/27 18:07:34    320s] #################################################################################
[10/27 18:07:34    320s] # Design Stage: PreRoute
[10/27 18:07:34    320s] # Design Name: filter_core
[10/27 18:07:34    320s] # Design Mode: 90nm
[10/27 18:07:34    320s] # Analysis Mode: MMMC Non-OCV 
[10/27 18:07:34    320s] # Parasitics Mode: No SPEF/RCDB 
[10/27 18:07:34    320s] # Signoff Settings: SI Off 
[10/27 18:07:34    320s] #################################################################################
[10/27 18:07:34    320s] Calculate delays in Single mode...
[10/27 18:07:34    320s] Topological Sorting (REAL = 0:00:00.0, MEM = 1225.4M, InitMEM = 1225.4M)
[10/27 18:07:34    320s] Start delay calculation (fullDC) (1 T). (MEM=1225.4)
[10/27 18:07:34    320s] End AAE Lib Interpolated Model. (MEM=1236.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:07:37    323s] Total number of fetched objects 3667
[10/27 18:07:37    323s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/27 18:07:37    323s] End delay calculation. (MEM=1252.6 CPU=0:00:02.3 REAL=0:00:02.0)
[10/27 18:07:37    323s] End delay calculation (fullDC). (MEM=1252.6 CPU=0:00:02.6 REAL=0:00:03.0)
[10/27 18:07:37    323s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1252.6M) ***
[10/27 18:07:37    323s] **INFO: Disable pre-place timing setting for timing analysis
[10/27 18:07:37    323s] Set Using Default Delay Limit as 1000.
[10/27 18:07:37    323s] Set Default Net Delay as 1000 ps.
[10/27 18:07:37    323s] Set Default Net Load as 0.5 pF. 
[10/27 18:07:37    323s] Info: Disable timing driven in postCTS congRepair.
[10/27 18:07:37    323s] 
[10/27 18:07:37    323s] Starting congRepair ...
[10/27 18:07:37    323s] User Input Parameters:
[10/27 18:07:37    323s] - Congestion Driven    : On
[10/27 18:07:37    323s] - Timing Driven        : Off
[10/27 18:07:37    323s] - Area-Violation Based : On
[10/27 18:07:37    323s] - Start Rollback Level : -5
[10/27 18:07:37    323s] - Legalized            : On
[10/27 18:07:37    323s] - Window Based         : Off
[10/27 18:07:37    323s] - eDen incr mode       : Off
[10/27 18:07:37    323s] - Small incr mode      : Off
[10/27 18:07:37    323s] 
[10/27 18:07:37    323s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1243.1M
[10/27 18:07:37    323s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:1243.1M
[10/27 18:07:37    323s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1243.1M
[10/27 18:07:37    323s] Starting Early Global Route congestion estimation: mem = 1243.1M
[10/27 18:07:37    323s] (I)       Started Import and model ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Create place DB ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Import place data ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read instances and placement ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read nets ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Create route DB ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       == Non-default Options ==
[10/27 18:07:37    323s] (I)       Maximum routing layer                              : 10
[10/27 18:07:37    323s] (I)       Number of threads                                  : 1
[10/27 18:07:37    323s] (I)       Use non-blocking free Dbs wires                    : false
[10/27 18:07:37    323s] (I)       Method to set GCell size                           : row
[10/27 18:07:37    323s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:07:37    323s] (I)       Started Import route data ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Use row-based GCell size
[10/27 18:07:37    323s] (I)       Use row-based GCell align
[10/27 18:07:37    323s] (I)       GCell unit size   : 2800
[10/27 18:07:37    323s] (I)       GCell multiplier  : 1
[10/27 18:07:37    323s] (I)       GCell row height  : 2800
[10/27 18:07:37    323s] (I)       Actual row height : 2800
[10/27 18:07:37    323s] (I)       GCell align ref   : 10260 10080
[10/27 18:07:37    323s] [NR-eGR] Track table information for default rule: 
[10/27 18:07:37    323s] [NR-eGR] metal1 has no routable track
[10/27 18:07:37    323s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:07:37    323s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:07:37    323s] (I)       ===========================================================================
[10/27 18:07:37    323s] (I)       == Report All Rule Vias ==
[10/27 18:07:37    323s] (I)       ===========================================================================
[10/27 18:07:37    323s] (I)        Via Rule : (Default)
[10/27 18:07:37    323s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:07:37    323s] (I)       ---------------------------------------------------------------------------
[10/27 18:07:37    323s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/27 18:07:37    323s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/27 18:07:37    323s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:07:37    323s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:07:37    323s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:07:37    323s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:07:37    323s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:07:37    323s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:07:37    323s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:07:37    323s] (I)       ===========================================================================
[10/27 18:07:37    323s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read routing blockages ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read instance blockages ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read PG blockages ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] [NR-eGR] Read 152 PG shapes
[10/27 18:07:37    323s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read boundary cut boxes ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:07:37    323s] [NR-eGR] #Instance Blockages : 0
[10/27 18:07:37    323s] [NR-eGR] #PG Blockages       : 152
[10/27 18:07:37    323s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:07:37    323s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:07:37    323s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read blackboxes ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:07:37    323s] (I)       Finished Read blackboxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read prerouted ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:07:37    323s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read unlegalized nets ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read nets ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] [NR-eGR] Read numTotalNets=3428  numIgnoredNets=0
[10/27 18:07:37    323s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Set up via pillars ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       early_global_route_priority property id does not exist.
[10/27 18:07:37    323s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Model blockages into capacity
[10/27 18:07:37    323s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:07:37    323s] (I)       Started Initialize 3D capacity ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:07:37    323s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       -- layer congestion ratio --
[10/27 18:07:37    323s] (I)       Layer 1 : 0.100000
[10/27 18:07:37    323s] (I)       Layer 2 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 3 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 4 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 5 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 6 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 7 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 8 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 9 : 0.700000
[10/27 18:07:37    323s] (I)       Layer 10 : 0.700000
[10/27 18:07:37    323s] (I)       ----------------------------
[10/27 18:07:37    323s] (I)       Number of ignored nets                =      0
[10/27 18:07:37    323s] (I)       Number of connected nets              =      0
[10/27 18:07:37    323s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:07:37    323s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:07:37    323s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:07:37    323s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Read aux data ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Others data preparation ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:07:37    323s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Create route kernel ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Ndr track 0 does not exist
[10/27 18:07:37    323s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:07:37    323s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:07:37    323s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:07:37    323s] (I)       Site width          :   380  (dbu)
[10/27 18:07:37    323s] (I)       Row height          :  2800  (dbu)
[10/27 18:07:37    323s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:07:37    323s] (I)       GCell width         :  2800  (dbu)
[10/27 18:07:37    323s] (I)       GCell height        :  2800  (dbu)
[10/27 18:07:37    323s] (I)       Grid                :    77    76    10
[10/27 18:07:37    323s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:07:37    323s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/27 18:07:37    323s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/27 18:07:37    323s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:07:37    323s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:07:37    323s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:07:37    323s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:07:37    323s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:07:37    323s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/27 18:07:37    323s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:07:37    323s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:07:37    323s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:07:37    323s] (I)       --------------------------------------------------------
[10/27 18:07:37    323s] 
[10/27 18:07:37    323s] [NR-eGR] ============ Routing rule table ============
[10/27 18:07:37    323s] [NR-eGR] Rule id: 0  Nets: 3428 
[10/27 18:07:37    323s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:07:37    323s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:07:37    323s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:07:37    323s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:07:37    323s] [NR-eGR] ========================================
[10/27 18:07:37    323s] [NR-eGR] 
[10/27 18:07:37    323s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer2 : = 2072 / 43016 (4.82%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer3 : = 0 / 58674 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer4 : = 0 / 29184 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer5 : = 0 / 29260 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer6 : = 0 / 29184 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer7 : = 0 / 9702 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer8 : = 0 / 9652 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer9 : = 0 / 5082 (0.00%)
[10/27 18:07:37    323s] (I)       blocked tracks on layer10 : = 0 / 4788 (0.00%)
[10/27 18:07:37    323s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Reset routing kernel
[10/27 18:07:37    323s] (I)       Started Global Routing ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Initialization ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       totalPins=10864  totalGlobalPin=10611 (97.67%)
[10/27 18:07:37    323s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Net group 1 ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Generate topology ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:07:37    323s] [NR-eGR] Layer group 1: route 3428 net(s) in layer range [2, 10]
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1a Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1a ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Pattern routing ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Usage: 20118 = (9508 H, 10610 V) = (9.26% H, 9.33% V) = (1.331e+04um H, 1.485e+04um V)
[10/27 18:07:37    323s] (I)       Started Add via demand to 2D ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1b Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1b ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Usage: 20118 = (9508 H, 10610 V) = (9.26% H, 9.33% V) = (1.331e+04um H, 1.485e+04um V)
[10/27 18:07:37    323s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.816520e+04um
[10/27 18:07:37    323s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1c Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1c ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Usage: 20118 = (9508 H, 10610 V) = (9.26% H, 9.33% V) = (1.331e+04um H, 1.485e+04um V)
[10/27 18:07:37    323s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1d Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1d ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Usage: 20118 = (9508 H, 10610 V) = (9.26% H, 9.33% V) = (1.331e+04um H, 1.485e+04um V)
[10/27 18:07:37    323s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1e Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1e ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Route legalization ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Usage: 20118 = (9508 H, 10610 V) = (9.26% H, 9.33% V) = (1.331e+04um H, 1.485e+04um V)
[10/27 18:07:37    323s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.816520e+04um
[10/27 18:07:37    323s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] (I)       ============  Phase 1l Route ============
[10/27 18:07:37    323s] (I)       Started Phase 1l ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Started Layer assignment (1T) ( Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.09 MB )
[10/27 18:07:37    323s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Started Clean cong LA ( Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/27 18:07:37    323s] (I)       Layer  2:      40384     10102         0           0       42552    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  3:      57912     10524         0           0       57760    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  4:      28800      4577         0           0       28875    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  5:      28880       465         0           0       28880    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  6:      28800       757         0           0       28875    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  7:       9576        19         0           0        9626    ( 0.00%) 
[10/27 18:07:37    323s] (I)       Layer  8:       9525        10         0         125        9500    ( 1.30%) 
[10/27 18:07:37    323s] (I)       Layer  9:       5016         1         0         665        4389    (13.16%) 
[10/27 18:07:37    323s] (I)       Layer 10:       4725         0         0         875        3937    (18.18%) 
[10/27 18:07:37    323s] (I)       Total:        213618     26455         0        1665      214394    ( 0.77%) 
[10/27 18:07:37    323s] (I)       
[10/27 18:07:37    323s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/27 18:07:37    323s] [NR-eGR]                        OverCon            
[10/27 18:07:37    323s] [NR-eGR]                         #Gcell     %Gcell
[10/27 18:07:37    323s] [NR-eGR]       Layer                (0)    OverCon 
[10/27 18:07:37    323s] [NR-eGR] ----------------------------------------------
[10/27 18:07:37    323s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR] ----------------------------------------------
[10/27 18:07:37    323s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/27 18:07:37    323s] [NR-eGR] 
[10/27 18:07:37    323s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Started Export 3D cong map ( Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:07:37    323s] (I)       Started Export 2D cong map ( Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:07:37    323s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/27 18:07:37    323s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] Early Global Route congestion estimation runtime: 0.14 seconds, mem = 1251.1M
[10/27 18:07:37    323s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.130, REAL:0.138, MEM:1251.1M
[10/27 18:07:37    323s] OPERPROF: Starting HotSpotCal at level 1, MEM:1251.1M
[10/27 18:07:37    323s] [hotspot] +------------+---------------+---------------+
[10/27 18:07:37    323s] [hotspot] |            |   max hotspot | total hotspot |
[10/27 18:07:37    323s] [hotspot] +------------+---------------+---------------+
[10/27 18:07:37    323s] [hotspot] | normalized |          0.00 |          0.00 |
[10/27 18:07:37    323s] [hotspot] +------------+---------------+---------------+
[10/27 18:07:37    323s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/27 18:07:37    323s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/27 18:07:37    323s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1251.1M
[10/27 18:07:37    323s] Skipped repairing congestion.
[10/27 18:07:37    323s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1251.1M
[10/27 18:07:37    323s] Starting Early Global Route wiring: mem = 1251.1M
[10/27 18:07:37    323s] (I)       Started Free existing wires ( Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:37    323s] (I)       ============= Track Assignment ============
[10/27 18:07:37    323s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    323s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    323s] (I)       Started Track Assignment (1T) ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    323s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/27 18:07:38    323s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    323s] (I)       Run Multi-thread track assignment
[10/27 18:07:38    324s] (I)       Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Started Export ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Started Export DB wires ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Started Export all nets ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Started Set wire vias ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:07:38    324s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10743
[10/27 18:07:38    324s] [NR-eGR] metal2  (2V) length: 9.203300e+03um, number of vias: 13198
[10/27 18:07:38    324s] [NR-eGR] metal3  (3H) length: 1.310391e+04um, number of vias: 4089
[10/27 18:07:38    324s] [NR-eGR] metal4  (4V) length: 6.169530e+03um, number of vias: 156
[10/27 18:07:38    324s] [NR-eGR] metal5  (5H) length: 5.905600e+02um, number of vias: 128
[10/27 18:07:38    324s] [NR-eGR] metal6  (6V) length: 1.076190e+03um, number of vias: 8
[10/27 18:07:38    324s] [NR-eGR] metal7  (7H) length: 2.233500e+01um, number of vias: 3
[10/27 18:07:38    324s] [NR-eGR] metal8  (8V) length: 1.659000e+01um, number of vias: 1
[10/27 18:07:38    324s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 1
[10/27 18:07:38    324s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/27 18:07:38    324s] [NR-eGR] Total length: 3.018241e+04um, number of vias: 28327
[10/27 18:07:38    324s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:07:38    324s] [NR-eGR] Total eGR-routed clock nets wire length: 7.780500e+02um 
[10/27 18:07:38    324s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:07:38    324s] (I)       Started Update net boxes ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Started Update timing ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Started Postprocess design ( Curr Mem: 1251.09 MB )
[10/27 18:07:38    324s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1194.09 MB )
[10/27 18:07:38    324s] Early Global Route wiring runtime: 0.15 seconds, mem = 1194.1M
[10/27 18:07:38    324s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.150, REAL:0.154, MEM:1194.1M
[10/27 18:07:38    324s] Tdgp not successfully inited but do clear! skip clearing
[10/27 18:07:38    324s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[10/27 18:07:38    324s] *** Finishing placeDesign default flow ***
[10/27 18:07:38    324s] **placeDesign ... cpu = 0: 0:31, real = 0: 0:34, mem = 1194.1M **
[10/27 18:07:38    324s] Tdgp not successfully inited but do clear! skip clearing
[10/27 18:07:38    324s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 18:08:33    331s] <CMD> zoomBox -52.04000 29.87100 159.58000 147.21900
[10/27 18:08:36    331s] <CMD> fit
[10/27 18:08:40    331s] <CMD> zoomIn
[10/27 18:08:44    332s] <CMD> zoomBox -16.11750 15.98200 119.01600 90.91650
[10/27 18:08:54    332s] <CMD> fit
[10/27 18:11:18    370s] <CMD> setDesignMode -process 45
[10/27 18:11:18    370s] ##  Process: 45            (User Set)               
[10/27 18:11:18    370s] ##     Node: (not set)                           
[10/27 18:11:18    370s] 
##  Check design process and node:  
##  Design tech node is not set.

[10/27 18:11:18    370s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[10/27 18:11:18    370s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/27 18:11:18    370s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[10/27 18:11:18    370s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[10/27 18:11:18    370s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[10/27 18:12:33    388s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[10/27 18:12:33    388s] <CMD> optDesign -preCTS
[10/27 18:12:33    388s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 937.5M, totSessionCpu=0:06:28 **
[10/27 18:12:33    388s] Executing: place_opt_design -opt
[10/27 18:12:33    388s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 18:12:33    388s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/27 18:12:33    388s] *** Starting GigaPlace ***
[10/27 18:12:33    388s] **INFO: User settings:
[10/27 18:12:33    388s] setDesignMode -process                              45
[10/27 18:12:33    388s] setExtractRCMode -coupling_c_th                     0.1
[10/27 18:12:33    388s] setExtractRCMode -engine                            preRoute
[10/27 18:12:33    388s] setExtractRCMode -relative_c_th                     1
[10/27 18:12:33    388s] setExtractRCMode -total_c_th                        0
[10/27 18:12:33    388s] setUsefulSkewMode -maxAllowedDelay                  1
[10/27 18:12:33    388s] setUsefulSkewMode -maxSkew                          false
[10/27 18:12:33    388s] setUsefulSkewMode -noBoundary                       false
[10/27 18:12:33    388s] setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[10/27 18:12:33    388s] setDelayCalMode -engine                             aae
[10/27 18:12:33    388s] setDelayCalMode -ignoreNetLoad                      false
[10/27 18:12:33    388s] setOptMode -fixCap                                  true
[10/27 18:12:33    388s] setOptMode -fixFanoutLoad                           false
[10/27 18:12:33    388s] setOptMode -fixTran                                 true
[10/27 18:12:33    388s] setPlaceMode -place_design_floorplan_mode           false
[10/27 18:12:33    388s] setPlaceMode -place_detail_check_route              false
[10/27 18:12:33    388s] setPlaceMode -place_detail_preserve_routing         true
[10/27 18:12:33    388s] setPlaceMode -place_detail_remove_affected_routing  false
[10/27 18:12:33    388s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/27 18:12:33    388s] setPlaceMode -place_global_clock_gate_aware         true
[10/27 18:12:33    388s] setPlaceMode -place_global_cong_effort              auto
[10/27 18:12:33    388s] setPlaceMode -place_global_ignore_scan              true
[10/27 18:12:33    388s] setPlaceMode -place_global_ignore_spare             false
[10/27 18:12:33    388s] setPlaceMode -place_global_module_aware_spare       false
[10/27 18:12:33    388s] setPlaceMode -place_global_place_io_pins            true
[10/27 18:12:33    388s] setPlaceMode -place_global_reorder_scan             true
[10/27 18:12:33    388s] setPlaceMode -powerDriven                           false
[10/27 18:12:33    388s] setPlaceMode -timingDriven                          true
[10/27 18:12:33    388s] setAnalysisMode -analysisType                       single
[10/27 18:12:33    388s] setAnalysisMode -clkSrcPath                         true
[10/27 18:12:33    388s] setAnalysisMode -clockPropagation                   sdcControl
[10/27 18:12:33    388s] setAnalysisMode -virtualIPO                         false
[10/27 18:12:33    388s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/27 18:12:33    388s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/27 18:12:33    388s] 
[10/27 18:12:33    388s] #optDebug: fT-E <X 2 3 1 0>
[10/27 18:12:33    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1195.0M
[10/27 18:12:33    388s] z: 2, totalTracks: 1
[10/27 18:12:33    388s] z: 4, totalTracks: 1
[10/27 18:12:33    388s] z: 6, totalTracks: 1
[10/27 18:12:33    388s] z: 8, totalTracks: 1
[10/27 18:12:33    388s] #spOpts: N=45 
[10/27 18:12:33    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1194.9M
[10/27 18:12:33    388s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1194.9M
[10/27 18:12:33    388s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:12:33    388s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1194.9M
[10/27 18:12:33    388s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.024, MEM:1218.9M
[10/27 18:12:33    388s] SiteArray: non-trimmed site array dimensions = 69 x 512
[10/27 18:12:33    388s] SiteArray: use 143,360 bytes
[10/27 18:12:33    388s] SiteArray: current memory after site array memory allocation 1219.0M
[10/27 18:12:33    388s] SiteArray: FP blocked sites are writable
[10/27 18:12:33    388s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:12:33    388s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Starting CMU at level 3, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:1219.0M
[10/27 18:12:33    388s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1219.0MB).
[10/27 18:12:33    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1219.0M
[10/27 18:12:33    388s] All LLGs are deleted
[10/27 18:12:33    388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:1219.0M
[10/27 18:12:33    388s] VSMManager cleared!
[10/27 18:12:33    388s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 938.4M, totSessionCpu=0:06:29 **
[10/27 18:12:33    388s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/27 18:12:33    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:33    388s] GigaOpt running with 1 threads.
[10/27 18:12:33    388s] Info: 1 threads available for lower-level modules during optimization.
[10/27 18:12:33    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1219.0M
[10/27 18:12:33    388s] z: 2, totalTracks: 1
[10/27 18:12:33    388s] z: 4, totalTracks: 1
[10/27 18:12:33    388s] z: 6, totalTracks: 1
[10/27 18:12:33    388s] z: 8, totalTracks: 1
[10/27 18:12:33    388s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:33    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1219.0M
[10/27 18:12:33    388s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:12:33    388s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1219.0M
[10/27 18:12:33    388s] Fast DP-INIT is on for default
[10/27 18:12:33    388s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:12:33    388s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Starting CMU at level 3, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1219.0M
[10/27 18:12:33    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1219.0MB).
[10/27 18:12:33    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1219.0M
[10/27 18:12:33    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1219.0M
[10/27 18:12:33    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:33    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:33    388s] LayerId::1 widthSet size::4
[10/27 18:12:33    388s] LayerId::2 widthSet size::4
[10/27 18:12:33    388s] LayerId::3 widthSet size::4
[10/27 18:12:33    388s] LayerId::4 widthSet size::4
[10/27 18:12:33    388s] LayerId::5 widthSet size::4
[10/27 18:12:33    388s] LayerId::6 widthSet size::4
[10/27 18:12:33    388s] LayerId::7 widthSet size::4
[10/27 18:12:33    388s] LayerId::8 widthSet size::4
[10/27 18:12:33    388s] LayerId::9 widthSet size::4
[10/27 18:12:33    388s] LayerId::10 widthSet size::3
[10/27 18:12:33    388s] Updating RC grid for preRoute extraction ...
[10/27 18:12:33    388s] Initializing multi-corner capacitance tables ... 
[10/27 18:12:34    388s] Initializing multi-corner resistance tables ...
[10/27 18:12:34    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:34    388s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:34    388s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.228064 ; uaWl: 1.000000 ; uaWlH: 0.260920 ; aWlH: 0.000000 ; Pmax: 0.844100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] Creating Lib Analyzer ...
[10/27 18:12:34    389s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:34    389s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:34    389s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:34    389s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:34    389s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:34    389s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:34    389s] Creating Lib Analyzer, finished. 
[10/27 18:12:34    389s] #optDebug: fT-S <1 2 3 1 0>
[10/27 18:12:34    389s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/27 18:12:34    389s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/27 18:12:34    389s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 955.5M, totSessionCpu=0:06:30 **
[10/27 18:12:34    389s] *** optDesign -preCTS ***
[10/27 18:12:34    389s] DRC Margin: user margin 0.0; extra margin 0.2
[10/27 18:12:34    389s] Setup Target Slack: user slack 0; extra slack 0.0
[10/27 18:12:34    389s] Hold Target Slack: user slack 0
[10/27 18:12:34    389s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/27 18:12:34    389s] Type 'man IMPOPT-3195' for more detail.
[10/27 18:12:34    389s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1225.0M
[10/27 18:12:34    389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1225.0M
[10/27 18:12:34    389s] Multi-VT timing optimization disabled based on library information.
[10/27 18:12:34    389s] Deleting Cell Server ...
[10/27 18:12:34    389s] Deleting Lib Analyzer.
[10/27 18:12:34    389s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/27 18:12:34    389s] Creating Cell Server ...(0, 0, 0, 0)
[10/27 18:12:34    389s] Summary for sequential cells identification: 
[10/27 18:12:34    389s]   Identified SBFF number: 16
[10/27 18:12:34    389s]   Identified MBFF number: 0
[10/27 18:12:34    389s]   Identified SB Latch number: 0
[10/27 18:12:34    389s]   Identified MB Latch number: 0
[10/27 18:12:34    389s]   Not identified SBFF number: 0
[10/27 18:12:34    389s]   Not identified MBFF number: 0
[10/27 18:12:34    389s]   Not identified SB Latch number: 0
[10/27 18:12:34    389s]   Not identified MB Latch number: 0
[10/27 18:12:34    389s]   Number of sequential cells which are not FFs: 13
[10/27 18:12:34    389s]  Visiting view : MyAnView
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 18:12:34    389s]  Visiting view : MyAnView
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 18:12:34    389s]  Setting StdDelay to 10.10
[10/27 18:12:34    389s] Creating Cell Server, finished. 
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] Deleting Cell Server ...
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] Creating Lib Analyzer ...
[10/27 18:12:34    389s] Creating Cell Server ...(0, 0, 0, 0)
[10/27 18:12:34    389s] Summary for sequential cells identification: 
[10/27 18:12:34    389s]   Identified SBFF number: 16
[10/27 18:12:34    389s]   Identified MBFF number: 0
[10/27 18:12:34    389s]   Identified SB Latch number: 0
[10/27 18:12:34    389s]   Identified MB Latch number: 0
[10/27 18:12:34    389s]   Not identified SBFF number: 0
[10/27 18:12:34    389s]   Not identified MBFF number: 0
[10/27 18:12:34    389s]   Not identified SB Latch number: 0
[10/27 18:12:34    389s]   Not identified MB Latch number: 0
[10/27 18:12:34    389s]   Number of sequential cells which are not FFs: 13
[10/27 18:12:34    389s]  Visiting view : MyAnView
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 18:12:34    389s]  Visiting view : MyAnView
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/27 18:12:34    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/27 18:12:34    389s]  Setting StdDelay to 10.10
[10/27 18:12:34    389s] Creating Cell Server, finished. 
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:34    389s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:34    389s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:34    389s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:34    389s] 
[10/27 18:12:34    389s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:35    390s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:35    390s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:35    390s] Creating Lib Analyzer, finished. 
[10/27 18:12:35    390s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1225.0M
[10/27 18:12:35    390s] All LLGs are deleted
[10/27 18:12:35    390s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1225.0M
[10/27 18:12:35    390s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1225.0M
[10/27 18:12:35    390s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1225.0M
[10/27 18:12:35    390s] ### Creating LA Mngr. totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:35    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:30 mem=1225.0M
[10/27 18:12:35    390s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Import and model ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Create place DB ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Import place data ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read instances and placement ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Number of ignored instance 0
[10/27 18:12:35    390s] (I)       Number of inbound cells 0
[10/27 18:12:35    390s] (I)       numMoveCells=2970, numMacros=0  numPads=220  numMultiRowHeightInsts=0
[10/27 18:12:35    390s] (I)       cell height: 2800, count: 2970
[10/27 18:12:35    390s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read nets ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Number of nets = 3428 ( 0 ignored )
[10/27 18:12:35    390s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Read rows... (mem=1225.0M)
[10/27 18:12:35    390s] (I)       Done Read rows (cpu=0.000s, mem=1225.0M)
[10/27 18:12:35    390s] (I)       Identified Clock instances: Flop 209, Clock buffer/inverter 0, Gate 23, Logic 0
[10/27 18:12:35    390s] (I)       Read module constraints... (mem=1225.0M)
[10/27 18:12:35    390s] (I)       Done Read module constraints (cpu=0.000s, mem=1225.0M)
[10/27 18:12:35    390s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Create route DB ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       == Non-default Options ==
[10/27 18:12:35    390s] (I)       Maximum routing layer                              : 10
[10/27 18:12:35    390s] (I)       Buffering-aware routing                            : true
[10/27 18:12:35    390s] (I)       Spread congestion away from blockages              : true
[10/27 18:12:35    390s] (I)       Number of threads                                  : 1
[10/27 18:12:35    390s] (I)       Overflow penalty cost                              : 10
[10/27 18:12:35    390s] (I)       Punch through distance                             : 1977.260000
[10/27 18:12:35    390s] (I)       Source-to-sink ratio                               : 0.300000
[10/27 18:12:35    390s] (I)       Method to set GCell size                           : row
[10/27 18:12:35    390s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:12:35    390s] (I)       Started Import route data ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Use row-based GCell size
[10/27 18:12:35    390s] (I)       Use row-based GCell align
[10/27 18:12:35    390s] (I)       GCell unit size   : 2800
[10/27 18:12:35    390s] (I)       GCell multiplier  : 1
[10/27 18:12:35    390s] (I)       GCell row height  : 2800
[10/27 18:12:35    390s] (I)       Actual row height : 2800
[10/27 18:12:35    390s] (I)       GCell align ref   : 10260 10080
[10/27 18:12:35    390s] [NR-eGR] Track table information for default rule: 
[10/27 18:12:35    390s] [NR-eGR] metal1 has no routable track
[10/27 18:12:35    390s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:12:35    390s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:12:35    390s] (I)       ===========================================================================
[10/27 18:12:35    390s] (I)       == Report All Rule Vias ==
[10/27 18:12:35    390s] (I)       ===========================================================================
[10/27 18:12:35    390s] (I)        Via Rule : (Default)
[10/27 18:12:35    390s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:12:35    390s] (I)       ---------------------------------------------------------------------------
[10/27 18:12:35    390s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/27 18:12:35    390s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/27 18:12:35    390s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:12:35    390s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:12:35    390s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:12:35    390s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:12:35    390s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:12:35    390s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:12:35    390s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:12:35    390s] (I)       ===========================================================================
[10/27 18:12:35    390s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read routing blockages ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read instance blockages ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read PG blockages ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Read 152 PG shapes
[10/27 18:12:35    390s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read boundary cut boxes ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:12:35    390s] [NR-eGR] #Instance Blockages : 0
[10/27 18:12:35    390s] [NR-eGR] #PG Blockages       : 152
[10/27 18:12:35    390s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:12:35    390s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:12:35    390s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read blackboxes ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:12:35    390s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read prerouted ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:12:35    390s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read unlegalized nets ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read nets ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Read numTotalNets=3428  numIgnoredNets=0
[10/27 18:12:35    390s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Set up via pillars ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       early_global_route_priority property id does not exist.
[10/27 18:12:35    390s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Model blockages into capacity
[10/27 18:12:35    390s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:12:35    390s] (I)       Started Initialize 3D capacity ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:12:35    390s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       -- layer congestion ratio --
[10/27 18:12:35    390s] (I)       Layer 1 : 0.100000
[10/27 18:12:35    390s] (I)       Layer 2 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 3 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 4 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 5 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 6 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 7 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 8 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 9 : 0.700000
[10/27 18:12:35    390s] (I)       Layer 10 : 0.700000
[10/27 18:12:35    390s] (I)       ----------------------------
[10/27 18:12:35    390s] (I)       Number of ignored nets                =      0
[10/27 18:12:35    390s] (I)       Number of connected nets              =      0
[10/27 18:12:35    390s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:12:35    390s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:12:35    390s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:12:35    390s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Read aux data ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Constructing bin map
[10/27 18:12:35    390s] (I)       Initialize bin information with width=5600 height=5600
[10/27 18:12:35    390s] (I)       Done constructing bin map
[10/27 18:12:35    390s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Others data preparation ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:12:35    390s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Create route kernel ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Ndr track 0 does not exist
[10/27 18:12:35    390s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:12:35    390s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:12:35    390s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:12:35    390s] (I)       Site width          :   380  (dbu)
[10/27 18:12:35    390s] (I)       Row height          :  2800  (dbu)
[10/27 18:12:35    390s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:12:35    390s] (I)       GCell width         :  2800  (dbu)
[10/27 18:12:35    390s] (I)       GCell height        :  2800  (dbu)
[10/27 18:12:35    390s] (I)       Grid                :    77    76    10
[10/27 18:12:35    390s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:12:35    390s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/27 18:12:35    390s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/27 18:12:35    390s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:12:35    390s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:12:35    390s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:12:35    390s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:12:35    390s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:12:35    390s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/27 18:12:35    390s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:12:35    390s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:12:35    390s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:12:35    390s] (I)       --------------------------------------------------------
[10/27 18:12:35    390s] 
[10/27 18:12:35    390s] [NR-eGR] ============ Routing rule table ============
[10/27 18:12:35    390s] [NR-eGR] Rule id: 0  Nets: 3428 
[10/27 18:12:35    390s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:12:35    390s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:12:35    390s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:12:35    390s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:12:35    390s] [NR-eGR] ========================================
[10/27 18:12:35    390s] [NR-eGR] 
[10/27 18:12:35    390s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer2 : = 2072 / 43016 (4.82%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer3 : = 0 / 58674 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer4 : = 0 / 29184 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer5 : = 0 / 29260 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer6 : = 0 / 29184 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer7 : = 0 / 9702 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer8 : = 0 / 9652 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer9 : = 0 / 5082 (0.00%)
[10/27 18:12:35    390s] (I)       blocked tracks on layer10 : = 0 / 4788 (0.00%)
[10/27 18:12:35    390s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Reset routing kernel
[10/27 18:12:35    390s] (I)       Started Global Routing ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Initialization ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       totalPins=10864  totalGlobalPin=10611 (97.67%)
[10/27 18:12:35    390s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Net group 1 ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Generate topology ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:12:35    390s] (I)       #blocked areas for congestion spreading : 0
[10/27 18:12:35    390s] [NR-eGR] Layer group 1: route 3428 net(s) in layer range [2, 10]
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1a Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1a ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Pattern routing ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Usage: 20249 = (9590 H, 10659 V) = (9.34% H, 9.37% V) = (1.343e+04um H, 1.492e+04um V)
[10/27 18:12:35    390s] (I)       Started Add via demand to 2D ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1b Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1b ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Usage: 20249 = (9590 H, 10659 V) = (9.34% H, 9.37% V) = (1.343e+04um H, 1.492e+04um V)
[10/27 18:12:35    390s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.834860e+04um
[10/27 18:12:35    390s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1c Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1c ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Usage: 20249 = (9590 H, 10659 V) = (9.34% H, 9.37% V) = (1.343e+04um H, 1.492e+04um V)
[10/27 18:12:35    390s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1d Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1d ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Usage: 20249 = (9590 H, 10659 V) = (9.34% H, 9.37% V) = (1.343e+04um H, 1.492e+04um V)
[10/27 18:12:35    390s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1e Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1e ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Route legalization ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Usage: 20249 = (9590 H, 10659 V) = (9.34% H, 9.37% V) = (1.343e+04um H, 1.492e+04um V)
[10/27 18:12:35    390s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.834860e+04um
[10/27 18:12:35    390s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] (I)       ============  Phase 1l Route ============
[10/27 18:12:35    390s] (I)       Started Phase 1l ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Layer assignment (1T) ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Clean cong LA ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/27 18:12:35    390s] (I)       Layer  2:      40384     10163         0           0       42552    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  3:      57912     10672         0           0       57760    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  4:      28800      4702         0           0       28875    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  5:      28880       408         0           0       28880    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  6:      28800       601         0           0       28875    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  7:       9576        19         0           0        9626    ( 0.00%) 
[10/27 18:12:35    390s] (I)       Layer  8:       9525        10         0         125        9500    ( 1.30%) 
[10/27 18:12:35    390s] (I)       Layer  9:       5016         1         0         665        4389    (13.16%) 
[10/27 18:12:35    390s] (I)       Layer 10:       4725         0         0         875        3937    (18.18%) 
[10/27 18:12:35    390s] (I)       Total:        213618     26576         0        1665      214394    ( 0.77%) 
[10/27 18:12:35    390s] (I)       
[10/27 18:12:35    390s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/27 18:12:35    390s] [NR-eGR]                        OverCon            
[10/27 18:12:35    390s] [NR-eGR]                         #Gcell     %Gcell
[10/27 18:12:35    390s] [NR-eGR]       Layer                (0)    OverCon 
[10/27 18:12:35    390s] [NR-eGR] ----------------------------------------------
[10/27 18:12:35    390s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR] ----------------------------------------------
[10/27 18:12:35    390s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/27 18:12:35    390s] [NR-eGR] 
[10/27 18:12:35    390s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Export 3D cong map ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:12:35    390s] (I)       Started Export 2D cong map ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:12:35    390s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/27 18:12:35    390s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Free existing wires ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       ============= Track Assignment ============
[10/27 18:12:35    390s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Track Assignment (1T) ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/27 18:12:35    390s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Run Multi-thread track assignment
[10/27 18:12:35    390s] (I)       Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Export ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Started Export DB wires ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Started Export all nets ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Started Set wire vias ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:12:35    390s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10743
[10/27 18:12:35    390s] [NR-eGR] metal2  (2V) length: 9.320470e+03um, number of vias: 13381
[10/27 18:12:35    390s] [NR-eGR] metal3  (3H) length: 1.330036e+04um, number of vias: 3988
[10/27 18:12:35    390s] [NR-eGR] metal4  (4V) length: 6.370830e+03um, number of vias: 133
[10/27 18:12:35    390s] [NR-eGR] metal5  (5H) length: 5.266100e+02um, number of vias: 108
[10/27 18:12:35    390s] [NR-eGR] metal6  (6V) length: 8.523200e+02um, number of vias: 6
[10/27 18:12:35    390s] [NR-eGR] metal7  (7H) length: 2.205500e+01um, number of vias: 3
[10/27 18:12:35    390s] [NR-eGR] metal8  (8V) length: 1.659000e+01um, number of vias: 1
[10/27 18:12:35    390s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 1
[10/27 18:12:35    390s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/27 18:12:35    390s] [NR-eGR] Total length: 3.040924e+04um, number of vias: 28364
[10/27 18:12:35    390s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:12:35    390s] [NR-eGR] Total eGR-routed clock nets wire length: 7.751000e+02um 
[10/27 18:12:35    390s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:12:35    390s] (I)       Started Update net boxes ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Update timing ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Started Postprocess design ( Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1225.03 MB )
[10/27 18:12:35    390s] Extraction called for design 'filter_core' of instances=2970 and nets=3565 using extraction engine 'preRoute' .
[10/27 18:12:35    390s] PreRoute RC Extraction called for design filter_core.
[10/27 18:12:35    390s] RC Extraction called in multi-corner(1) mode.
[10/27 18:12:35    390s] RCMode: PreRoute
[10/27 18:12:35    390s]       RC Corner Indexes            0   
[10/27 18:12:35    390s] Capacitance Scaling Factor   : 1.00000 
[10/27 18:12:35    390s] Resistance Scaling Factor    : 1.00000 
[10/27 18:12:35    390s] Clock Cap. Scaling Factor    : 1.00000 
[10/27 18:12:35    390s] Clock Res. Scaling Factor    : 1.00000 
[10/27 18:12:35    390s] Shrink Factor                : 1.00000
[10/27 18:12:35    390s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/27 18:12:35    390s] Using capacitance table file ...
[10/27 18:12:35    390s] LayerId::1 widthSet size::4
[10/27 18:12:35    390s] LayerId::2 widthSet size::4
[10/27 18:12:35    390s] LayerId::3 widthSet size::4
[10/27 18:12:35    390s] LayerId::4 widthSet size::4
[10/27 18:12:35    390s] LayerId::5 widthSet size::4
[10/27 18:12:35    390s] LayerId::6 widthSet size::4
[10/27 18:12:35    390s] LayerId::7 widthSet size::4
[10/27 18:12:35    390s] LayerId::8 widthSet size::4
[10/27 18:12:35    390s] LayerId::9 widthSet size::4
[10/27 18:12:35    390s] LayerId::10 widthSet size::3
[10/27 18:12:35    390s] Updating RC grid for preRoute extraction ...
[10/27 18:12:35    390s] Initializing multi-corner capacitance tables ... 
[10/27 18:12:36    391s] Initializing multi-corner resistance tables ...
[10/27 18:12:36    391s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:36    391s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.240545 ; uaWl: 1.000000 ; uaWlH: 0.256120 ; aWlH: 0.000000 ; Pmax: 0.843100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/27 18:12:36    391s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1225.031M)
[10/27 18:12:36    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1225.0M
[10/27 18:12:36    391s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1225.0M
[10/27 18:12:36    391s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1225.0M
[10/27 18:12:36    391s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.022, MEM:1225.0M
[10/27 18:12:36    391s] Fast DP-INIT is on for default
[10/27 18:12:36    391s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.031, MEM:1225.0M
[10/27 18:12:36    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1225.0M
[10/27 18:12:36    391s] Starting delay calculation for Setup views
[10/27 18:12:36    391s] #################################################################################
[10/27 18:12:36    391s] # Design Stage: PreRoute
[10/27 18:12:36    391s] # Design Name: filter_core
[10/27 18:12:36    391s] # Design Mode: 45nm
[10/27 18:12:36    391s] # Analysis Mode: MMMC Non-OCV 
[10/27 18:12:36    391s] # Parasitics Mode: No SPEF/RCDB 
[10/27 18:12:36    391s] # Signoff Settings: SI Off 
[10/27 18:12:36    391s] #################################################################################
[10/27 18:12:36    391s] Calculate delays in Single mode...
[10/27 18:12:36    391s] Topological Sorting (REAL = 0:00:00.0, MEM = 1231.8M, InitMEM = 1231.8M)
[10/27 18:12:36    391s] Start delay calculation (fullDC) (1 T). (MEM=1231.82)
[10/27 18:12:36    391s] End AAE Lib Interpolated Model. (MEM=1243.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:12:39    394s] Total number of fetched objects 3667
[10/27 18:12:39    394s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/27 18:12:39    394s] End delay calculation. (MEM=1260.03 CPU=0:00:02.7 REAL=0:00:03.0)
[10/27 18:12:39    394s] End delay calculation (fullDC). (MEM=1260.03 CPU=0:00:03.1 REAL=0:00:03.0)
[10/27 18:12:39    394s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1260.0M) ***
[10/27 18:12:39    394s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:06:35 mem=1260.0M)
[10/27 18:12:39    394s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.261  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   438   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.959%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 986.7M, totSessionCpu=0:06:35 **
[10/27 18:12:40    394s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/27 18:12:40    394s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:40    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=1234.3M
[10/27 18:12:40    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.3M
[10/27 18:12:40    394s] z: 2, totalTracks: 1
[10/27 18:12:40    394s] z: 4, totalTracks: 1
[10/27 18:12:40    394s] z: 6, totalTracks: 1
[10/27 18:12:40    394s] z: 8, totalTracks: 1
[10/27 18:12:40    394s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:40    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:     Starting CMU at level 3, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1234.3M
[10/27 18:12:40    394s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.3MB).
[10/27 18:12:40    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1234.3M
[10/27 18:12:40    394s] TotalInstCnt at PhyDesignMc Initialization: 2,970
[10/27 18:12:40    394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=1234.3M
[10/27 18:12:40    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1234.3M
[10/27 18:12:40    394s] TotalInstCnt at PhyDesignMc Destruction: 2,970
[10/27 18:12:40    394s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:40    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=1234.3M
[10/27 18:12:40    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1234.3M
[10/27 18:12:40    394s] z: 2, totalTracks: 1
[10/27 18:12:40    394s] z: 4, totalTracks: 1
[10/27 18:12:40    394s] z: 6, totalTracks: 1
[10/27 18:12:40    394s] z: 8, totalTracks: 1
[10/27 18:12:40    394s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:40    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:     Starting CMU at level 3, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1234.3M
[10/27 18:12:40    394s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.3MB).
[10/27 18:12:40    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1234.3M
[10/27 18:12:40    394s] TotalInstCnt at PhyDesignMc Initialization: 2,970
[10/27 18:12:40    394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=1234.3M
[10/27 18:12:40    394s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1234.3M
[10/27 18:12:40    394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:1234.3M
[10/27 18:12:40    394s] TotalInstCnt at PhyDesignMc Destruction: 2,970
[10/27 18:12:40    394s] *** Starting optimizing excluded clock nets MEM= 1234.3M) ***
[10/27 18:12:40    394s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1234.3M) ***
[10/27 18:12:40    394s] The useful skew maximum allowed delay set by user is: 1
[10/27 18:12:40    395s] Deleting Lib Analyzer.
[10/27 18:12:40    395s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:12:40    395s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=1235.3M
[10/27 18:12:40    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=1235.3M
[10/27 18:12:40    395s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/27 18:12:40    395s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:35.4/0:30:35.8 (0.2), mem = 1235.3M
[10/27 18:12:40    395s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.1
[10/27 18:12:40    395s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:40    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=1243.3M
[10/27 18:12:40    395s] OPERPROF: Starting DPlace-Init at level 1, MEM:1243.3M
[10/27 18:12:40    395s] z: 2, totalTracks: 1
[10/27 18:12:40    395s] z: 4, totalTracks: 1
[10/27 18:12:40    395s] z: 6, totalTracks: 1
[10/27 18:12:40    395s] z: 8, totalTracks: 1
[10/27 18:12:40    395s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:40    395s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1243.3M
[10/27 18:12:40    395s] OPERPROF:     Starting CMU at level 3, MEM:1243.3M
[10/27 18:12:40    395s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1243.3M
[10/27 18:12:40    395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1243.3M
[10/27 18:12:40    395s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1243.3MB).
[10/27 18:12:40    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1243.3M
[10/27 18:12:40    395s] TotalInstCnt at PhyDesignMc Initialization: 2,970
[10/27 18:12:40    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=1243.3M
[10/27 18:12:40    395s] ### Creating TopoMgr, started
[10/27 18:12:40    395s] ### Creating TopoMgr, finished
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] 
[10/27 18:12:40    395s] Footprint cell information for calculating maxBufDist
[10/27 18:12:40    395s] *info: There are 9 candidate Buffer cells
[10/27 18:12:40    395s] *info: There are 6 candidate Inverter cells
[10/27 18:12:40    395s] 
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:40    395s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:41    396s] ### Creating RouteCongInterface, started
[10/27 18:12:41    396s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:41    396s] 
[10/27 18:12:41    396s] Creating Lib Analyzer ...
[10/27 18:12:41    396s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:41    396s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:41    396s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:41    396s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:41    396s] 
[10/27 18:12:41    396s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:41    396s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:37 mem=1412.4M
[10/27 18:12:41    396s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:37 mem=1412.4M
[10/27 18:12:41    396s] Creating Lib Analyzer, finished. 
[10/27 18:12:41    396s] 
[10/27 18:12:41    396s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/27 18:12:41    396s] 
[10/27 18:12:41    396s] #optDebug: {0, 1.000}
[10/27 18:12:41    396s] ### Creating RouteCongInterface, finished
[10/27 18:12:42    397s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1431.5M
[10/27 18:12:42    397s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1431.5M
[10/27 18:12:42    397s] 
[10/27 18:12:42    397s] Netlist preparation processing... 
[10/27 18:12:42    397s] Removed 0 instance
[10/27 18:12:42    397s] *info: Marking 0 isolation instances dont touch
[10/27 18:12:42    397s] *info: Marking 0 level shifter instances dont touch
[10/27 18:12:42    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1412.4M
[10/27 18:12:42    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1412.4M
[10/27 18:12:42    397s] TotalInstCnt at PhyDesignMc Destruction: 2,970
[10/27 18:12:42    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.1
[10/27 18:12:42    397s] *** AreaOpt [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:06:37.7/0:30:38.2 (0.2), mem = 1412.4M
[10/27 18:12:42    397s] 
[10/27 18:12:42    397s] =============================================================================================
[10/27 18:12:42    397s]  Step TAT Report for SimplifyNetlist #1
[10/27 18:12:42    397s] =============================================================================================
[10/27 18:12:42    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:12:42    397s] ---------------------------------------------------------------------------------------------
[10/27 18:12:42    397s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  21.6 % )     0:00:00.5 /  0:00:00.5    1.0
[10/27 18:12:42    397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:42    397s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/27 18:12:42    397s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[10/27 18:12:42    397s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  32.2 % )     0:00:00.8 /  0:00:00.8    1.0
[10/27 18:12:42    397s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:42    397s] [ MISC                   ]          0:00:01.1  (  43.3 % )     0:00:01.1 /  0:00:01.0    1.0
[10/27 18:12:42    397s] ---------------------------------------------------------------------------------------------
[10/27 18:12:42    397s]  SimplifyNetlist #1 TOTAL           0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.4    1.0
[10/27 18:12:42    397s] ---------------------------------------------------------------------------------------------
[10/27 18:12:42    397s] 
[10/27 18:12:43    397s] Deleting Lib Analyzer.
[10/27 18:12:43    397s] Begin: GigaOpt high fanout net optimization
[10/27 18:12:43    397s] GigaOpt HFN: use maxLocalDensity 1.2
[10/27 18:12:43    397s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/27 18:12:43    397s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:12:43    397s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:37.9/0:30:38.4 (0.2), mem = 1331.4M
[10/27 18:12:43    397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.2
[10/27 18:12:43    397s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:43    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1331.4M
[10/27 18:12:43    397s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/27 18:12:43    397s] OPERPROF: Starting DPlace-Init at level 1, MEM:1331.4M
[10/27 18:12:43    397s] z: 2, totalTracks: 1
[10/27 18:12:43    397s] z: 4, totalTracks: 1
[10/27 18:12:43    397s] z: 6, totalTracks: 1
[10/27 18:12:43    397s] z: 8, totalTracks: 1
[10/27 18:12:43    397s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:43    397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1331.4M
[10/27 18:12:43    397s] OPERPROF:     Starting CMU at level 3, MEM:1331.4M
[10/27 18:12:43    397s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1331.4M
[10/27 18:12:43    397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1331.4M
[10/27 18:12:43    397s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1331.4MB).
[10/27 18:12:43    397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1331.4M
[10/27 18:12:43    397s] TotalInstCnt at PhyDesignMc Initialization: 2,970
[10/27 18:12:43    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1331.4M
[10/27 18:12:43    397s] ### Creating RouteCongInterface, started
[10/27 18:12:43    397s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:43    397s] 
[10/27 18:12:43    397s] Creating Lib Analyzer ...
[10/27 18:12:43    397s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:43    397s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:43    397s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:43    397s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:43    397s] 
[10/27 18:12:43    397s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:43    398s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:39 mem=1331.4M
[10/27 18:12:43    398s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:39 mem=1331.4M
[10/27 18:12:43    398s] Creating Lib Analyzer, finished. 
[10/27 18:12:43    398s] 
[10/27 18:12:43    398s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/27 18:12:43    398s] 
[10/27 18:12:43    398s] #optDebug: {0, 1.000}
[10/27 18:12:43    398s] ### Creating RouteCongInterface, finished
[10/27 18:12:47    401s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/27 18:12:47    401s] Total-nets :: 3428, Stn-nets :: 0, ratio :: 0 %
[10/27 18:12:47    401s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1331.4M
[10/27 18:12:47    401s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1331.4M
[10/27 18:12:47    401s] TotalInstCnt at PhyDesignMc Destruction: 2,970
[10/27 18:12:47    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.2
[10/27 18:12:47    401s] *** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:04.0 (1.0), totSession cpu/real = 0:06:41.7/0:30:42.4 (0.2), mem = 1331.4M
[10/27 18:12:47    401s] 
[10/27 18:12:47    401s] =============================================================================================
[10/27 18:12:47    401s]  Step TAT Report for DrvOpt #1
[10/27 18:12:47    401s] =============================================================================================
[10/27 18:12:47    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:12:47    401s] ---------------------------------------------------------------------------------------------
[10/27 18:12:47    401s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  17.6 % )     0:00:00.7 /  0:00:00.6    0.9
[10/27 18:12:47    401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:47    401s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.1
[10/27 18:12:47    401s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.7 /  0:00:00.7    0.9
[10/27 18:12:47    401s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:47    401s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:47    401s] [ MISC                   ]          0:00:03.2  (  80.3 % )     0:00:03.2 /  0:00:03.2    1.0
[10/27 18:12:47    401s] ---------------------------------------------------------------------------------------------
[10/27 18:12:47    401s]  DrvOpt #1 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.9    1.0
[10/27 18:12:47    401s] ---------------------------------------------------------------------------------------------
[10/27 18:12:47    401s] 
[10/27 18:12:47    401s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/27 18:12:47    401s] End: GigaOpt high fanout net optimization
[10/27 18:12:47    401s] Begin: GigaOpt DRV Optimization
[10/27 18:12:47    401s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/27 18:12:47    401s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:12:47    401s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:41.7/0:30:42.4 (0.2), mem = 1331.4M
[10/27 18:12:47    401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.3
[10/27 18:12:47    401s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:47    401s] ### Creating PhyDesignMc. totSessionCpu=0:06:42 mem=1331.4M
[10/27 18:12:47    401s] OPERPROF: Starting DPlace-Init at level 1, MEM:1331.4M
[10/27 18:12:47    401s] z: 2, totalTracks: 1
[10/27 18:12:47    401s] z: 4, totalTracks: 1
[10/27 18:12:47    401s] z: 6, totalTracks: 1
[10/27 18:12:47    401s] z: 8, totalTracks: 1
[10/27 18:12:47    401s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:47    401s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1331.4M
[10/27 18:12:47    401s] OPERPROF:     Starting CMU at level 3, MEM:1331.4M
[10/27 18:12:47    401s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1331.4M
[10/27 18:12:47    401s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1331.4M
[10/27 18:12:47    401s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1331.4MB).
[10/27 18:12:47    401s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:1331.4M
[10/27 18:12:47    401s] TotalInstCnt at PhyDesignMc Initialization: 2,970
[10/27 18:12:47    401s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:42 mem=1331.4M
[10/27 18:12:47    401s] ### Creating RouteCongInterface, started
[10/27 18:12:47    401s] 
[10/27 18:12:47    401s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/27 18:12:47    401s] 
[10/27 18:12:47    401s] #optDebug: {0, 1.000}
[10/27 18:12:47    401s] ### Creating RouteCongInterface, finished
[10/27 18:12:49    404s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1350.5M
[10/27 18:12:49    404s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1350.5M
[10/27 18:12:49    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:12:49    404s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/27 18:12:49    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:12:49    404s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/27 18:12:49    404s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:12:49    404s] Info: violation cost 3.917269 (cap = 2.917269, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/27 18:12:49    404s] |     0|     0|     0.00|    19|    19|    -0.01|     0|     0|     0|     0|     0.26|     0.00|       0|       0|       0|  58.96|          |         |
[10/27 18:12:51    405s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/27 18:12:51    405s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.26|     0.00|      22|       0|       0|  59.16| 0:00:02.0|  1405.7M|
[10/27 18:12:51    405s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/27 18:12:51    405s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.26|     0.00|       0|       0|       0|  59.16| 0:00:00.0|  1405.7M|
[10/27 18:12:51    405s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:12:51    405s] Bottom Preferred Layer:
[10/27 18:12:51    405s]     None
[10/27 18:12:51    405s] Via Pillar Rule:
[10/27 18:12:51    405s]     None
[10/27 18:12:51    405s] 
[10/27 18:12:51    405s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1405.7M) ***
[10/27 18:12:51    405s] 
[10/27 18:12:51    405s] Total-nets :: 3450, Stn-nets :: 0, ratio :: 0 %
[10/27 18:12:51    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1386.6M
[10/27 18:12:51    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1386.6M
[10/27 18:12:51    405s] TotalInstCnt at PhyDesignMc Destruction: 2,992
[10/27 18:12:51    405s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.3
[10/27 18:12:51    405s] *** DrvOpt [finish] : cpu/real = 0:00:04.1/0:00:04.3 (1.0), totSession cpu/real = 0:06:45.9/0:30:46.7 (0.2), mem = 1386.6M
[10/27 18:12:51    405s] 
[10/27 18:12:51    405s] =============================================================================================
[10/27 18:12:51    405s]  Step TAT Report for DrvOpt #2
[10/27 18:12:51    405s] =============================================================================================
[10/27 18:12:51    405s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:12:51    405s] ---------------------------------------------------------------------------------------------
[10/27 18:12:51    405s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/27 18:12:51    405s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:51    405s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[10/27 18:12:51    405s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/27 18:12:51    405s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:51    405s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.3    1.0
[10/27 18:12:51    405s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:51    405s] [ OptEval                ]      1   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.3    1.0
[10/27 18:12:51    405s] [ OptCommit              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/27 18:12:51    405s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/27 18:12:51    405s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[10/27 18:12:51    405s] [ IncrDelayCalc          ]      8   0:00:00.7  (  16.1 % )     0:00:00.7 /  0:00:00.7    1.0
[10/27 18:12:51    405s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.7
[10/27 18:12:51    405s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[10/27 18:12:51    405s] [ MISC                   ]          0:00:02.7  (  62.5 % )     0:00:02.7 /  0:00:02.6    1.0
[10/27 18:12:51    405s] ---------------------------------------------------------------------------------------------
[10/27 18:12:51    405s]  DrvOpt #2 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.2    1.0
[10/27 18:12:51    405s] ---------------------------------------------------------------------------------------------
[10/27 18:12:51    405s] 
[10/27 18:12:51    405s] End: GigaOpt DRV Optimization
[10/27 18:12:51    405s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/27 18:12:51    405s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1081.5M, totSessionCpu=0:06:46 **
[10/27 18:12:51    405s] 
[10/27 18:12:51    405s] Active setup views:
[10/27 18:12:51    405s]  MyAnView
[10/27 18:12:51    405s]   Dominating endpoints: 0
[10/27 18:12:51    405s]   Dominating TNS: -0.000
[10/27 18:12:51    405s] 
[10/27 18:12:51    406s] Deleting Lib Analyzer.
[10/27 18:12:51    406s] Begin: GigaOpt Global Optimization
[10/27 18:12:51    406s] *info: use new DP (enabled)
[10/27 18:12:51    406s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/27 18:12:51    406s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:12:51    406s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:46.0/0:30:46.8 (0.2), mem = 1346.6M
[10/27 18:12:51    406s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.4
[10/27 18:12:51    406s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:51    406s] ### Creating PhyDesignMc. totSessionCpu=0:06:46 mem=1346.6M
[10/27 18:12:51    406s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/27 18:12:51    406s] OPERPROF: Starting DPlace-Init at level 1, MEM:1346.6M
[10/27 18:12:51    406s] z: 2, totalTracks: 1
[10/27 18:12:51    406s] z: 4, totalTracks: 1
[10/27 18:12:51    406s] z: 6, totalTracks: 1
[10/27 18:12:51    406s] z: 8, totalTracks: 1
[10/27 18:12:51    406s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:51    406s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1346.6M
[10/27 18:12:51    406s] OPERPROF:     Starting CMU at level 3, MEM:1346.6M
[10/27 18:12:51    406s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1346.6M
[10/27 18:12:51    406s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1346.6M
[10/27 18:12:51    406s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1346.6MB).
[10/27 18:12:51    406s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1346.6M
[10/27 18:12:51    406s] TotalInstCnt at PhyDesignMc Initialization: 2,992
[10/27 18:12:51    406s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:46 mem=1346.6M
[10/27 18:12:51    406s] ### Creating RouteCongInterface, started
[10/27 18:12:51    406s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:51    406s] 
[10/27 18:12:51    406s] Creating Lib Analyzer ...
[10/27 18:12:51    406s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:51    406s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:51    406s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:51    406s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:51    406s] 
[10/27 18:12:51    406s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:52    406s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:47 mem=1346.6M
[10/27 18:12:52    406s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:47 mem=1346.6M
[10/27 18:12:52    406s] Creating Lib Analyzer, finished. 
[10/27 18:12:52    406s] 
[10/27 18:12:52    406s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/27 18:12:52    406s] 
[10/27 18:12:52    406s] #optDebug: {0, 1.000}
[10/27 18:12:52    406s] ### Creating RouteCongInterface, finished
[10/27 18:12:52    406s] {MG  {4 0 1 0.0285714}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[10/27 18:12:57    411s] *info: 24 clock nets excluded
[10/27 18:12:57    411s] *info: 2 special nets excluded.
[10/27 18:12:57    411s] *info: 38 no-driver nets excluded.
[10/27 18:12:58    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1367.7M
[10/27 18:12:58    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1367.7M
[10/27 18:12:58    413s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/27 18:12:58    413s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[10/27 18:12:58    413s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
[10/27 18:12:58    413s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[10/27 18:12:58    413s] |   0.000|   0.000|    59.16%|   0:00:00.0| 1368.7M|  MyAnView|       NA| NA                             |
[10/27 18:12:58    413s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1368.7M) ***
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1368.7M) ***
[10/27 18:12:58    413s] Bottom Preferred Layer:
[10/27 18:12:58    413s]     None
[10/27 18:12:58    413s] Via Pillar Rule:
[10/27 18:12:58    413s]     None
[10/27 18:12:58    413s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/27 18:12:58    413s] Total-nets :: 3450, Stn-nets :: 0, ratio :: 0 %
[10/27 18:12:58    413s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1349.6M
[10/27 18:12:58    413s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1349.6M
[10/27 18:12:58    413s] TotalInstCnt at PhyDesignMc Destruction: 2,992
[10/27 18:12:58    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.4
[10/27 18:12:58    413s] *** SetupOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:06:53.3/0:30:54.0 (0.2), mem = 1349.6M
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] =============================================================================================
[10/27 18:12:58    413s]  Step TAT Report for GlobalOpt #1
[10/27 18:12:58    413s] =============================================================================================
[10/27 18:12:58    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:12:58    413s] ---------------------------------------------------------------------------------------------
[10/27 18:12:58    413s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[10/27 18:12:58    413s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   7.5 % )     0:00:00.5 /  0:00:00.5    1.0
[10/27 18:12:58    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:58    413s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/27 18:12:58    413s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[10/27 18:12:58    413s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:12:58    413s] [ TransformInit          ]      1   0:00:06.4  (  88.3 % )     0:00:06.4 /  0:00:06.4    1.0
[10/27 18:12:58    413s] [ MISC                   ]          0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/27 18:12:58    413s] ---------------------------------------------------------------------------------------------
[10/27 18:12:58    413s]  GlobalOpt #1 TOTAL                 0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[10/27 18:12:58    413s] ---------------------------------------------------------------------------------------------
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] End: GigaOpt Global Optimization
[10/27 18:12:58    413s] *** Timing Is met
[10/27 18:12:58    413s] *** Check timing (0:00:00.0)
[10/27 18:12:58    413s] Deleting Lib Analyzer.
[10/27 18:12:58    413s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/27 18:12:58    413s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:12:58    413s] ### Creating LA Mngr. totSessionCpu=0:06:53 mem=1347.6M
[10/27 18:12:58    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:53 mem=1347.6M
[10/27 18:12:58    413s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/27 18:12:58    413s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:12:58    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:53 mem=1366.7M
[10/27 18:12:58    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1366.7M
[10/27 18:12:58    413s] z: 2, totalTracks: 1
[10/27 18:12:58    413s] z: 4, totalTracks: 1
[10/27 18:12:58    413s] z: 6, totalTracks: 1
[10/27 18:12:58    413s] z: 8, totalTracks: 1
[10/27 18:12:58    413s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:12:58    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1366.7M
[10/27 18:12:58    413s] OPERPROF:     Starting CMU at level 3, MEM:1366.7M
[10/27 18:12:58    413s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1366.7M
[10/27 18:12:58    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1366.7M
[10/27 18:12:58    413s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1366.7MB).
[10/27 18:12:58    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1366.7M
[10/27 18:12:58    413s] TotalInstCnt at PhyDesignMc Initialization: 2,992
[10/27 18:12:58    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=1366.7M
[10/27 18:12:58    413s] Begin: Area Reclaim Optimization
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] Creating Lib Analyzer ...
[10/27 18:12:58    413s] **Info: Trial Route has Max Route Layer 15/10.
[10/27 18:12:58    413s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/27 18:12:58    413s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/27 18:12:58    413s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/27 18:12:58    413s] 
[10/27 18:12:58    413s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:12:59    413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:54 mem=1368.7M
[10/27 18:12:59    413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:54 mem=1368.7M
[10/27 18:12:59    413s] Creating Lib Analyzer, finished. 
[10/27 18:12:59    413s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.0/0:30:54.8 (0.2), mem = 1368.7M
[10/27 18:12:59    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.5
[10/27 18:12:59    413s] ### Creating RouteCongInterface, started
[10/27 18:12:59    413s] 
[10/27 18:12:59    413s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/27 18:12:59    413s] 
[10/27 18:12:59    413s] #optDebug: {0, 1.000}
[10/27 18:12:59    413s] ### Creating RouteCongInterface, finished
[10/27 18:13:00    414s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1368.7M
[10/27 18:13:00    414s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1368.7M
[10/27 18:13:00    414s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.16
[10/27 18:13:00    414s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:00    414s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/27 18:13:00    414s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:00    414s] |    59.16%|        -|   0.000|   0.000|   0:00:00.0| 1368.7M|
[10/27 18:13:00    414s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/27 18:13:00    414s] |    59.16%|        0|   0.000|   0.000|   0:00:00.0| 1368.7M|
[10/27 18:13:01    415s] |    58.45%|       40|   0.000|   0.000|   0:00:01.0| 1409.8M|
[10/27 18:13:02    417s] |    58.28%|       40|   0.000|   0.000|   0:00:01.0| 1409.8M|
[10/27 18:13:03    417s] |    58.28%|        0|   0.000|   0.000|   0:00:01.0| 1409.8M|
[10/27 18:13:03    417s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/27 18:13:03    417s] |    58.28%|        0|   0.000|   0.000|   0:00:00.0| 1409.8M|
[10/27 18:13:03    417s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:03    417s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.28
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 51 Resize = 40 **
[10/27 18:13:03    417s] --------------------------------------------------------------
[10/27 18:13:03    417s] |                                   | Total     | Sequential |
[10/27 18:13:03    417s] --------------------------------------------------------------
[10/27 18:13:03    417s] | Num insts resized                 |      40  |       5    |
[10/27 18:13:03    417s] | Num insts undone                  |       0  |       0    |
[10/27 18:13:03    417s] | Num insts Downsized               |      40  |       5    |
[10/27 18:13:03    417s] | Num insts Samesized               |       0  |       0    |
[10/27 18:13:03    417s] | Num insts Upsized                 |       0  |       0    |
[10/27 18:13:03    417s] | Num multiple commits+uncommits    |       0  |       -    |
[10/27 18:13:03    417s] --------------------------------------------------------------
[10/27 18:13:03    417s] Bottom Preferred Layer:
[10/27 18:13:03    417s]     None
[10/27 18:13:03    417s] Via Pillar Rule:
[10/27 18:13:03    417s]     None
[10/27 18:13:03    417s] End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:05.0) **
[10/27 18:13:03    417s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.5
[10/27 18:13:03    417s] *** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:06:57.5/0:30:58.4 (0.2), mem = 1409.8M
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] =============================================================================================
[10/27 18:13:03    417s]  Step TAT Report for AreaOpt #1
[10/27 18:13:03    417s] =============================================================================================
[10/27 18:13:03    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:13:03    417s] ---------------------------------------------------------------------------------------------
[10/27 18:13:03    417s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.2
[10/27 18:13:03    417s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  15.6 % )     0:00:00.7 /  0:00:00.6    0.9
[10/27 18:13:03    417s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:03    417s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/27 18:13:03    417s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:03    417s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[10/27 18:13:03    417s] [ OptGetWeight           ]    117   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[10/27 18:13:03    417s] [ OptEval                ]    117   0:00:01.1  (  26.7 % )     0:00:01.1 /  0:00:01.1    1.0
[10/27 18:13:03    417s] [ OptCommit              ]    117   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/27 18:13:03    417s] [ IncrTimingUpdate       ]     27   0:00:00.4  (   9.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/27 18:13:03    417s] [ PostCommitDelayUpdate  ]    117   0:00:00.1  (   2.6 % )     0:00:00.9 /  0:00:00.9    1.0
[10/27 18:13:03    417s] [ IncrDelayCalc          ]     70   0:00:00.8  (  18.1 % )     0:00:00.8 /  0:00:00.8    1.0
[10/27 18:13:03    417s] [ MISC                   ]          0:00:00.9  (  20.6 % )     0:00:00.9 /  0:00:00.9    1.0
[10/27 18:13:03    417s] ---------------------------------------------------------------------------------------------
[10/27 18:13:03    417s]  AreaOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.1    1.0
[10/27 18:13:03    417s] ---------------------------------------------------------------------------------------------
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] Executing incremental physical updates
[10/27 18:13:03    417s] Executing incremental physical updates
[10/27 18:13:03    417s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1390.7M
[10/27 18:13:03    417s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1390.7M
[10/27 18:13:03    417s] TotalInstCnt at PhyDesignMc Destruction: 2,941
[10/27 18:13:03    417s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1350.74M, totSessionCpu=0:06:58).
[10/27 18:13:03    417s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1350.7M
[10/27 18:13:03    417s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1350.7M
[10/27 18:13:03    417s] **INFO: Flow update: Design is easy to close.
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] *** Start incrementalPlace ***
[10/27 18:13:03    417s] User Input Parameters:
[10/27 18:13:03    417s] - Congestion Driven    : On
[10/27 18:13:03    417s] - Timing Driven        : On
[10/27 18:13:03    417s] - Area-Violation Based : On
[10/27 18:13:03    417s] - Start Rollback Level : -5
[10/27 18:13:03    417s] - Legalized            : On
[10/27 18:13:03    417s] - Window Based         : Off
[10/27 18:13:03    417s] - eDen incr mode       : Off
[10/27 18:13:03    417s] - Small incr mode      : Off
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] no activity file in design. spp won't run.
[10/27 18:13:03    417s] Effort level <high> specified for reg2reg path_group
[10/27 18:13:03    417s] Effort level <high> specified for reg2cgate path_group
[10/27 18:13:03    417s] No Views given, use default active views for adaptive view pruning
[10/27 18:13:03    417s] SKP will enable view:
[10/27 18:13:03    417s]   MyAnView
[10/27 18:13:03    417s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1352.7M
[10/27 18:13:03    417s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1352.7M
[10/27 18:13:03    417s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1352.7M
[10/27 18:13:03    417s] Starting Early Global Route congestion estimation: mem = 1352.7M
[10/27 18:13:03    417s] (I)       Started Import and model ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Create place DB ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Import place data ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read instances and placement ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read nets ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Create route DB ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       == Non-default Options ==
[10/27 18:13:03    417s] (I)       Maximum routing layer                              : 10
[10/27 18:13:03    417s] (I)       Number of threads                                  : 1
[10/27 18:13:03    417s] (I)       Use non-blocking free Dbs wires                    : false
[10/27 18:13:03    417s] (I)       Method to set GCell size                           : row
[10/27 18:13:03    417s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:13:03    417s] (I)       Started Import route data ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Use row-based GCell size
[10/27 18:13:03    417s] (I)       Use row-based GCell align
[10/27 18:13:03    417s] (I)       GCell unit size   : 2800
[10/27 18:13:03    417s] (I)       GCell multiplier  : 1
[10/27 18:13:03    417s] (I)       GCell row height  : 2800
[10/27 18:13:03    417s] (I)       Actual row height : 2800
[10/27 18:13:03    417s] (I)       GCell align ref   : 10260 10080
[10/27 18:13:03    417s] [NR-eGR] Track table information for default rule: 
[10/27 18:13:03    417s] [NR-eGR] metal1 has no routable track
[10/27 18:13:03    417s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:13:03    417s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:13:03    417s] (I)       ===========================================================================
[10/27 18:13:03    417s] (I)       == Report All Rule Vias ==
[10/27 18:13:03    417s] (I)       ===========================================================================
[10/27 18:13:03    417s] (I)        Via Rule : (Default)
[10/27 18:13:03    417s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:13:03    417s] (I)       ---------------------------------------------------------------------------
[10/27 18:13:03    417s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/27 18:13:03    417s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/27 18:13:03    417s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:13:03    417s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:13:03    417s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:13:03    417s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:13:03    417s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:13:03    417s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:13:03    417s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:13:03    417s] (I)       ===========================================================================
[10/27 18:13:03    417s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read routing blockages ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read instance blockages ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read PG blockages ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] [NR-eGR] Read 152 PG shapes
[10/27 18:13:03    417s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read boundary cut boxes ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:13:03    417s] [NR-eGR] #Instance Blockages : 0
[10/27 18:13:03    417s] [NR-eGR] #PG Blockages       : 152
[10/27 18:13:03    417s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:13:03    417s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:13:03    417s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read blackboxes ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:13:03    417s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read prerouted ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:13:03    417s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read unlegalized nets ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read nets ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] [NR-eGR] Read numTotalNets=3399  numIgnoredNets=0
[10/27 18:13:03    417s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Set up via pillars ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       early_global_route_priority property id does not exist.
[10/27 18:13:03    417s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Model blockages into capacity
[10/27 18:13:03    417s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:13:03    417s] (I)       Started Initialize 3D capacity ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:03    417s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       -- layer congestion ratio --
[10/27 18:13:03    417s] (I)       Layer 1 : 0.100000
[10/27 18:13:03    417s] (I)       Layer 2 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 3 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 4 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 5 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 6 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 7 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 8 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 9 : 0.700000
[10/27 18:13:03    417s] (I)       Layer 10 : 0.700000
[10/27 18:13:03    417s] (I)       ----------------------------
[10/27 18:13:03    417s] (I)       Number of ignored nets                =      0
[10/27 18:13:03    417s] (I)       Number of connected nets              =      0
[10/27 18:13:03    417s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:13:03    417s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:13:03    417s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:13:03    417s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Read aux data ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Others data preparation ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:13:03    417s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Create route kernel ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Ndr track 0 does not exist
[10/27 18:13:03    417s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:13:03    417s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:13:03    417s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:13:03    417s] (I)       Site width          :   380  (dbu)
[10/27 18:13:03    417s] (I)       Row height          :  2800  (dbu)
[10/27 18:13:03    417s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:13:03    417s] (I)       GCell width         :  2800  (dbu)
[10/27 18:13:03    417s] (I)       GCell height        :  2800  (dbu)
[10/27 18:13:03    417s] (I)       Grid                :    77    76    10
[10/27 18:13:03    417s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:13:03    417s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/27 18:13:03    417s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/27 18:13:03    417s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:03    417s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:03    417s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:13:03    417s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:13:03    417s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:13:03    417s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/27 18:13:03    417s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:13:03    417s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:13:03    417s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:13:03    417s] (I)       --------------------------------------------------------
[10/27 18:13:03    417s] 
[10/27 18:13:03    417s] [NR-eGR] ============ Routing rule table ============
[10/27 18:13:03    417s] [NR-eGR] Rule id: 0  Nets: 3399 
[10/27 18:13:03    417s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:13:03    417s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:13:03    417s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:03    417s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:03    417s] [NR-eGR] ========================================
[10/27 18:13:03    417s] [NR-eGR] 
[10/27 18:13:03    417s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer2 : = 2072 / 43016 (4.82%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer3 : = 0 / 58674 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer4 : = 0 / 29184 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer5 : = 0 / 29260 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer6 : = 0 / 29184 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer7 : = 0 / 9702 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer8 : = 0 / 9652 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer9 : = 0 / 5082 (0.00%)
[10/27 18:13:03    417s] (I)       blocked tracks on layer10 : = 0 / 4788 (0.00%)
[10/27 18:13:03    417s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Reset routing kernel
[10/27 18:13:03    417s] (I)       Started Global Routing ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Initialization ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       totalPins=10677  totalGlobalPin=10416 (97.56%)
[10/27 18:13:03    417s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Net group 1 ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Generate topology ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:03    417s] [NR-eGR] Layer group 1: route 3399 net(s) in layer range [2, 10]
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1a Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1a ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Pattern routing ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Usage: 19942 = (9424 H, 10518 V) = (9.17% H, 9.25% V) = (1.319e+04um H, 1.473e+04um V)
[10/27 18:13:03    417s] (I)       Started Add via demand to 2D ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1b Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1b ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Usage: 19942 = (9424 H, 10518 V) = (9.17% H, 9.25% V) = (1.319e+04um H, 1.473e+04um V)
[10/27 18:13:03    417s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.791880e+04um
[10/27 18:13:03    417s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1c Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1c ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Usage: 19942 = (9424 H, 10518 V) = (9.17% H, 9.25% V) = (1.319e+04um H, 1.473e+04um V)
[10/27 18:13:03    417s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1d Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1d ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Usage: 19942 = (9424 H, 10518 V) = (9.17% H, 9.25% V) = (1.319e+04um H, 1.473e+04um V)
[10/27 18:13:03    417s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1e Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1e ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Route legalization ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Usage: 19942 = (9424 H, 10518 V) = (9.17% H, 9.25% V) = (1.319e+04um H, 1.473e+04um V)
[10/27 18:13:03    417s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.791880e+04um
[10/27 18:13:03    417s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       
[10/27 18:13:03    417s] (I)       ============  Phase 1l Route ============
[10/27 18:13:03    417s] (I)       Started Phase 1l ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Started Layer assignment (1T) ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    417s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Started Clean cong LA ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/27 18:13:03    418s] (I)       Layer  2:      40384     10025         0           0       42552    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  3:      57912     10505         0           0       57760    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  4:      28800      4616         0           0       28875    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  5:      28880       393         0           0       28880    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  6:      28800       676         0           0       28875    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  7:       9576        19         0           0        9626    ( 0.00%) 
[10/27 18:13:03    418s] (I)       Layer  8:       9525        10         0         125        9500    ( 1.30%) 
[10/27 18:13:03    418s] (I)       Layer  9:       5016         1         0         665        4389    (13.16%) 
[10/27 18:13:03    418s] (I)       Layer 10:       4725         0         0         875        3937    (18.18%) 
[10/27 18:13:03    418s] (I)       Total:        213618     26245         0        1665      214394    ( 0.77%) 
[10/27 18:13:03    418s] (I)       
[10/27 18:13:03    418s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/27 18:13:03    418s] [NR-eGR]                        OverCon            
[10/27 18:13:03    418s] [NR-eGR]                         #Gcell     %Gcell
[10/27 18:13:03    418s] [NR-eGR]       Layer                (0)    OverCon 
[10/27 18:13:03    418s] [NR-eGR] ----------------------------------------------
[10/27 18:13:03    418s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR] ----------------------------------------------
[10/27 18:13:03    418s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/27 18:13:03    418s] [NR-eGR] 
[10/27 18:13:03    418s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Started Export 3D cong map ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:03    418s] (I)       Started Export 2D cong map ( Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:13:03    418s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/27 18:13:03    418s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.74 MB )
[10/27 18:13:03    418s] Early Global Route congestion estimation runtime: 0.13 seconds, mem = 1352.7M
[10/27 18:13:03    418s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.130, REAL:0.130, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF: Starting HotSpotCal at level 1, MEM:1352.7M
[10/27 18:13:03    418s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:03    418s] [hotspot] |            |   max hotspot | total hotspot |
[10/27 18:13:03    418s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:03    418s] [hotspot] | normalized |          0.00 |          0.00 |
[10/27 18:13:03    418s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:03    418s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/27 18:13:03    418s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/27 18:13:03    418s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1352.7M
[10/27 18:13:03    418s] 
[10/27 18:13:03    418s] === incrementalPlace Internal Loop 1 ===
[10/27 18:13:03    418s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/27 18:13:03    418s] OPERPROF: Starting IPInitSPData at level 1, MEM:1352.7M
[10/27 18:13:03    418s] z: 2, totalTracks: 1
[10/27 18:13:03    418s] z: 4, totalTracks: 1
[10/27 18:13:03    418s] z: 6, totalTracks: 1
[10/27 18:13:03    418s] z: 8, totalTracks: 1
[10/27 18:13:03    418s] #spOpts: N=45 minPadR=1.1 
[10/27 18:13:03    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:   Starting post-place ADS at level 2, MEM:1352.7M
[10/27 18:13:03    418s] ADSU 0.583 -> 0.583. GS 11.200
[10/27 18:13:03    418s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.013, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:   Starting spMPad at level 2, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:     Starting spContextMPad at level 3, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1352.7M
[10/27 18:13:03    418s] no activity file in design. spp won't run.
[10/27 18:13:03    418s] [spp] 0
[10/27 18:13:03    418s] [adp] 0:1:1:3
[10/27 18:13:03    418s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.002, MEM:1352.7M
[10/27 18:13:03    418s] SP #FI/SF FL/PI 0/0 2941/0
[10/27 18:13:03    418s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.046, MEM:1352.7M
[10/27 18:13:03    418s] PP off. flexM 0
[10/27 18:13:03    418s] OPERPROF: Starting CDPad at level 1, MEM:1352.7M
[10/27 18:13:03    418s] 3DP is on.
[10/27 18:13:03    418s] 3DP OF M2 0.000, M4 0.000. Diff 0
[10/27 18:13:03    418s] design sh 0.177.
[10/27 18:13:03    418s] design sh 0.177.
[10/27 18:13:03    418s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[10/27 18:13:03    418s] design sh 0.177.
[10/27 18:13:03    418s] CDPadU 0.817 -> 0.648. R=0.583, N=2941, GS=1.400
[10/27 18:13:03    418s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.075, MEM:1352.7M
[10/27 18:13:03    418s] OPERPROF: Starting InitSKP at level 1, MEM:1352.7M
[10/27 18:13:03    418s] no activity file in design. spp won't run.
[10/27 18:13:04    418s] no activity file in design. spp won't run.
[10/27 18:13:05    419s] *** Finished SKP initialization (cpu=0:00:01.2, real=0:00:02.0)***
[10/27 18:13:05    419s] OPERPROF: Finished InitSKP at level 1, CPU:1.160, REAL:1.168, MEM:1357.7M
[10/27 18:13:05    419s] NP #FI/FS/SF FL/PI: 0/0/0 2941/0
[10/27 18:13:05    419s] no activity file in design. spp won't run.
[10/27 18:13:05    419s] 
[10/27 18:13:05    419s] AB Est...
[10/27 18:13:05    419s] OPERPROF: Starting npPlace at level 1, MEM:1359.7M
[10/27 18:13:05    419s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.023, MEM:1366.5M
[10/27 18:13:05    419s] Iteration  4: Skipped, with CDP Off
[10/27 18:13:05    419s] OPERPROF: Starting npPlace at level 1, MEM:1366.5M
[10/27 18:13:05    419s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[10/27 18:13:05    419s] No instances found in the vector
[10/27 18:13:05    419s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1366.5M, DRC: 0)
[10/27 18:13:05    419s] 0 (out of 0) MH cells were successfully legalized.
[10/27 18:13:06    421s] Iteration  5: Total net bbox = 1.571e+04 (7.08e+03 8.62e+03)
[10/27 18:13:06    421s]               Est.  stn bbox = 1.779e+04 (8.19e+03 9.60e+03)
[10/27 18:13:06    421s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1356.3M
[10/27 18:13:06    421s] OPERPROF: Finished npPlace at level 1, CPU:1.600, REAL:1.641, MEM:1356.3M
[10/27 18:13:06    421s] no activity file in design. spp won't run.
[10/27 18:13:06    421s] NP #FI/FS/SF FL/PI: 0/0/0 2941/0
[10/27 18:13:06    421s] no activity file in design. spp won't run.
[10/27 18:13:06    421s] OPERPROF: Starting npPlace at level 1, MEM:1356.3M
[10/27 18:13:06    421s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[10/27 18:13:06    421s] No instances found in the vector
[10/27 18:13:06    421s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1356.3M, DRC: 0)
[10/27 18:13:06    421s] 0 (out of 0) MH cells were successfully legalized.
[10/27 18:13:08    423s] Iteration  6: Total net bbox = 2.060e+04 (9.51e+03 1.11e+04)
[10/27 18:13:08    423s]               Est.  stn bbox = 2.341e+04 (1.09e+04 1.25e+04)
[10/27 18:13:08    423s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1356.3M
[10/27 18:13:08    423s] OPERPROF: Finished npPlace at level 1, CPU:2.190, REAL:2.224, MEM:1356.3M
[10/27 18:13:09    423s] no activity file in design. spp won't run.
[10/27 18:13:09    423s] NP #FI/FS/SF FL/PI: 0/0/0 2941/0
[10/27 18:13:09    423s] no activity file in design. spp won't run.
[10/27 18:13:09    423s] OPERPROF: Starting npPlace at level 1, MEM:1356.3M
[10/27 18:13:09    423s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[10/27 18:13:09    423s] No instances found in the vector
[10/27 18:13:09    423s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1356.3M, DRC: 0)
[10/27 18:13:09    423s] 0 (out of 0) MH cells were successfully legalized.
[10/27 18:13:11    425s] Iteration  7: Total net bbox = 2.040e+04 (9.53e+03 1.09e+04)
[10/27 18:13:11    425s]               Est.  stn bbox = 2.313e+04 (1.09e+04 1.22e+04)
[10/27 18:13:11    425s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1356.3M
[10/27 18:13:11    425s] OPERPROF: Finished npPlace at level 1, CPU:1.870, REAL:2.407, MEM:1356.3M
[10/27 18:13:11    425s] no activity file in design. spp won't run.
[10/27 18:13:11    425s] NP #FI/FS/SF FL/PI: 0/0/0 2941/0
[10/27 18:13:11    425s] no activity file in design. spp won't run.
[10/27 18:13:11    425s] OPERPROF: Starting npPlace at level 1, MEM:1356.3M
[10/27 18:13:11    425s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/27 18:13:11    425s] No instances found in the vector
[10/27 18:13:11    425s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1356.3M, DRC: 0)
[10/27 18:13:11    425s] 0 (out of 0) MH cells were successfully legalized.
[10/27 18:13:14    427s] Iteration  8: Total net bbox = 2.168e+04 (1.02e+04 1.15e+04)
[10/27 18:13:14    427s]               Est.  stn bbox = 2.450e+04 (1.16e+04 1.29e+04)
[10/27 18:13:14    427s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1352.3M
[10/27 18:13:14    427s] OPERPROF: Finished npPlace at level 1, CPU:2.290, REAL:2.509, MEM:1352.3M
[10/27 18:13:14    427s] no activity file in design. spp won't run.
[10/27 18:13:14    427s] NP #FI/FS/SF FL/PI: 0/0/0 2941/0
[10/27 18:13:14    427s] no activity file in design. spp won't run.
[10/27 18:13:14    427s] OPERPROF: Starting npPlace at level 1, MEM:1352.3M
[10/27 18:13:14    427s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/27 18:13:14    427s] No instances found in the vector
[10/27 18:13:14    427s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1352.3M, DRC: 0)
[10/27 18:13:14    427s] 0 (out of 0) MH cells were successfully legalized.
[10/27 18:13:16    429s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1352.3M
[10/27 18:13:16    429s] Iteration  9: Total net bbox = 2.264e+04 (1.05e+04 1.21e+04)
[10/27 18:13:16    429s]               Est.  stn bbox = 2.545e+04 (1.19e+04 1.35e+04)
[10/27 18:13:16    429s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1352.3M
[10/27 18:13:16    429s] OPERPROF: Finished npPlace at level 1, CPU:1.800, REAL:1.914, MEM:1352.3M
[10/27 18:13:16    429s] Move report: Timing Driven Placement moves 2941 insts, mean move: 9.99 um, max move: 32.38 um
[10/27 18:13:16    429s] 	Max move on inst (mult_114_G6_U281): (39.90, 7.84) --> (23.32, 23.64)
[10/27 18:13:16    429s] no activity file in design. spp won't run.
[10/27 18:13:16    429s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1352.3M
[10/27 18:13:16    429s] *Info(CAP): clkGateAware moves 23 insts, mean move: 6.29 um, max move: 23.70 um
[10/27 18:13:16    429s] *Info(CAP): max move on inst (REG_8_clk_gate_Q_reg/latch): (75.31, 44.26) --> (95.55, 47.72)
[10/27 18:13:16    429s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.002, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.007, MEM:1352.3M
[10/27 18:13:16    429s] 
[10/27 18:13:16    429s] Finished Incremental Placement (cpu=0:00:11.4, real=0:00:13.0, mem=1352.3M)
[10/27 18:13:16    429s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/27 18:13:16    429s] Type 'man IMPSP-9025' for more detail.
[10/27 18:13:16    429s] CongRepair sets shifter mode to gplace
[10/27 18:13:16    429s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1352.3M
[10/27 18:13:16    429s] z: 2, totalTracks: 1
[10/27 18:13:16    429s] z: 4, totalTracks: 1
[10/27 18:13:16    429s] z: 6, totalTracks: 1
[10/27 18:13:16    429s] z: 8, totalTracks: 1
[10/27 18:13:16    429s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:13:16    429s] All LLGs are deleted
[10/27 18:13:16    429s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1352.3M
[10/27 18:13:16    429s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:13:16    429s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1352.3M
[10/27 18:13:16    429s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.012, MEM:1353.0M
[10/27 18:13:16    429s] Fast DP-INIT is on for default
[10/27 18:13:16    429s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:13:16    429s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.022, MEM:1353.0M
[10/27 18:13:16    429s] OPERPROF:         Starting CMU at level 5, MEM:1353.0M
[10/27 18:13:16    429s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1353.0M
[10/27 18:13:16    429s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1353.0M
[10/27 18:13:16    429s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.0MB).
[10/27 18:13:16    429s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.034, MEM:1353.0M
[10/27 18:13:16    429s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.034, MEM:1353.0M
[10/27 18:13:16    429s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9707.2
[10/27 18:13:16    429s] OPERPROF:   Starting RefinePlace at level 2, MEM:1353.0M
[10/27 18:13:16    429s] *** Starting refinePlace (0:07:09 mem=1353.0M) ***
[10/27 18:13:16    429s] Total net bbox length = 2.316e+04 (1.097e+04 1.219e+04) (ext = 1.702e+03)
[10/27 18:13:16    429s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:13:16    429s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1353.0M
[10/27 18:13:16    429s] Starting refinePlace ...
[10/27 18:13:16    429s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/27 18:13:16    429s] ** Cut row section cpu time 0:00:00.0.
[10/27 18:13:16    429s]    Spread Effort: high, pre-route mode, useDDP on.
[10/27 18:13:16    429s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1353.0MB) @(0:07:09 - 0:07:10).
[10/27 18:13:16    429s] Move report: preRPlace moves 2941 insts, mean move: 0.45 um, max move: 2.21 um
[10/27 18:13:16    429s] 	Max move on inst (REG_6_clk_gate_Q_reg/latch): (7.36, 24.00) --> (8.93, 24.64)
[10/27 18:13:16    429s] 	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
[10/27 18:13:16    429s] wireLenOptFixPriorityInst 0 inst fixed
[10/27 18:13:16    429s] Placement tweakage begins.
[10/27 18:13:16    429s] wire length = 2.616e+04
[10/27 18:13:16    429s] wire length = 2.462e+04
[10/27 18:13:16    429s] Placement tweakage ends.
[10/27 18:13:16    429s] Move report: tweak moves 459 insts, mean move: 1.15 um, max move: 4.94 um
[10/27 18:13:16    429s] 	Max move on inst (DIN_REG_U2): (27.74, 93.24) --> (32.68, 93.24)
[10/27 18:13:16    429s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1353.0MB) @(0:07:10 - 0:07:10).
[10/27 18:13:16    429s] 
[10/27 18:13:16    429s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[10/27 18:13:16    430s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:13:16    430s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1353.0MB) @(0:07:10 - 0:07:10).
[10/27 18:13:16    430s] Move report: Detail placement moves 2941 insts, mean move: 0.58 um, max move: 5.32 um
[10/27 18:13:16    430s] 	Max move on inst (DIN_REG_U2): (27.78, 92.82) --> (32.68, 93.24)
[10/27 18:13:16    430s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1353.0MB
[10/27 18:13:16    430s] Statistics of distance of Instance movement in refine placement:
[10/27 18:13:16    430s]   maximum (X+Y) =         5.32 um
[10/27 18:13:16    430s]   inst (DIN_REG_U2) with max move: (27.781, 92.817) -> (32.68, 93.24)
[10/27 18:13:16    430s]   mean    (X+Y) =         0.58 um
[10/27 18:13:16    430s] Summary Report:
[10/27 18:13:16    430s] Instances move: 2941 (out of 2941 movable)
[10/27 18:13:16    430s] Instances flipped: 0
[10/27 18:13:16    430s] Mean displacement: 0.58 um
[10/27 18:13:16    430s] Max displacement: 5.32 um (Instance: DIN_REG_U2) (27.781, 92.817) -> (32.68, 93.24)
[10/27 18:13:16    430s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[10/27 18:13:16    430s] Total instances moved : 2941
[10/27 18:13:16    430s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.590, REAL:0.592, MEM:1353.0M
[10/27 18:13:16    430s] Total net bbox length = 2.212e+04 (9.729e+03 1.239e+04) (ext = 1.606e+03)
[10/27 18:13:16    430s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1353.0MB
[10/27 18:13:16    430s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1353.0MB) @(0:07:09 - 0:07:10).
[10/27 18:13:16    430s] *** Finished refinePlace (0:07:10 mem=1353.0M) ***
[10/27 18:13:16    430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9707.2
[10/27 18:13:16    430s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.610, REAL:0.609, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.015, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.660, REAL:0.659, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1353.0M
[10/27 18:13:16    430s] Starting Early Global Route congestion estimation: mem = 1353.0M
[10/27 18:13:16    430s] (I)       Started Import and model ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Create place DB ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Import place data ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read instances and placement ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read nets ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Create route DB ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       == Non-default Options ==
[10/27 18:13:16    430s] (I)       Maximum routing layer                              : 10
[10/27 18:13:16    430s] (I)       Number of threads                                  : 1
[10/27 18:13:16    430s] (I)       Use non-blocking free Dbs wires                    : false
[10/27 18:13:16    430s] (I)       Method to set GCell size                           : row
[10/27 18:13:16    430s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:13:16    430s] (I)       Started Import route data ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Use row-based GCell size
[10/27 18:13:16    430s] (I)       Use row-based GCell align
[10/27 18:13:16    430s] (I)       GCell unit size   : 2800
[10/27 18:13:16    430s] (I)       GCell multiplier  : 1
[10/27 18:13:16    430s] (I)       GCell row height  : 2800
[10/27 18:13:16    430s] (I)       Actual row height : 2800
[10/27 18:13:16    430s] (I)       GCell align ref   : 10260 10080
[10/27 18:13:16    430s] [NR-eGR] Track table information for default rule: 
[10/27 18:13:16    430s] [NR-eGR] metal1 has no routable track
[10/27 18:13:16    430s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:13:16    430s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:13:16    430s] (I)       ===========================================================================
[10/27 18:13:16    430s] (I)       == Report All Rule Vias ==
[10/27 18:13:16    430s] (I)       ===========================================================================
[10/27 18:13:16    430s] (I)        Via Rule : (Default)
[10/27 18:13:16    430s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:13:16    430s] (I)       ---------------------------------------------------------------------------
[10/27 18:13:16    430s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/27 18:13:16    430s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/27 18:13:16    430s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:13:16    430s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:13:16    430s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:13:16    430s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:13:16    430s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:13:16    430s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:13:16    430s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:13:16    430s] (I)       ===========================================================================
[10/27 18:13:16    430s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read routing blockages ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read instance blockages ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read PG blockages ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Read 152 PG shapes
[10/27 18:13:16    430s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read boundary cut boxes ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:13:16    430s] [NR-eGR] #Instance Blockages : 0
[10/27 18:13:16    430s] [NR-eGR] #PG Blockages       : 152
[10/27 18:13:16    430s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:13:16    430s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:13:16    430s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read blackboxes ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:13:16    430s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read prerouted ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:13:16    430s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read unlegalized nets ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read nets ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Read numTotalNets=3399  numIgnoredNets=0
[10/27 18:13:16    430s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Set up via pillars ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       early_global_route_priority property id does not exist.
[10/27 18:13:16    430s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Model blockages into capacity
[10/27 18:13:16    430s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:13:16    430s] (I)       Started Initialize 3D capacity ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:16    430s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       -- layer congestion ratio --
[10/27 18:13:16    430s] (I)       Layer 1 : 0.100000
[10/27 18:13:16    430s] (I)       Layer 2 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 3 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 4 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 5 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 6 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 7 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 8 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 9 : 0.700000
[10/27 18:13:16    430s] (I)       Layer 10 : 0.700000
[10/27 18:13:16    430s] (I)       ----------------------------
[10/27 18:13:16    430s] (I)       Number of ignored nets                =      0
[10/27 18:13:16    430s] (I)       Number of connected nets              =      0
[10/27 18:13:16    430s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:13:16    430s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:13:16    430s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:13:16    430s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Read aux data ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Others data preparation ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:13:16    430s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Create route kernel ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Ndr track 0 does not exist
[10/27 18:13:16    430s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:13:16    430s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:13:16    430s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:13:16    430s] (I)       Site width          :   380  (dbu)
[10/27 18:13:16    430s] (I)       Row height          :  2800  (dbu)
[10/27 18:13:16    430s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:13:16    430s] (I)       GCell width         :  2800  (dbu)
[10/27 18:13:16    430s] (I)       GCell height        :  2800  (dbu)
[10/27 18:13:16    430s] (I)       Grid                :    77    76    10
[10/27 18:13:16    430s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:13:16    430s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/27 18:13:16    430s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/27 18:13:16    430s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:16    430s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:16    430s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:13:16    430s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:13:16    430s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:13:16    430s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/27 18:13:16    430s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:13:16    430s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:13:16    430s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:13:16    430s] (I)       --------------------------------------------------------
[10/27 18:13:16    430s] 
[10/27 18:13:16    430s] [NR-eGR] ============ Routing rule table ============
[10/27 18:13:16    430s] [NR-eGR] Rule id: 0  Nets: 3399 
[10/27 18:13:16    430s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:13:16    430s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:13:16    430s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:16    430s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:16    430s] [NR-eGR] ========================================
[10/27 18:13:16    430s] [NR-eGR] 
[10/27 18:13:16    430s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer2 : = 2072 / 43016 (4.82%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer3 : = 0 / 58674 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer4 : = 0 / 29184 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer5 : = 0 / 29260 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer6 : = 0 / 29184 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer7 : = 0 / 9702 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer8 : = 0 / 9652 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer9 : = 0 / 5082 (0.00%)
[10/27 18:13:16    430s] (I)       blocked tracks on layer10 : = 0 / 4788 (0.00%)
[10/27 18:13:16    430s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Reset routing kernel
[10/27 18:13:16    430s] (I)       Started Global Routing ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Initialization ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       totalPins=10677  totalGlobalPin=10036 (94.00%)
[10/27 18:13:16    430s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Net group 1 ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Generate topology ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:16    430s] [NR-eGR] Layer group 1: route 3399 net(s) in layer range [2, 10]
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1a Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1a ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Pattern routing ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:16    430s] (I)       Started Add via demand to 2D ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1b Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1b ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:16    430s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.367120e+04um
[10/27 18:13:16    430s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1c Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1c ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:16    430s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1d Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1d ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:16    430s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1e Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1e ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Route legalization ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:16    430s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.367120e+04um
[10/27 18:13:16    430s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] (I)       ============  Phase 1l Route ============
[10/27 18:13:16    430s] (I)       Started Phase 1l ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Layer assignment (1T) ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Clean cong LA ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/27 18:13:16    430s] (I)       Layer  2:      40384      9075         0           0       42552    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  3:      57912      8652         0           0       57760    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  4:      28800      4272         0           0       28875    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  5:      28880       296         0           0       28880    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  6:      28800       843         0           0       28875    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  7:       9576         6         0           0        9626    ( 0.00%) 
[10/27 18:13:16    430s] (I)       Layer  8:       9525        26         0         125        9500    ( 1.30%) 
[10/27 18:13:16    430s] (I)       Layer  9:       5016         1         0         665        4389    (13.16%) 
[10/27 18:13:16    430s] (I)       Layer 10:       4725         0         0         875        3937    (18.18%) 
[10/27 18:13:16    430s] (I)       Total:        213618     23171         0        1665      214394    ( 0.77%) 
[10/27 18:13:16    430s] (I)       
[10/27 18:13:16    430s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/27 18:13:16    430s] [NR-eGR]                        OverCon            
[10/27 18:13:16    430s] [NR-eGR]                         #Gcell     %Gcell
[10/27 18:13:16    430s] [NR-eGR]       Layer                (0)    OverCon 
[10/27 18:13:16    430s] [NR-eGR] ----------------------------------------------
[10/27 18:13:16    430s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR] ----------------------------------------------
[10/27 18:13:16    430s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/27 18:13:16    430s] [NR-eGR] 
[10/27 18:13:16    430s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Export 3D cong map ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:16    430s] (I)       Started Export 2D cong map ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:13:16    430s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/27 18:13:16    430s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1353.0M
[10/27 18:13:16    430s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.122, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF: Starting HotSpotCal at level 1, MEM:1353.0M
[10/27 18:13:16    430s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:16    430s] [hotspot] |            |   max hotspot | total hotspot |
[10/27 18:13:16    430s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:16    430s] [hotspot] | normalized |          0.00 |          0.00 |
[10/27 18:13:16    430s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:16    430s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/27 18:13:16    430s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/27 18:13:16    430s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1353.0M
[10/27 18:13:16    430s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1353.0M
[10/27 18:13:16    430s] Starting Early Global Route wiring: mem = 1353.0M
[10/27 18:13:16    430s] (I)       Started Free existing wires ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       ============= Track Assignment ============
[10/27 18:13:16    430s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Track Assignment (1T) ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/27 18:13:16    430s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Run Multi-thread track assignment
[10/27 18:13:16    430s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Export ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Started Export DB wires ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Started Export all nets ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Started Set wire vias ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:13:16    430s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10556
[10/27 18:13:16    430s] [NR-eGR] metal2  (2V) length: 7.844080e+03um, number of vias: 12777
[10/27 18:13:16    430s] [NR-eGR] metal3  (3H) length: 1.063048e+04um, number of vias: 3636
[10/27 18:13:16    430s] [NR-eGR] metal4  (4V) length: 5.701435e+03um, number of vias: 193
[10/27 18:13:16    430s] [NR-eGR] metal5  (5H) length: 3.329900e+02um, number of vias: 171
[10/27 18:13:16    430s] [NR-eGR] metal6  (6V) length: 1.192150e+03um, number of vias: 10
[10/27 18:13:16    430s] [NR-eGR] metal7  (7H) length: 2.045000e+00um, number of vias: 5
[10/27 18:13:16    430s] [NR-eGR] metal8  (8V) length: 3.906000e+01um, number of vias: 1
[10/27 18:13:16    430s] [NR-eGR] metal9  (9H) length: 5.600000e-01um, number of vias: 1
[10/27 18:13:16    430s] [NR-eGR] metal10 (10V) length: 7.700000e-01um, number of vias: 0
[10/27 18:13:16    430s] [NR-eGR] Total length: 2.574357e+04um, number of vias: 27350
[10/27 18:13:16    430s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:13:16    430s] [NR-eGR] Total eGR-routed clock nets wire length: 8.326400e+02um 
[10/27 18:13:16    430s] [NR-eGR] --------------------------------------------------------------------------
[10/27 18:13:16    430s] (I)       Started Update net boxes ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Update timing ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Started Postprocess design ( Curr Mem: 1353.00 MB )
[10/27 18:13:16    430s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1351.00 MB )
[10/27 18:13:16    430s] Early Global Route wiring runtime: 0.17 seconds, mem = 1351.0M
[10/27 18:13:16    430s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.150, REAL:0.172, MEM:1351.0M
[10/27 18:13:17    430s] 0 delay mode for cte disabled.
[10/27 18:13:17    430s] SKP cleared!
[10/27 18:13:17    430s] 
[10/27 18:13:17    430s] *** Finished incrementalPlace (cpu=0:00:12.7, real=0:00:14.0)***
[10/27 18:13:17    430s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1335.0M
[10/27 18:13:17    430s] All LLGs are deleted
[10/27 18:13:17    430s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1335.0M
[10/27 18:13:17    430s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1335.0M
[10/27 18:13:17    430s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1335.0M
[10/27 18:13:17    430s] Start to check current routing status for nets...
[10/27 18:13:17    430s] All nets are already routed correctly.
[10/27 18:13:17    430s] End to check current routing status for nets (mem=1335.0M)
[10/27 18:13:17    430s] Extraction called for design 'filter_core' of instances=2941 and nets=3536 using extraction engine 'preRoute' .
[10/27 18:13:17    430s] PreRoute RC Extraction called for design filter_core.
[10/27 18:13:17    430s] RC Extraction called in multi-corner(1) mode.
[10/27 18:13:17    430s] RCMode: PreRoute
[10/27 18:13:17    430s]       RC Corner Indexes            0   
[10/27 18:13:17    430s] Capacitance Scaling Factor   : 1.00000 
[10/27 18:13:17    430s] Resistance Scaling Factor    : 1.00000 
[10/27 18:13:17    430s] Clock Cap. Scaling Factor    : 1.00000 
[10/27 18:13:17    430s] Clock Res. Scaling Factor    : 1.00000 
[10/27 18:13:17    430s] Shrink Factor                : 1.00000
[10/27 18:13:17    430s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/27 18:13:17    430s] Using capacitance table file ...
[10/27 18:13:17    430s] LayerId::1 widthSet size::4
[10/27 18:13:17    430s] LayerId::2 widthSet size::4
[10/27 18:13:17    430s] LayerId::3 widthSet size::4
[10/27 18:13:17    430s] LayerId::4 widthSet size::4
[10/27 18:13:17    430s] LayerId::5 widthSet size::4
[10/27 18:13:17    430s] LayerId::6 widthSet size::4
[10/27 18:13:17    430s] LayerId::7 widthSet size::4
[10/27 18:13:17    430s] LayerId::8 widthSet size::4
[10/27 18:13:17    430s] LayerId::9 widthSet size::4
[10/27 18:13:17    430s] LayerId::10 widthSet size::3
[10/27 18:13:17    430s] Updating RC grid for preRoute extraction ...
[10/27 18:13:17    430s] Initializing multi-corner capacitance tables ... 
[10/27 18:13:17    430s] Initializing multi-corner resistance tables ...
[10/27 18:13:17    430s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:13:17    430s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.229660 ; uaWl: 1.000000 ; uaWlH: 0.282362 ; aWlH: 0.000000 ; Pmax: 0.848900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/27 18:13:17    430s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1334.996M)
[10/27 18:13:17    430s] Compute RC Scale Done ...
[10/27 18:13:17    430s] **optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1065.9M, totSessionCpu=0:07:11 **
[10/27 18:13:17    430s] #################################################################################
[10/27 18:13:17    430s] # Design Stage: PreRoute
[10/27 18:13:17    430s] # Design Name: filter_core
[10/27 18:13:17    430s] # Design Mode: 45nm
[10/27 18:13:17    430s] # Analysis Mode: MMMC Non-OCV 
[10/27 18:13:17    430s] # Parasitics Mode: No SPEF/RCDB 
[10/27 18:13:17    430s] # Signoff Settings: SI Off 
[10/27 18:13:17    430s] #################################################################################
[10/27 18:13:17    431s] Calculate delays in Single mode...
[10/27 18:13:17    431s] Topological Sorting (REAL = 0:00:00.0, MEM = 1329.0M, InitMEM = 1329.0M)
[10/27 18:13:17    431s] Start delay calculation (fullDC) (1 T). (MEM=1329.01)
[10/27 18:13:18    431s] End AAE Lib Interpolated Model. (MEM=1340.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:13:21    434s] Total number of fetched objects 3638
[10/27 18:13:21    434s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/27 18:13:21    434s] End delay calculation. (MEM=1364.21 CPU=0:00:02.7 REAL=0:00:03.0)
[10/27 18:13:21    434s] End delay calculation (fullDC). (MEM=1364.21 CPU=0:00:03.1 REAL=0:00:04.0)
[10/27 18:13:21    434s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1364.2M) ***
[10/27 18:13:21    435s] *** Timing Is met
[10/27 18:13:21    435s] *** Check timing (0:00:00.0)
[10/27 18:13:21    435s] *** Timing Is met
[10/27 18:13:21    435s] *** Check timing (0:00:00.0)
[10/27 18:13:21    435s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/27 18:13:21    435s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:13:21    435s] ### Creating LA Mngr. totSessionCpu=0:07:15 mem=1380.2M
[10/27 18:13:21    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:15 mem=1380.2M
[10/27 18:13:21    435s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:13:21    435s] ### Creating PhyDesignMc. totSessionCpu=0:07:15 mem=1399.3M
[10/27 18:13:21    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:1399.3M
[10/27 18:13:21    435s] z: 2, totalTracks: 1
[10/27 18:13:21    435s] z: 4, totalTracks: 1
[10/27 18:13:21    435s] z: 6, totalTracks: 1
[10/27 18:13:21    435s] z: 8, totalTracks: 1
[10/27 18:13:21    435s] #spOpts: N=45 minPadR=1.1 
[10/27 18:13:21    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1399.3M
[10/27 18:13:21    435s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1399.3M
[10/27 18:13:21    435s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/27 18:13:21    435s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1399.3M
[10/27 18:13:21    435s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.014, MEM:1431.3M
[10/27 18:13:21    435s] Fast DP-INIT is on for default
[10/27 18:13:21    435s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/27 18:13:21    435s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1431.3M
[10/27 18:13:21    435s] OPERPROF:     Starting CMU at level 3, MEM:1431.3M
[10/27 18:13:21    435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1431.3M
[10/27 18:13:21    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1431.3M
[10/27 18:13:21    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.3MB).
[10/27 18:13:21    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1431.3M
[10/27 18:13:21    435s] TotalInstCnt at PhyDesignMc Initialization: 2,941
[10/27 18:13:21    435s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:15 mem=1431.3M
[10/27 18:13:21    435s] Begin: Area Reclaim Optimization
[10/27 18:13:21    435s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:15.2/0:31:17.1 (0.2), mem = 1431.3M
[10/27 18:13:21    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.6
[10/27 18:13:21    435s] ### Creating RouteCongInterface, started
[10/27 18:13:21    435s] 
[10/27 18:13:21    435s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/27 18:13:21    435s] 
[10/27 18:13:21    435s] #optDebug: {0, 1.000}
[10/27 18:13:21    435s] ### Creating RouteCongInterface, finished
[10/27 18:13:21    435s] ### Creating LA Mngr. totSessionCpu=0:07:15 mem=1431.3M
[10/27 18:13:21    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:15 mem=1431.3M
[10/27 18:13:23    436s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1431.3M
[10/27 18:13:23    436s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1431.3M
[10/27 18:13:23    436s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.28
[10/27 18:13:23    436s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:23    436s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/27 18:13:23    436s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:23    436s] |    58.28%|        -|   0.000|   0.000|   0:00:00.0| 1431.3M|
[10/27 18:13:23    436s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/27 18:13:23    436s] |    58.28%|        0|   0.000|   0.000|   0:00:00.0| 1431.3M|
[10/27 18:13:24    437s] |    58.28%|        0|   0.000|   0.000|   0:00:01.0| 1431.3M|
[10/27 18:13:24    437s] |    58.28%|        0|   0.000|   0.000|   0:00:00.0| 1431.3M|
[10/27 18:13:24    437s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/27 18:13:24    437s] |    58.28%|        0|   0.000|   0.000|   0:00:00.0| 1431.3M|
[10/27 18:13:24    437s] +----------+---------+--------+--------+------------+--------+
[10/27 18:13:24    437s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.28
[10/27 18:13:24    437s] 
[10/27 18:13:24    437s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/27 18:13:24    437s] --------------------------------------------------------------
[10/27 18:13:24    437s] |                                   | Total     | Sequential |
[10/27 18:13:24    437s] --------------------------------------------------------------
[10/27 18:13:24    437s] | Num insts resized                 |       0  |       0    |
[10/27 18:13:24    437s] | Num insts undone                  |       0  |       0    |
[10/27 18:13:24    437s] | Num insts Downsized               |       0  |       0    |
[10/27 18:13:24    437s] | Num insts Samesized               |       0  |       0    |
[10/27 18:13:24    437s] | Num insts Upsized                 |       0  |       0    |
[10/27 18:13:24    437s] | Num multiple commits+uncommits    |       0  |       -    |
[10/27 18:13:24    437s] --------------------------------------------------------------
[10/27 18:13:24    437s] Bottom Preferred Layer:
[10/27 18:13:24    437s]     None
[10/27 18:13:24    437s] Via Pillar Rule:
[10/27 18:13:24    437s]     None
[10/27 18:13:24    437s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[10/27 18:13:24    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1431.3M
[10/27 18:13:24    437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1431.3M
[10/27 18:13:24    437s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1431.3M
[10/27 18:13:24    437s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:       Starting CMU at level 4, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:1431.3M
[10/27 18:13:24    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9707.3
[10/27 18:13:24    438s] OPERPROF: Starting RefinePlace at level 1, MEM:1431.3M
[10/27 18:13:24    438s] *** Starting refinePlace (0:07:18 mem=1431.3M) ***
[10/27 18:13:24    438s] Total net bbox length = 2.212e+04 (9.729e+03 1.239e+04) (ext = 1.606e+03)
[10/27 18:13:24    438s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:13:24    438s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1431.3M
[10/27 18:13:24    438s] Starting refinePlace ...
[10/27 18:13:24    438s] One DDP V2 for no tweak run.
[10/27 18:13:24    438s] 
[10/27 18:13:24    438s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[10/27 18:13:24    438s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:13:24    438s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1431.3MB) @(0:07:18 - 0:07:18).
[10/27 18:13:24    438s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/27 18:13:24    438s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1431.3MB
[10/27 18:13:24    438s] Statistics of distance of Instance movement in refine placement:
[10/27 18:13:24    438s]   maximum (X+Y) =         0.00 um
[10/27 18:13:24    438s]   mean    (X+Y) =         0.00 um
[10/27 18:13:24    438s] Summary Report:
[10/27 18:13:24    438s] Instances move: 0 (out of 2941 movable)
[10/27 18:13:24    438s] Instances flipped: 0
[10/27 18:13:24    438s] Mean displacement: 0.00 um
[10/27 18:13:24    438s] Max displacement: 0.00 um 
[10/27 18:13:24    438s] Total instances moved : 0
[10/27 18:13:24    438s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.133, MEM:1431.3M
[10/27 18:13:24    438s] Total net bbox length = 2.212e+04 (9.729e+03 1.239e+04) (ext = 1.606e+03)
[10/27 18:13:24    438s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1431.3MB
[10/27 18:13:24    438s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1431.3MB) @(0:07:18 - 0:07:18).
[10/27 18:13:24    438s] *** Finished refinePlace (0:07:18 mem=1431.3M) ***
[10/27 18:13:24    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9707.3
[10/27 18:13:24    438s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.149, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1431.3M
[10/27 18:13:24    438s] *** maximum move = 0.00 um ***
[10/27 18:13:24    438s] *** Finished re-routing un-routed nets (1431.3M) ***
[10/27 18:13:24    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Starting CMU at level 3, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1431.3M
[10/27 18:13:24    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1431.3M
[10/27 18:13:24    438s] 
[10/27 18:13:24    438s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1431.3M) ***
[10/27 18:13:24    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.6
[10/27 18:13:24    438s] *** AreaOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:07:18.3/0:31:20.2 (0.2), mem = 1431.3M
[10/27 18:13:24    438s] 
[10/27 18:13:24    438s] =============================================================================================
[10/27 18:13:24    438s]  Step TAT Report for AreaOpt #2
[10/27 18:13:24    438s] =============================================================================================
[10/27 18:13:24    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:13:24    438s] ---------------------------------------------------------------------------------------------
[10/27 18:13:24    438s] [ RefinePlace            ]      1   0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/27 18:13:24    438s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.8
[10/27 18:13:24    438s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:24    438s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[10/27 18:13:24    438s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:24    438s] [ OptSingleIteration     ]      4   0:00:00.1  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[10/27 18:13:24    438s] [ OptGetWeight           ]     78   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[10/27 18:13:24    438s] [ OptEval                ]     78   0:00:01.0  (  31.0 % )     0:00:01.0 /  0:00:00.9    1.0
[10/27 18:13:24    438s] [ OptCommit              ]     78   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:24    438s] [ PostCommitDelayUpdate  ]     79   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[10/27 18:13:24    438s] [ MISC                   ]          0:00:01.6  (  51.6 % )     0:00:01.6 /  0:00:01.6    1.0
[10/27 18:13:24    438s] ---------------------------------------------------------------------------------------------
[10/27 18:13:24    438s]  AreaOpt #2 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[10/27 18:13:24    438s] ---------------------------------------------------------------------------------------------
[10/27 18:13:24    438s] 
[10/27 18:13:24    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1396.2M
[10/27 18:13:24    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1396.2M
[10/27 18:13:24    438s] TotalInstCnt at PhyDesignMc Destruction: 2,941
[10/27 18:13:24    438s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1352.22M, totSessionCpu=0:07:18).
[10/27 18:13:25    438s] **INFO: Flow update: Design timing is met.
[10/27 18:13:25    438s] Begin: GigaOpt postEco DRV Optimization
[10/27 18:13:25    438s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[10/27 18:13:25    438s] Info: 24 clock nets excluded from IPO operation.
[10/27 18:13:25    438s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:18.5/0:31:20.4 (0.2), mem = 1352.2M
[10/27 18:13:25    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9707.7
[10/27 18:13:25    438s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/27 18:13:25    438s] ### Creating PhyDesignMc. totSessionCpu=0:07:18 mem=1352.2M
[10/27 18:13:25    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1352.2M
[10/27 18:13:25    438s] z: 2, totalTracks: 1
[10/27 18:13:25    438s] z: 4, totalTracks: 1
[10/27 18:13:25    438s] z: 6, totalTracks: 1
[10/27 18:13:25    438s] z: 8, totalTracks: 1
[10/27 18:13:25    438s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[10/27 18:13:25    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1352.2M
[10/27 18:13:25    438s] OPERPROF:     Starting CMU at level 3, MEM:1352.2M
[10/27 18:13:25    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1352.2M
[10/27 18:13:25    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1352.2M
[10/27 18:13:25    438s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.2MB).
[10/27 18:13:25    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1352.2M
[10/27 18:13:25    438s] TotalInstCnt at PhyDesignMc Initialization: 2,941
[10/27 18:13:25    438s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:19 mem=1352.2M
[10/27 18:13:25    438s] ### Creating RouteCongInterface, started
[10/27 18:13:25    438s] 
[10/27 18:13:25    438s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/27 18:13:25    438s] 
[10/27 18:13:25    438s] #optDebug: {0, 1.000}
[10/27 18:13:25    438s] ### Creating RouteCongInterface, finished
[10/27 18:13:25    438s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=1352.2M
[10/27 18:13:25    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=1352.2M
[10/27 18:13:28    442s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1371.3M
[10/27 18:13:28    442s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1371.3M
[10/27 18:13:28    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:13:28    442s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/27 18:13:28    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:13:28    442s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/27 18:13:28    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:13:28    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/27 18:13:28    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.26|     0.00|       0|       0|       0|  58.28|          |         |
[10/27 18:13:28    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/27 18:13:28    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.26|     0.00|       0|       0|       0|  58.28| 0:00:00.0|  1371.3M|
[10/27 18:13:28    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/27 18:13:28    442s] Bottom Preferred Layer:
[10/27 18:13:28    442s]     None
[10/27 18:13:28    442s] Via Pillar Rule:
[10/27 18:13:28    442s]     None
[10/27 18:13:28    442s] 
[10/27 18:13:28    442s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1371.3M) ***
[10/27 18:13:28    442s] 
[10/27 18:13:28    442s] Total-nets :: 3399, Stn-nets :: 0, ratio :: 0 %
[10/27 18:13:28    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1352.2M
[10/27 18:13:28    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1352.2M
[10/27 18:13:28    442s] TotalInstCnt at PhyDesignMc Destruction: 2,941
[10/27 18:13:28    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9707.7
[10/27 18:13:28    442s] *** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.9 (1.0), totSession cpu/real = 0:07:22.3/0:31:24.2 (0.2), mem = 1352.2M
[10/27 18:13:28    442s] 
[10/27 18:13:28    442s] =============================================================================================
[10/27 18:13:28    442s]  Step TAT Report for DrvOpt #3
[10/27 18:13:28    442s] =============================================================================================
[10/27 18:13:28    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:13:28    442s] ---------------------------------------------------------------------------------------------
[10/27 18:13:28    442s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.1
[10/27 18:13:28    442s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:28    442s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/27 18:13:28    442s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[10/27 18:13:28    442s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/27 18:13:28    442s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.8
[10/27 18:13:28    442s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[10/27 18:13:28    442s] [ MISC                   ]          0:00:03.7  (  95.1 % )     0:00:03.7 /  0:00:03.7    1.0
[10/27 18:13:28    442s] ---------------------------------------------------------------------------------------------
[10/27 18:13:28    442s]  DrvOpt #3 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[10/27 18:13:28    442s] ---------------------------------------------------------------------------------------------
[10/27 18:13:28    442s] 
[10/27 18:13:28    442s] End: GigaOpt postEco DRV Optimization
[10/27 18:13:29    442s] 
[10/27 18:13:29    442s] Active setup views:
[10/27 18:13:29    442s]  MyAnView
[10/27 18:13:29    442s]   Dominating endpoints: 0
[10/27 18:13:29    442s]   Dominating TNS: -0.000
[10/27 18:13:29    442s] 
[10/27 18:13:29    442s] Extraction called for design 'filter_core' of instances=2941 and nets=3536 using extraction engine 'preRoute' .
[10/27 18:13:29    442s] PreRoute RC Extraction called for design filter_core.
[10/27 18:13:29    442s] RC Extraction called in multi-corner(1) mode.
[10/27 18:13:29    442s] RCMode: PreRoute
[10/27 18:13:29    442s]       RC Corner Indexes            0   
[10/27 18:13:29    442s] Capacitance Scaling Factor   : 1.00000 
[10/27 18:13:29    442s] Resistance Scaling Factor    : 1.00000 
[10/27 18:13:29    442s] Clock Cap. Scaling Factor    : 1.00000 
[10/27 18:13:29    442s] Clock Res. Scaling Factor    : 1.00000 
[10/27 18:13:29    442s] Shrink Factor                : 1.00000
[10/27 18:13:29    442s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/27 18:13:29    442s] Using capacitance table file ...
[10/27 18:13:29    442s] RC Grid backup saved.
[10/27 18:13:29    442s] LayerId::1 widthSet size::4
[10/27 18:13:29    442s] LayerId::2 widthSet size::4
[10/27 18:13:29    442s] LayerId::3 widthSet size::4
[10/27 18:13:29    442s] LayerId::4 widthSet size::4
[10/27 18:13:29    442s] LayerId::5 widthSet size::4
[10/27 18:13:29    442s] LayerId::6 widthSet size::4
[10/27 18:13:29    442s] LayerId::7 widthSet size::4
[10/27 18:13:29    442s] LayerId::8 widthSet size::4
[10/27 18:13:29    442s] LayerId::9 widthSet size::4
[10/27 18:13:29    442s] LayerId::10 widthSet size::3
[10/27 18:13:29    442s] Skipped RC grid update for preRoute extraction.
[10/27 18:13:29    442s] Initializing multi-corner capacitance tables ... 
[10/27 18:13:29    442s] Initializing multi-corner resistance tables ...
[10/27 18:13:29    442s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[10/27 18:13:29    442s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.229660 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.848900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/27 18:13:29    442s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1332.707M)
[10/27 18:13:29    442s] Skewing Data Summary (End_of_FINAL)
[10/27 18:13:29    443s] --------------------------------------------------
[10/27 18:13:29    443s]  Total skewed count:0
[10/27 18:13:29    443s] --------------------------------------------------
[10/27 18:13:29    443s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Import and model ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Create place DB ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Import place data ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read instances and placement ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read nets ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Create route DB ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       == Non-default Options ==
[10/27 18:13:29    443s] (I)       Build term to term wires                           : false
[10/27 18:13:29    443s] (I)       Maximum routing layer                              : 10
[10/27 18:13:29    443s] (I)       Number of threads                                  : 1
[10/27 18:13:29    443s] (I)       Method to set GCell size                           : row
[10/27 18:13:29    443s] (I)       Counted 366 PG shapes. We will not process PG shapes layer by layer.
[10/27 18:13:29    443s] (I)       Started Import route data ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Use row-based GCell size
[10/27 18:13:29    443s] (I)       Use row-based GCell align
[10/27 18:13:29    443s] (I)       GCell unit size   : 2800
[10/27 18:13:29    443s] (I)       GCell multiplier  : 1
[10/27 18:13:29    443s] (I)       GCell row height  : 2800
[10/27 18:13:29    443s] (I)       Actual row height : 2800
[10/27 18:13:29    443s] (I)       GCell align ref   : 10260 10080
[10/27 18:13:29    443s] [NR-eGR] Track table information for default rule: 
[10/27 18:13:29    443s] [NR-eGR] metal1 has no routable track
[10/27 18:13:29    443s] [NR-eGR] metal2 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal3 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal4 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal5 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal6 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal7 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal8 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal9 has single uniform track structure
[10/27 18:13:29    443s] [NR-eGR] metal10 has single uniform track structure
[10/27 18:13:29    443s] (I)       ===========================================================================
[10/27 18:13:29    443s] (I)       == Report All Rule Vias ==
[10/27 18:13:29    443s] (I)       ===========================================================================
[10/27 18:13:29    443s] (I)        Via Rule : (Default)
[10/27 18:13:29    443s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/27 18:13:29    443s] (I)       ---------------------------------------------------------------------------
[10/27 18:13:29    443s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/27 18:13:29    443s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/27 18:13:29    443s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/27 18:13:29    443s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/27 18:13:29    443s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/27 18:13:29    443s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/27 18:13:29    443s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/27 18:13:29    443s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/27 18:13:29    443s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/27 18:13:29    443s] (I)       ===========================================================================
[10/27 18:13:29    443s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read routing blockages ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read instance blockages ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read PG blockages ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] [NR-eGR] Read 152 PG shapes
[10/27 18:13:29    443s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read boundary cut boxes ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] [NR-eGR] #Routing Blockages  : 0
[10/27 18:13:29    443s] [NR-eGR] #Instance Blockages : 0
[10/27 18:13:29    443s] [NR-eGR] #PG Blockages       : 152
[10/27 18:13:29    443s] [NR-eGR] #Halo Blockages     : 0
[10/27 18:13:29    443s] [NR-eGR] #Boundary Blockages : 0
[10/27 18:13:29    443s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read blackboxes ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/27 18:13:29    443s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read prerouted ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/27 18:13:29    443s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read unlegalized nets ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read nets ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] [NR-eGR] Read numTotalNets=3399  numIgnoredNets=0
[10/27 18:13:29    443s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Set up via pillars ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       early_global_route_priority property id does not exist.
[10/27 18:13:29    443s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Model blockages into capacity
[10/27 18:13:29    443s] (I)       Read Num Blocks=152  Num Prerouted Wires=0  Num CS=0
[10/27 18:13:29    443s] (I)       Started Initialize 3D capacity ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Layer 1 (V) : #blockages 152 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[10/27 18:13:29    443s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       -- layer congestion ratio --
[10/27 18:13:29    443s] (I)       Layer 1 : 0.100000
[10/27 18:13:29    443s] (I)       Layer 2 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 3 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 4 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 5 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 6 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 7 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 8 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 9 : 0.700000
[10/27 18:13:29    443s] (I)       Layer 10 : 0.700000
[10/27 18:13:29    443s] (I)       ----------------------------
[10/27 18:13:29    443s] (I)       Number of ignored nets                =      0
[10/27 18:13:29    443s] (I)       Number of connected nets              =      0
[10/27 18:13:29    443s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of clock nets                  =     24.  Ignored: No
[10/27 18:13:29    443s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/27 18:13:29    443s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/27 18:13:29    443s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Read aux data ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Others data preparation ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] [NR-eGR] There are 24 clock nets ( 0 with NDR ).
[10/27 18:13:29    443s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Create route kernel ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Ndr track 0 does not exist
[10/27 18:13:29    443s] (I)       ---------------------Grid Graph Info--------------------
[10/27 18:13:29    443s] (I)       Routing area        : (0, 0) - (215080, 213360)
[10/27 18:13:29    443s] (I)       Core area           : (10260, 10080) - (204820, 203280)
[10/27 18:13:29    443s] (I)       Site width          :   380  (dbu)
[10/27 18:13:29    443s] (I)       Row height          :  2800  (dbu)
[10/27 18:13:29    443s] (I)       GCell row height    :  2800  (dbu)
[10/27 18:13:29    443s] (I)       GCell width         :  2800  (dbu)
[10/27 18:13:29    443s] (I)       GCell height        :  2800  (dbu)
[10/27 18:13:29    443s] (I)       Grid                :    77    76    10
[10/27 18:13:29    443s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/27 18:13:29    443s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/27 18:13:29    443s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/27 18:13:29    443s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:29    443s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/27 18:13:29    443s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/27 18:13:29    443s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/27 18:13:29    443s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/27 18:13:29    443s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/27 18:13:29    443s] (I)       Total num of tracks :     0   566   762   384   380   384   126   127    66    63
[10/27 18:13:29    443s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/27 18:13:29    443s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/27 18:13:29    443s] (I)       --------------------------------------------------------
[10/27 18:13:29    443s] 
[10/27 18:13:29    443s] [NR-eGR] ============ Routing rule table ============
[10/27 18:13:29    443s] [NR-eGR] Rule id: 0  Nets: 3399 
[10/27 18:13:29    443s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/27 18:13:29    443s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/27 18:13:29    443s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:29    443s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/27 18:13:29    443s] [NR-eGR] ========================================
[10/27 18:13:29    443s] [NR-eGR] 
[10/27 18:13:29    443s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer2 : = 2072 / 43016 (4.82%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer3 : = 0 / 58674 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer4 : = 0 / 29184 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer5 : = 0 / 29260 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer6 : = 0 / 29184 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer7 : = 0 / 9702 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer8 : = 0 / 9652 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer9 : = 0 / 5082 (0.00%)
[10/27 18:13:29    443s] (I)       blocked tracks on layer10 : = 0 / 4788 (0.00%)
[10/27 18:13:29    443s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Reset routing kernel
[10/27 18:13:29    443s] (I)       Started Global Routing ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Initialization ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       totalPins=10677  totalGlobalPin=10036 (94.00%)
[10/27 18:13:29    443s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Net group 1 ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Generate topology ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:29    443s] [NR-eGR] Layer group 1: route 3399 net(s) in layer range [2, 10]
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1a Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1a ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Pattern routing ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:29    443s] (I)       Started Add via demand to 2D ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1b Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1b ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:29    443s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.367120e+04um
[10/27 18:13:29    443s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1c Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1c ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:29    443s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1d Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1d ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:29    443s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1e Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1e ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Route legalization ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Usage: 16908 = (7494 H, 9414 V) = (7.30% H, 8.28% V) = (1.049e+04um H, 1.318e+04um V)
[10/27 18:13:29    443s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.367120e+04um
[10/27 18:13:29    443s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       
[10/27 18:13:29    443s] (I)       ============  Phase 1l Route ============
[10/27 18:13:29    443s] (I)       Started Phase 1l ( Curr Mem: 1340.75 MB )
[10/27 18:13:29    443s] (I)       Started Layer assignment (1T) ( Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Started Clean cong LA ( Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/27 18:13:30    443s] (I)       Layer  2:      40384      9075         0           0       42552    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  3:      57912      8652         0           0       57760    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  4:      28800      4272         0           0       28875    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  5:      28880       296         0           0       28880    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  6:      28800       843         0           0       28875    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  7:       9576         6         0           0        9626    ( 0.00%) 
[10/27 18:13:30    443s] (I)       Layer  8:       9525        26         0         125        9500    ( 1.30%) 
[10/27 18:13:30    443s] (I)       Layer  9:       5016         1         0         665        4389    (13.16%) 
[10/27 18:13:30    443s] (I)       Layer 10:       4725         0         0         875        3937    (18.18%) 
[10/27 18:13:30    443s] (I)       Total:        213618     23171         0        1665      214394    ( 0.77%) 
[10/27 18:13:30    443s] (I)       
[10/27 18:13:30    443s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/27 18:13:30    443s] [NR-eGR]                        OverCon            
[10/27 18:13:30    443s] [NR-eGR]                         #Gcell     %Gcell
[10/27 18:13:30    443s] [NR-eGR]       Layer                (0)    OverCon 
[10/27 18:13:30    443s] [NR-eGR] ----------------------------------------------
[10/27 18:13:30    443s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR] ----------------------------------------------
[10/27 18:13:30    443s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/27 18:13:30    443s] [NR-eGR] 
[10/27 18:13:30    443s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Started Export 3D cong map ( Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       total 2D Cap : 216470 = (102718 H, 113752 V)
[10/27 18:13:30    443s] (I)       Started Export 2D cong map ( Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/27 18:13:30    443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/27 18:13:30    443s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1340.75 MB )
[10/27 18:13:30    443s] OPERPROF: Starting HotSpotCal at level 1, MEM:1340.7M
[10/27 18:13:30    443s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:30    443s] [hotspot] |            |   max hotspot | total hotspot |
[10/27 18:13:30    443s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:30    443s] [hotspot] | normalized |          0.00 |          0.00 |
[10/27 18:13:30    443s] [hotspot] +------------+---------------+---------------+
[10/27 18:13:30    443s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/27 18:13:30    443s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/27 18:13:30    443s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1340.7M
[10/27 18:13:30    443s] Starting delay calculation for Setup views
[10/27 18:13:30    443s] #################################################################################
[10/27 18:13:30    443s] # Design Stage: PreRoute
[10/27 18:13:30    443s] # Design Name: filter_core
[10/27 18:13:30    443s] # Design Mode: 45nm
[10/27 18:13:30    443s] # Analysis Mode: MMMC Non-OCV 
[10/27 18:13:30    443s] # Parasitics Mode: No SPEF/RCDB 
[10/27 18:13:30    443s] # Signoff Settings: SI Off 
[10/27 18:13:30    443s] #################################################################################
[10/27 18:13:30    443s] Calculate delays in Single mode...
[10/27 18:13:30    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 1338.7M, InitMEM = 1338.7M)
[10/27 18:13:30    443s] Start delay calculation (fullDC) (1 T). (MEM=1338.75)
[10/27 18:13:30    443s] End AAE Lib Interpolated Model. (MEM=1350.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:13:33    446s] Total number of fetched objects 3638
[10/27 18:13:33    446s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/27 18:13:33    446s] End delay calculation. (MEM=1358.95 CPU=0:00:02.7 REAL=0:00:03.0)
[10/27 18:13:33    446s] End delay calculation (fullDC). (MEM=1358.95 CPU=0:00:03.2 REAL=0:00:03.0)
[10/27 18:13:33    446s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1358.9M) ***
[10/27 18:13:33    446s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:07:27 mem=1358.9M)
[10/27 18:13:33    446s] Reported timing to dir ./timingReports
[10/27 18:13:33    446s] **optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1095.3M, totSessionCpu=0:07:27 **
[10/27 18:13:33    446s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.0M
[10/27 18:13:33    446s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1321.0M
[10/27 18:13:37    447s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.263  |  0.263  |  1.855  |  1.300  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   438   |   100   |   10    |   328   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.280%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:04, mem = 1097.6M, totSessionCpu=0:07:28 **
[10/27 18:13:37    447s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/27 18:13:37    447s] Type 'man IMPOPT-3195' for more detail.
[10/27 18:13:37    447s] *** Finished optDesign ***
[10/27 18:13:37    447s] 
[10/27 18:13:37    447s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:10)
[10/27 18:13:37    447s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[10/27 18:13:37    447s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.2 real=0:00:07.2)
[10/27 18:13:37    447s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.5 real=0:00:07.5)
[10/27 18:13:37    447s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:13.3 real=0:00:14.3)
[10/27 18:13:37    447s] Info: pop threads available for lower-level modules during optimization.
[10/27 18:13:37    447s] Deleting Lib Analyzer.
[10/27 18:13:37    447s] clean pInstBBox. size 0
[10/27 18:13:37    447s] All LLGs are deleted
[10/27 18:13:37    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1336.2M
[10/27 18:13:37    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1336.2M
[10/27 18:13:37    447s] Deleting Cell Server ...
[10/27 18:13:37    447s] #optDebug: fT-D <X 1 0 0 0>
[10/27 18:13:37    447s] VSMManager cleared!
[10/27 18:13:37    447s] **place_opt_design ... cpu = 0:00:59, real = 0:01:04, mem = 1261.2M **
[10/27 18:13:37    447s] *** Finished GigaPlace ***
[10/27 18:13:37    447s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/27 18:13:37    447s] 
[10/27 18:13:37    447s] =============================================================================================
[10/27 18:13:37    447s]  Final TAT Report for place_opt_design
[10/27 18:13:37    447s] =============================================================================================
[10/27 18:13:37    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/27 18:13:37    447s] ---------------------------------------------------------------------------------------------
[10/27 18:13:37    447s] [ GlobalOpt              ]      1   0:00:07.2  (  11.2 % )     0:00:07.2 /  0:00:07.2    1.0
[10/27 18:13:37    447s] [ DrvOpt                 ]      3   0:00:12.2  (  19.0 % )     0:00:12.2 /  0:00:11.9    1.0
[10/27 18:13:37    447s] [ SimplifyNetlist        ]      1   0:00:02.5  (   3.9 % )     0:00:02.5 /  0:00:02.4    1.0
[10/27 18:13:37    447s] [ AreaOpt                ]      2   0:00:07.0  (  10.9 % )     0:00:07.3 /  0:00:07.3    1.0
[10/27 18:13:37    447s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/27 18:13:37    447s] [ IncrReplace            ]      1   0:00:14.3  (  22.3 % )     0:00:14.3 /  0:00:13.3    0.9
[10/27 18:13:37    447s] [ RefinePlace            ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/27 18:13:37    447s] [ TimingUpdate           ]      4   0:00:00.4  (   0.6 % )     0:00:07.2 /  0:00:07.1    1.0
[10/27 18:13:37    447s] [ FullDelayCalc          ]      2   0:00:06.9  (  10.7 % )     0:00:06.9 /  0:00:06.8    1.0
[10/27 18:13:37    447s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:07.7 /  0:00:04.4    0.6
[10/27 18:13:37    447s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/27 18:13:37    447s] [ DrvReport              ]      2   0:00:03.6  (   5.5 % )     0:00:03.6 /  0:00:00.4    0.1
[10/27 18:13:37    447s] [ GenerateReports        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/27 18:13:37    447s] [ MISC                   ]          0:00:09.3  (  14.4 % )     0:00:09.3 /  0:00:09.2    1.0
[10/27 18:13:37    447s] ---------------------------------------------------------------------------------------------
[10/27 18:13:37    447s]  place_opt_design TOTAL             0:01:04.2  ( 100.0 % )     0:01:04.2 /  0:00:59.4    0.9
[10/27 18:13:37    447s] ---------------------------------------------------------------------------------------------
[10/27 18:13:37    447s] 
[10/27 18:17:02    495s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Oct 27 18:17:02 2025
  Total CPU time:     0:08:20
  Total real time:    0:35:15
  Peak memory (main): 1103.75MB

[10/27 18:17:02    495s] 
[10/27 18:17:02    495s] *** Memory Usage v#2 (Current mem = 1267.145M, initial mem = 272.285M) ***
[10/27 18:17:02    495s] 
[10/27 18:17:02    495s] *** Summary of all messages that are not suppressed in this session:
[10/27 18:17:02    495s] Severity  ID               Count  Summary                                  
[10/27 18:17:02    495s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/27 18:17:02    495s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/27 18:17:02    495s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[10/27 18:17:02    495s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[10/27 18:17:02    495s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/27 18:17:02    495s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/27 18:17:02    495s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/27 18:17:02    495s] ERROR     TCLCMD-989          13  cannot open SDC file '%s' for mode '%s'  
[10/27 18:17:02    495s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[10/27 18:17:02    495s] *** Message Summary: 13 warning(s), 13 error(s)
[10/27 18:17:02    495s] 
[10/27 18:17:02    495s] --- Ending "Innovus" (totcpu=0:08:16, real=0:35:12, mem=1267.1M) ---
