module control_unit(output reg[1:0]A_SEL,
						  output reg[1:0]B_SEL,
						  output reg[3:0]CONST_IN,
						  output reg[3:0]DATA_IN,
						  output reg[1:0]DEST_SEL,
						  output reg[3:0]OP_SEL,
						  output reg LOAD_EN,
						  output reg CONST_SEL,
						  output reg DATA_SEL,
						  input[15:0] OP_CODE
						  input CLK);
	reg[4:0]OP;
	reg[1:0]S_a,S_b,D;
	always@(OP_CODE or CLK) begin
		OP = OP_CODE[15:11];
		case(OP)
			0: begin
				
			end
			1: begin
				DATA_IN
			end
		endcase
	end

endmodule
