         U UARTGetch
         U UARTPutch
00000000 a ABT_Stack_Size
00000000 a FIQ_Stack_Size
00000000 a Heap_Size
00000000 a SWI_IRQ_DIS
00000000 a UND_Stack_Size
00000001 a SWI_IRQ_EN
00000002 a SWI_FIQ_DIS
00000003 a SWI_FIQ_EN
00000004 a SWI_CLR_VECT
00000005 a SWI_REG_VECT
00000006 a NUM_SWIs
0000000c a VIC_IntSelect
00000010 a M_USR
00000010 a VIC_IntEnable
00000011 a M_FIQ
00000012 a M_IRQ
00000013 a M_SVC
00000014 a VIC_IntEnClear
00000017 a M_ABT
0000001b a M_UND
0000001f a M_SYS
00000020 a B_Thumb
00000020 a VIC_Protection
00000024 a VIC_SWPriorityMask
0000003c t Trap
00000040 a B_Fiq
00000040 t Reset_Handler
00000080 a B_Irq
000000a0 t LoopRel
000000b0 t DataIsEmpty
000000c4 t LoopZI
000000d0 t BSSIsEmpty
000000dc t MTrap
000000e0 t IRQ_Handler
00000100 a IRQ_Stack_Size
00000100 a SVC_Stack_Size
00000100 a VIC_VectAddr0
00000124 t SWI_Handler
00000150 t IRQDisable
00000160 t IRQEnable
00000170 t FIQDisable
00000180 t FIQEnable
00000190 t ClearVect
000001b4 t RegVect
000001f4 T IrqDisable
000001fc T IrqEnable
00000200 a VIC_VectPriority0
00000204 T FiqDisable
0000020c T FiqEnable
00000214 T ClearVector
0000021c T RegisterVector
00000224 T StartTask
00000238 T DispatchTask
0000026c T Sleep
0000028c T Load_Block
000002a8 t lb_l1
000002e4 t lb_align
000002fc T Store_Block
00000314 t sb_p1
00000340 t sb_l1
00000378 t sb_p2
00000390 t sb_align
000003d4 T CPU_Initialize
000004a8 T Delay
000004d4 T issrgetbit
0000057c T Isr_TIMER0
000005bc T ymzinit
000005ec T fiqregist
00000648 T main
000006c8 T i2enable
000006dc T i2cmasterset
00000738 T i2cstart
000007bc T i2cstop
000007d8 T i2csender
00000800 a USR_Stack_Size
00000878 T SCCBwrite
00000910 T SCCBByteWrite
00000958 T vi2c
000009b0 T GPIOResetInit
00000a00 a Stack_Size
00000a8c T ymzwrite0
00000af0 T ymzwrite1
00000b24 T OV7670
00000d28 A _etext
00000f00 a VIC_VectAddr
40000000 b CurrentTask
40000000 B __bss_start
40000000 B __bss_start__
40000000 T _data
40000000 A _edata
40000008 b twel.1317
4000000c b state.1318
40000010 b bit.1316
40000014 B i2cErr
40000018 ? Stack_Mem
40000018 A __bss_end__
40000a18 ? Stack_Top
40000a18 A _end
40000a18 A end
7fd00000 ? __usbram_start
7fd00000 ? __usbram_start__
7fe00000 ? __etherram_start
7fe00000 ? __etherram_start__
e0084000 ? __batteryram_start
e0084000 ? __batteryram_start__
fffff000 a LPC_BASE_VIC
