C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  E:\my_work\A3P250\project\RD_FLASH1\synthesis   -part A3P250  -package VQFP100  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile E:\my_work\A3P250\project\RD_FLASH1\synthesis\synlog\report\spi_flash_read_fpga_mapper.xml  -top_level_module  spi_flash_read  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\my_work\A3P250\project\RD_FLASH1\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.edn   -freq 100.000   E:\my_work\A3P250\project\RD_FLASH1\synthesis\synwork\spi_flash_read_prem.srd  -sap  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.sap  -otap  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.tap  -omap  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v  -sap  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.sap  -ologparam  E:\my_work\A3P250\project\RD_FLASH1\synthesis\syntmp\spi_flash_read.plg  -osyn  E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srm  -prjdir  E:\my_work\A3P250\project\RD_FLASH1\synthesis\  -prjname  spi_flash_read_syn  -log  E:\my_work\A3P250\project\RD_FLASH1\synthesis\synlog\spi_flash_read_fpga_mapper.srr 
rc:1 success:1 runtime:1
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\scratchproject.prs|io:o|time:1724230540|size:2154|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.edn|io:o|time:1724230543|size:346267|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\synwork\spi_flash_read_prem.srd|io:i|time:1724230542|size:34378|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.sap|io:o|time:1724230542|size:2063|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.tap|io:o|time:0|size:0|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.map|io:o|time:1724230543|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1487916450|size:49355|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.sap|io:o|time:1724230542|size:2063|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\syntmp\spi_flash_read.plg|io:o|time:1724230543|size:531|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\spi_flash_read.srm|io:o|time:1724230543|size:68493|exec:0
file:E:\my_work\A3P250\project\RD_FLASH1\synthesis\synlog\spi_flash_read_fpga_mapper.srr|io:o|time:1724230543|size:46035|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_proasic.exe|io:i|time:1479349034|size:10978304|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479350440|size:14125056|exec:1
