// Seed: 1918988891
module module_0 (
    inout wand id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    output wand id_8,
    input supply0 id_9,
    input wire id_10,
    output uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input wire id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    output uwire id_21#(1 - (1 & 1), -1),
    input tri0 id_22,
    input wand id_23,
    output wor id_24,
    output supply1 id_25,
    input tri0 id_26,
    output supply0 id_27
    , id_39,
    input wand id_28,
    input supply1 id_29,
    input wand id_30,
    output wire id_31,
    output tri id_32,
    output tri id_33,
    input wire id_34,
    output tri0 id_35,
    input wire id_36,
    input tri0 id_37
);
  parameter id_40 = 1;
  assign id_7  = id_39;
  assign id_32 = id_15;
  logic id_41;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_1 = 32'd65
) (
    input  wand _id_0,
    input  tri  _id_1,
    input  tri0 id_2,
    output wor  id_3,
    inout  tri1 id_4,
    output wand id_5,
    input  wand id_6
);
  logic [-1 : id_1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_6,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_2,
      id_6,
      id_3,
      id_4,
      id_2,
      id_6,
      id_6,
      id_2,
      id_6,
      id_4,
      id_2,
      id_5,
      id_5,
      id_2,
      id_6,
      id_3,
      id_5,
      id_4,
      id_3,
      id_6,
      id_6,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_5,
      id_2,
      id_2
  );
  parameter id_9 = 1;
  wire id_10;
  logic [-1 : id_0] id_11;
  ;
endmodule
