{
  "Top": "murmur3",
  "RtlTop": "murmur3",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_rtl -auto_prefix=0",
      "config_rtl -encoding=onehot",
      "config_rtl -mult_keep_attribute=0",
      "config_rtl -reset=control",
      "config_rtl -reset_async=1",
      "config_rtl -reset_level=low",
      "config_rtl -verbose=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0"
    ],
    "DirectiveTcl": [
      "set_directive_interface murmur3 ",
      "set_directive_interface murmur3 ",
      "set_directive_pipeline murmur3 "
    ],
    "DirectiveInfo": [
      "interface murmur3 {{ap_vld positionBoolean0mode} {port positionBooleanTextRequiredkey}} {}",
      "interface murmur3 {{ap_vld positionBoolean0mode} {port positionBooleanTextRequiredseed}} {}",
      "pipeline murmur3 {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "murmur3",
    "Version": "1.0",
    "DisplayName": "Murmur3",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/murmur3.c",
      "..\/..\/src\/murmur3.h"
    ],
    "Vhdl": ["impl\/vhdl\/murmur3.vhd"],
    "Verilog": ["impl\/verilog\/murmur3.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/fourniem\/Playground\/GVE\/Hardware\/plug-fpga\/src\/random\/hash\/murmur3\/HLS\/murmur3.prj\/solution1\/.autopilot\/db\/murmur3.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "key": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "seed": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "seed_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "seed": {
      "dir": "in",
      "width": "32"
    },
    "key_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "key": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "seed": {
      "interfaceRef": "seed",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_vld"
    },
    "key": {
      "interfaceRef": "key",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_vld"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "murmur3"},
    "Metrics": {"murmur3": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "DSP48E": "15",
          "FF": "364",
          "LUT": "402",
          "BRAM_18K": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "murmur3",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-10 14:59:24 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
