
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000bf000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000a0fc  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000360  08012100  08012100  00022100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08012460  08012460  000301dc  2**0
                  CONTENTS
  6 .ARM          00000008  08012460  08012460  00022460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08012468  08012468  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08012468  08012468  00022468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801246c  0801246c  0002246c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001dc  20000000  08012470  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000684  200001dc  0801264c  000301dc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000860  0801264c  00030860  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019afe  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00003a87  00000000  00000000  00049d0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000013c8  00000000  00000000  0004d798  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000011d8  00000000  00000000  0004eb60  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0002349d  00000000  00000000  0004fd38  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00012671  00000000  00000000  000731d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c843b  00000000  00000000  00085846  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  0014dc81  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005dc0  00000000  00000000  0014dcfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001dc 	.word	0x200001dc
 800801c:	00000000 	.word	0x00000000
 8008020:	080120e4 	.word	0x080120e4

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001e0 	.word	0x200001e0
 800803c:	080120e4 	.word	0x080120e4

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <ADCStart>:

uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 8008db8:	b580      	push	{r7, lr}
 8008dba:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 8008dbc:	2203      	movs	r2, #3
 8008dbe:	490a      	ldr	r1, [pc, #40]	; (8008de8 <ADCStart+0x30>)
 8008dc0:	480a      	ldr	r0, [pc, #40]	; (8008dec <ADCStart+0x34>)
 8008dc2:	f002 fc8b 	bl	800b6dc <HAL_ADC_Start_DMA>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d001      	beq.n	8008dd0 <ADCStart+0x18>
	{
		Error_Handler();
 8008dcc:	f001 fd5c 	bl	800a888 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	4907      	ldr	r1, [pc, #28]	; (8008df0 <ADCStart+0x38>)
 8008dd4:	4807      	ldr	r0, [pc, #28]	; (8008df4 <ADCStart+0x3c>)
 8008dd6:	f002 fc81 	bl	800b6dc <HAL_ADC_Start_DMA>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d001      	beq.n	8008de4 <ADCStart+0x2c>
	{
		Error_Handler();
 8008de0:	f001 fd52 	bl	800a888 <Error_Handler>
	}

}
 8008de4:	bf00      	nop
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	200001f8 	.word	0x200001f8
 8008dec:	2000066c 	.word	0x2000066c
 8008df0:	20000204 	.word	0x20000204
 8008df4:	2000054c 	.word	0x2000054c

08008df8 <ADCStop>:
void ADCStop()
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 8008dfc:	4808      	ldr	r0, [pc, #32]	; (8008e20 <ADCStop+0x28>)
 8008dfe:	f002 fd5f 	bl	800b8c0 <HAL_ADC_Stop_DMA>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d001      	beq.n	8008e0c <ADCStop+0x14>
	{
		Error_Handler();
 8008e08:	f001 fd3e 	bl	800a888 <Error_Handler>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 8008e0c:	4805      	ldr	r0, [pc, #20]	; (8008e24 <ADCStop+0x2c>)
 8008e0e:	f002 fd57 	bl	800b8c0 <HAL_ADC_Stop_DMA>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d001      	beq.n	8008e1c <ADCStop+0x24>
	{
		Error_Handler();
 8008e18:	f001 fd36 	bl	800a888 <Error_Handler>
	}
}
 8008e1c:	bf00      	nop
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	2000066c 	.word	0x2000066c
 8008e24:	2000054c 	.word	0x2000054c

08008e28 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	683a      	ldr	r2, [r7, #0]
 8008e36:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 8008e38:	bf00      	nop
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <GetPulseDisplacement>:
// : ()
// : 
// : 
//-------------------------//
int GetPulseDisplacement(int *timer_counter,  int initial_pulse)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
	//

	int pulse_displacement = *timer_counter;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	60fb      	str	r3, [r7, #12]
	pulse_displacement = -1* (pulse_displacement - initial_pulse);
 8008e54:	683a      	ldr	r2, [r7, #0]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	60fb      	str	r3, [r7, #12]

	//
	InitPulse( timer_counter, initial_pulse);
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7ff ffe2 	bl	8008e28 <InitPulse>

	return pulse_displacement;
 8008e64:	68fb      	ldr	r3, [r7, #12]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
	...

08008e70 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b087      	sub	sp, #28
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 8008e80:	4a2c      	ldr	r2, [pc, #176]	; (8008f34 <GetWallDataAverage+0xc4>)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	1ad3      	subs	r3, r2, r3
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	bfb8      	it	lt
 8008e90:	425b      	neglt	r3, r3
 8008e92:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 8008e94:	4927      	ldr	r1, [pc, #156]	; (8008f34 <GetWallDataAverage+0xc4>)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	697a      	ldr	r2, [r7, #20]
 8008e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 8008e9e:	4a26      	ldr	r2, [pc, #152]	; (8008f38 <GetWallDataAverage+0xc8>)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	441a      	add	r2, r3
 8008eaa:	4923      	ldr	r1, [pc, #140]	; (8008f38 <GetWallDataAverage+0xc8>)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 8008eb2:	4a22      	ldr	r2, [pc, #136]	; (8008f3c <GetWallDataAverage+0xcc>)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eba:	1c5a      	adds	r2, r3, #1
 8008ebc:	491f      	ldr	r1, [pc, #124]	; (8008f3c <GetWallDataAverage+0xcc>)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 8008ec4:	4a1d      	ldr	r2, [pc, #116]	; (8008f3c <GetWallDataAverage+0xcc>)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d121      	bne.n	8008f16 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 8008ed2:	4a19      	ldr	r2, [pc, #100]	; (8008f38 <GetWallDataAverage+0xc8>)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008ee2:	4a16      	ldr	r2, [pc, #88]	; (8008f3c <GetWallDataAverage+0xcc>)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eea:	ee07 3a90 	vmov	s15, r3
 8008eee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ef6:	4a12      	ldr	r2, [pc, #72]	; (8008f40 <GetWallDataAverage+0xd0>)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 8008f02:	4a0d      	ldr	r2, [pc, #52]	; (8008f38 <GetWallDataAverage+0xc8>)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2100      	movs	r1, #0
 8008f08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 8008f0c:	4a0b      	ldr	r2, [pc, #44]	; (8008f3c <GetWallDataAverage+0xcc>)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2100      	movs	r1, #0
 8008f12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 8008f16:	4a0a      	ldr	r2, [pc, #40]	; (8008f40 <GetWallDataAverage+0xd0>)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	4413      	add	r3, r2
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	ee07 3a90 	vmov	s15, r3
}
 8008f24:	eeb0 0a67 	vmov.f32	s0, s15
 8008f28:	371c      	adds	r7, #28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	2000020c 	.word	0x2000020c
 8008f38:	2000021c 	.word	0x2000021c
 8008f3c:	2000022c 	.word	0x2000022c
 8008f40:	2000023c 	.word	0x2000023c

08008f44 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 8008f44:	b480      	push	{r7}
 8008f46:	b087      	sub	sp, #28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8008f50:	edc7 0a01 	vstr	s1, [r7, #4]
 8008f54:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 8008f58:	f04f 0300 	mov.w	r3, #0
 8008f5c:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	ee07 3a90 	vmov	s15, r3
 8008f64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f68:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f70:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f74:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008f78:	ed97 7a00 	vldr	s14, [r7]
 8008f7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f80:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	ee07 3a90 	vmov	s15, r3
}
 8008f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8008f8e:	371c      	adds	r7, #28
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60bb      	str	r3, [r7, #8]
 8008faa:	e007      	b.n	8008fbc <IntegerPower+0x24>
	{
		pattern_num *= integer;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	fb02 f303 	mul.w	r3, r2, r3
 8008fb4:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	60bb      	str	r3, [r7, #8]
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	dbf3      	blt.n	8008fac <IntegerPower+0x14>
	}
	return pattern_num;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 8008fd2:	b480      	push	{r7}
 8008fd4:	b08b      	sub	sp, #44	; 0x2c
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	ed87 0a03 	vstr	s0, [r7, #12]
 8008fdc:	edc7 0a02 	vstr	s1, [r7, #8]
 8008fe0:	ed87 1a01 	vstr	s2, [r7, #4]
 8008fe4:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 8008fe6:	edd7 6a03 	vldr	s13, [r7, #12]
 8008fea:	ed97 7a01 	vldr	s14, [r7, #4]
 8008fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ff2:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 8008ff6:	edd7 6a02 	vldr	s13, [r7, #8]
 8008ffa:	ed97 7a01 	vldr	s14, [r7, #4]
 8008ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009002:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 8009006:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800900a:	edd7 7a06 	vldr	s15, [r7, #24]
 800900e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	ee07 3a90 	vmov	s15, r3
 8009018:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800901c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009020:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 8009024:	2300      	movs	r3, #0
 8009026:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 8009028:	2300      	movs	r3, #0
 800902a:	623b      	str	r3, [r7, #32]
 800902c:	e018      	b.n	8009060 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	ee07 3a90 	vmov	s15, r3
 8009034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009038:	edd7 7a05 	vldr	s15, [r7, #20]
 800903c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009040:	edd7 7a06 	vldr	s15, [r7, #24]
 8009044:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009048:	ed97 7a07 	vldr	s14, [r7, #28]
 800904c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009054:	db01      	blt.n	800905a <GetBatteryLevel+0x88>
		{
			pattern = i;
 8009056:	6a3b      	ldr	r3, [r7, #32]
 8009058:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800905a:	6a3b      	ldr	r3, [r7, #32]
 800905c:	3301      	adds	r3, #1
 800905e:	623b      	str	r3, [r7, #32]
 8009060:	6a3a      	ldr	r2, [r7, #32]
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	429a      	cmp	r2, r3
 8009066:	dbe2      	blt.n	800902e <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800906a:	4618      	mov	r0, r3
 800906c:	372c      	adds	r7, #44	; 0x2c
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
	...

08009078 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 8009078:	b580      	push	{r7, lr}
 800907a:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800907c:	213c      	movs	r1, #60	; 0x3c
 800907e:	4804      	ldr	r0, [pc, #16]	; (8009090 <EncoderStart+0x18>)
 8009080:	f004 ff10 	bl	800dea4 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8009084:	213c      	movs	r1, #60	; 0x3c
 8009086:	4803      	ldr	r0, [pc, #12]	; (8009094 <EncoderStart+0x1c>)
 8009088:	f004 ff0c 	bl	800dea4 <HAL_TIM_Encoder_Start>
}
 800908c:	bf00      	nop
 800908e:	bd80      	pop	{r7, pc}
 8009090:	200005d4 	.word	0x200005d4
 8009094:	2000050c 	.word	0x2000050c

08009098 <EncoderStop>:
//PulseInit((int *) (&(TIM3->CNT) ), INITIAL_PULSE_L);
//PulseInit((int *) (&(TIM4->CNT) ), INITIAL_PUSEL_R );
void EncoderStop()
{
 8009098:	b580      	push	{r7, lr}
 800909a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800909c:	213c      	movs	r1, #60	; 0x3c
 800909e:	4804      	ldr	r0, [pc, #16]	; (80090b0 <EncoderStop+0x18>)
 80090a0:	f004 ff37 	bl	800df12 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 80090a4:	213c      	movs	r1, #60	; 0x3c
 80090a6:	4803      	ldr	r0, [pc, #12]	; (80090b4 <EncoderStop+0x1c>)
 80090a8:	f004 ff33 	bl	800df12 <HAL_TIM_Encoder_Stop>
}
 80090ac:	bf00      	nop
 80090ae:	bd80      	pop	{r7, pc}
 80090b0:	200005d4 	.word	0x200005d4
 80090b4:	2000050c 	.word	0x2000050c

080090b8 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 80090bc:	2100      	movs	r1, #0
 80090be:	4804      	ldr	r0, [pc, #16]	; (80090d0 <EmitterON+0x18>)
 80090c0:	f004 fccc 	bl	800da5c <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 80090c4:	2100      	movs	r1, #0
 80090c6:	4802      	ldr	r0, [pc, #8]	; (80090d0 <EmitterON+0x18>)
 80090c8:	f005 fd87 	bl	800ebda <HAL_TIMEx_OCN_Start_IT>

}
 80090cc:	bf00      	nop
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	200004cc 	.word	0x200004cc

080090d4 <EmitterOFF>:
void EmitterOFF()
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 80090d8:	2100      	movs	r1, #0
 80090da:	4804      	ldr	r0, [pc, #16]	; (80090ec <EmitterOFF+0x18>)
 80090dc:	f004 fd42 	bl	800db64 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 80090e0:	2100      	movs	r1, #0
 80090e2:	4802      	ldr	r0, [pc, #8]	; (80090ec <EmitterOFF+0x18>)
 80090e4:	f005 fdce 	bl	800ec84 <HAL_TIMEx_OCN_Stop_IT>

}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	200004cc 	.word	0x200004cc

080090f0 <TimeMonitor>:
#include "Motor_Driver.h"

//
//()
void TimeMonitor()
{
 80090f0:	b480      	push	{r7}
 80090f2:	af00      	add	r7, sp, #0
	//

}
 80090f4:	bf00      	nop
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
	...

08009100 <UpdatePhisicalDataFromEnc>:

void UpdatePhisicalDataFromEnc()
{
 8009100:	b5b0      	push	{r4, r5, r7, lr}
 8009102:	af00      	add	r7, sp, #0
	pulse_displacement[LEFT] = GetPulseDisplacement( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 8009104:	f247 512f 	movw	r1, #29999	; 0x752f
 8009108:	4853      	ldr	r0, [pc, #332]	; (8009258 <UpdatePhisicalDataFromEnc+0x158>)
 800910a:	f7ff fe9b 	bl	8008e44 <GetPulseDisplacement>
 800910e:	4602      	mov	r2, r0
 8009110:	4b52      	ldr	r3, [pc, #328]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 8009112:	601a      	str	r2, [r3, #0]
	pulse_displacement[RIGHT] = GetPulseDisplacement( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 8009114:	f247 512f 	movw	r1, #29999	; 0x752f
 8009118:	4851      	ldr	r0, [pc, #324]	; (8009260 <UpdatePhisicalDataFromEnc+0x160>)
 800911a:	f7ff fe93 	bl	8008e44 <GetPulseDisplacement>
 800911e:	4602      	mov	r2, r0
 8009120:	4b4e      	ldr	r3, [pc, #312]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 8009122:	605a      	str	r2, [r3, #4]

	// mm/s
	current_velocity[LEFT] = ( (float)pulse_displacement[LEFT] * MM_PER_PULSE ) / T1;
 8009124:	4b4d      	ldr	r3, [pc, #308]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	ee07 3a90 	vmov	s15, r3
 800912c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009130:	ee17 0a90 	vmov	r0, s15
 8009134:	f7ff f940 	bl	80083b8 <__aeabi_f2d>
 8009138:	a341      	add	r3, pc, #260	; (adr r3, 8009240 <UpdatePhisicalDataFromEnc+0x140>)
 800913a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913e:	f7ff f993 	bl	8008468 <__aeabi_dmul>
 8009142:	4603      	mov	r3, r0
 8009144:	460c      	mov	r4, r1
 8009146:	4618      	mov	r0, r3
 8009148:	4621      	mov	r1, r4
 800914a:	a33f      	add	r3, pc, #252	; (adr r3, 8009248 <UpdatePhisicalDataFromEnc+0x148>)
 800914c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009150:	f7ff fab4 	bl	80086bc <__aeabi_ddiv>
 8009154:	4603      	mov	r3, r0
 8009156:	460c      	mov	r4, r1
 8009158:	4618      	mov	r0, r3
 800915a:	4621      	mov	r1, r4
 800915c:	f7ff fc5c 	bl	8008a18 <__aeabi_d2f>
 8009160:	4602      	mov	r2, r0
 8009162:	4b40      	ldr	r3, [pc, #256]	; (8009264 <UpdatePhisicalDataFromEnc+0x164>)
 8009164:	601a      	str	r2, [r3, #0]
	current_velocity[RIGHT] = ( (float)pulse_displacement[RIGHT] * MM_PER_PULSE ) / T1;
 8009166:	4b3d      	ldr	r3, [pc, #244]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	ee07 3a90 	vmov	s15, r3
 800916e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009172:	ee17 0a90 	vmov	r0, s15
 8009176:	f7ff f91f 	bl	80083b8 <__aeabi_f2d>
 800917a:	a331      	add	r3, pc, #196	; (adr r3, 8009240 <UpdatePhisicalDataFromEnc+0x140>)
 800917c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009180:	f7ff f972 	bl	8008468 <__aeabi_dmul>
 8009184:	4603      	mov	r3, r0
 8009186:	460c      	mov	r4, r1
 8009188:	4618      	mov	r0, r3
 800918a:	4621      	mov	r1, r4
 800918c:	a32e      	add	r3, pc, #184	; (adr r3, 8009248 <UpdatePhisicalDataFromEnc+0x148>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	f7ff fa93 	bl	80086bc <__aeabi_ddiv>
 8009196:	4603      	mov	r3, r0
 8009198:	460c      	mov	r4, r1
 800919a:	4618      	mov	r0, r3
 800919c:	4621      	mov	r1, r4
 800919e:	f7ff fc3b 	bl	8008a18 <__aeabi_d2f>
 80091a2:	4602      	mov	r2, r0
 80091a4:	4b2f      	ldr	r3, [pc, #188]	; (8009264 <UpdatePhisicalDataFromEnc+0x164>)
 80091a6:	605a      	str	r2, [r3, #4]

	// mm/ms
	total_pulse[LEFT] += pulse_displacement[LEFT];
 80091a8:	4b2f      	ldr	r3, [pc, #188]	; (8009268 <UpdatePhisicalDataFromEnc+0x168>)
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	4b2b      	ldr	r3, [pc, #172]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4413      	add	r3, r2
 80091b2:	4a2d      	ldr	r2, [pc, #180]	; (8009268 <UpdatePhisicalDataFromEnc+0x168>)
 80091b4:	6013      	str	r3, [r2, #0]
	total_pulse[RIGHT] += pulse_displacement[RIGHT];
 80091b6:	4b2c      	ldr	r3, [pc, #176]	; (8009268 <UpdatePhisicalDataFromEnc+0x168>)
 80091b8:	685a      	ldr	r2, [r3, #4]
 80091ba:	4b28      	ldr	r3, [pc, #160]	; (800925c <UpdatePhisicalDataFromEnc+0x15c>)
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	4413      	add	r3, r2
 80091c0:	4a29      	ldr	r2, [pc, #164]	; (8009268 <UpdatePhisicalDataFromEnc+0x168>)
 80091c2:	6053      	str	r3, [r2, #4]

	// rad/s
	angular_v = ( current_velocity[LEFT] - current_velocity[RIGHT] ) / TREAD_WIDTH;
 80091c4:	4b27      	ldr	r3, [pc, #156]	; (8009264 <UpdatePhisicalDataFromEnc+0x164>)
 80091c6:	ed93 7a00 	vldr	s14, [r3]
 80091ca:	4b26      	ldr	r3, [pc, #152]	; (8009264 <UpdatePhisicalDataFromEnc+0x164>)
 80091cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80091d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091d4:	ee17 0a90 	vmov	r0, s15
 80091d8:	f7ff f8ee 	bl	80083b8 <__aeabi_f2d>
 80091dc:	a31c      	add	r3, pc, #112	; (adr r3, 8009250 <UpdatePhisicalDataFromEnc+0x150>)
 80091de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e2:	f7ff fa6b 	bl	80086bc <__aeabi_ddiv>
 80091e6:	4603      	mov	r3, r0
 80091e8:	460c      	mov	r4, r1
 80091ea:	4618      	mov	r0, r3
 80091ec:	4621      	mov	r1, r4
 80091ee:	f7ff fc13 	bl	8008a18 <__aeabi_d2f>
 80091f2:	4602      	mov	r2, r0
 80091f4:	4b1d      	ldr	r3, [pc, #116]	; (800926c <UpdatePhisicalDataFromEnc+0x16c>)
 80091f6:	601a      	str	r2, [r3, #0]

	// rad/ms
	angle += angular_v * T1;
 80091f8:	4b1d      	ldr	r3, [pc, #116]	; (8009270 <UpdatePhisicalDataFromEnc+0x170>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7ff f8db 	bl	80083b8 <__aeabi_f2d>
 8009202:	4604      	mov	r4, r0
 8009204:	460d      	mov	r5, r1
 8009206:	4b19      	ldr	r3, [pc, #100]	; (800926c <UpdatePhisicalDataFromEnc+0x16c>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4618      	mov	r0, r3
 800920c:	f7ff f8d4 	bl	80083b8 <__aeabi_f2d>
 8009210:	a30d      	add	r3, pc, #52	; (adr r3, 8009248 <UpdatePhisicalDataFromEnc+0x148>)
 8009212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009216:	f7ff f927 	bl	8008468 <__aeabi_dmul>
 800921a:	4602      	mov	r2, r0
 800921c:	460b      	mov	r3, r1
 800921e:	4620      	mov	r0, r4
 8009220:	4629      	mov	r1, r5
 8009222:	f7fe ff6b 	bl	80080fc <__adddf3>
 8009226:	4603      	mov	r3, r0
 8009228:	460c      	mov	r4, r1
 800922a:	4618      	mov	r0, r3
 800922c:	4621      	mov	r1, r4
 800922e:	f7ff fbf3 	bl	8008a18 <__aeabi_d2f>
 8009232:	4602      	mov	r2, r0
 8009234:	4b0e      	ldr	r3, [pc, #56]	; (8009270 <UpdatePhisicalDataFromEnc+0x170>)
 8009236:	601a      	str	r2, [r3, #0]
	//Update
}
 8009238:	bf00      	nop
 800923a:	bdb0      	pop	{r4, r5, r7, pc}
 800923c:	f3af 8000 	nop.w
 8009240:	317249d5 	.word	0x317249d5
 8009244:	3f502de0 	.word	0x3f502de0
 8009248:	d2f1a9fc 	.word	0xd2f1a9fc
 800924c:	3f50624d 	.word	0x3f50624d
 8009250:	33333333 	.word	0x33333333
 8009254:	40423333 	.word	0x40423333
 8009258:	40000424 	.word	0x40000424
 800925c:	2000024c 	.word	0x2000024c
 8009260:	40000824 	.word	0x40000824
 8009264:	20000254 	.word	0x20000254
 8009268:	20000260 	.word	0x20000260
 800926c:	200003fc 	.word	0x200003fc
 8009270:	20000410 	.word	0x20000410
 8009274:	00000000 	.word	0x00000000

08009278 <ControlMotor>:
void ControlMotor()
{
 8009278:	b5b0      	push	{r4, r5, r7, lr}
 800927a:	af00      	add	r7, sp, #0
	//

	UpdatePhisicalDataFromEnc();
 800927c:	f7ff ff40 	bl	8009100 <UpdatePhisicalDataFromEnc>

	//

	//
	target_velocity[BODY] += acceleration;
 8009280:	4b55      	ldr	r3, [pc, #340]	; (80093d8 <ControlMotor+0x160>)
 8009282:	ed93 7a02 	vldr	s14, [r3, #8]
 8009286:	4b55      	ldr	r3, [pc, #340]	; (80093dc <ControlMotor+0x164>)
 8009288:	edd3 7a00 	vldr	s15, [r3]
 800928c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009290:	4b51      	ldr	r3, [pc, #324]	; (80093d8 <ControlMotor+0x160>)
 8009292:	edc3 7a02 	vstr	s15, [r3, #8]
	target_angular_v += angular_acceleration;
 8009296:	4b52      	ldr	r3, [pc, #328]	; (80093e0 <ControlMotor+0x168>)
 8009298:	ed93 7a00 	vldr	s14, [r3]
 800929c:	4b51      	ldr	r3, [pc, #324]	; (80093e4 <ControlMotor+0x16c>)
 800929e:	edd3 7a00 	vldr	s15, [r3]
 80092a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092a6:	4b4e      	ldr	r3, [pc, #312]	; (80093e0 <ControlMotor+0x168>)
 80092a8:	edc3 7a00 	vstr	s15, [r3]


	target_velocity[RIGHT] = ( target_velocity[BODY]*2 - target_angular_v * TREAD_WIDTH )/2;
 80092ac:	4b4a      	ldr	r3, [pc, #296]	; (80093d8 <ControlMotor+0x160>)
 80092ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80092b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80092b6:	ee17 0a90 	vmov	r0, s15
 80092ba:	f7ff f87d 	bl	80083b8 <__aeabi_f2d>
 80092be:	4604      	mov	r4, r0
 80092c0:	460d      	mov	r5, r1
 80092c2:	4b47      	ldr	r3, [pc, #284]	; (80093e0 <ControlMotor+0x168>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f7ff f876 	bl	80083b8 <__aeabi_f2d>
 80092cc:	a340      	add	r3, pc, #256	; (adr r3, 80093d0 <ControlMotor+0x158>)
 80092ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d2:	f7ff f8c9 	bl	8008468 <__aeabi_dmul>
 80092d6:	4602      	mov	r2, r0
 80092d8:	460b      	mov	r3, r1
 80092da:	4620      	mov	r0, r4
 80092dc:	4629      	mov	r1, r5
 80092de:	f7fe ff0b 	bl	80080f8 <__aeabi_dsub>
 80092e2:	4603      	mov	r3, r0
 80092e4:	460c      	mov	r4, r1
 80092e6:	4618      	mov	r0, r3
 80092e8:	4621      	mov	r1, r4
 80092ea:	f04f 0200 	mov.w	r2, #0
 80092ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80092f2:	f7ff f9e3 	bl	80086bc <__aeabi_ddiv>
 80092f6:	4603      	mov	r3, r0
 80092f8:	460c      	mov	r4, r1
 80092fa:	4618      	mov	r0, r3
 80092fc:	4621      	mov	r1, r4
 80092fe:	f7ff fb8b 	bl	8008a18 <__aeabi_d2f>
 8009302:	4602      	mov	r2, r0
 8009304:	4b34      	ldr	r3, [pc, #208]	; (80093d8 <ControlMotor+0x160>)
 8009306:	605a      	str	r2, [r3, #4]
	target_velocity[LEFT] = ( target_angular_v *TREAD_WIDTH ) + target_velocity[RIGHT];
 8009308:	4b35      	ldr	r3, [pc, #212]	; (80093e0 <ControlMotor+0x168>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4618      	mov	r0, r3
 800930e:	f7ff f853 	bl	80083b8 <__aeabi_f2d>
 8009312:	a32f      	add	r3, pc, #188	; (adr r3, 80093d0 <ControlMotor+0x158>)
 8009314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009318:	f7ff f8a6 	bl	8008468 <__aeabi_dmul>
 800931c:	4603      	mov	r3, r0
 800931e:	460c      	mov	r4, r1
 8009320:	4625      	mov	r5, r4
 8009322:	461c      	mov	r4, r3
 8009324:	4b2c      	ldr	r3, [pc, #176]	; (80093d8 <ControlMotor+0x160>)
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	4618      	mov	r0, r3
 800932a:	f7ff f845 	bl	80083b8 <__aeabi_f2d>
 800932e:	4602      	mov	r2, r0
 8009330:	460b      	mov	r3, r1
 8009332:	4620      	mov	r0, r4
 8009334:	4629      	mov	r1, r5
 8009336:	f7fe fee1 	bl	80080fc <__adddf3>
 800933a:	4603      	mov	r3, r0
 800933c:	460c      	mov	r4, r1
 800933e:	4618      	mov	r0, r3
 8009340:	4621      	mov	r1, r4
 8009342:	f7ff fb69 	bl	8008a18 <__aeabi_d2f>
 8009346:	4602      	mov	r2, r0
 8009348:	4b23      	ldr	r3, [pc, #140]	; (80093d8 <ControlMotor+0x160>)
 800934a:	601a      	str	r2, [r3, #0]

	//
	//PIDControl(int n, int T, float target, float current, int *output);
	velocity_left_out = PIDControl( L_VELO, T1, target_velocity[LEFT], current_velocity[LEFT]);
 800934c:	4b22      	ldr	r3, [pc, #136]	; (80093d8 <ControlMotor+0x160>)
 800934e:	edd3 7a00 	vldr	s15, [r3]
 8009352:	4b25      	ldr	r3, [pc, #148]	; (80093e8 <ControlMotor+0x170>)
 8009354:	ed93 7a00 	vldr	s14, [r3]
 8009358:	eeb0 1a47 	vmov.f32	s2, s14
 800935c:	eef0 0a67 	vmov.f32	s1, s15
 8009360:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80093ec <ControlMotor+0x174>
 8009364:	2000      	movs	r0, #0
 8009366:	f000 fbe3 	bl	8009b30 <PIDControl>
 800936a:	4602      	mov	r2, r0
 800936c:	4b20      	ldr	r3, [pc, #128]	; (80093f0 <ControlMotor+0x178>)
 800936e:	601a      	str	r2, [r3, #0]
	velocity_right_out = PIDControl( R_VELO, T1, target_velocity[RIGHT], current_velocity[RIGHT]);
 8009370:	4b19      	ldr	r3, [pc, #100]	; (80093d8 <ControlMotor+0x160>)
 8009372:	edd3 7a01 	vldr	s15, [r3, #4]
 8009376:	4b1c      	ldr	r3, [pc, #112]	; (80093e8 <ControlMotor+0x170>)
 8009378:	ed93 7a01 	vldr	s14, [r3, #4]
 800937c:	eeb0 1a47 	vmov.f32	s2, s14
 8009380:	eef0 0a67 	vmov.f32	s1, s15
 8009384:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80093ec <ControlMotor+0x174>
 8009388:	2001      	movs	r0, #1
 800938a:	f000 fbd1 	bl	8009b30 <PIDControl>
 800938e:	4602      	mov	r2, r0
 8009390:	4b18      	ldr	r3, [pc, #96]	; (80093f4 <ControlMotor+0x17c>)
 8009392:	601a      	str	r2, [r3, #0]
	//PIDControl( B_VELO, T1, target, current, &left);
	//PIDControl( D_WALL, T1, photo[SL], photo[SR], &wall_right_out);

	wall_left_out = -wall_right_out;
 8009394:	4b18      	ldr	r3, [pc, #96]	; (80093f8 <ControlMotor+0x180>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	425b      	negs	r3, r3
 800939a:	4a18      	ldr	r2, [pc, #96]	; (80093fc <ControlMotor+0x184>)
 800939c:	6013      	str	r3, [r2, #0]

	L_motor = wall_left_out + velocity_left_out;
 800939e:	4b17      	ldr	r3, [pc, #92]	; (80093fc <ControlMotor+0x184>)
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	4b13      	ldr	r3, [pc, #76]	; (80093f0 <ControlMotor+0x178>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4413      	add	r3, r2
 80093a8:	4a15      	ldr	r2, [pc, #84]	; (8009400 <ControlMotor+0x188>)
 80093aa:	6013      	str	r3, [r2, #0]
	R_motor = wall_right_out + velocity_right_out;
 80093ac:	4b12      	ldr	r3, [pc, #72]	; (80093f8 <ControlMotor+0x180>)
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	4b10      	ldr	r3, [pc, #64]	; (80093f4 <ControlMotor+0x17c>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4413      	add	r3, r2
 80093b6:	4a13      	ldr	r2, [pc, #76]	; (8009404 <ControlMotor+0x18c>)
 80093b8:	6013      	str	r3, [r2, #0]

	//
	Motor_Switch( L_motor, R_motor );
 80093ba:	4b11      	ldr	r3, [pc, #68]	; (8009400 <ControlMotor+0x188>)
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	4b11      	ldr	r3, [pc, #68]	; (8009404 <ControlMotor+0x18c>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4619      	mov	r1, r3
 80093c4:	4610      	mov	r0, r2
 80093c6:	f000 f94b 	bl	8009660 <Motor_Switch>
//	int left = 300, right = 300;
//	Motor_Switch( left, right );

}
 80093ca:	bf00      	nop
 80093cc:	bdb0      	pop	{r4, r5, r7, pc}
 80093ce:	bf00      	nop
 80093d0:	33333333 	.word	0x33333333
 80093d4:	40423333 	.word	0x40423333
 80093d8:	2000026c 	.word	0x2000026c
 80093dc:	20000424 	.word	0x20000424
 80093e0:	20000420 	.word	0x20000420
 80093e4:	20000418 	.word	0x20000418
 80093e8:	20000254 	.word	0x20000254
 80093ec:	3a83126f 	.word	0x3a83126f
 80093f0:	200003f4 	.word	0x200003f4
 80093f4:	200003ec 	.word	0x200003ec
 80093f8:	20000278 	.word	0x20000278
 80093fc:	2000027c 	.word	0x2000027c
 8009400:	2000041c 	.word	0x2000041c
 8009404:	200003f8 	.word	0x200003f8

08009408 <UpdatePhotoData>:

void UpdatePhotoData()
{
 8009408:	b580      	push	{r7, lr}
 800940a:	af00      	add	r7, sp, #0
	photo[FL] = GetWallDataAverage(10, adc1[0], FL);
 800940c:	4b18      	ldr	r3, [pc, #96]	; (8009470 <UpdatePhotoData+0x68>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2200      	movs	r2, #0
 8009412:	4619      	mov	r1, r3
 8009414:	200a      	movs	r0, #10
 8009416:	f7ff fd2b 	bl	8008e70 <GetWallDataAverage>
 800941a:	eef0 7a40 	vmov.f32	s15, s0
 800941e:	4b15      	ldr	r3, [pc, #84]	; (8009474 <UpdatePhotoData+0x6c>)
 8009420:	edc3 7a00 	vstr	s15, [r3]
	photo[SR] = GetWallDataAverage(10, adc1[1], SR);
 8009424:	4b12      	ldr	r3, [pc, #72]	; (8009470 <UpdatePhotoData+0x68>)
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	2201      	movs	r2, #1
 800942a:	4619      	mov	r1, r3
 800942c:	200a      	movs	r0, #10
 800942e:	f7ff fd1f 	bl	8008e70 <GetWallDataAverage>
 8009432:	eef0 7a40 	vmov.f32	s15, s0
 8009436:	4b0f      	ldr	r3, [pc, #60]	; (8009474 <UpdatePhotoData+0x6c>)
 8009438:	edc3 7a01 	vstr	s15, [r3, #4]
	photo[SL] = GetWallDataAverage(10, adc2[0], SL);
 800943c:	4b0e      	ldr	r3, [pc, #56]	; (8009478 <UpdatePhotoData+0x70>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2202      	movs	r2, #2
 8009442:	4619      	mov	r1, r3
 8009444:	200a      	movs	r0, #10
 8009446:	f7ff fd13 	bl	8008e70 <GetWallDataAverage>
 800944a:	eef0 7a40 	vmov.f32	s15, s0
 800944e:	4b09      	ldr	r3, [pc, #36]	; (8009474 <UpdatePhotoData+0x6c>)
 8009450:	edc3 7a02 	vstr	s15, [r3, #8]
	photo[FR] = GetWallDataAverage(10, adc2[1], FR);
 8009454:	4b08      	ldr	r3, [pc, #32]	; (8009478 <UpdatePhotoData+0x70>)
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	2203      	movs	r2, #3
 800945a:	4619      	mov	r1, r3
 800945c:	200a      	movs	r0, #10
 800945e:	f7ff fd07 	bl	8008e70 <GetWallDataAverage>
 8009462:	eef0 7a40 	vmov.f32	s15, s0
 8009466:	4b03      	ldr	r3, [pc, #12]	; (8009474 <UpdatePhotoData+0x6c>)
 8009468:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800946c:	bf00      	nop
 800946e:	bd80      	pop	{r7, pc}
 8009470:	200001f8 	.word	0x200001f8
 8009474:	20000400 	.word	0x20000400
 8009478:	20000204 	.word	0x20000204

0800947c <HAL_TIM_PeriodElapsedCallback>:


//Convert
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a08      	ldr	r2, [pc, #32]	; (80094a8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d103      	bne.n	8009494 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		TimeMonitor();
 800948c:	f7ff fe30 	bl	80090f0 <TimeMonitor>
		//

		// - ()

		//
		ControlMotor();
 8009490:	f7ff fef2 	bl	8009278 <ControlMotor>
	}

	if( htim == &htim8)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a05      	ldr	r2, [pc, #20]	; (80094ac <HAL_TIM_PeriodElapsedCallback+0x30>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d101      	bne.n	80094a0 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		//
		UpdatePhotoData();
 800949c:	f7ff ffb4 	bl	8009408 <UpdatePhotoData>

	}
}
 80094a0:	bf00      	nop
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	20000754 	.word	0x20000754
 80094ac:	200004cc 	.word	0x200004cc

080094b0 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2b07      	cmp	r3, #7
 80094bc:	f200 80ac 	bhi.w	8009618 <ChangeLED+0x168>
 80094c0:	a201      	add	r2, pc, #4	; (adr r2, 80094c8 <ChangeLED+0x18>)
 80094c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c6:	bf00      	nop
 80094c8:	080094e9 	.word	0x080094e9
 80094cc:	0800950f 	.word	0x0800950f
 80094d0:	08009535 	.word	0x08009535
 80094d4:	0800955b 	.word	0x0800955b
 80094d8:	08009581 	.word	0x08009581
 80094dc:	080095a7 	.word	0x080095a7
 80094e0:	080095cd 	.word	0x080095cd
 80094e4:	080095f3 	.word	0x080095f3
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80094e8:	2200      	movs	r2, #0
 80094ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80094ee:	484d      	ldr	r0, [pc, #308]	; (8009624 <ChangeLED+0x174>)
 80094f0:	f003 fd24 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80094f4:	2200      	movs	r2, #0
 80094f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80094fa:	484a      	ldr	r0, [pc, #296]	; (8009624 <ChangeLED+0x174>)
 80094fc:	f003 fd1e 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8009500:	2200      	movs	r2, #0
 8009502:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009506:	4848      	ldr	r0, [pc, #288]	; (8009628 <ChangeLED+0x178>)
 8009508:	f003 fd18 	bl	800cf3c <HAL_GPIO_WritePin>
		break;
 800950c:	e085      	b.n	800961a <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800950e:	2201      	movs	r2, #1
 8009510:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009514:	4843      	ldr	r0, [pc, #268]	; (8009624 <ChangeLED+0x174>)
 8009516:	f003 fd11 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800951a:	2200      	movs	r2, #0
 800951c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009520:	4840      	ldr	r0, [pc, #256]	; (8009624 <ChangeLED+0x174>)
 8009522:	f003 fd0b 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8009526:	2200      	movs	r2, #0
 8009528:	f44f 7100 	mov.w	r1, #512	; 0x200
 800952c:	483e      	ldr	r0, [pc, #248]	; (8009628 <ChangeLED+0x178>)
 800952e:	f003 fd05 	bl	800cf3c <HAL_GPIO_WritePin>
		break;
 8009532:	e072      	b.n	800961a <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8009534:	2200      	movs	r2, #0
 8009536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800953a:	483a      	ldr	r0, [pc, #232]	; (8009624 <ChangeLED+0x174>)
 800953c:	f003 fcfe 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8009540:	2201      	movs	r2, #1
 8009542:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009546:	4837      	ldr	r0, [pc, #220]	; (8009624 <ChangeLED+0x174>)
 8009548:	f003 fcf8 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800954c:	2200      	movs	r2, #0
 800954e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009552:	4835      	ldr	r0, [pc, #212]	; (8009628 <ChangeLED+0x178>)
 8009554:	f003 fcf2 	bl	800cf3c <HAL_GPIO_WritePin>

		break;
 8009558:	e05f      	b.n	800961a <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800955a:	2201      	movs	r2, #1
 800955c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009560:	4830      	ldr	r0, [pc, #192]	; (8009624 <ChangeLED+0x174>)
 8009562:	f003 fceb 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8009566:	2201      	movs	r2, #1
 8009568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800956c:	482d      	ldr	r0, [pc, #180]	; (8009624 <ChangeLED+0x174>)
 800956e:	f003 fce5 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8009572:	2200      	movs	r2, #0
 8009574:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009578:	482b      	ldr	r0, [pc, #172]	; (8009628 <ChangeLED+0x178>)
 800957a:	f003 fcdf 	bl	800cf3c <HAL_GPIO_WritePin>
		break;
 800957e:	e04c      	b.n	800961a <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8009580:	2200      	movs	r2, #0
 8009582:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009586:	4827      	ldr	r0, [pc, #156]	; (8009624 <ChangeLED+0x174>)
 8009588:	f003 fcd8 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800958c:	2200      	movs	r2, #0
 800958e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009592:	4824      	ldr	r0, [pc, #144]	; (8009624 <ChangeLED+0x174>)
 8009594:	f003 fcd2 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8009598:	2201      	movs	r2, #1
 800959a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800959e:	4822      	ldr	r0, [pc, #136]	; (8009628 <ChangeLED+0x178>)
 80095a0:	f003 fccc 	bl	800cf3c <HAL_GPIO_WritePin>
		break;
 80095a4:	e039      	b.n	800961a <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80095a6:	2201      	movs	r2, #1
 80095a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80095ac:	481d      	ldr	r0, [pc, #116]	; (8009624 <ChangeLED+0x174>)
 80095ae:	f003 fcc5 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80095b2:	2200      	movs	r2, #0
 80095b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80095b8:	481a      	ldr	r0, [pc, #104]	; (8009624 <ChangeLED+0x174>)
 80095ba:	f003 fcbf 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80095be:	2201      	movs	r2, #1
 80095c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80095c4:	4818      	ldr	r0, [pc, #96]	; (8009628 <ChangeLED+0x178>)
 80095c6:	f003 fcb9 	bl	800cf3c <HAL_GPIO_WritePin>
		break;
 80095ca:	e026      	b.n	800961a <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80095cc:	2200      	movs	r2, #0
 80095ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80095d2:	4814      	ldr	r0, [pc, #80]	; (8009624 <ChangeLED+0x174>)
 80095d4:	f003 fcb2 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80095d8:	2201      	movs	r2, #1
 80095da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80095de:	4811      	ldr	r0, [pc, #68]	; (8009624 <ChangeLED+0x174>)
 80095e0:	f003 fcac 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80095e4:	2201      	movs	r2, #1
 80095e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80095ea:	480f      	ldr	r0, [pc, #60]	; (8009628 <ChangeLED+0x178>)
 80095ec:	f003 fca6 	bl	800cf3c <HAL_GPIO_WritePin>

		break;
 80095f0:	e013      	b.n	800961a <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80095f2:	2201      	movs	r2, #1
 80095f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80095f8:	480a      	ldr	r0, [pc, #40]	; (8009624 <ChangeLED+0x174>)
 80095fa:	f003 fc9f 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80095fe:	2201      	movs	r2, #1
 8009600:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009604:	4807      	ldr	r0, [pc, #28]	; (8009624 <ChangeLED+0x174>)
 8009606:	f003 fc99 	bl	800cf3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800960a:	2201      	movs	r2, #1
 800960c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009610:	4805      	ldr	r0, [pc, #20]	; (8009628 <ChangeLED+0x178>)
 8009612:	f003 fc93 	bl	800cf3c <HAL_GPIO_WritePin>

		break;
 8009616:	e000      	b.n	800961a <ChangeLED+0x16a>
	default: break;
 8009618:	bf00      	nop

	}
}
 800961a:	bf00      	nop
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	40020800 	.word	0x40020800
 8009628:	40020400 	.word	0x40020400

0800962c <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800962c:	b580      	push	{r7, lr}
 800962e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 8009630:	210c      	movs	r1, #12
 8009632:	4809      	ldr	r0, [pc, #36]	; (8009658 <Motor_PWM_Start+0x2c>)
 8009634:	f004 fb66 	bl	800dd04 <HAL_TIM_PWM_Start>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d001      	beq.n	8009642 <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800963e:	f001 f923 	bl	800a888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 8009642:	2104      	movs	r1, #4
 8009644:	4805      	ldr	r0, [pc, #20]	; (800965c <Motor_PWM_Start+0x30>)
 8009646:	f004 fb5d 	bl	800dd04 <HAL_TIM_PWM_Start>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d001      	beq.n	8009654 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 8009650:	f001 f91a 	bl	800a888 <Error_Handler>
  }
#endif
}
 8009654:	bf00      	nop
 8009656:	bd80      	pop	{r7, pc}
 8009658:	20000794 	.word	0x20000794
 800965c:	20000594 	.word	0x20000594

08009660 <Motor_Switch>:
  {
	  Error_Handler();
  }
#endif
}
void Motor_Switch(int left, int right){
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2b00      	cmp	r3, #0
 800966e:	dd05      	ble.n	800967c <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 8009670:	2201      	movs	r2, #1
 8009672:	2104      	movs	r1, #4
 8009674:	4828      	ldr	r0, [pc, #160]	; (8009718 <Motor_Switch+0xb8>)
 8009676:	f003 fc61 	bl	800cf3c <HAL_GPIO_WritePin>
 800967a:	e00a      	b.n	8009692 <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2b00      	cmp	r3, #0
 8009680:	da07      	bge.n	8009692 <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 8009682:	2200      	movs	r2, #0
 8009684:	2104      	movs	r1, #4
 8009686:	4824      	ldr	r0, [pc, #144]	; (8009718 <Motor_Switch+0xb8>)
 8009688:	f003 fc58 	bl	800cf3c <HAL_GPIO_WritePin>
		left = -left;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	425b      	negs	r3, r3
 8009690:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2b00      	cmp	r3, #0
 8009696:	dd05      	ble.n	80096a4 <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 8009698:	2200      	movs	r2, #0
 800969a:	2101      	movs	r1, #1
 800969c:	481e      	ldr	r0, [pc, #120]	; (8009718 <Motor_Switch+0xb8>)
 800969e:	f003 fc4d 	bl	800cf3c <HAL_GPIO_WritePin>
 80096a2:	e00a      	b.n	80096ba <Motor_Switch+0x5a>

	}

	else if (right < 0){
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	da07      	bge.n	80096ba <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 80096aa:	2201      	movs	r2, #1
 80096ac:	2101      	movs	r1, #1
 80096ae:	481a      	ldr	r0, [pc, #104]	; (8009718 <Motor_Switch+0xb8>)
 80096b0:	f003 fc44 	bl	800cf3c <HAL_GPIO_WritePin>
	  	right = -right;
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	425b      	negs	r3, r3
 80096b8:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f7fe fe6a 	bl	8008394 <__aeabi_i2d>
 80096c0:	a313      	add	r3, pc, #76	; (adr r3, 8009710 <Motor_Switch+0xb0>)
 80096c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c6:	f7ff f95f 	bl	8008988 <__aeabi_dcmpgt>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <Motor_Switch+0x76>
 80096d0:	f640 13d8 	movw	r3, #2520	; 0x9d8
 80096d4:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 80096d6:	6838      	ldr	r0, [r7, #0]
 80096d8:	f7fe fe5c 	bl	8008394 <__aeabi_i2d>
 80096dc:	a30c      	add	r3, pc, #48	; (adr r3, 8009710 <Motor_Switch+0xb0>)
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f7ff f951 	bl	8008988 <__aeabi_dcmpgt>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <Motor_Switch+0x92>
 80096ec:	f640 13d8 	movw	r3, #2520	; 0x9d8
 80096f0:	603b      	str	r3, [r7, #0]

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 80096f2:	4b0a      	ldr	r3, [pc, #40]	; (800971c <Motor_Switch+0xbc>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 80096fa:	4b09      	ldr	r3, [pc, #36]	; (8009720 <Motor_Switch+0xc0>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	683a      	ldr	r2, [r7, #0]
 8009700:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009702:	bf00      	nop
 8009704:	3708      	adds	r7, #8
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	f3af 8000 	nop.w
 8009710:	00000000 	.word	0x00000000
 8009714:	40a3b000 	.word	0x40a3b000
 8009718:	40020000 	.word	0x40020000
 800971c:	20000794 	.word	0x20000794
 8009720:	20000594 	.word	0x20000594

08009724 <WritingFree>:
#include "Motor_Driver.h"



void WritingFree()
{
 8009724:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009728:	b082      	sub	sp, #8
 800972a:	af02      	add	r7, sp, #8

	//

	//
	Motor_PWM_Start();
 800972c:	f7ff ff7e 	bl	800962c <Motor_PWM_Start>
	EncoderStart();
 8009730:	f7ff fca2 	bl	8009078 <EncoderStart>
	EmitterON();
 8009734:	f7ff fcc0 	bl	80090b8 <EmitterON>
	ADCStart();
 8009738:	f7ff fb3e 	bl	8008db8 <ADCStart>

	PIDReset(L_VELO);
 800973c:	2000      	movs	r0, #0
 800973e:	f000 f8c5 	bl	80098cc <PIDReset>
	PIDReset(R_VELO);
 8009742:	2001      	movs	r0, #1
 8009744:	f000 f8c2 	bl	80098cc <PIDReset>

	//PID
	PIDChangeFlag(L_VELO, 1);
 8009748:	2101      	movs	r1, #1
 800974a:	2000      	movs	r0, #0
 800974c:	f000 f8a8 	bl	80098a0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO, 1);
 8009750:	2101      	movs	r1, #1
 8009752:	2001      	movs	r0, #1
 8009754:	f000 f8a4 	bl	80098a0 <PIDChangeFlag>
	//PIDChangeFlag(D_WALL, 1);
	PIDSetGain(L_VELO, 1.1941, 33.5232, 0.0059922);
 8009758:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 80097d8 <WritingFree+0xb4>
 800975c:	eddf 0a1f 	vldr	s1, [pc, #124]	; 80097dc <WritingFree+0xb8>
 8009760:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 80097e0 <WritingFree+0xbc>
 8009764:	2000      	movs	r0, #0
 8009766:	f000 f86f 	bl	8009848 <PIDSetGain>
	PIDSetGain(R_VELO, 1.1941, 33.5232, 0.0059922);
 800976a:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80097d8 <WritingFree+0xb4>
 800976e:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80097dc <WritingFree+0xb8>
 8009772:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 80097e0 <WritingFree+0xbc>
 8009776:	2001      	movs	r0, #1
 8009778:	f000 f866 	bl	8009848 <PIDSetGain>

	//
	HAL_TIM_Base_Start_IT(&htim1);
 800977c:	4819      	ldr	r0, [pc, #100]	; (80097e4 <WritingFree+0xc0>)
 800977e:	f004 f8e8 	bl	800d952 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 8009782:	4819      	ldr	r0, [pc, #100]	; (80097e8 <WritingFree+0xc4>)
 8009784:	f004 f8e5 	bl	800d952 <HAL_TIM_Base_Start_IT>
	//
	//
	target_velocity[BODY] = 180;
 8009788:	4b18      	ldr	r3, [pc, #96]	; (80097ec <WritingFree+0xc8>)
 800978a:	4a19      	ldr	r2, [pc, #100]	; (80097f0 <WritingFree+0xcc>)
 800978c:	609a      	str	r2, [r3, #8]
	target_angular_v = 0;
 800978e:	4b19      	ldr	r3, [pc, #100]	; (80097f4 <WritingFree+0xd0>)
 8009790:	f04f 0200 	mov.w	r2, #0
 8009794:	601a      	str	r2, [r3, #0]
	acceleration = 0;
 8009796:	4b18      	ldr	r3, [pc, #96]	; (80097f8 <WritingFree+0xd4>)
 8009798:	f04f 0200 	mov.w	r2, #0
 800979c:	601a      	str	r2, [r3, #0]
	angular_acceleration = 0;
 800979e:	4b17      	ldr	r3, [pc, #92]	; (80097fc <WritingFree+0xd8>)
 80097a0:	f04f 0200 	mov.w	r2, #0
 80097a4:	601a      	str	r2, [r3, #0]
	while(1)
	{
		//printf("L_motor, R_motor : %d, %d\r\n",L_motor, R_motor);
		//printf("target_velocity[LEFT], target_velocity[RIGHT], current_velocity[LEFT], current_velocity[RIGHT] : %f, %f, %f, %f\r\n",target_velocity[LEFT], target_velocity[RIGHT],  current_velocity[LEFT], current_velocity[RIGHT]);
		//printf("e, ei, ed, elast, out, KP : %f, %f, %f, %f, %d, %f\r\n",pid[LEFT].e, pid[LEFT].ei, pid[LEFT].ed, pid[LEFT].elast, pid[LEFT].out, pid[LEFT].KP);
		printf("velocity_left_out, target_velocity[LEFT], current_velocity[LEFT] : %d, %f, %f\r\n", velocity_left_out, target_velocity[LEFT], current_velocity[LEFT]);
 80097a6:	4b16      	ldr	r3, [pc, #88]	; (8009800 <WritingFree+0xdc>)
 80097a8:	681d      	ldr	r5, [r3, #0]
 80097aa:	4b10      	ldr	r3, [pc, #64]	; (80097ec <WritingFree+0xc8>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7fe fe02 	bl	80083b8 <__aeabi_f2d>
 80097b4:	4680      	mov	r8, r0
 80097b6:	4689      	mov	r9, r1
 80097b8:	4b12      	ldr	r3, [pc, #72]	; (8009804 <WritingFree+0xe0>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4618      	mov	r0, r3
 80097be:	f7fe fdfb 	bl	80083b8 <__aeabi_f2d>
 80097c2:	4603      	mov	r3, r0
 80097c4:	460c      	mov	r4, r1
 80097c6:	e9cd 3400 	strd	r3, r4, [sp]
 80097ca:	4642      	mov	r2, r8
 80097cc:	464b      	mov	r3, r9
 80097ce:	4629      	mov	r1, r5
 80097d0:	480d      	ldr	r0, [pc, #52]	; (8009808 <WritingFree+0xe4>)
 80097d2:	f006 fd59 	bl	8010288 <iprintf>
 80097d6:	e7e6      	b.n	80097a6 <WritingFree+0x82>
 80097d8:	3bc45a38 	.word	0x3bc45a38
 80097dc:	420617c2 	.word	0x420617c2
 80097e0:	3f98d845 	.word	0x3f98d845
 80097e4:	20000754 	.word	0x20000754
 80097e8:	200004cc 	.word	0x200004cc
 80097ec:	2000026c 	.word	0x2000026c
 80097f0:	43340000 	.word	0x43340000
 80097f4:	20000420 	.word	0x20000420
 80097f8:	20000424 	.word	0x20000424
 80097fc:	20000418 	.word	0x20000418
 8009800:	200003f4 	.word	0x200003f4
 8009804:	20000254 	.word	0x20000254
 8009808:	08012100 	.word	0x08012100

0800980c <Explore>:


}

void Explore()
{
 800980c:	b580      	push	{r7, lr}
 800980e:	af00      	add	r7, sp, #0
	//70~6

	//
	Motor_PWM_Start();
 8009810:	f7ff ff0c 	bl	800962c <Motor_PWM_Start>
	EncoderStart();
 8009814:	f7ff fc30 	bl	8009078 <EncoderStart>
	EmitterON();
 8009818:	f7ff fc4e 	bl	80090b8 <EmitterON>
	ADCStart();
 800981c:	f7ff facc 	bl	8008db8 <ADCStart>


	//
	HAL_TIM_Base_Start_IT(&htim1);
 8009820:	4807      	ldr	r0, [pc, #28]	; (8009840 <Explore+0x34>)
 8009822:	f004 f896 	bl	800d952 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 8009826:	4807      	ldr	r0, [pc, #28]	; (8009844 <Explore+0x38>)
 8009828:	f004 f893 	bl	800d952 <HAL_TIM_Base_Start_IT>

	//PID
	PIDChangeFlag(L_VELO, 1);
 800982c:	2101      	movs	r1, #1
 800982e:	2000      	movs	r0, #0
 8009830:	f000 f836 	bl	80098a0 <PIDChangeFlag>
	PIDChangeFlag(R_VELO, 1);
 8009834:	2101      	movs	r1, #1
 8009836:	2001      	movs	r0, #1
 8009838:	f000 f832 	bl	80098a0 <PIDChangeFlag>
	//
	//

	//
	//
}
 800983c:	bf00      	nop
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20000754 	.word	0x20000754
 8009844:	200004cc 	.word	0x200004cc

08009848 <PIDSetGain>:
//motor_control *p;
//control angular_velocity[1] = {0};
//control distance_wall[ WALL_SENSOR_NUM] = {0};

void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	ed87 0a02 	vstr	s0, [r7, #8]
 8009854:	edc7 0a01 	vstr	s1, [r7, #4]
 8009858:	ed87 1a00 	vstr	s2, [r7]
	pid[n].KP = kp;
 800985c:	4a0f      	ldr	r2, [pc, #60]	; (800989c <PIDSetGain+0x54>)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	212c      	movs	r1, #44	; 0x2c
 8009862:	fb01 f303 	mul.w	r3, r1, r3
 8009866:	4413      	add	r3, r2
 8009868:	68ba      	ldr	r2, [r7, #8]
 800986a:	601a      	str	r2, [r3, #0]
	pid[n].KI = ki;
 800986c:	4a0b      	ldr	r2, [pc, #44]	; (800989c <PIDSetGain+0x54>)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	212c      	movs	r1, #44	; 0x2c
 8009872:	fb01 f303 	mul.w	r3, r1, r3
 8009876:	4413      	add	r3, r2
 8009878:	3304      	adds	r3, #4
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	601a      	str	r2, [r3, #0]
	pid[n].KD = kd;
 800987e:	4a07      	ldr	r2, [pc, #28]	; (800989c <PIDSetGain+0x54>)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	212c      	movs	r1, #44	; 0x2c
 8009884:	fb01 f303 	mul.w	r3, r1, r3
 8009888:	4413      	add	r3, r2
 800988a:	3308      	adds	r3, #8
 800988c:	683a      	ldr	r2, [r7, #0]
 800988e:	601a      	str	r2, [r3, #0]
//
//	p = *pid[n];
//	p->KP;
}
 8009890:	bf00      	nop
 8009892:	3714      	adds	r7, #20
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	20000280 	.word	0x20000280

080098a0 <PIDChangeFlag>:

void PIDChangeFlag(int n, int on_or_off)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
	pid[n].flag = on_or_off;
 80098aa:	4a07      	ldr	r2, [pc, #28]	; (80098c8 <PIDChangeFlag+0x28>)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	212c      	movs	r1, #44	; 0x2c
 80098b0:	fb01 f303 	mul.w	r3, r1, r3
 80098b4:	4413      	add	r3, r2
 80098b6:	3328      	adds	r3, #40	; 0x28
 80098b8:	683a      	ldr	r2, [r7, #0]
 80098ba:	601a      	str	r2, [r3, #0]
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr
 80098c8:	20000280 	.word	0x20000280

080098cc <PIDReset>:
int PIDGetFlag(int n)
{
	return pid[n].flag;
}
void PIDReset(int n)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
	//
	pid[n].e = 0;
 80098d4:	4a1b      	ldr	r2, [pc, #108]	; (8009944 <PIDReset+0x78>)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	212c      	movs	r1, #44	; 0x2c
 80098da:	fb01 f303 	mul.w	r3, r1, r3
 80098de:	4413      	add	r3, r2
 80098e0:	330c      	adds	r3, #12
 80098e2:	f04f 0200 	mov.w	r2, #0
 80098e6:	601a      	str	r2, [r3, #0]
	pid[n].ei = 0;
 80098e8:	4a16      	ldr	r2, [pc, #88]	; (8009944 <PIDReset+0x78>)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	212c      	movs	r1, #44	; 0x2c
 80098ee:	fb01 f303 	mul.w	r3, r1, r3
 80098f2:	4413      	add	r3, r2
 80098f4:	3310      	adds	r3, #16
 80098f6:	f04f 0200 	mov.w	r2, #0
 80098fa:	601a      	str	r2, [r3, #0]
	pid[n].ed = 0;
 80098fc:	4a11      	ldr	r2, [pc, #68]	; (8009944 <PIDReset+0x78>)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	212c      	movs	r1, #44	; 0x2c
 8009902:	fb01 f303 	mul.w	r3, r1, r3
 8009906:	4413      	add	r3, r2
 8009908:	3314      	adds	r3, #20
 800990a:	f04f 0200 	mov.w	r2, #0
 800990e:	601a      	str	r2, [r3, #0]
	pid[n].elast = 0;
 8009910:	4a0c      	ldr	r2, [pc, #48]	; (8009944 <PIDReset+0x78>)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	212c      	movs	r1, #44	; 0x2c
 8009916:	fb01 f303 	mul.w	r3, r1, r3
 800991a:	4413      	add	r3, r2
 800991c:	3318      	adds	r3, #24
 800991e:	f04f 0200 	mov.w	r2, #0
 8009922:	601a      	str	r2, [r3, #0]
	pid[n].out = 0;
 8009924:	4a07      	ldr	r2, [pc, #28]	; (8009944 <PIDReset+0x78>)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	212c      	movs	r1, #44	; 0x2c
 800992a:	fb01 f303 	mul.w	r3, r1, r3
 800992e:	4413      	add	r3, r2
 8009930:	3324      	adds	r3, #36	; 0x24
 8009932:	2200      	movs	r2, #0
 8009934:	601a      	str	r2, [r3, #0]
}
 8009936:	bf00      	nop
 8009938:	370c      	adds	r7, #12
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	20000280 	.word	0x20000280

08009948 <PIDCalculate>:

void PIDCalculate(int n, float T)//, float target, float current, int flag
{
 8009948:	b590      	push	{r4, r7, lr}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	ed87 0a00 	vstr	s0, [r7]
	pid[n].e = pid[n].target - pid[n].current;
 8009954:	4a64      	ldr	r2, [pc, #400]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	212c      	movs	r1, #44	; 0x2c
 800995a:	fb01 f303 	mul.w	r3, r1, r3
 800995e:	4413      	add	r3, r2
 8009960:	3320      	adds	r3, #32
 8009962:	ed93 7a00 	vldr	s14, [r3]
 8009966:	4a60      	ldr	r2, [pc, #384]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	212c      	movs	r1, #44	; 0x2c
 800996c:	fb01 f303 	mul.w	r3, r1, r3
 8009970:	4413      	add	r3, r2
 8009972:	331c      	adds	r3, #28
 8009974:	edd3 7a00 	vldr	s15, [r3]
 8009978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800997c:	4a5a      	ldr	r2, [pc, #360]	; (8009ae8 <PIDCalculate+0x1a0>)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	212c      	movs	r1, #44	; 0x2c
 8009982:	fb01 f303 	mul.w	r3, r1, r3
 8009986:	4413      	add	r3, r2
 8009988:	330c      	adds	r3, #12
 800998a:	edc3 7a00 	vstr	s15, [r3]
	pid[n].ei += pid[n].e * T;
 800998e:	4a56      	ldr	r2, [pc, #344]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	212c      	movs	r1, #44	; 0x2c
 8009994:	fb01 f303 	mul.w	r3, r1, r3
 8009998:	4413      	add	r3, r2
 800999a:	3310      	adds	r3, #16
 800999c:	ed93 7a00 	vldr	s14, [r3]
 80099a0:	4a51      	ldr	r2, [pc, #324]	; (8009ae8 <PIDCalculate+0x1a0>)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	212c      	movs	r1, #44	; 0x2c
 80099a6:	fb01 f303 	mul.w	r3, r1, r3
 80099aa:	4413      	add	r3, r2
 80099ac:	330c      	adds	r3, #12
 80099ae:	edd3 6a00 	vldr	s13, [r3]
 80099b2:	edd7 7a00 	vldr	s15, [r7]
 80099b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099be:	4a4a      	ldr	r2, [pc, #296]	; (8009ae8 <PIDCalculate+0x1a0>)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	212c      	movs	r1, #44	; 0x2c
 80099c4:	fb01 f303 	mul.w	r3, r1, r3
 80099c8:	4413      	add	r3, r2
 80099ca:	3310      	adds	r3, #16
 80099cc:	edc3 7a00 	vstr	s15, [r3]
	pid[n].ed = ( pid[n].e - pid[n].elast ) / T;
 80099d0:	4a45      	ldr	r2, [pc, #276]	; (8009ae8 <PIDCalculate+0x1a0>)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	212c      	movs	r1, #44	; 0x2c
 80099d6:	fb01 f303 	mul.w	r3, r1, r3
 80099da:	4413      	add	r3, r2
 80099dc:	330c      	adds	r3, #12
 80099de:	ed93 7a00 	vldr	s14, [r3]
 80099e2:	4a41      	ldr	r2, [pc, #260]	; (8009ae8 <PIDCalculate+0x1a0>)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	212c      	movs	r1, #44	; 0x2c
 80099e8:	fb01 f303 	mul.w	r3, r1, r3
 80099ec:	4413      	add	r3, r2
 80099ee:	3318      	adds	r3, #24
 80099f0:	edd3 7a00 	vldr	s15, [r3]
 80099f4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80099f8:	ed97 7a00 	vldr	s14, [r7]
 80099fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a00:	4a39      	ldr	r2, [pc, #228]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	212c      	movs	r1, #44	; 0x2c
 8009a06:	fb01 f303 	mul.w	r3, r1, r3
 8009a0a:	4413      	add	r3, r2
 8009a0c:	3314      	adds	r3, #20
 8009a0e:	edc3 7a00 	vstr	s15, [r3]
	pid[n].elast = pid[n].e;
 8009a12:	4a35      	ldr	r2, [pc, #212]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	212c      	movs	r1, #44	; 0x2c
 8009a18:	fb01 f303 	mul.w	r3, r1, r3
 8009a1c:	4413      	add	r3, r2
 8009a1e:	330c      	adds	r3, #12
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	4931      	ldr	r1, [pc, #196]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	202c      	movs	r0, #44	; 0x2c
 8009a28:	fb00 f303 	mul.w	r3, r0, r3
 8009a2c:	440b      	add	r3, r1
 8009a2e:	3318      	adds	r3, #24
 8009a30:	601a      	str	r2, [r3, #0]
	pid[n].out = round(pid[n].KP*pid[n].e + pid[n].KI*pid[n].ei + pid[n].KD*pid[n].ed);
 8009a32:	4a2d      	ldr	r2, [pc, #180]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	212c      	movs	r1, #44	; 0x2c
 8009a38:	fb01 f303 	mul.w	r3, r1, r3
 8009a3c:	4413      	add	r3, r2
 8009a3e:	ed93 7a00 	vldr	s14, [r3]
 8009a42:	4a29      	ldr	r2, [pc, #164]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	212c      	movs	r1, #44	; 0x2c
 8009a48:	fb01 f303 	mul.w	r3, r1, r3
 8009a4c:	4413      	add	r3, r2
 8009a4e:	330c      	adds	r3, #12
 8009a50:	edd3 7a00 	vldr	s15, [r3]
 8009a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009a58:	4a23      	ldr	r2, [pc, #140]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	212c      	movs	r1, #44	; 0x2c
 8009a5e:	fb01 f303 	mul.w	r3, r1, r3
 8009a62:	4413      	add	r3, r2
 8009a64:	3304      	adds	r3, #4
 8009a66:	edd3 6a00 	vldr	s13, [r3]
 8009a6a:	4a1f      	ldr	r2, [pc, #124]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	212c      	movs	r1, #44	; 0x2c
 8009a70:	fb01 f303 	mul.w	r3, r1, r3
 8009a74:	4413      	add	r3, r2
 8009a76:	3310      	adds	r3, #16
 8009a78:	edd3 7a00 	vldr	s15, [r3]
 8009a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a84:	4a18      	ldr	r2, [pc, #96]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	212c      	movs	r1, #44	; 0x2c
 8009a8a:	fb01 f303 	mul.w	r3, r1, r3
 8009a8e:	4413      	add	r3, r2
 8009a90:	3308      	adds	r3, #8
 8009a92:	edd3 6a00 	vldr	s13, [r3]
 8009a96:	4a14      	ldr	r2, [pc, #80]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	212c      	movs	r1, #44	; 0x2c
 8009a9c:	fb01 f303 	mul.w	r3, r1, r3
 8009aa0:	4413      	add	r3, r2
 8009aa2:	3314      	adds	r3, #20
 8009aa4:	edd3 7a00 	vldr	s15, [r3]
 8009aa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ab0:	ee17 0a90 	vmov	r0, s15
 8009ab4:	f7fe fc80 	bl	80083b8 <__aeabi_f2d>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	460c      	mov	r4, r1
 8009abc:	ec44 3b10 	vmov	d0, r3, r4
 8009ac0:	f005 ff0a 	bl	800f8d8 <round>
 8009ac4:	ec54 3b10 	vmov	r3, r4, d0
 8009ac8:	4618      	mov	r0, r3
 8009aca:	4621      	mov	r1, r4
 8009acc:	f7fe ff7c 	bl	80089c8 <__aeabi_d2iz>
 8009ad0:	4a05      	ldr	r2, [pc, #20]	; (8009ae8 <PIDCalculate+0x1a0>)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	212c      	movs	r1, #44	; 0x2c
 8009ad6:	fb01 f303 	mul.w	r3, r1, r3
 8009ada:	4413      	add	r3, r2
 8009adc:	3324      	adds	r3, #36	; 0x24
 8009ade:	6018      	str	r0, [r3, #0]
}
 8009ae0:	bf00      	nop
 8009ae2:	370c      	adds	r7, #12
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd90      	pop	{r4, r7, pc}
 8009ae8:	20000280 	.word	0x20000280

08009aec <PIDInput>:
	*output = pid[n].out;
}
//pid

void PIDInput(int n, float target, float current)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b085      	sub	sp, #20
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	ed87 0a02 	vstr	s0, [r7, #8]
 8009af8:	edc7 0a01 	vstr	s1, [r7, #4]
	pid[n].target = target;
 8009afc:	4a0b      	ldr	r2, [pc, #44]	; (8009b2c <PIDInput+0x40>)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	212c      	movs	r1, #44	; 0x2c
 8009b02:	fb01 f303 	mul.w	r3, r1, r3
 8009b06:	4413      	add	r3, r2
 8009b08:	3320      	adds	r3, #32
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	601a      	str	r2, [r3, #0]
	pid[n].current = current;
 8009b0e:	4a07      	ldr	r2, [pc, #28]	; (8009b2c <PIDInput+0x40>)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	212c      	movs	r1, #44	; 0x2c
 8009b14:	fb01 f303 	mul.w	r3, r1, r3
 8009b18:	4413      	add	r3, r2
 8009b1a:	331c      	adds	r3, #28
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	601a      	str	r2, [r3, #0]
}
 8009b20:	bf00      	nop
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	20000280 	.word	0x20000280

08009b30 <PIDControl>:
int PIDControl(int n, float T, float target, float current)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	60f8      	str	r0, [r7, #12]
 8009b38:	ed87 0a02 	vstr	s0, [r7, #8]
 8009b3c:	edc7 0a01 	vstr	s1, [r7, #4]
 8009b40:	ed87 1a00 	vstr	s2, [r7]
	PIDInput( n, target, current);
 8009b44:	edd7 0a00 	vldr	s1, [r7]
 8009b48:	ed97 0a01 	vldr	s0, [r7, #4]
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f7ff ffcd 	bl	8009aec <PIDInput>
	PIDCalculate( n, T );
 8009b52:	ed97 0a02 	vldr	s0, [r7, #8]
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	f7ff fef6 	bl	8009948 <PIDCalculate>
	//0
	if(pid[n].flag == 0)
 8009b5c:	4a0c      	ldr	r2, [pc, #48]	; (8009b90 <PIDControl+0x60>)
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	212c      	movs	r1, #44	; 0x2c
 8009b62:	fb01 f303 	mul.w	r3, r1, r3
 8009b66:	4413      	add	r3, r2
 8009b68:	3328      	adds	r3, #40	; 0x28
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d102      	bne.n	8009b76 <PIDControl+0x46>
	{
		PIDReset(n);
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f7ff feab 	bl	80098cc <PIDReset>
	}
	//*output = pid[n].out;
	//PIDOutput( n, output );
	return pid[n].out;
 8009b76:	4a06      	ldr	r2, [pc, #24]	; (8009b90 <PIDControl+0x60>)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	212c      	movs	r1, #44	; 0x2c
 8009b7c:	fb01 f303 	mul.w	r3, r1, r3
 8009b80:	4413      	add	r3, r2
 8009b82:	3324      	adds	r3, #36	; 0x24
 8009b84:	681b      	ldr	r3, [r3, #0]
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3710      	adds	r7, #16
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	20000280 	.word	0x20000280

08009b94 <Signal>:
//while
float photo[4];

//led_driver
void Signal(int mode)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
	for(int i=0; i < 5; i++)
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	e00e      	b.n	8009bc0 <Signal+0x2c>
	{
		ChangeLED(mode);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f7ff fc84 	bl	80094b0 <ChangeLED>
		HAL_Delay(100);
 8009ba8:	2064      	movs	r0, #100	; 0x64
 8009baa:	f001 fbf1 	bl	800b390 <HAL_Delay>
		ChangeLED(0);
 8009bae:	2000      	movs	r0, #0
 8009bb0:	f7ff fc7e 	bl	80094b0 <ChangeLED>
		HAL_Delay(100);
 8009bb4:	2064      	movs	r0, #100	; 0x64
 8009bb6:	f001 fbeb 	bl	800b390 <HAL_Delay>
	for(int i=0; i < 5; i++)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	dded      	ble.n	8009ba2 <Signal+0xe>
	}
}
 8009bc6:	bf00      	nop
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
	...

08009bd0 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 8009bd8:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8009c24 <BatteryCheck+0x54>
 8009bdc:	eddf 0a12 	vldr	s1, [pc, #72]	; 8009c28 <BatteryCheck+0x58>
 8009be0:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f7ff f9ad 	bl	8008f44 <ADCToBatteryVoltage>
 8009bea:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 8009bee:	2103      	movs	r1, #3
 8009bf0:	2002      	movs	r0, #2
 8009bf2:	f7ff f9d1 	bl	8008f98 <IntegerPower>
 8009bf6:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 8009bf8:	6938      	ldr	r0, [r7, #16]
 8009bfa:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 8009c2c <BatteryCheck+0x5c>
 8009bfe:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8009c30 <BatteryCheck+0x60>
 8009c02:	ed97 0a05 	vldr	s0, [r7, #20]
 8009c06:	f7ff f9e4 	bl	8008fd2 <GetBatteryLevel>
 8009c0a:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 8009c0c:	68f9      	ldr	r1, [r7, #12]
 8009c0e:	4809      	ldr	r0, [pc, #36]	; (8009c34 <BatteryCheck+0x64>)
 8009c10:	f006 fb3a 	bl	8010288 <iprintf>
	Signal( battery_level );
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f7ff ffbd 	bl	8009b94 <Signal>
}
 8009c1a:	bf00      	nop
 8009c1c:	3718      	adds	r7, #24
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}
 8009c22:	bf00      	nop
 8009c24:	45800000 	.word	0x45800000
 8009c28:	40533333 	.word	0x40533333
 8009c2c:	41066666 	.word	0x41066666
 8009c30:	40e66666 	.word	0x40e66666
 8009c34:	08012150 	.word	0x08012150

08009c38 <ModeSelect>:
//enc, emitter,receiver
//


void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 8009c38:	b590      	push	{r4, r7, lr}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	603a      	str	r2, [r7, #0]
 8009c42:	71fb      	strb	r3, [r7, #7]
 8009c44:	460b      	mov	r3, r1
 8009c46:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//
	EmitterON();
 8009c48:	f7ff fa36 	bl	80090b8 <EmitterON>
	ADCStart();
 8009c4c:	f7ff f8b4 	bl	8008db8 <ADCStart>
	HAL_TIM_Base_Start_IT(&htim8);
 8009c50:	4840      	ldr	r0, [pc, #256]	; (8009d54 <ModeSelect+0x11c>)
 8009c52:	f003 fe7e 	bl	800d952 <HAL_TIM_Base_Start_IT>
	//
	//
	EncoderStart();
 8009c56:	f7ff fa0f 	bl	8009078 <EncoderStart>

	//while
	*pMode=min;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	79fa      	ldrb	r2, [r7, #7]
 8009c5e:	701a      	strb	r2, [r3, #0]

	//adc

	InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE_L);
 8009c60:	f247 512f 	movw	r1, #29999	; 0x752f
 8009c64:	483c      	ldr	r0, [pc, #240]	; (8009d58 <ModeSelect+0x120>)
 8009c66:	f7ff f8df 	bl	8008e28 <InitPulse>

	int ENC3_LEFT;
	while(photo[SR]/**/ < 250/**/) //
 8009c6a:	e05c      	b.n	8009d26 <ModeSelect+0xee>
	{
		printf("photo[SR] : %f\r\n", photo[SR]);
 8009c6c:	4b3b      	ldr	r3, [pc, #236]	; (8009d5c <ModeSelect+0x124>)
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	4618      	mov	r0, r3
 8009c72:	f7fe fba1 	bl	80083b8 <__aeabi_f2d>
 8009c76:	4603      	mov	r3, r0
 8009c78:	460c      	mov	r4, r1
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	4623      	mov	r3, r4
 8009c7e:	4838      	ldr	r0, [pc, #224]	; (8009d60 <ModeSelect+0x128>)
 8009c80:	f006 fb02 	bl	8010288 <iprintf>
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 8009c84:	4b37      	ldr	r3, [pc, #220]	; (8009d64 <ModeSelect+0x12c>)
 8009c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c88:	60fb      	str	r3, [r7, #12]

		  if(30000 -1 + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f24b 522e 	movw	r2, #46382	; 0xb52e
 8009c90:	4293      	cmp	r3, r2
 8009c92:	dd21      	ble.n	8009cd8 <ModeSelect+0xa0>
		  {
		  	  *pMode += 1;
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	f993 3000 	ldrsb.w	r3, [r3]
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	3301      	adds	r3, #1
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	b25a      	sxtb	r2, r3
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	f993 3000 	ldrsb.w	r3, [r3]
 8009cac:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	da02      	bge.n	8009cba <ModeSelect+0x82>
		  	  {
		  		  *pMode = min;
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	79fa      	ldrb	r2, [r7, #7]
 8009cb8:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	f993 3000 	ldrsb.w	r3, [r3]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7ff fbf5 	bl	80094b0 <ChangeLED>
		  	  InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE_L);
 8009cc6:	f247 512f 	movw	r1, #29999	; 0x752f
 8009cca:	4823      	ldr	r0, [pc, #140]	; (8009d58 <ModeSelect+0x120>)
 8009ccc:	f7ff f8ac 	bl	8008e28 <InitPulse>
		  	  HAL_Delay(500);
 8009cd0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009cd4:	f001 fb5c 	bl	800b390 <HAL_Delay>

		  }
		  if(30000 -1 - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f243 522f 	movw	r2, #13615	; 0x352f
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	dc21      	bgt.n	8009d26 <ModeSelect+0xee>
		  {
		  	  *pMode -= 1;
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	f993 3000 	ldrsb.w	r3, [r3]
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	3b01      	subs	r3, #1
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	b25a      	sxtb	r2, r3
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	f993 3000 	ldrsb.w	r3, [r3]
 8009cfa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	dd02      	ble.n	8009d08 <ModeSelect+0xd0>
		  	  {
		  	  		  *pMode = max;
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	79ba      	ldrb	r2, [r7, #6]
 8009d06:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	f993 3000 	ldrsb.w	r3, [r3]
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f7ff fbce 	bl	80094b0 <ChangeLED>
		  	  InitPulse( (int *)&(TIM3->CNT), INITIAL_PULSE_L);
 8009d14:	f247 512f 	movw	r1, #29999	; 0x752f
 8009d18:	480f      	ldr	r0, [pc, #60]	; (8009d58 <ModeSelect+0x120>)
 8009d1a:	f7ff f885 	bl	8008e28 <InitPulse>
		  	  HAL_Delay(500);
 8009d1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009d22:	f001 fb35 	bl	800b390 <HAL_Delay>
	while(photo[SR]/**/ < 250/**/) //
 8009d26:	4b0d      	ldr	r3, [pc, #52]	; (8009d5c <ModeSelect+0x124>)
 8009d28:	edd3 7a01 	vldr	s15, [r3, #4]
 8009d2c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8009d68 <ModeSelect+0x130>
 8009d30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d38:	d498      	bmi.n	8009c6c <ModeSelect+0x34>
		  }
	}

	EmitterOFF();
 8009d3a:	f7ff f9cb 	bl	80090d4 <EmitterOFF>
	ADCStop();
 8009d3e:	f7ff f85b 	bl	8008df8 <ADCStop>
	HAL_TIM_Base_Stop_IT(&htim8);
 8009d42:	4804      	ldr	r0, [pc, #16]	; (8009d54 <ModeSelect+0x11c>)
 8009d44:	f003 fe29 	bl	800d99a <HAL_TIM_Base_Stop_IT>

	//
	EncoderStop();
 8009d48:	f7ff f9a6 	bl	8009098 <EncoderStop>

	//
}
 8009d4c:	bf00      	nop
 8009d4e:	3714      	adds	r7, #20
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd90      	pop	{r4, r7, pc}
 8009d54:	200004cc 	.word	0x200004cc
 8009d58:	40000424 	.word	0x40000424
 8009d5c:	20000400 	.word	0x20000400
 8009d60:	08012158 	.word	0x08012158
 8009d64:	40000400 	.word	0x40000400
 8009d68:	437a0000 	.word	0x437a0000

08009d6c <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8009d74:	1d39      	adds	r1, r7, #4
 8009d76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	4803      	ldr	r0, [pc, #12]	; (8009d8c <__io_putchar+0x20>)
 8009d7e:	f005 f94b 	bl	800f018 <HAL_UART_Transmit>
	return ch;
 8009d82:	687b      	ldr	r3, [r7, #4]
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	200006b4 	.word	0x200006b4

08009d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009d96:	f001 fa89 	bl	800b2ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009d9a:	f000 f85f 	bl	8009e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009d9e:	f000 fca9 	bl	800a6f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8009da2:	f000 fc7f 	bl	800a6a4 <MX_DMA_Init>
  MX_ADC1_Init();
 8009da6:	f000 f8c3 	bl	8009f30 <MX_ADC1_Init>
  MX_ADC2_Init();
 8009daa:	f000 f92f 	bl	800a00c <MX_ADC2_Init>
  MX_TIM3_Init();
 8009dae:	f000 fa89 	bl	800a2c4 <MX_TIM3_Init>
  MX_TIM2_Init();
 8009db2:	f000 fa11 	bl	800a1d8 <MX_TIM2_Init>
  MX_SPI3_Init();
 8009db6:	f000 f989 	bl	800a0cc <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8009dba:	f000 fc49 	bl	800a650 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8009dbe:	f000 fb29 	bl	800a414 <MX_TIM5_Init>
  MX_TIM4_Init();
 8009dc2:	f000 fad3 	bl	800a36c <MX_TIM4_Init>
  MX_TIM8_Init();
 8009dc6:	f000 fb9b 	bl	800a500 <MX_TIM8_Init>
  MX_TIM1_Init();
 8009dca:	f000 f9b5 	bl	800a138 <MX_TIM1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  ADCStart();
 8009dce:	f7fe fff3 	bl	8008db8 <ADCStart>
  HAL_Delay(500);
 8009dd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009dd6:	f001 fadb 	bl	800b390 <HAL_Delay>

  BatteryCheck( (int)adc1[2] );
 8009dda:	4b1d      	ldr	r3, [pc, #116]	; (8009e50 <main+0xc0>)
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7ff fef6 	bl	8009bd0 <BatteryCheck>

  int8_t mode=0;
 8009de4:	2300      	movs	r3, #0
 8009de6:	71fb      	strb	r3, [r7, #7]
  	  printf("mode : %d\r\n", mode);
 8009de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dec:	4619      	mov	r1, r3
 8009dee:	4819      	ldr	r0, [pc, #100]	; (8009e54 <main+0xc4>)
 8009df0:	f006 fa4a 	bl	8010288 <iprintf>
  ModeSelect( 0, 7, &mode);
 8009df4:	1dfb      	adds	r3, r7, #7
 8009df6:	461a      	mov	r2, r3
 8009df8:	2107      	movs	r1, #7
 8009dfa:	2000      	movs	r0, #0
 8009dfc:	f7ff ff1c 	bl	8009c38 <ModeSelect>
  Signal( mode );
 8009e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7ff fec5 	bl	8009b94 <Signal>
  	  printf("\r\n");
 8009e0a:	4813      	ldr	r0, [pc, #76]	; (8009e58 <main+0xc8>)
 8009e0c:	f006 fab0 	bl	8010370 <puts>

  while (1)
  {

	  switch( mode )
 8009e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e14:	2b07      	cmp	r3, #7
 8009e16:	d819      	bhi.n	8009e4c <main+0xbc>
 8009e18:	a201      	add	r2, pc, #4	; (adr r2, 8009e20 <main+0x90>)
 8009e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1e:	bf00      	nop
 8009e20:	08009e4d 	.word	0x08009e4d
 8009e24:	08009e4d 	.word	0x08009e4d
 8009e28:	08009e4d 	.word	0x08009e4d
 8009e2c:	08009e4d 	.word	0x08009e4d
 8009e30:	08009e4d 	.word	0x08009e4d
 8009e34:	08009e4d 	.word	0x08009e4d
 8009e38:	08009e41 	.word	0x08009e41
 8009e3c:	08009e47 	.word	0x08009e47
	  case 4:
		  break;
	  case 5:
		  break;
	  case 6:
		  Explore();
 8009e40:	f7ff fce4 	bl	800980c <Explore>
		  break;
 8009e44:	e003      	b.n	8009e4e <main+0xbe>
	  case 7:
		  WritingFree();
 8009e46:	f7ff fc6d 	bl	8009724 <WritingFree>
		  break;
 8009e4a:	e000      	b.n	8009e4e <main+0xbe>
	  default :
		  break;
 8009e4c:	bf00      	nop
	  switch( mode )
 8009e4e:	e7df      	b.n	8009e10 <main+0x80>
 8009e50:	200001f8 	.word	0x200001f8
 8009e54:	0801216c 	.word	0x0801216c
 8009e58:	08012178 	.word	0x08012178

08009e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b094      	sub	sp, #80	; 0x50
 8009e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009e62:	f107 0320 	add.w	r3, r7, #32
 8009e66:	2230      	movs	r2, #48	; 0x30
 8009e68:	2100      	movs	r1, #0
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f005 fda8 	bl	800f9c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009e70:	f107 030c 	add.w	r3, r7, #12
 8009e74:	2200      	movs	r2, #0
 8009e76:	601a      	str	r2, [r3, #0]
 8009e78:	605a      	str	r2, [r3, #4]
 8009e7a:	609a      	str	r2, [r3, #8]
 8009e7c:	60da      	str	r2, [r3, #12]
 8009e7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e80:	2300      	movs	r3, #0
 8009e82:	60bb      	str	r3, [r7, #8]
 8009e84:	4b28      	ldr	r3, [pc, #160]	; (8009f28 <SystemClock_Config+0xcc>)
 8009e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e88:	4a27      	ldr	r2, [pc, #156]	; (8009f28 <SystemClock_Config+0xcc>)
 8009e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8009e90:	4b25      	ldr	r3, [pc, #148]	; (8009f28 <SystemClock_Config+0xcc>)
 8009e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e98:	60bb      	str	r3, [r7, #8]
 8009e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	607b      	str	r3, [r7, #4]
 8009ea0:	4b22      	ldr	r3, [pc, #136]	; (8009f2c <SystemClock_Config+0xd0>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a21      	ldr	r2, [pc, #132]	; (8009f2c <SystemClock_Config+0xd0>)
 8009ea6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009eaa:	6013      	str	r3, [r2, #0]
 8009eac:	4b1f      	ldr	r3, [pc, #124]	; (8009f2c <SystemClock_Config+0xd0>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009eb4:	607b      	str	r3, [r7, #4]
 8009eb6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009ebc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ec0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009ec2:	2302      	movs	r3, #2
 8009ec4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009ec6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009eca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8009ecc:	2304      	movs	r3, #4
 8009ece:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8009ed0:	23a8      	movs	r3, #168	; 0xa8
 8009ed2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009ed8:	2304      	movs	r3, #4
 8009eda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009edc:	f107 0320 	add.w	r3, r7, #32
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f003 f845 	bl	800cf70 <HAL_RCC_OscConfig>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d001      	beq.n	8009ef0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009eec:	f000 fccc 	bl	800a888 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009ef0:	230f      	movs	r3, #15
 8009ef2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009ef4:	2302      	movs	r3, #2
 8009ef6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009efc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009f00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009f02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009f08:	f107 030c 	add.w	r3, r7, #12
 8009f0c:	2105      	movs	r1, #5
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f003 fa9e 	bl	800d450 <HAL_RCC_ClockConfig>
 8009f14:	4603      	mov	r3, r0
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d001      	beq.n	8009f1e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8009f1a:	f000 fcb5 	bl	800a888 <Error_Handler>
  }
}
 8009f1e:	bf00      	nop
 8009f20:	3750      	adds	r7, #80	; 0x50
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	40023800 	.word	0x40023800
 8009f2c:	40007000 	.word	0x40007000

08009f30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009f36:	463b      	mov	r3, r7
 8009f38:	2200      	movs	r2, #0
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	605a      	str	r2, [r3, #4]
 8009f3e:	609a      	str	r2, [r3, #8]
 8009f40:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8009f42:	4b2f      	ldr	r3, [pc, #188]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f44:	4a2f      	ldr	r2, [pc, #188]	; (800a004 <MX_ADC1_Init+0xd4>)
 8009f46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8009f48:	4b2d      	ldr	r3, [pc, #180]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009f4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009f50:	4b2b      	ldr	r3, [pc, #172]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8009f56:	4b2a      	ldr	r3, [pc, #168]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f58:	2201      	movs	r2, #1
 8009f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8009f5c:	4b28      	ldr	r3, [pc, #160]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f5e:	2201      	movs	r2, #1
 8009f60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009f62:	4b27      	ldr	r3, [pc, #156]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009f6a:	4b25      	ldr	r3, [pc, #148]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009f70:	4b23      	ldr	r3, [pc, #140]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f72:	4a25      	ldr	r2, [pc, #148]	; (800a008 <MX_ADC1_Init+0xd8>)
 8009f74:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009f76:	4b22      	ldr	r3, [pc, #136]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f78:	2200      	movs	r2, #0
 8009f7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8009f7c:	4b20      	ldr	r3, [pc, #128]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f7e:	2203      	movs	r2, #3
 8009f80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8009f82:	4b1f      	ldr	r3, [pc, #124]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f84:	2201      	movs	r2, #1
 8009f86:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009f8a:	4b1d      	ldr	r3, [pc, #116]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009f90:	481b      	ldr	r0, [pc, #108]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009f92:	f001 fa1f 	bl	800b3d4 <HAL_ADC_Init>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d001      	beq.n	8009fa0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8009f9c:	f000 fc74 	bl	800a888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8009fa0:	230a      	movs	r3, #10
 8009fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8009fa8:	2303      	movs	r3, #3
 8009faa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009fac:	463b      	mov	r3, r7
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4813      	ldr	r0, [pc, #76]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009fb2:	f001 fcf7 	bl	800b9a4 <HAL_ADC_ConfigChannel>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8009fbc:	f000 fc64 	bl	800a888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8009fc0:	230e      	movs	r3, #14
 8009fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8009fc4:	2302      	movs	r3, #2
 8009fc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009fc8:	463b      	mov	r3, r7
 8009fca:	4619      	mov	r1, r3
 8009fcc:	480c      	ldr	r0, [pc, #48]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009fce:	f001 fce9 	bl	800b9a4 <HAL_ADC_ConfigChannel>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d001      	beq.n	8009fdc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8009fd8:	f000 fc56 	bl	800a888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009fdc:	2309      	movs	r3, #9
 8009fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009fe4:	463b      	mov	r3, r7
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	4805      	ldr	r0, [pc, #20]	; (800a000 <MX_ADC1_Init+0xd0>)
 8009fea:	f001 fcdb 	bl	800b9a4 <HAL_ADC_ConfigChannel>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d001      	beq.n	8009ff8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8009ff4:	f000 fc48 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009ff8:	bf00      	nop
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	2000066c 	.word	0x2000066c
 800a004:	40012000 	.word	0x40012000
 800a008:	0f000001 	.word	0x0f000001

0800a00c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a012:	463b      	mov	r3, r7
 800a014:	2200      	movs	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	605a      	str	r2, [r3, #4]
 800a01a:	609a      	str	r2, [r3, #8]
 800a01c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800a01e:	4b28      	ldr	r3, [pc, #160]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a020:	4a28      	ldr	r2, [pc, #160]	; (800a0c4 <MX_ADC2_Init+0xb8>)
 800a022:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800a024:	4b26      	ldr	r3, [pc, #152]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a026:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a02a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800a02c:	4b24      	ldr	r3, [pc, #144]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a02e:	2200      	movs	r2, #0
 800a030:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800a032:	4b23      	ldr	r3, [pc, #140]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a034:	2201      	movs	r2, #1
 800a036:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800a038:	4b21      	ldr	r3, [pc, #132]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a03a:	2201      	movs	r2, #1
 800a03c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800a03e:	4b20      	ldr	r3, [pc, #128]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a040:	2200      	movs	r2, #0
 800a042:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a046:	4b1e      	ldr	r3, [pc, #120]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a048:	2200      	movs	r2, #0
 800a04a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a04c:	4b1c      	ldr	r3, [pc, #112]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a04e:	4a1e      	ldr	r2, [pc, #120]	; (800a0c8 <MX_ADC2_Init+0xbc>)
 800a050:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a052:	4b1b      	ldr	r3, [pc, #108]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a054:	2200      	movs	r2, #0
 800a056:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800a058:	4b19      	ldr	r3, [pc, #100]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a05a:	2202      	movs	r2, #2
 800a05c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800a05e:	4b18      	ldr	r3, [pc, #96]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a060:	2201      	movs	r2, #1
 800a062:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a066:	4b16      	ldr	r3, [pc, #88]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a068:	2201      	movs	r2, #1
 800a06a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800a06c:	4814      	ldr	r0, [pc, #80]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a06e:	f001 f9b1 	bl	800b3d4 <HAL_ADC_Init>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d001      	beq.n	800a07c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800a078:	f000 fc06 	bl	800a888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800a07c:	230b      	movs	r3, #11
 800a07e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800a080:	2301      	movs	r3, #1
 800a082:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800a084:	2303      	movs	r3, #3
 800a086:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a088:	463b      	mov	r3, r7
 800a08a:	4619      	mov	r1, r3
 800a08c:	480c      	ldr	r0, [pc, #48]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a08e:	f001 fc89 	bl	800b9a4 <HAL_ADC_ConfigChannel>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d001      	beq.n	800a09c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800a098:	f000 fbf6 	bl	800a888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800a09c:	230f      	movs	r3, #15
 800a09e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a0a4:	463b      	mov	r3, r7
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	4805      	ldr	r0, [pc, #20]	; (800a0c0 <MX_ADC2_Init+0xb4>)
 800a0aa:	f001 fc7b 	bl	800b9a4 <HAL_ADC_ConfigChannel>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d001      	beq.n	800a0b8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800a0b4:	f000 fbe8 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800a0b8:	bf00      	nop
 800a0ba:	3710      	adds	r7, #16
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}
 800a0c0:	2000054c 	.word	0x2000054c
 800a0c4:	40012100 	.word	0x40012100
 800a0c8:	0f000001 	.word	0x0f000001

0800a0cc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800a0d0:	4b17      	ldr	r3, [pc, #92]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0d2:	4a18      	ldr	r2, [pc, #96]	; (800a134 <MX_SPI3_Init+0x68>)
 800a0d4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a0d6:	4b16      	ldr	r3, [pc, #88]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a0dc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a0de:	4b14      	ldr	r3, [pc, #80]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800a0e4:	4b12      	ldr	r3, [pc, #72]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800a0ea:	4b11      	ldr	r3, [pc, #68]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0ec:	2202      	movs	r2, #2
 800a0ee:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a0f0:	4b0f      	ldr	r3, [pc, #60]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a0f6:	4b0e      	ldr	r3, [pc, #56]	; (800a130 <MX_SPI3_Init+0x64>)
 800a0f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0fc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800a0fe:	4b0c      	ldr	r3, [pc, #48]	; (800a130 <MX_SPI3_Init+0x64>)
 800a100:	2228      	movs	r2, #40	; 0x28
 800a102:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a104:	4b0a      	ldr	r3, [pc, #40]	; (800a130 <MX_SPI3_Init+0x64>)
 800a106:	2200      	movs	r2, #0
 800a108:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a10a:	4b09      	ldr	r3, [pc, #36]	; (800a130 <MX_SPI3_Init+0x64>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a110:	4b07      	ldr	r3, [pc, #28]	; (800a130 <MX_SPI3_Init+0x64>)
 800a112:	2200      	movs	r2, #0
 800a114:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800a116:	4b06      	ldr	r3, [pc, #24]	; (800a130 <MX_SPI3_Init+0x64>)
 800a118:	220a      	movs	r2, #10
 800a11a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a11c:	4804      	ldr	r0, [pc, #16]	; (800a130 <MX_SPI3_Init+0x64>)
 800a11e:	f003 fb89 	bl	800d834 <HAL_SPI_Init>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800a128:	f000 fbae 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a12c:	bf00      	nop
 800a12e:	bd80      	pop	{r7, pc}
 800a130:	20000614 	.word	0x20000614
 800a134:	40003c00 	.word	0x40003c00

0800a138 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a13e:	f107 0308 	add.w	r3, r7, #8
 800a142:	2200      	movs	r2, #0
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	605a      	str	r2, [r3, #4]
 800a148:	609a      	str	r2, [r3, #8]
 800a14a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a14c:	463b      	mov	r3, r7
 800a14e:	2200      	movs	r2, #0
 800a150:	601a      	str	r2, [r3, #0]
 800a152:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a154:	4b1e      	ldr	r3, [pc, #120]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a156:	4a1f      	ldr	r2, [pc, #124]	; (800a1d4 <MX_TIM1_Init+0x9c>)
 800a158:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800a15a:	4b1d      	ldr	r3, [pc, #116]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a15c:	22a7      	movs	r2, #167	; 0xa7
 800a15e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a160:	4b1b      	ldr	r3, [pc, #108]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a162:	2200      	movs	r2, #0
 800a164:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800a166:	4b1a      	ldr	r3, [pc, #104]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a168:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a16c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a16e:	4b18      	ldr	r3, [pc, #96]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a170:	2200      	movs	r2, #0
 800a172:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a174:	4b16      	ldr	r3, [pc, #88]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a176:	2200      	movs	r2, #0
 800a178:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a17a:	4b15      	ldr	r3, [pc, #84]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a180:	4813      	ldr	r0, [pc, #76]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a182:	f003 fbbb 	bl	800d8fc <HAL_TIM_Base_Init>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d001      	beq.n	800a190 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800a18c:	f000 fb7c 	bl	800a888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a196:	f107 0308 	add.w	r3, r7, #8
 800a19a:	4619      	mov	r1, r3
 800a19c:	480c      	ldr	r0, [pc, #48]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a19e:	f004 f92d 	bl	800e3fc <HAL_TIM_ConfigClockSource>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d001      	beq.n	800a1ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800a1a8:	f000 fb6e 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a1b4:	463b      	mov	r3, r7
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	4805      	ldr	r0, [pc, #20]	; (800a1d0 <MX_TIM1_Init+0x98>)
 800a1ba:	f004 fdd9 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d001      	beq.n	800a1c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800a1c4:	f000 fb60 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800a1c8:	bf00      	nop
 800a1ca:	3718      	adds	r7, #24
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	20000754 	.word	0x20000754
 800a1d4:	40010000 	.word	0x40010000

0800a1d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b08e      	sub	sp, #56	; 0x38
 800a1dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a1de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	605a      	str	r2, [r3, #4]
 800a1e8:	609a      	str	r2, [r3, #8]
 800a1ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a1ec:	f107 0320 	add.w	r3, r7, #32
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	601a      	str	r2, [r3, #0]
 800a1f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a1f6:	1d3b      	adds	r3, r7, #4
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	601a      	str	r2, [r3, #0]
 800a1fc:	605a      	str	r2, [r3, #4]
 800a1fe:	609a      	str	r2, [r3, #8]
 800a200:	60da      	str	r2, [r3, #12]
 800a202:	611a      	str	r2, [r3, #16]
 800a204:	615a      	str	r2, [r3, #20]
 800a206:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a208:	4b2d      	ldr	r3, [pc, #180]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a20a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a20e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800a210:	4b2b      	ldr	r3, [pc, #172]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a212:	2200      	movs	r2, #0
 800a214:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a216:	4b2a      	ldr	r3, [pc, #168]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a218:	2200      	movs	r2, #0
 800a21a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800a21c:	4b28      	ldr	r3, [pc, #160]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a21e:	f241 0267 	movw	r2, #4199	; 0x1067
 800a222:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a224:	4b26      	ldr	r3, [pc, #152]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a226:	2200      	movs	r2, #0
 800a228:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a22a:	4b25      	ldr	r3, [pc, #148]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a22c:	2200      	movs	r2, #0
 800a22e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a230:	4823      	ldr	r0, [pc, #140]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a232:	f003 fb63 	bl	800d8fc <HAL_TIM_Base_Init>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d001      	beq.n	800a240 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800a23c:	f000 fb24 	bl	800a888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a244:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a246:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a24a:	4619      	mov	r1, r3
 800a24c:	481c      	ldr	r0, [pc, #112]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a24e:	f004 f8d5 	bl	800e3fc <HAL_TIM_ConfigClockSource>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d001      	beq.n	800a25c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800a258:	f000 fb16 	bl	800a888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800a25c:	4818      	ldr	r0, [pc, #96]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a25e:	f003 fd1b 	bl	800dc98 <HAL_TIM_PWM_Init>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800a268:	f000 fb0e 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a26c:	2300      	movs	r3, #0
 800a26e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a270:	2300      	movs	r3, #0
 800a272:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a274:	f107 0320 	add.w	r3, r7, #32
 800a278:	4619      	mov	r1, r3
 800a27a:	4811      	ldr	r0, [pc, #68]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a27c:	f004 fd78 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d001      	beq.n	800a28a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800a286:	f000 faff 	bl	800a888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a28a:	2360      	movs	r3, #96	; 0x60
 800a28c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a292:	2300      	movs	r3, #0
 800a294:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a296:	2300      	movs	r3, #0
 800a298:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a29a:	1d3b      	adds	r3, r7, #4
 800a29c:	220c      	movs	r2, #12
 800a29e:	4619      	mov	r1, r3
 800a2a0:	4807      	ldr	r0, [pc, #28]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a2a2:	f003 ffe5 	bl	800e270 <HAL_TIM_PWM_ConfigChannel>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d001      	beq.n	800a2b0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800a2ac:	f000 faec 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800a2b0:	4803      	ldr	r0, [pc, #12]	; (800a2c0 <MX_TIM2_Init+0xe8>)
 800a2b2:	f000 fd89 	bl	800adc8 <HAL_TIM_MspPostInit>

}
 800a2b6:	bf00      	nop
 800a2b8:	3738      	adds	r7, #56	; 0x38
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	20000794 	.word	0x20000794

0800a2c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b08c      	sub	sp, #48	; 0x30
 800a2c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a2ca:	f107 030c 	add.w	r3, r7, #12
 800a2ce:	2224      	movs	r2, #36	; 0x24
 800a2d0:	2100      	movs	r1, #0
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f005 fb74 	bl	800f9c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a2d8:	1d3b      	adds	r3, r7, #4
 800a2da:	2200      	movs	r2, #0
 800a2dc:	601a      	str	r2, [r3, #0]
 800a2de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a2e0:	4b20      	ldr	r3, [pc, #128]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a2e2:	4a21      	ldr	r2, [pc, #132]	; (800a368 <MX_TIM3_Init+0xa4>)
 800a2e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a2e6:	4b1f      	ldr	r3, [pc, #124]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2ec:	4b1d      	ldr	r3, [pc, #116]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800a2f2:	4b1c      	ldr	r3, [pc, #112]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a2f4:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800a2f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a2fa:	4b1a      	ldr	r3, [pc, #104]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a300:	4b18      	ldr	r3, [pc, #96]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a302:	2200      	movs	r2, #0
 800a304:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a306:	2303      	movs	r3, #3
 800a308:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a30a:	2300      	movs	r3, #0
 800a30c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a30e:	2301      	movs	r3, #1
 800a310:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a312:	2300      	movs	r3, #0
 800a314:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a316:	2300      	movs	r3, #0
 800a318:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a31a:	2300      	movs	r3, #0
 800a31c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a31e:	2301      	movs	r3, #1
 800a320:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a322:	2300      	movs	r3, #0
 800a324:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800a326:	2300      	movs	r3, #0
 800a328:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800a32a:	f107 030c 	add.w	r3, r7, #12
 800a32e:	4619      	mov	r1, r3
 800a330:	480c      	ldr	r0, [pc, #48]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a332:	f003 fd25 	bl	800dd80 <HAL_TIM_Encoder_Init>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d001      	beq.n	800a340 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800a33c:	f000 faa4 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a340:	2300      	movs	r3, #0
 800a342:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a344:	2300      	movs	r3, #0
 800a346:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a348:	1d3b      	adds	r3, r7, #4
 800a34a:	4619      	mov	r1, r3
 800a34c:	4805      	ldr	r0, [pc, #20]	; (800a364 <MX_TIM3_Init+0xa0>)
 800a34e:	f004 fd0f 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800a358:	f000 fa96 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a35c:	bf00      	nop
 800a35e:	3730      	adds	r7, #48	; 0x30
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	200005d4 	.word	0x200005d4
 800a368:	40000400 	.word	0x40000400

0800a36c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b08c      	sub	sp, #48	; 0x30
 800a370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a372:	f107 030c 	add.w	r3, r7, #12
 800a376:	2224      	movs	r2, #36	; 0x24
 800a378:	2100      	movs	r1, #0
 800a37a:	4618      	mov	r0, r3
 800a37c:	f005 fb20 	bl	800f9c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a380:	1d3b      	adds	r3, r7, #4
 800a382:	2200      	movs	r2, #0
 800a384:	601a      	str	r2, [r3, #0]
 800a386:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a388:	4b20      	ldr	r3, [pc, #128]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a38a:	4a21      	ldr	r2, [pc, #132]	; (800a410 <MX_TIM4_Init+0xa4>)
 800a38c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800a38e:	4b1f      	ldr	r3, [pc, #124]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a390:	2200      	movs	r2, #0
 800a392:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a394:	4b1d      	ldr	r3, [pc, #116]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a396:	2200      	movs	r2, #0
 800a398:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800a39a:	4b1c      	ldr	r3, [pc, #112]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a39c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800a3a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a3a2:	4b1a      	ldr	r3, [pc, #104]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a3a8:	4b18      	ldr	r3, [pc, #96]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a3ae:	2303      	movs	r3, #3
 800a3b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800a3d2:	f107 030c 	add.w	r3, r7, #12
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	480c      	ldr	r0, [pc, #48]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a3da:	f003 fcd1 	bl	800dd80 <HAL_TIM_Encoder_Init>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d001      	beq.n	800a3e8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800a3e4:	f000 fa50 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a3f0:	1d3b      	adds	r3, r7, #4
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	4805      	ldr	r0, [pc, #20]	; (800a40c <MX_TIM4_Init+0xa0>)
 800a3f6:	f004 fcbb 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d001      	beq.n	800a404 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800a400:	f000 fa42 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800a404:	bf00      	nop
 800a406:	3730      	adds	r7, #48	; 0x30
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	2000050c 	.word	0x2000050c
 800a410:	40000800 	.word	0x40000800

0800a414 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b08e      	sub	sp, #56	; 0x38
 800a418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a41a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a41e:	2200      	movs	r2, #0
 800a420:	601a      	str	r2, [r3, #0]
 800a422:	605a      	str	r2, [r3, #4]
 800a424:	609a      	str	r2, [r3, #8]
 800a426:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a428:	f107 0320 	add.w	r3, r7, #32
 800a42c:	2200      	movs	r2, #0
 800a42e:	601a      	str	r2, [r3, #0]
 800a430:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a432:	1d3b      	adds	r3, r7, #4
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]
 800a438:	605a      	str	r2, [r3, #4]
 800a43a:	609a      	str	r2, [r3, #8]
 800a43c:	60da      	str	r2, [r3, #12]
 800a43e:	611a      	str	r2, [r3, #16]
 800a440:	615a      	str	r2, [r3, #20]
 800a442:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800a444:	4b2c      	ldr	r3, [pc, #176]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a446:	4a2d      	ldr	r2, [pc, #180]	; (800a4fc <MX_TIM5_Init+0xe8>)
 800a448:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800a44a:	4b2b      	ldr	r3, [pc, #172]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a44c:	2200      	movs	r2, #0
 800a44e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a450:	4b29      	ldr	r3, [pc, #164]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a452:	2200      	movs	r2, #0
 800a454:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800a456:	4b28      	ldr	r3, [pc, #160]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a458:	f241 0267 	movw	r2, #4199	; 0x1067
 800a45c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a45e:	4b26      	ldr	r3, [pc, #152]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a460:	2200      	movs	r2, #0
 800a462:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a464:	4b24      	ldr	r3, [pc, #144]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a466:	2200      	movs	r2, #0
 800a468:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800a46a:	4823      	ldr	r0, [pc, #140]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a46c:	f003 fa46 	bl	800d8fc <HAL_TIM_Base_Init>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d001      	beq.n	800a47a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800a476:	f000 fa07 	bl	800a888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a47a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a47e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800a480:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a484:	4619      	mov	r1, r3
 800a486:	481c      	ldr	r0, [pc, #112]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a488:	f003 ffb8 	bl	800e3fc <HAL_TIM_ConfigClockSource>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d001      	beq.n	800a496 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800a492:	f000 f9f9 	bl	800a888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800a496:	4818      	ldr	r0, [pc, #96]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a498:	f003 fbfe 	bl	800dc98 <HAL_TIM_PWM_Init>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800a4a2:	f000 f9f1 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800a4ae:	f107 0320 	add.w	r3, r7, #32
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	4810      	ldr	r0, [pc, #64]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a4b6:	f004 fc5b 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d001      	beq.n	800a4c4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800a4c0:	f000 f9e2 	bl	800a888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a4c4:	2360      	movs	r3, #96	; 0x60
 800a4c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a4d4:	1d3b      	adds	r3, r7, #4
 800a4d6:	2204      	movs	r2, #4
 800a4d8:	4619      	mov	r1, r3
 800a4da:	4807      	ldr	r0, [pc, #28]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a4dc:	f003 fec8 	bl	800e270 <HAL_TIM_PWM_ConfigChannel>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d001      	beq.n	800a4ea <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800a4e6:	f000 f9cf 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800a4ea:	4803      	ldr	r0, [pc, #12]	; (800a4f8 <MX_TIM5_Init+0xe4>)
 800a4ec:	f000 fc6c 	bl	800adc8 <HAL_TIM_MspPostInit>

}
 800a4f0:	bf00      	nop
 800a4f2:	3738      	adds	r7, #56	; 0x38
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	20000594 	.word	0x20000594
 800a4fc:	40000c00 	.word	0x40000c00

0800a500 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b096      	sub	sp, #88	; 0x58
 800a504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a506:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a50a:	2200      	movs	r2, #0
 800a50c:	601a      	str	r2, [r3, #0]
 800a50e:	605a      	str	r2, [r3, #4]
 800a510:	609a      	str	r2, [r3, #8]
 800a512:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a514:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a518:	2200      	movs	r2, #0
 800a51a:	601a      	str	r2, [r3, #0]
 800a51c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a51e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a522:	2200      	movs	r2, #0
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	605a      	str	r2, [r3, #4]
 800a528:	609a      	str	r2, [r3, #8]
 800a52a:	60da      	str	r2, [r3, #12]
 800a52c:	611a      	str	r2, [r3, #16]
 800a52e:	615a      	str	r2, [r3, #20]
 800a530:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a532:	1d3b      	adds	r3, r7, #4
 800a534:	2220      	movs	r2, #32
 800a536:	2100      	movs	r1, #0
 800a538:	4618      	mov	r0, r3
 800a53a:	f005 fa41 	bl	800f9c0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a53e:	4b42      	ldr	r3, [pc, #264]	; (800a648 <MX_TIM8_Init+0x148>)
 800a540:	4a42      	ldr	r2, [pc, #264]	; (800a64c <MX_TIM8_Init+0x14c>)
 800a542:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800a544:	4b40      	ldr	r3, [pc, #256]	; (800a648 <MX_TIM8_Init+0x148>)
 800a546:	22a7      	movs	r2, #167	; 0xa7
 800a548:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a54a:	4b3f      	ldr	r3, [pc, #252]	; (800a648 <MX_TIM8_Init+0x148>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800a550:	4b3d      	ldr	r3, [pc, #244]	; (800a648 <MX_TIM8_Init+0x148>)
 800a552:	2231      	movs	r2, #49	; 0x31
 800a554:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a556:	4b3c      	ldr	r3, [pc, #240]	; (800a648 <MX_TIM8_Init+0x148>)
 800a558:	2200      	movs	r2, #0
 800a55a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a55c:	4b3a      	ldr	r3, [pc, #232]	; (800a648 <MX_TIM8_Init+0x148>)
 800a55e:	2200      	movs	r2, #0
 800a560:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a562:	4b39      	ldr	r3, [pc, #228]	; (800a648 <MX_TIM8_Init+0x148>)
 800a564:	2280      	movs	r2, #128	; 0x80
 800a566:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a568:	4837      	ldr	r0, [pc, #220]	; (800a648 <MX_TIM8_Init+0x148>)
 800a56a:	f003 f9c7 	bl	800d8fc <HAL_TIM_Base_Init>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800a574:	f000 f988 	bl	800a888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a578:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a57c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a57e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a582:	4619      	mov	r1, r3
 800a584:	4830      	ldr	r0, [pc, #192]	; (800a648 <MX_TIM8_Init+0x148>)
 800a586:	f003 ff39 	bl	800e3fc <HAL_TIM_ConfigClockSource>
 800a58a:	4603      	mov	r3, r0
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d001      	beq.n	800a594 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800a590:	f000 f97a 	bl	800a888 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800a594:	482c      	ldr	r0, [pc, #176]	; (800a648 <MX_TIM8_Init+0x148>)
 800a596:	f003 fa2b 	bl	800d9f0 <HAL_TIM_OC_Init>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800a5a0:	f000 f972 	bl	800a888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a5ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	4825      	ldr	r0, [pc, #148]	; (800a648 <MX_TIM8_Init+0x148>)
 800a5b4:	f004 fbdc 	bl	800ed70 <HAL_TIMEx_MasterConfigSynchronization>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d001      	beq.n	800a5c2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800a5be:	f000 f963 	bl	800a888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800a5c2:	2330      	movs	r3, #48	; 0x30
 800a5c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800a5c6:	2318      	movs	r3, #24
 800a5c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a5de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	4818      	ldr	r0, [pc, #96]	; (800a648 <MX_TIM8_Init+0x148>)
 800a5e8:	f003 fde2 	bl	800e1b0 <HAL_TIM_OC_ConfigChannel>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d001      	beq.n	800a5f6 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800a5f2:	f000 f949 	bl	800a888 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800a5f6:	4b14      	ldr	r3, [pc, #80]	; (800a648 <MX_TIM8_Init+0x148>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	699a      	ldr	r2, [r3, #24]
 800a5fc:	4b12      	ldr	r3, [pc, #72]	; (800a648 <MX_TIM8_Init+0x148>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f042 0208 	orr.w	r2, r2, #8
 800a604:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a606:	2300      	movs	r3, #0
 800a608:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a60e:	2300      	movs	r3, #0
 800a610:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a612:	2300      	movs	r3, #0
 800a614:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a616:	2300      	movs	r3, #0
 800a618:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a61a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a61e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a620:	2300      	movs	r3, #0
 800a622:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a624:	1d3b      	adds	r3, r7, #4
 800a626:	4619      	mov	r1, r3
 800a628:	4807      	ldr	r0, [pc, #28]	; (800a648 <MX_TIM8_Init+0x148>)
 800a62a:	f004 fc1d 	bl	800ee68 <HAL_TIMEx_ConfigBreakDeadTime>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800a634:	f000 f928 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a638:	4803      	ldr	r0, [pc, #12]	; (800a648 <MX_TIM8_Init+0x148>)
 800a63a:	f000 fbc5 	bl	800adc8 <HAL_TIM_MspPostInit>

}
 800a63e:	bf00      	nop
 800a640:	3758      	adds	r7, #88	; 0x58
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop
 800a648:	200004cc 	.word	0x200004cc
 800a64c:	40010400 	.word	0x40010400

0800a650 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a654:	4b11      	ldr	r3, [pc, #68]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a656:	4a12      	ldr	r2, [pc, #72]	; (800a6a0 <MX_USART1_UART_Init+0x50>)
 800a658:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a65a:	4b10      	ldr	r3, [pc, #64]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a65c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a660:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a662:	4b0e      	ldr	r3, [pc, #56]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a664:	2200      	movs	r2, #0
 800a666:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a668:	4b0c      	ldr	r3, [pc, #48]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a66a:	2200      	movs	r2, #0
 800a66c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a66e:	4b0b      	ldr	r3, [pc, #44]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a670:	2200      	movs	r2, #0
 800a672:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a674:	4b09      	ldr	r3, [pc, #36]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a676:	220c      	movs	r2, #12
 800a678:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a67a:	4b08      	ldr	r3, [pc, #32]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a680:	4b06      	ldr	r3, [pc, #24]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a682:	2200      	movs	r2, #0
 800a684:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a686:	4805      	ldr	r0, [pc, #20]	; (800a69c <MX_USART1_UART_Init+0x4c>)
 800a688:	f004 fc79 	bl	800ef7e <HAL_UART_Init>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800a692:	f000 f8f9 	bl	800a888 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a696:	bf00      	nop
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	200006b4 	.word	0x200006b4
 800a6a0:	40011000 	.word	0x40011000

0800a6a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b082      	sub	sp, #8
 800a6a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	607b      	str	r3, [r7, #4]
 800a6ae:	4b10      	ldr	r3, [pc, #64]	; (800a6f0 <MX_DMA_Init+0x4c>)
 800a6b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6b2:	4a0f      	ldr	r2, [pc, #60]	; (800a6f0 <MX_DMA_Init+0x4c>)
 800a6b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a6b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a6ba:	4b0d      	ldr	r3, [pc, #52]	; (800a6f0 <MX_DMA_Init+0x4c>)
 800a6bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6c2:	607b      	str	r3, [r7, #4]
 800a6c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2100      	movs	r1, #0
 800a6ca:	2038      	movs	r0, #56	; 0x38
 800a6cc:	f001 fcef 	bl	800c0ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800a6d0:	2038      	movs	r0, #56	; 0x38
 800a6d2:	f001 fd08 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	2100      	movs	r1, #0
 800a6da:	203a      	movs	r0, #58	; 0x3a
 800a6dc:	f001 fce7 	bl	800c0ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800a6e0:	203a      	movs	r0, #58	; 0x3a
 800a6e2:	f001 fd00 	bl	800c0e6 <HAL_NVIC_EnableIRQ>

}
 800a6e6:	bf00      	nop
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	bf00      	nop
 800a6f0:	40023800 	.word	0x40023800

0800a6f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b08a      	sub	sp, #40	; 0x28
 800a6f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6fa:	f107 0314 	add.w	r3, r7, #20
 800a6fe:	2200      	movs	r2, #0
 800a700:	601a      	str	r2, [r3, #0]
 800a702:	605a      	str	r2, [r3, #4]
 800a704:	609a      	str	r2, [r3, #8]
 800a706:	60da      	str	r2, [r3, #12]
 800a708:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a70a:	2300      	movs	r3, #0
 800a70c:	613b      	str	r3, [r7, #16]
 800a70e:	4b59      	ldr	r3, [pc, #356]	; (800a874 <MX_GPIO_Init+0x180>)
 800a710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a712:	4a58      	ldr	r2, [pc, #352]	; (800a874 <MX_GPIO_Init+0x180>)
 800a714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a718:	6313      	str	r3, [r2, #48]	; 0x30
 800a71a:	4b56      	ldr	r3, [pc, #344]	; (800a874 <MX_GPIO_Init+0x180>)
 800a71c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a71e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a722:	613b      	str	r3, [r7, #16]
 800a724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a726:	2300      	movs	r3, #0
 800a728:	60fb      	str	r3, [r7, #12]
 800a72a:	4b52      	ldr	r3, [pc, #328]	; (800a874 <MX_GPIO_Init+0x180>)
 800a72c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72e:	4a51      	ldr	r2, [pc, #324]	; (800a874 <MX_GPIO_Init+0x180>)
 800a730:	f043 0304 	orr.w	r3, r3, #4
 800a734:	6313      	str	r3, [r2, #48]	; 0x30
 800a736:	4b4f      	ldr	r3, [pc, #316]	; (800a874 <MX_GPIO_Init+0x180>)
 800a738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a73a:	f003 0304 	and.w	r3, r3, #4
 800a73e:	60fb      	str	r3, [r7, #12]
 800a740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a742:	2300      	movs	r3, #0
 800a744:	60bb      	str	r3, [r7, #8]
 800a746:	4b4b      	ldr	r3, [pc, #300]	; (800a874 <MX_GPIO_Init+0x180>)
 800a748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a74a:	4a4a      	ldr	r2, [pc, #296]	; (800a874 <MX_GPIO_Init+0x180>)
 800a74c:	f043 0301 	orr.w	r3, r3, #1
 800a750:	6313      	str	r3, [r2, #48]	; 0x30
 800a752:	4b48      	ldr	r3, [pc, #288]	; (800a874 <MX_GPIO_Init+0x180>)
 800a754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a756:	f003 0301 	and.w	r3, r3, #1
 800a75a:	60bb      	str	r3, [r7, #8]
 800a75c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a75e:	2300      	movs	r3, #0
 800a760:	607b      	str	r3, [r7, #4]
 800a762:	4b44      	ldr	r3, [pc, #272]	; (800a874 <MX_GPIO_Init+0x180>)
 800a764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a766:	4a43      	ldr	r2, [pc, #268]	; (800a874 <MX_GPIO_Init+0x180>)
 800a768:	f043 0302 	orr.w	r3, r3, #2
 800a76c:	6313      	str	r3, [r2, #48]	; 0x30
 800a76e:	4b41      	ldr	r3, [pc, #260]	; (800a874 <MX_GPIO_Init+0x180>)
 800a770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a772:	f003 0302 	and.w	r3, r3, #2
 800a776:	607b      	str	r3, [r7, #4]
 800a778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a77a:	2300      	movs	r3, #0
 800a77c:	603b      	str	r3, [r7, #0]
 800a77e:	4b3d      	ldr	r3, [pc, #244]	; (800a874 <MX_GPIO_Init+0x180>)
 800a780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a782:	4a3c      	ldr	r2, [pc, #240]	; (800a874 <MX_GPIO_Init+0x180>)
 800a784:	f043 0308 	orr.w	r3, r3, #8
 800a788:	6313      	str	r3, [r2, #48]	; 0x30
 800a78a:	4b3a      	ldr	r3, [pc, #232]	; (800a874 <MX_GPIO_Init+0x180>)
 800a78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a78e:	f003 0308 	and.w	r3, r3, #8
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800a796:	2200      	movs	r2, #0
 800a798:	f44f 7141 	mov.w	r1, #772	; 0x304
 800a79c:	4836      	ldr	r0, [pc, #216]	; (800a878 <MX_GPIO_Init+0x184>)
 800a79e:	f002 fbcd 	bl	800cf3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2105      	movs	r1, #5
 800a7a6:	4835      	ldr	r0, [pc, #212]	; (800a87c <MX_GPIO_Init+0x188>)
 800a7a8:	f002 fbc8 	bl	800cf3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	2104      	movs	r1, #4
 800a7b0:	4833      	ldr	r0, [pc, #204]	; (800a880 <MX_GPIO_Init+0x18c>)
 800a7b2:	f002 fbc3 	bl	800cf3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a7bc:	4831      	ldr	r0, [pc, #196]	; (800a884 <MX_GPIO_Init+0x190>)
 800a7be:	f002 fbbd 	bl	800cf3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800a7c2:	f44f 7341 	mov.w	r3, #772	; 0x304
 800a7c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a7d4:	f107 0314 	add.w	r3, r7, #20
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4827      	ldr	r0, [pc, #156]	; (800a878 <MX_GPIO_Init+0x184>)
 800a7dc:	f002 fa14 	bl	800cc08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800a7e0:	2305      	movs	r3, #5
 800a7e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7f0:	f107 0314 	add.w	r3, r7, #20
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	4821      	ldr	r0, [pc, #132]	; (800a87c <MX_GPIO_Init+0x188>)
 800a7f8:	f002 fa06 	bl	800cc08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800a7fc:	f241 0304 	movw	r3, #4100	; 0x1004
 800a800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a802:	2300      	movs	r3, #0
 800a804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a806:	2300      	movs	r3, #0
 800a808:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a80a:	f107 0314 	add.w	r3, r7, #20
 800a80e:	4619      	mov	r1, r3
 800a810:	481c      	ldr	r0, [pc, #112]	; (800a884 <MX_GPIO_Init+0x190>)
 800a812:	f002 f9f9 	bl	800cc08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800a816:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a81a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a81c:	2300      	movs	r3, #0
 800a81e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a820:	2300      	movs	r3, #0
 800a822:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a824:	f107 0314 	add.w	r3, r7, #20
 800a828:	4619      	mov	r1, r3
 800a82a:	4814      	ldr	r0, [pc, #80]	; (800a87c <MX_GPIO_Init+0x188>)
 800a82c:	f002 f9ec 	bl	800cc08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a830:	2304      	movs	r3, #4
 800a832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a834:	2301      	movs	r3, #1
 800a836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a838:	2300      	movs	r3, #0
 800a83a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a83c:	2300      	movs	r3, #0
 800a83e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a840:	f107 0314 	add.w	r3, r7, #20
 800a844:	4619      	mov	r1, r3
 800a846:	480e      	ldr	r0, [pc, #56]	; (800a880 <MX_GPIO_Init+0x18c>)
 800a848:	f002 f9de 	bl	800cc08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a84c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a852:	2301      	movs	r3, #1
 800a854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a856:	2300      	movs	r3, #0
 800a858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a85a:	2300      	movs	r3, #0
 800a85c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a85e:	f107 0314 	add.w	r3, r7, #20
 800a862:	4619      	mov	r1, r3
 800a864:	4807      	ldr	r0, [pc, #28]	; (800a884 <MX_GPIO_Init+0x190>)
 800a866:	f002 f9cf 	bl	800cc08 <HAL_GPIO_Init>

}
 800a86a:	bf00      	nop
 800a86c:	3728      	adds	r7, #40	; 0x28
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop
 800a874:	40023800 	.word	0x40023800
 800a878:	40020800 	.word	0x40020800
 800a87c:	40020000 	.word	0x40020000
 800a880:	40020c00 	.word	0x40020c00
 800a884:	40020400 	.word	0x40020400

0800a888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a888:	b480      	push	{r7}
 800a88a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a88c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a88e:	e7fe      	b.n	800a88e <Error_Handler+0x6>

0800a890 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a896:	2300      	movs	r3, #0
 800a898:	607b      	str	r3, [r7, #4]
 800a89a:	4b13      	ldr	r3, [pc, #76]	; (800a8e8 <HAL_MspInit+0x58>)
 800a89c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a89e:	4a12      	ldr	r2, [pc, #72]	; (800a8e8 <HAL_MspInit+0x58>)
 800a8a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a8a4:	6453      	str	r3, [r2, #68]	; 0x44
 800a8a6:	4b10      	ldr	r3, [pc, #64]	; (800a8e8 <HAL_MspInit+0x58>)
 800a8a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8ae:	607b      	str	r3, [r7, #4]
 800a8b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	603b      	str	r3, [r7, #0]
 800a8b6:	4b0c      	ldr	r3, [pc, #48]	; (800a8e8 <HAL_MspInit+0x58>)
 800a8b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ba:	4a0b      	ldr	r2, [pc, #44]	; (800a8e8 <HAL_MspInit+0x58>)
 800a8bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8c0:	6413      	str	r3, [r2, #64]	; 0x40
 800a8c2:	4b09      	ldr	r3, [pc, #36]	; (800a8e8 <HAL_MspInit+0x58>)
 800a8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8ca:	603b      	str	r3, [r7, #0]
 800a8cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	2004      	movs	r0, #4
 800a8d4:	f001 fbeb 	bl	800c0ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800a8d8:	2004      	movs	r0, #4
 800a8da:	f001 fc04 	bl	800c0e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a8de:	bf00      	nop
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	40023800 	.word	0x40023800

0800a8ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b08c      	sub	sp, #48	; 0x30
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8f4:	f107 031c 	add.w	r3, r7, #28
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	601a      	str	r2, [r3, #0]
 800a8fc:	605a      	str	r2, [r3, #4]
 800a8fe:	609a      	str	r2, [r3, #8]
 800a900:	60da      	str	r2, [r3, #12]
 800a902:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	4a73      	ldr	r2, [pc, #460]	; (800aad8 <HAL_ADC_MspInit+0x1ec>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d17a      	bne.n	800aa04 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a90e:	2300      	movs	r3, #0
 800a910:	61bb      	str	r3, [r7, #24]
 800a912:	4b72      	ldr	r3, [pc, #456]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a916:	4a71      	ldr	r2, [pc, #452]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a91c:	6453      	str	r3, [r2, #68]	; 0x44
 800a91e:	4b6f      	ldr	r3, [pc, #444]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a926:	61bb      	str	r3, [r7, #24]
 800a928:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a92a:	2300      	movs	r3, #0
 800a92c:	617b      	str	r3, [r7, #20]
 800a92e:	4b6b      	ldr	r3, [pc, #428]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a932:	4a6a      	ldr	r2, [pc, #424]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a934:	f043 0304 	orr.w	r3, r3, #4
 800a938:	6313      	str	r3, [r2, #48]	; 0x30
 800a93a:	4b68      	ldr	r3, [pc, #416]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a93c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a93e:	f003 0304 	and.w	r3, r3, #4
 800a942:	617b      	str	r3, [r7, #20]
 800a944:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a946:	2300      	movs	r3, #0
 800a948:	613b      	str	r3, [r7, #16]
 800a94a:	4b64      	ldr	r3, [pc, #400]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a94c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a94e:	4a63      	ldr	r2, [pc, #396]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a950:	f043 0302 	orr.w	r3, r3, #2
 800a954:	6313      	str	r3, [r2, #48]	; 0x30
 800a956:	4b61      	ldr	r3, [pc, #388]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800a958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	613b      	str	r3, [r7, #16]
 800a960:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800a962:	2311      	movs	r3, #17
 800a964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a966:	2303      	movs	r3, #3
 800a968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a96a:	2300      	movs	r3, #0
 800a96c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a96e:	f107 031c 	add.w	r3, r7, #28
 800a972:	4619      	mov	r1, r3
 800a974:	485a      	ldr	r0, [pc, #360]	; (800aae0 <HAL_ADC_MspInit+0x1f4>)
 800a976:	f002 f947 	bl	800cc08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800a97a:	2302      	movs	r3, #2
 800a97c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a97e:	2303      	movs	r3, #3
 800a980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a982:	2300      	movs	r3, #0
 800a984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a986:	f107 031c 	add.w	r3, r7, #28
 800a98a:	4619      	mov	r1, r3
 800a98c:	4855      	ldr	r0, [pc, #340]	; (800aae4 <HAL_ADC_MspInit+0x1f8>)
 800a98e:	f002 f93b 	bl	800cc08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800a992:	4b55      	ldr	r3, [pc, #340]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a994:	4a55      	ldr	r2, [pc, #340]	; (800aaec <HAL_ADC_MspInit+0x200>)
 800a996:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800a998:	4b53      	ldr	r3, [pc, #332]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a99e:	4b52      	ldr	r3, [pc, #328]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a9a4:	4b50      	ldr	r3, [pc, #320]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a9aa:	4b4f      	ldr	r3, [pc, #316]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a9b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a9b2:	4b4d      	ldr	r3, [pc, #308]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a9b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a9ba:	4b4b      	ldr	r3, [pc, #300]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9bc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a9c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a9c2:	4b49      	ldr	r3, [pc, #292]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a9c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800a9ca:	4b47      	ldr	r3, [pc, #284]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a9d0:	4b45      	ldr	r3, [pc, #276]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a9d6:	4844      	ldr	r0, [pc, #272]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9d8:	f001 fba0 	bl	800c11c <HAL_DMA_Init>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d001      	beq.n	800a9e6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800a9e2:	f7ff ff51 	bl	800a888 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	4a3f      	ldr	r2, [pc, #252]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9ea:	639a      	str	r2, [r3, #56]	; 0x38
 800a9ec:	4a3e      	ldr	r2, [pc, #248]	; (800aae8 <HAL_ADC_MspInit+0x1fc>)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	2012      	movs	r0, #18
 800a9f8:	f001 fb59 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800a9fc:	2012      	movs	r0, #18
 800a9fe:	f001 fb72 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800aa02:	e065      	b.n	800aad0 <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a39      	ldr	r2, [pc, #228]	; (800aaf0 <HAL_ADC_MspInit+0x204>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d160      	bne.n	800aad0 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
 800aa12:	4b32      	ldr	r3, [pc, #200]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa16:	4a31      	ldr	r2, [pc, #196]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aa1c:	6453      	str	r3, [r2, #68]	; 0x44
 800aa1e:	4b2f      	ldr	r3, [pc, #188]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa26:	60fb      	str	r3, [r7, #12]
 800aa28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	60bb      	str	r3, [r7, #8]
 800aa2e:	4b2b      	ldr	r3, [pc, #172]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa32:	4a2a      	ldr	r2, [pc, #168]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa34:	f043 0304 	orr.w	r3, r3, #4
 800aa38:	6313      	str	r3, [r2, #48]	; 0x30
 800aa3a:	4b28      	ldr	r3, [pc, #160]	; (800aadc <HAL_ADC_MspInit+0x1f0>)
 800aa3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa3e:	f003 0304 	and.w	r3, r3, #4
 800aa42:	60bb      	str	r3, [r7, #8]
 800aa44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800aa46:	2322      	movs	r3, #34	; 0x22
 800aa48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aa52:	f107 031c 	add.w	r3, r7, #28
 800aa56:	4619      	mov	r1, r3
 800aa58:	4821      	ldr	r0, [pc, #132]	; (800aae0 <HAL_ADC_MspInit+0x1f4>)
 800aa5a:	f002 f8d5 	bl	800cc08 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800aa5e:	4b25      	ldr	r3, [pc, #148]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa60:	4a25      	ldr	r2, [pc, #148]	; (800aaf8 <HAL_ADC_MspInit+0x20c>)
 800aa62:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800aa64:	4b23      	ldr	r3, [pc, #140]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800aa6a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800aa6c:	4b21      	ldr	r3, [pc, #132]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa6e:	2200      	movs	r2, #0
 800aa70:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800aa72:	4b20      	ldr	r3, [pc, #128]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800aa78:	4b1e      	ldr	r3, [pc, #120]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aa7e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800aa80:	4b1c      	ldr	r3, [pc, #112]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa86:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800aa88:	4b1a      	ldr	r3, [pc, #104]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800aa8e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800aa90:	4b18      	ldr	r3, [pc, #96]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa92:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa96:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800aa98:	4b16      	ldr	r3, [pc, #88]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800aa9e:	4b15      	ldr	r3, [pc, #84]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800aaa4:	4813      	ldr	r0, [pc, #76]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aaa6:	f001 fb39 	bl	800c11c <HAL_DMA_Init>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d001      	beq.n	800aab4 <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800aab0:	f7ff feea 	bl	800a888 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	4a0f      	ldr	r2, [pc, #60]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aab8:	639a      	str	r2, [r3, #56]	; 0x38
 800aaba:	4a0e      	ldr	r2, [pc, #56]	; (800aaf4 <HAL_ADC_MspInit+0x208>)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800aac0:	2200      	movs	r2, #0
 800aac2:	2100      	movs	r1, #0
 800aac4:	2012      	movs	r0, #18
 800aac6:	f001 faf2 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800aaca:	2012      	movs	r0, #18
 800aacc:	f001 fb0b 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
}
 800aad0:	bf00      	nop
 800aad2:	3730      	adds	r7, #48	; 0x30
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	40012000 	.word	0x40012000
 800aadc:	40023800 	.word	0x40023800
 800aae0:	40020800 	.word	0x40020800
 800aae4:	40020400 	.word	0x40020400
 800aae8:	200006f4 	.word	0x200006f4
 800aaec:	40026410 	.word	0x40026410
 800aaf0:	40012100 	.word	0x40012100
 800aaf4:	200007d4 	.word	0x200007d4
 800aaf8:	40026440 	.word	0x40026440

0800aafc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b08a      	sub	sp, #40	; 0x28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab04:	f107 0314 	add.w	r3, r7, #20
 800ab08:	2200      	movs	r2, #0
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	605a      	str	r2, [r3, #4]
 800ab0e:	609a      	str	r2, [r3, #8]
 800ab10:	60da      	str	r2, [r3, #12]
 800ab12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a19      	ldr	r2, [pc, #100]	; (800ab80 <HAL_SPI_MspInit+0x84>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d12c      	bne.n	800ab78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ab1e:	2300      	movs	r3, #0
 800ab20:	613b      	str	r3, [r7, #16]
 800ab22:	4b18      	ldr	r3, [pc, #96]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab26:	4a17      	ldr	r2, [pc, #92]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab2c:	6413      	str	r3, [r2, #64]	; 0x40
 800ab2e:	4b15      	ldr	r3, [pc, #84]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab36:	613b      	str	r3, [r7, #16]
 800ab38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	60fb      	str	r3, [r7, #12]
 800ab3e:	4b11      	ldr	r3, [pc, #68]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab42:	4a10      	ldr	r2, [pc, #64]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab44:	f043 0304 	orr.w	r3, r3, #4
 800ab48:	6313      	str	r3, [r2, #48]	; 0x30
 800ab4a:	4b0e      	ldr	r3, [pc, #56]	; (800ab84 <HAL_SPI_MspInit+0x88>)
 800ab4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab4e:	f003 0304 	and.w	r3, r3, #4
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800ab56:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ab5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab5c:	2302      	movs	r3, #2
 800ab5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab60:	2300      	movs	r3, #0
 800ab62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab64:	2303      	movs	r3, #3
 800ab66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ab68:	2306      	movs	r3, #6
 800ab6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab6c:	f107 0314 	add.w	r3, r7, #20
 800ab70:	4619      	mov	r1, r3
 800ab72:	4805      	ldr	r0, [pc, #20]	; (800ab88 <HAL_SPI_MspInit+0x8c>)
 800ab74:	f002 f848 	bl	800cc08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ab78:	bf00      	nop
 800ab7a:	3728      	adds	r7, #40	; 0x28
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	40003c00 	.word	0x40003c00
 800ab84:	40023800 	.word	0x40023800
 800ab88:	40020800 	.word	0x40020800

0800ab8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b086      	sub	sp, #24
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a40      	ldr	r2, [pc, #256]	; (800ac9c <HAL_TIM_Base_MspInit+0x110>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d116      	bne.n	800abcc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ab9e:	2300      	movs	r3, #0
 800aba0:	617b      	str	r3, [r7, #20]
 800aba2:	4b3f      	ldr	r3, [pc, #252]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800aba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aba6:	4a3e      	ldr	r2, [pc, #248]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800aba8:	f043 0301 	orr.w	r3, r3, #1
 800abac:	6453      	str	r3, [r2, #68]	; 0x44
 800abae:	4b3c      	ldr	r3, [pc, #240]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800abb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abb2:	f003 0301 	and.w	r3, r3, #1
 800abb6:	617b      	str	r3, [r7, #20]
 800abb8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800abba:	2200      	movs	r2, #0
 800abbc:	2101      	movs	r1, #1
 800abbe:	2019      	movs	r0, #25
 800abc0:	f001 fa75 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800abc4:	2019      	movs	r0, #25
 800abc6:	f001 fa8e 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800abca:	e062      	b.n	800ac92 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abd4:	d116      	bne.n	800ac04 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800abd6:	2300      	movs	r3, #0
 800abd8:	613b      	str	r3, [r7, #16]
 800abda:	4b31      	ldr	r3, [pc, #196]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800abdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abde:	4a30      	ldr	r2, [pc, #192]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800abe0:	f043 0301 	orr.w	r3, r3, #1
 800abe4:	6413      	str	r3, [r2, #64]	; 0x40
 800abe6:	4b2e      	ldr	r3, [pc, #184]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800abe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abea:	f003 0301 	and.w	r3, r3, #1
 800abee:	613b      	str	r3, [r7, #16]
 800abf0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800abf2:	2200      	movs	r2, #0
 800abf4:	2100      	movs	r1, #0
 800abf6:	201c      	movs	r0, #28
 800abf8:	f001 fa59 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800abfc:	201c      	movs	r0, #28
 800abfe:	f001 fa72 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
}
 800ac02:	e046      	b.n	800ac92 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM5)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a26      	ldr	r2, [pc, #152]	; (800aca4 <HAL_TIM_Base_MspInit+0x118>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d116      	bne.n	800ac3c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ac0e:	2300      	movs	r3, #0
 800ac10:	60fb      	str	r3, [r7, #12]
 800ac12:	4b23      	ldr	r3, [pc, #140]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac16:	4a22      	ldr	r2, [pc, #136]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac18:	f043 0308 	orr.w	r3, r3, #8
 800ac1c:	6413      	str	r3, [r2, #64]	; 0x40
 800ac1e:	4b20      	ldr	r3, [pc, #128]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac22:	f003 0308 	and.w	r3, r3, #8
 800ac26:	60fb      	str	r3, [r7, #12]
 800ac28:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	2032      	movs	r0, #50	; 0x32
 800ac30:	f001 fa3d 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800ac34:	2032      	movs	r0, #50	; 0x32
 800ac36:	f001 fa56 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
}
 800ac3a:	e02a      	b.n	800ac92 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a19      	ldr	r2, [pc, #100]	; (800aca8 <HAL_TIM_Base_MspInit+0x11c>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d125      	bne.n	800ac92 <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800ac46:	2300      	movs	r3, #0
 800ac48:	60bb      	str	r3, [r7, #8]
 800ac4a:	4b15      	ldr	r3, [pc, #84]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac4e:	4a14      	ldr	r2, [pc, #80]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac50:	f043 0302 	orr.w	r3, r3, #2
 800ac54:	6453      	str	r3, [r2, #68]	; 0x44
 800ac56:	4b12      	ldr	r3, [pc, #72]	; (800aca0 <HAL_TIM_Base_MspInit+0x114>)
 800ac58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac5a:	f003 0302 	and.w	r3, r3, #2
 800ac5e:	60bb      	str	r3, [r7, #8]
 800ac60:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800ac62:	2200      	movs	r2, #0
 800ac64:	2102      	movs	r1, #2
 800ac66:	202c      	movs	r0, #44	; 0x2c
 800ac68:	f001 fa21 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800ac6c:	202c      	movs	r0, #44	; 0x2c
 800ac6e:	f001 fa3a 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800ac72:	2200      	movs	r2, #0
 800ac74:	2100      	movs	r1, #0
 800ac76:	202d      	movs	r0, #45	; 0x2d
 800ac78:	f001 fa19 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800ac7c:	202d      	movs	r0, #45	; 0x2d
 800ac7e:	f001 fa32 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800ac82:	2200      	movs	r2, #0
 800ac84:	2100      	movs	r1, #0
 800ac86:	202e      	movs	r0, #46	; 0x2e
 800ac88:	f001 fa11 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800ac8c:	202e      	movs	r0, #46	; 0x2e
 800ac8e:	f001 fa2a 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
}
 800ac92:	bf00      	nop
 800ac94:	3718      	adds	r7, #24
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	40010000 	.word	0x40010000
 800aca0:	40023800 	.word	0x40023800
 800aca4:	40000c00 	.word	0x40000c00
 800aca8:	40010400 	.word	0x40010400

0800acac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b08c      	sub	sp, #48	; 0x30
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800acb4:	f107 031c 	add.w	r3, r7, #28
 800acb8:	2200      	movs	r2, #0
 800acba:	601a      	str	r2, [r3, #0]
 800acbc:	605a      	str	r2, [r3, #4]
 800acbe:	609a      	str	r2, [r3, #8]
 800acc0:	60da      	str	r2, [r3, #12]
 800acc2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	4a3a      	ldr	r2, [pc, #232]	; (800adb4 <HAL_TIM_Encoder_MspInit+0x108>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d134      	bne.n	800ad38 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800acce:	2300      	movs	r3, #0
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	4b39      	ldr	r3, [pc, #228]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800acd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd6:	4a38      	ldr	r2, [pc, #224]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800acd8:	f043 0302 	orr.w	r3, r3, #2
 800acdc:	6413      	str	r3, [r2, #64]	; 0x40
 800acde:	4b36      	ldr	r3, [pc, #216]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ace0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ace2:	f003 0302 	and.w	r3, r3, #2
 800ace6:	61bb      	str	r3, [r7, #24]
 800ace8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800acea:	2300      	movs	r3, #0
 800acec:	617b      	str	r3, [r7, #20]
 800acee:	4b32      	ldr	r3, [pc, #200]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800acf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acf2:	4a31      	ldr	r2, [pc, #196]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800acf4:	f043 0301 	orr.w	r3, r3, #1
 800acf8:	6313      	str	r3, [r2, #48]	; 0x30
 800acfa:	4b2f      	ldr	r3, [pc, #188]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800acfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acfe:	f003 0301 	and.w	r3, r3, #1
 800ad02:	617b      	str	r3, [r7, #20]
 800ad04:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ad06:	23c0      	movs	r3, #192	; 0xc0
 800ad08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad0a:	2302      	movs	r3, #2
 800ad0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad12:	2300      	movs	r3, #0
 800ad14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800ad16:	2302      	movs	r3, #2
 800ad18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad1a:	f107 031c 	add.w	r3, r7, #28
 800ad1e:	4619      	mov	r1, r3
 800ad20:	4826      	ldr	r0, [pc, #152]	; (800adbc <HAL_TIM_Encoder_MspInit+0x110>)
 800ad22:	f001 ff71 	bl	800cc08 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800ad26:	2200      	movs	r2, #0
 800ad28:	2100      	movs	r1, #0
 800ad2a:	201d      	movs	r0, #29
 800ad2c:	f001 f9bf 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800ad30:	201d      	movs	r0, #29
 800ad32:	f001 f9d8 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800ad36:	e038      	b.n	800adaa <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a20      	ldr	r2, [pc, #128]	; (800adc0 <HAL_TIM_Encoder_MspInit+0x114>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d133      	bne.n	800adaa <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ad42:	2300      	movs	r3, #0
 800ad44:	613b      	str	r3, [r7, #16]
 800ad46:	4b1c      	ldr	r3, [pc, #112]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad4a:	4a1b      	ldr	r2, [pc, #108]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad4c:	f043 0304 	orr.w	r3, r3, #4
 800ad50:	6413      	str	r3, [r2, #64]	; 0x40
 800ad52:	4b19      	ldr	r3, [pc, #100]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad56:	f003 0304 	and.w	r3, r3, #4
 800ad5a:	613b      	str	r3, [r7, #16]
 800ad5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad5e:	2300      	movs	r3, #0
 800ad60:	60fb      	str	r3, [r7, #12]
 800ad62:	4b15      	ldr	r3, [pc, #84]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad66:	4a14      	ldr	r2, [pc, #80]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad68:	f043 0302 	orr.w	r3, r3, #2
 800ad6c:	6313      	str	r3, [r2, #48]	; 0x30
 800ad6e:	4b12      	ldr	r3, [pc, #72]	; (800adb8 <HAL_TIM_Encoder_MspInit+0x10c>)
 800ad70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad72:	f003 0302 	and.w	r3, r3, #2
 800ad76:	60fb      	str	r3, [r7, #12]
 800ad78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ad7a:	23c0      	movs	r3, #192	; 0xc0
 800ad7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad7e:	2302      	movs	r3, #2
 800ad80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad82:	2300      	movs	r3, #0
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad86:	2300      	movs	r3, #0
 800ad88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800ad8a:	2302      	movs	r3, #2
 800ad8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ad8e:	f107 031c 	add.w	r3, r7, #28
 800ad92:	4619      	mov	r1, r3
 800ad94:	480b      	ldr	r0, [pc, #44]	; (800adc4 <HAL_TIM_Encoder_MspInit+0x118>)
 800ad96:	f001 ff37 	bl	800cc08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	201e      	movs	r0, #30
 800ada0:	f001 f985 	bl	800c0ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800ada4:	201e      	movs	r0, #30
 800ada6:	f001 f99e 	bl	800c0e6 <HAL_NVIC_EnableIRQ>
}
 800adaa:	bf00      	nop
 800adac:	3730      	adds	r7, #48	; 0x30
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	40000400 	.word	0x40000400
 800adb8:	40023800 	.word	0x40023800
 800adbc:	40020000 	.word	0x40020000
 800adc0:	40000800 	.word	0x40000800
 800adc4:	40020400 	.word	0x40020400

0800adc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b08c      	sub	sp, #48	; 0x30
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800add0:	f107 031c 	add.w	r3, r7, #28
 800add4:	2200      	movs	r2, #0
 800add6:	601a      	str	r2, [r3, #0]
 800add8:	605a      	str	r2, [r3, #4]
 800adda:	609a      	str	r2, [r3, #8]
 800addc:	60da      	str	r2, [r3, #12]
 800adde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ade8:	d11e      	bne.n	800ae28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800adea:	2300      	movs	r3, #0
 800adec:	61bb      	str	r3, [r7, #24]
 800adee:	4b43      	ldr	r3, [pc, #268]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800adf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adf2:	4a42      	ldr	r2, [pc, #264]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800adf4:	f043 0301 	orr.w	r3, r3, #1
 800adf8:	6313      	str	r3, [r2, #48]	; 0x30
 800adfa:	4b40      	ldr	r3, [pc, #256]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800adfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adfe:	f003 0301 	and.w	r3, r3, #1
 800ae02:	61bb      	str	r3, [r7, #24]
 800ae04:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ae06:	2308      	movs	r3, #8
 800ae08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae0a:	2302      	movs	r3, #2
 800ae0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae12:	2303      	movs	r3, #3
 800ae14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ae16:	2301      	movs	r3, #1
 800ae18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae1a:	f107 031c 	add.w	r3, r7, #28
 800ae1e:	4619      	mov	r1, r3
 800ae20:	4837      	ldr	r0, [pc, #220]	; (800af00 <HAL_TIM_MspPostInit+0x138>)
 800ae22:	f001 fef1 	bl	800cc08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800ae26:	e064      	b.n	800aef2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a35      	ldr	r2, [pc, #212]	; (800af04 <HAL_TIM_MspPostInit+0x13c>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d11e      	bne.n	800ae70 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae32:	2300      	movs	r3, #0
 800ae34:	617b      	str	r3, [r7, #20]
 800ae36:	4b31      	ldr	r3, [pc, #196]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae3a:	4a30      	ldr	r2, [pc, #192]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae3c:	f043 0301 	orr.w	r3, r3, #1
 800ae40:	6313      	str	r3, [r2, #48]	; 0x30
 800ae42:	4b2e      	ldr	r3, [pc, #184]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae46:	f003 0301 	and.w	r3, r3, #1
 800ae4a:	617b      	str	r3, [r7, #20]
 800ae4c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ae4e:	2302      	movs	r3, #2
 800ae50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae52:	2302      	movs	r3, #2
 800ae54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae56:	2300      	movs	r3, #0
 800ae58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800ae5e:	2302      	movs	r3, #2
 800ae60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae62:	f107 031c 	add.w	r3, r7, #28
 800ae66:	4619      	mov	r1, r3
 800ae68:	4825      	ldr	r0, [pc, #148]	; (800af00 <HAL_TIM_MspPostInit+0x138>)
 800ae6a:	f001 fecd 	bl	800cc08 <HAL_GPIO_Init>
}
 800ae6e:	e040      	b.n	800aef2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a24      	ldr	r2, [pc, #144]	; (800af08 <HAL_TIM_MspPostInit+0x140>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d13b      	bne.n	800aef2 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	613b      	str	r3, [r7, #16]
 800ae7e:	4b1f      	ldr	r3, [pc, #124]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae82:	4a1e      	ldr	r2, [pc, #120]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae84:	f043 0301 	orr.w	r3, r3, #1
 800ae88:	6313      	str	r3, [r2, #48]	; 0x30
 800ae8a:	4b1c      	ldr	r3, [pc, #112]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae8e:	f003 0301 	and.w	r3, r3, #1
 800ae92:	613b      	str	r3, [r7, #16]
 800ae94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ae96:	2300      	movs	r3, #0
 800ae98:	60fb      	str	r3, [r7, #12]
 800ae9a:	4b18      	ldr	r3, [pc, #96]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800ae9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae9e:	4a17      	ldr	r2, [pc, #92]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800aea0:	f043 0304 	orr.w	r3, r3, #4
 800aea4:	6313      	str	r3, [r2, #48]	; 0x30
 800aea6:	4b15      	ldr	r3, [pc, #84]	; (800aefc <HAL_TIM_MspPostInit+0x134>)
 800aea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeaa:	f003 0304 	and.w	r3, r3, #4
 800aeae:	60fb      	str	r3, [r7, #12]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800aeb2:	2320      	movs	r3, #32
 800aeb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aebe:	2300      	movs	r3, #0
 800aec0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800aec2:	2303      	movs	r3, #3
 800aec4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aec6:	f107 031c 	add.w	r3, r7, #28
 800aeca:	4619      	mov	r1, r3
 800aecc:	480c      	ldr	r0, [pc, #48]	; (800af00 <HAL_TIM_MspPostInit+0x138>)
 800aece:	f001 fe9b 	bl	800cc08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800aed2:	2340      	movs	r3, #64	; 0x40
 800aed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aed6:	2302      	movs	r3, #2
 800aed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeda:	2300      	movs	r3, #0
 800aedc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aede:	2300      	movs	r3, #0
 800aee0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800aee2:	2303      	movs	r3, #3
 800aee4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aee6:	f107 031c 	add.w	r3, r7, #28
 800aeea:	4619      	mov	r1, r3
 800aeec:	4807      	ldr	r0, [pc, #28]	; (800af0c <HAL_TIM_MspPostInit+0x144>)
 800aeee:	f001 fe8b 	bl	800cc08 <HAL_GPIO_Init>
}
 800aef2:	bf00      	nop
 800aef4:	3730      	adds	r7, #48	; 0x30
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	40023800 	.word	0x40023800
 800af00:	40020000 	.word	0x40020000
 800af04:	40000c00 	.word	0x40000c00
 800af08:	40010400 	.word	0x40010400
 800af0c:	40020800 	.word	0x40020800

0800af10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b08a      	sub	sp, #40	; 0x28
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af18:	f107 0314 	add.w	r3, r7, #20
 800af1c:	2200      	movs	r2, #0
 800af1e:	601a      	str	r2, [r3, #0]
 800af20:	605a      	str	r2, [r3, #4]
 800af22:	609a      	str	r2, [r3, #8]
 800af24:	60da      	str	r2, [r3, #12]
 800af26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a19      	ldr	r2, [pc, #100]	; (800af94 <HAL_UART_MspInit+0x84>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d12c      	bne.n	800af8c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800af32:	2300      	movs	r3, #0
 800af34:	613b      	str	r3, [r7, #16]
 800af36:	4b18      	ldr	r3, [pc, #96]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af3a:	4a17      	ldr	r2, [pc, #92]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af3c:	f043 0310 	orr.w	r3, r3, #16
 800af40:	6453      	str	r3, [r2, #68]	; 0x44
 800af42:	4b15      	ldr	r3, [pc, #84]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af46:	f003 0310 	and.w	r3, r3, #16
 800af4a:	613b      	str	r3, [r7, #16]
 800af4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af4e:	2300      	movs	r3, #0
 800af50:	60fb      	str	r3, [r7, #12]
 800af52:	4b11      	ldr	r3, [pc, #68]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af56:	4a10      	ldr	r2, [pc, #64]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af58:	f043 0301 	orr.w	r3, r3, #1
 800af5c:	6313      	str	r3, [r2, #48]	; 0x30
 800af5e:	4b0e      	ldr	r3, [pc, #56]	; (800af98 <HAL_UART_MspInit+0x88>)
 800af60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	60fb      	str	r3, [r7, #12]
 800af68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800af6a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800af6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af70:	2302      	movs	r3, #2
 800af72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af74:	2300      	movs	r3, #0
 800af76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af78:	2303      	movs	r3, #3
 800af7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800af7c:	2307      	movs	r3, #7
 800af7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af80:	f107 0314 	add.w	r3, r7, #20
 800af84:	4619      	mov	r1, r3
 800af86:	4805      	ldr	r0, [pc, #20]	; (800af9c <HAL_UART_MspInit+0x8c>)
 800af88:	f001 fe3e 	bl	800cc08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800af8c:	bf00      	nop
 800af8e:	3728      	adds	r7, #40	; 0x28
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}
 800af94:	40011000 	.word	0x40011000
 800af98:	40023800 	.word	0x40023800
 800af9c:	40020000 	.word	0x40020000

0800afa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800afa0:	b480      	push	{r7}
 800afa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800afa4:	e7fe      	b.n	800afa4 <NMI_Handler+0x4>

0800afa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800afa6:	b480      	push	{r7}
 800afa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800afaa:	e7fe      	b.n	800afaa <HardFault_Handler+0x4>

0800afac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800afac:	b480      	push	{r7}
 800afae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800afb0:	e7fe      	b.n	800afb0 <MemManage_Handler+0x4>

0800afb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800afb2:	b480      	push	{r7}
 800afb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800afb6:	e7fe      	b.n	800afb6 <BusFault_Handler+0x4>

0800afb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800afb8:	b480      	push	{r7}
 800afba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800afbc:	e7fe      	b.n	800afbc <UsageFault_Handler+0x4>

0800afbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800afbe:	b480      	push	{r7}
 800afc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800afc2:	bf00      	nop
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800afcc:	b480      	push	{r7}
 800afce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800afd0:	bf00      	nop
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr

0800afda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800afda:	b480      	push	{r7}
 800afdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800afde:	bf00      	nop
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr

0800afe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800afec:	f000 f9b0 	bl	800b350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800aff0:	bf00      	nop
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800aff8:	f001 fc6e 	bl	800c8d8 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800affc:	bf00      	nop
 800affe:	bd80      	pop	{r7, pc}

0800b000 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800b004:	4803      	ldr	r0, [pc, #12]	; (800b014 <ADC_IRQHandler+0x14>)
 800b006:	f000 fa28 	bl	800b45a <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800b00a:	4803      	ldr	r0, [pc, #12]	; (800b018 <ADC_IRQHandler+0x18>)
 800b00c:	f000 fa25 	bl	800b45a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800b010:	bf00      	nop
 800b012:	bd80      	pop	{r7, pc}
 800b014:	2000066c 	.word	0x2000066c
 800b018:	2000054c 	.word	0x2000054c

0800b01c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800b020:	4802      	ldr	r0, [pc, #8]	; (800b02c <TIM1_UP_TIM10_IRQHandler+0x10>)
 800b022:	f002 ffbd 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800b026:	bf00      	nop
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	20000754 	.word	0x20000754

0800b030 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800b034:	4802      	ldr	r0, [pc, #8]	; (800b040 <TIM2_IRQHandler+0x10>)
 800b036:	f002 ffb3 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800b03a:	bf00      	nop
 800b03c:	bd80      	pop	{r7, pc}
 800b03e:	bf00      	nop
 800b040:	20000794 	.word	0x20000794

0800b044 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800b048:	4802      	ldr	r0, [pc, #8]	; (800b054 <TIM3_IRQHandler+0x10>)
 800b04a:	f002 ffa9 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800b04e:	bf00      	nop
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	200005d4 	.word	0x200005d4

0800b058 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800b05c:	4802      	ldr	r0, [pc, #8]	; (800b068 <TIM4_IRQHandler+0x10>)
 800b05e:	f002 ff9f 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800b062:	bf00      	nop
 800b064:	bd80      	pop	{r7, pc}
 800b066:	bf00      	nop
 800b068:	2000050c 	.word	0x2000050c

0800b06c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800b070:	4802      	ldr	r0, [pc, #8]	; (800b07c <TIM8_UP_TIM13_IRQHandler+0x10>)
 800b072:	f002 ff95 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800b076:	bf00      	nop
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	200004cc 	.word	0x200004cc

0800b080 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800b084:	4802      	ldr	r0, [pc, #8]	; (800b090 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800b086:	f002 ff8b 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800b08a:	bf00      	nop
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop
 800b090:	200004cc 	.word	0x200004cc

0800b094 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800b098:	4802      	ldr	r0, [pc, #8]	; (800b0a4 <TIM8_CC_IRQHandler+0x10>)
 800b09a:	f002 ff81 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800b09e:	bf00      	nop
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	200004cc 	.word	0x200004cc

0800b0a8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800b0ac:	4802      	ldr	r0, [pc, #8]	; (800b0b8 <TIM5_IRQHandler+0x10>)
 800b0ae:	f002 ff77 	bl	800dfa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800b0b2:	bf00      	nop
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20000594 	.word	0x20000594

0800b0bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800b0c0:	4802      	ldr	r0, [pc, #8]	; (800b0cc <DMA2_Stream0_IRQHandler+0x10>)
 800b0c2:	f001 f9a1 	bl	800c408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800b0c6:	bf00      	nop
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	200006f4 	.word	0x200006f4

0800b0d0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800b0d4:	4802      	ldr	r0, [pc, #8]	; (800b0e0 <DMA2_Stream2_IRQHandler+0x10>)
 800b0d6:	f001 f997 	bl	800c408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800b0da:	bf00      	nop
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	bf00      	nop
 800b0e0:	200007d4 	.word	0x200007d4

0800b0e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b086      	sub	sp, #24
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	617b      	str	r3, [r7, #20]
 800b0f4:	e00a      	b.n	800b10c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b0f6:	f3af 8000 	nop.w
 800b0fa:	4601      	mov	r1, r0
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	1c5a      	adds	r2, r3, #1
 800b100:	60ba      	str	r2, [r7, #8]
 800b102:	b2ca      	uxtb	r2, r1
 800b104:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	3301      	adds	r3, #1
 800b10a:	617b      	str	r3, [r7, #20]
 800b10c:	697a      	ldr	r2, [r7, #20]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	429a      	cmp	r2, r3
 800b112:	dbf0      	blt.n	800b0f6 <_read+0x12>
	}

return len;
 800b114:	687b      	ldr	r3, [r7, #4]
}
 800b116:	4618      	mov	r0, r3
 800b118:	3718      	adds	r7, #24
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}

0800b11e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b11e:	b580      	push	{r7, lr}
 800b120:	b086      	sub	sp, #24
 800b122:	af00      	add	r7, sp, #0
 800b124:	60f8      	str	r0, [r7, #12]
 800b126:	60b9      	str	r1, [r7, #8]
 800b128:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b12a:	2300      	movs	r3, #0
 800b12c:	617b      	str	r3, [r7, #20]
 800b12e:	e009      	b.n	800b144 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	1c5a      	adds	r2, r3, #1
 800b134:	60ba      	str	r2, [r7, #8]
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	4618      	mov	r0, r3
 800b13a:	f7fe fe17 	bl	8009d6c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	3301      	adds	r3, #1
 800b142:	617b      	str	r3, [r7, #20]
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	429a      	cmp	r2, r3
 800b14a:	dbf1      	blt.n	800b130 <_write+0x12>
	}
	return len;
 800b14c:	687b      	ldr	r3, [r7, #4]
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3718      	adds	r7, #24
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <_close>:

int _close(int file)
{
 800b156:	b480      	push	{r7}
 800b158:	b083      	sub	sp, #12
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
	return -1;
 800b15e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b162:	4618      	mov	r0, r3
 800b164:	370c      	adds	r7, #12
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr

0800b16e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b16e:	b480      	push	{r7}
 800b170:	b083      	sub	sp, #12
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
 800b176:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b17e:	605a      	str	r2, [r3, #4]
	return 0;
 800b180:	2300      	movs	r3, #0
}
 800b182:	4618      	mov	r0, r3
 800b184:	370c      	adds	r7, #12
 800b186:	46bd      	mov	sp, r7
 800b188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18c:	4770      	bx	lr

0800b18e <_isatty>:

int _isatty(int file)
{
 800b18e:	b480      	push	{r7}
 800b190:	b083      	sub	sp, #12
 800b192:	af00      	add	r7, sp, #0
 800b194:	6078      	str	r0, [r7, #4]
	return 1;
 800b196:	2301      	movs	r3, #1
}
 800b198:	4618      	mov	r0, r3
 800b19a:	370c      	adds	r7, #12
 800b19c:	46bd      	mov	sp, r7
 800b19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a2:	4770      	bx	lr

0800b1a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b085      	sub	sp, #20
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	60b9      	str	r1, [r7, #8]
 800b1ae:	607a      	str	r2, [r7, #4]
	return 0;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3714      	adds	r7, #20
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr
	...

0800b1c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b1c8:	4a14      	ldr	r2, [pc, #80]	; (800b21c <_sbrk+0x5c>)
 800b1ca:	4b15      	ldr	r3, [pc, #84]	; (800b220 <_sbrk+0x60>)
 800b1cc:	1ad3      	subs	r3, r2, r3
 800b1ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b1d4:	4b13      	ldr	r3, [pc, #76]	; (800b224 <_sbrk+0x64>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d102      	bne.n	800b1e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b1dc:	4b11      	ldr	r3, [pc, #68]	; (800b224 <_sbrk+0x64>)
 800b1de:	4a12      	ldr	r2, [pc, #72]	; (800b228 <_sbrk+0x68>)
 800b1e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b1e2:	4b10      	ldr	r3, [pc, #64]	; (800b224 <_sbrk+0x64>)
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	693a      	ldr	r2, [r7, #16]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d207      	bcs.n	800b200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b1f0:	f004 fbbc 	bl	800f96c <__errno>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	230c      	movs	r3, #12
 800b1f8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800b1fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b1fe:	e009      	b.n	800b214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b200:	4b08      	ldr	r3, [pc, #32]	; (800b224 <_sbrk+0x64>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b206:	4b07      	ldr	r3, [pc, #28]	; (800b224 <_sbrk+0x64>)
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4413      	add	r3, r2
 800b20e:	4a05      	ldr	r2, [pc, #20]	; (800b224 <_sbrk+0x64>)
 800b210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b212:	68fb      	ldr	r3, [r7, #12]
}
 800b214:	4618      	mov	r0, r3
 800b216:	3718      	adds	r7, #24
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	20020000 	.word	0x20020000
 800b220:	00000400 	.word	0x00000400
 800b224:	200003e0 	.word	0x200003e0
 800b228:	20000860 	.word	0x20000860

0800b22c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b22c:	b480      	push	{r7}
 800b22e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b230:	4b08      	ldr	r3, [pc, #32]	; (800b254 <SystemInit+0x28>)
 800b232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b236:	4a07      	ldr	r2, [pc, #28]	; (800b254 <SystemInit+0x28>)
 800b238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b23c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b240:	4b04      	ldr	r3, [pc, #16]	; (800b254 <SystemInit+0x28>)
 800b242:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b246:	609a      	str	r2, [r3, #8]
#endif
}
 800b248:	bf00      	nop
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop
 800b254:	e000ed00 	.word	0xe000ed00

0800b258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b258:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b290 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b25c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b25e:	e003      	b.n	800b268 <LoopCopyDataInit>

0800b260 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b260:	4b0c      	ldr	r3, [pc, #48]	; (800b294 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b262:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b264:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b266:	3104      	adds	r1, #4

0800b268 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b268:	480b      	ldr	r0, [pc, #44]	; (800b298 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b26a:	4b0c      	ldr	r3, [pc, #48]	; (800b29c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b26c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b26e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b270:	d3f6      	bcc.n	800b260 <CopyDataInit>
  ldr  r2, =_sbss
 800b272:	4a0b      	ldr	r2, [pc, #44]	; (800b2a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b274:	e002      	b.n	800b27c <LoopFillZerobss>

0800b276 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b276:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b278:	f842 3b04 	str.w	r3, [r2], #4

0800b27c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b27c:	4b09      	ldr	r3, [pc, #36]	; (800b2a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b27e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b280:	d3f9      	bcc.n	800b276 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b282:	f7ff ffd3 	bl	800b22c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b286:	f004 fb77 	bl	800f978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b28a:	f7fe fd81 	bl	8009d90 <main>
  bx  lr    
 800b28e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b290:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b294:	08012470 	.word	0x08012470
  ldr  r0, =_sdata
 800b298:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b29c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800b2a0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 800b2a4:	20000860 	.word	0x20000860

0800b2a8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b2a8:	e7fe      	b.n	800b2a8 <CAN1_RX0_IRQHandler>
	...

0800b2ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b2b0:	4b0e      	ldr	r3, [pc, #56]	; (800b2ec <HAL_Init+0x40>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a0d      	ldr	r2, [pc, #52]	; (800b2ec <HAL_Init+0x40>)
 800b2b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b2ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b2bc:	4b0b      	ldr	r3, [pc, #44]	; (800b2ec <HAL_Init+0x40>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	4a0a      	ldr	r2, [pc, #40]	; (800b2ec <HAL_Init+0x40>)
 800b2c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b2c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b2c8:	4b08      	ldr	r3, [pc, #32]	; (800b2ec <HAL_Init+0x40>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a07      	ldr	r2, [pc, #28]	; (800b2ec <HAL_Init+0x40>)
 800b2ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b2d4:	2003      	movs	r0, #3
 800b2d6:	f000 fedf 	bl	800c098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b2da:	2000      	movs	r0, #0
 800b2dc:	f000 f808 	bl	800b2f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b2e0:	f7ff fad6 	bl	800a890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	bf00      	nop
 800b2ec:	40023c00 	.word	0x40023c00

0800b2f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b082      	sub	sp, #8
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800b2f8:	4b12      	ldr	r3, [pc, #72]	; (800b344 <HAL_InitTick+0x54>)
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	4b12      	ldr	r3, [pc, #72]	; (800b348 <HAL_InitTick+0x58>)
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	4619      	mov	r1, r3
 800b302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b306:	fbb3 f3f1 	udiv	r3, r3, r1
 800b30a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b30e:	4618      	mov	r0, r3
 800b310:	f000 fef7 	bl	800c102 <HAL_SYSTICK_Config>
 800b314:	4603      	mov	r3, r0
 800b316:	2b00      	cmp	r3, #0
 800b318:	d001      	beq.n	800b31e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800b31a:	2301      	movs	r3, #1
 800b31c:	e00e      	b.n	800b33c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2b0f      	cmp	r3, #15
 800b322:	d80a      	bhi.n	800b33a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b324:	2200      	movs	r2, #0
 800b326:	6879      	ldr	r1, [r7, #4]
 800b328:	f04f 30ff 	mov.w	r0, #4294967295
 800b32c:	f000 febf 	bl	800c0ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800b330:	4a06      	ldr	r2, [pc, #24]	; (800b34c <HAL_InitTick+0x5c>)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800b336:	2300      	movs	r3, #0
 800b338:	e000      	b.n	800b33c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3708      	adds	r7, #8
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	20000000 	.word	0x20000000
 800b348:	20000008 	.word	0x20000008
 800b34c:	20000004 	.word	0x20000004

0800b350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b350:	b480      	push	{r7}
 800b352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b354:	4b06      	ldr	r3, [pc, #24]	; (800b370 <HAL_IncTick+0x20>)
 800b356:	781b      	ldrb	r3, [r3, #0]
 800b358:	461a      	mov	r2, r3
 800b35a:	4b06      	ldr	r3, [pc, #24]	; (800b374 <HAL_IncTick+0x24>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4413      	add	r3, r2
 800b360:	4a04      	ldr	r2, [pc, #16]	; (800b374 <HAL_IncTick+0x24>)
 800b362:	6013      	str	r3, [r2, #0]
}
 800b364:	bf00      	nop
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr
 800b36e:	bf00      	nop
 800b370:	20000008 	.word	0x20000008
 800b374:	20000838 	.word	0x20000838

0800b378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b378:	b480      	push	{r7}
 800b37a:	af00      	add	r7, sp, #0
  return uwTick;
 800b37c:	4b03      	ldr	r3, [pc, #12]	; (800b38c <HAL_GetTick+0x14>)
 800b37e:	681b      	ldr	r3, [r3, #0]
}
 800b380:	4618      	mov	r0, r3
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	20000838 	.word	0x20000838

0800b390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b398:	f7ff ffee 	bl	800b378 <HAL_GetTick>
 800b39c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a8:	d005      	beq.n	800b3b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b3aa:	4b09      	ldr	r3, [pc, #36]	; (800b3d0 <HAL_Delay+0x40>)
 800b3ac:	781b      	ldrb	r3, [r3, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	4413      	add	r3, r2
 800b3b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b3b6:	bf00      	nop
 800b3b8:	f7ff ffde 	bl	800b378 <HAL_GetTick>
 800b3bc:	4602      	mov	r2, r0
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	1ad3      	subs	r3, r2, r3
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d8f7      	bhi.n	800b3b8 <HAL_Delay+0x28>
  {
  }
}
 800b3c8:	bf00      	nop
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}
 800b3d0:	20000008 	.word	0x20000008

0800b3d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d101      	bne.n	800b3ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e033      	b.n	800b452 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d109      	bne.n	800b406 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f7ff fa7a 	bl	800a8ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b40a:	f003 0310 	and.w	r3, r3, #16
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d118      	bne.n	800b444 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b416:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b41a:	f023 0302 	bic.w	r3, r3, #2
 800b41e:	f043 0202 	orr.w	r2, r3, #2
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 fbde 	bl	800bbe8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b436:	f023 0303 	bic.w	r3, r3, #3
 800b43a:	f043 0201 	orr.w	r2, r3, #1
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	641a      	str	r2, [r3, #64]	; 0x40
 800b442:	e001      	b.n	800b448 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b450:	7bfb      	ldrb	r3, [r7, #15]
}
 800b452:	4618      	mov	r0, r3
 800b454:	3710      	adds	r7, #16
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b084      	sub	sp, #16
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800b462:	2300      	movs	r3, #0
 800b464:	60fb      	str	r3, [r7, #12]
 800b466:	2300      	movs	r3, #0
 800b468:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f003 0302 	and.w	r3, r3, #2
 800b474:	2b02      	cmp	r3, #2
 800b476:	bf0c      	ite	eq
 800b478:	2301      	moveq	r3, #1
 800b47a:	2300      	movne	r3, #0
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	f003 0320 	and.w	r3, r3, #32
 800b48a:	2b20      	cmp	r3, #32
 800b48c:	bf0c      	ite	eq
 800b48e:	2301      	moveq	r3, #1
 800b490:	2300      	movne	r3, #0
 800b492:	b2db      	uxtb	r3, r3
 800b494:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d049      	beq.n	800b530 <HAL_ADC_IRQHandler+0xd6>
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d046      	beq.n	800b530 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a6:	f003 0310 	and.w	r3, r3, #16
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d105      	bne.n	800b4ba <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d12b      	bne.n	800b520 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d127      	bne.n	800b520 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d006      	beq.n	800b4ec <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d119      	bne.n	800b520 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	685a      	ldr	r2, [r3, #4]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f022 0220 	bic.w	r2, r2, #32
 800b4fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b500:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b50c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b510:	2b00      	cmp	r3, #0
 800b512:	d105      	bne.n	800b520 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b518:	f043 0201 	orr.w	r2, r3, #1
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f000 fa17 	bl	800b954 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f06f 0212 	mvn.w	r2, #18
 800b52e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f003 0304 	and.w	r3, r3, #4
 800b53a:	2b04      	cmp	r3, #4
 800b53c:	bf0c      	ite	eq
 800b53e:	2301      	moveq	r3, #1
 800b540:	2300      	movne	r3, #0
 800b542:	b2db      	uxtb	r3, r3
 800b544:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b550:	2b80      	cmp	r3, #128	; 0x80
 800b552:	bf0c      	ite	eq
 800b554:	2301      	moveq	r3, #1
 800b556:	2300      	movne	r3, #0
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d057      	beq.n	800b612 <HAL_ADC_IRQHandler+0x1b8>
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d054      	beq.n	800b612 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b56c:	f003 0310 	and.w	r3, r3, #16
 800b570:	2b00      	cmp	r3, #0
 800b572:	d105      	bne.n	800b580 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b578:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d139      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b594:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d006      	beq.n	800b5aa <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d12b      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	685b      	ldr	r3, [r3, #4]
 800b5b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d124      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d11d      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d119      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	685a      	ldr	r2, [r3, #4]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b5dc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d105      	bne.n	800b602 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5fa:	f043 0201 	orr.w	r2, r3, #1
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 fc6e 	bl	800bee4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f06f 020c 	mvn.w	r2, #12
 800b610:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	bf0c      	ite	eq
 800b620:	2301      	moveq	r3, #1
 800b622:	2300      	movne	r3, #0
 800b624:	b2db      	uxtb	r3, r3
 800b626:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b632:	2b40      	cmp	r3, #64	; 0x40
 800b634:	bf0c      	ite	eq
 800b636:	2301      	moveq	r3, #1
 800b638:	2300      	movne	r3, #0
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d017      	beq.n	800b674 <HAL_ADC_IRQHandler+0x21a>
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d014      	beq.n	800b674 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b01      	cmp	r3, #1
 800b656:	d10d      	bne.n	800b674 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b65c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 f989 	bl	800b97c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f06f 0201 	mvn.w	r2, #1
 800b672:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f003 0320 	and.w	r3, r3, #32
 800b67e:	2b20      	cmp	r3, #32
 800b680:	bf0c      	ite	eq
 800b682:	2301      	moveq	r3, #1
 800b684:	2300      	movne	r3, #0
 800b686:	b2db      	uxtb	r3, r3
 800b688:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b694:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b698:	bf0c      	ite	eq
 800b69a:	2301      	moveq	r3, #1
 800b69c:	2300      	movne	r3, #0
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d015      	beq.n	800b6d4 <HAL_ADC_IRQHandler+0x27a>
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d012      	beq.n	800b6d4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6b2:	f043 0202 	orr.w	r2, r3, #2
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f06f 0220 	mvn.w	r2, #32
 800b6c2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f000 f963 	bl	800b990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f06f 0220 	mvn.w	r2, #32
 800b6d2:	601a      	str	r2, [r3, #0]
  }
}
 800b6d4:	bf00      	nop
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b086      	sub	sp, #24
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b6f2:	2b01      	cmp	r3, #1
 800b6f4:	d101      	bne.n	800b6fa <HAL_ADC_Start_DMA+0x1e>
 800b6f6:	2302      	movs	r3, #2
 800b6f8:	e0cc      	b.n	800b894 <HAL_ADC_Start_DMA+0x1b8>
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	689b      	ldr	r3, [r3, #8]
 800b708:	f003 0301 	and.w	r3, r3, #1
 800b70c:	2b01      	cmp	r3, #1
 800b70e:	d018      	beq.n	800b742 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689a      	ldr	r2, [r3, #8]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f042 0201 	orr.w	r2, r2, #1
 800b71e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800b720:	4b5e      	ldr	r3, [pc, #376]	; (800b89c <HAL_ADC_Start_DMA+0x1c0>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a5e      	ldr	r2, [pc, #376]	; (800b8a0 <HAL_ADC_Start_DMA+0x1c4>)
 800b726:	fba2 2303 	umull	r2, r3, r2, r3
 800b72a:	0c9a      	lsrs	r2, r3, #18
 800b72c:	4613      	mov	r3, r2
 800b72e:	005b      	lsls	r3, r3, #1
 800b730:	4413      	add	r3, r2
 800b732:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800b734:	e002      	b.n	800b73c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	3b01      	subs	r3, #1
 800b73a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1f9      	bne.n	800b736 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	f003 0301 	and.w	r3, r3, #1
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	f040 80a0 	bne.w	800b892 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b756:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800b75a:	f023 0301 	bic.w	r3, r3, #1
 800b75e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b770:	2b00      	cmp	r3, #0
 800b772:	d007      	beq.n	800b784 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b778:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b77c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b788:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b78c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b790:	d106      	bne.n	800b7a0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b796:	f023 0206 	bic.w	r2, r3, #6
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	645a      	str	r2, [r3, #68]	; 0x44
 800b79e:	e002      	b.n	800b7a6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b7ae:	4b3d      	ldr	r3, [pc, #244]	; (800b8a4 <HAL_ADC_Start_DMA+0x1c8>)
 800b7b0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7b6:	4a3c      	ldr	r2, [pc, #240]	; (800b8a8 <HAL_ADC_Start_DMA+0x1cc>)
 800b7b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7be:	4a3b      	ldr	r2, [pc, #236]	; (800b8ac <HAL_ADC_Start_DMA+0x1d0>)
 800b7c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7c6:	4a3a      	ldr	r2, [pc, #232]	; (800b8b0 <HAL_ADC_Start_DMA+0x1d4>)
 800b7c8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800b7d2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	685a      	ldr	r2, [r3, #4]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800b7e2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b7f2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	334c      	adds	r3, #76	; 0x4c
 800b7fe:	4619      	mov	r1, r3
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f000 fd38 	bl	800c278 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	f003 031f 	and.w	r3, r3, #31
 800b810:	2b00      	cmp	r3, #0
 800b812:	d12a      	bne.n	800b86a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a26      	ldr	r2, [pc, #152]	; (800b8b4 <HAL_ADC_Start_DMA+0x1d8>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d015      	beq.n	800b84a <HAL_ADC_Start_DMA+0x16e>
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a25      	ldr	r2, [pc, #148]	; (800b8b8 <HAL_ADC_Start_DMA+0x1dc>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d105      	bne.n	800b834 <HAL_ADC_Start_DMA+0x158>
 800b828:	4b1e      	ldr	r3, [pc, #120]	; (800b8a4 <HAL_ADC_Start_DMA+0x1c8>)
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	f003 031f 	and.w	r3, r3, #31
 800b830:	2b00      	cmp	r3, #0
 800b832:	d00a      	beq.n	800b84a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	4a20      	ldr	r2, [pc, #128]	; (800b8bc <HAL_ADC_Start_DMA+0x1e0>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d129      	bne.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
 800b83e:	4b19      	ldr	r3, [pc, #100]	; (800b8a4 <HAL_ADC_Start_DMA+0x1c8>)
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	f003 031f 	and.w	r3, r3, #31
 800b846:	2b0f      	cmp	r3, #15
 800b848:	d823      	bhi.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b854:	2b00      	cmp	r3, #0
 800b856:	d11c      	bne.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	689a      	ldr	r2, [r3, #8]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b866:	609a      	str	r2, [r3, #8]
 800b868:	e013      	b.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4a11      	ldr	r2, [pc, #68]	; (800b8b4 <HAL_ADC_Start_DMA+0x1d8>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d10e      	bne.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	689b      	ldr	r3, [r3, #8]
 800b87a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d107      	bne.n	800b892 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	689a      	ldr	r2, [r3, #8]
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b890:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800b892:	2300      	movs	r3, #0
}
 800b894:	4618      	mov	r0, r3
 800b896:	3718      	adds	r7, #24
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	20000000 	.word	0x20000000
 800b8a0:	431bde83 	.word	0x431bde83
 800b8a4:	40012300 	.word	0x40012300
 800b8a8:	0800bde1 	.word	0x0800bde1
 800b8ac:	0800be9b 	.word	0x0800be9b
 800b8b0:	0800beb7 	.word	0x0800beb7
 800b8b4:	40012000 	.word	0x40012000
 800b8b8:	40012100 	.word	0x40012100
 800b8bc:	40012200 	.word	0x40012200

0800b8c0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	d101      	bne.n	800b8da <HAL_ADC_Stop_DMA+0x1a>
 800b8d6:	2302      	movs	r3, #2
 800b8d8:	e038      	b.n	800b94c <HAL_ADC_Stop_DMA+0x8c>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	689a      	ldr	r2, [r3, #8]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0201 	bic.w	r2, r2, #1
 800b8f0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	f003 0301 	and.w	r3, r3, #1
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d120      	bne.n	800b942 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	689a      	ldr	r2, [r3, #8]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b90e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b914:	4618      	mov	r0, r3
 800b916:	f000 fd07 	bl	800c328 <HAL_DMA_Abort>
 800b91a:	4603      	mov	r3, r0
 800b91c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	685a      	ldr	r2, [r3, #4]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800b92c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b932:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b936:	f023 0301 	bic.w	r3, r3, #1
 800b93a:	f043 0201 	orr.w	r2, r3, #1
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800b94a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800b95c:	bf00      	nop
 800b95e:	370c      	adds	r7, #12
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800b970:	bf00      	nop
 800b972:	370c      	adds	r7, #12
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr

0800b97c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b083      	sub	sp, #12
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800b984:	bf00      	nop
 800b986:	370c      	adds	r7, #12
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b990:	b480      	push	{r7}
 800b992:	b083      	sub	sp, #12
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800b998:	bf00      	nop
 800b99a:	370c      	adds	r7, #12
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr

0800b9a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b085      	sub	sp, #20
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
 800b9ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	d101      	bne.n	800b9c0 <HAL_ADC_ConfigChannel+0x1c>
 800b9bc:	2302      	movs	r3, #2
 800b9be:	e105      	b.n	800bbcc <HAL_ADC_ConfigChannel+0x228>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2b09      	cmp	r3, #9
 800b9ce:	d925      	bls.n	800ba1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	68d9      	ldr	r1, [r3, #12]
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	461a      	mov	r2, r3
 800b9de:	4613      	mov	r3, r2
 800b9e0:	005b      	lsls	r3, r3, #1
 800b9e2:	4413      	add	r3, r2
 800b9e4:	3b1e      	subs	r3, #30
 800b9e6:	2207      	movs	r2, #7
 800b9e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ec:	43da      	mvns	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	400a      	ands	r2, r1
 800b9f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	68d9      	ldr	r1, [r3, #12]
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	689a      	ldr	r2, [r3, #8]
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	4618      	mov	r0, r3
 800ba08:	4603      	mov	r3, r0
 800ba0a:	005b      	lsls	r3, r3, #1
 800ba0c:	4403      	add	r3, r0
 800ba0e:	3b1e      	subs	r3, #30
 800ba10:	409a      	lsls	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	430a      	orrs	r2, r1
 800ba18:	60da      	str	r2, [r3, #12]
 800ba1a:	e022      	b.n	800ba62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	6919      	ldr	r1, [r3, #16]
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	461a      	mov	r2, r3
 800ba2a:	4613      	mov	r3, r2
 800ba2c:	005b      	lsls	r3, r3, #1
 800ba2e:	4413      	add	r3, r2
 800ba30:	2207      	movs	r2, #7
 800ba32:	fa02 f303 	lsl.w	r3, r2, r3
 800ba36:	43da      	mvns	r2, r3
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	400a      	ands	r2, r1
 800ba3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	6919      	ldr	r1, [r3, #16]
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	689a      	ldr	r2, [r3, #8]
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	4618      	mov	r0, r3
 800ba52:	4603      	mov	r3, r0
 800ba54:	005b      	lsls	r3, r3, #1
 800ba56:	4403      	add	r3, r0
 800ba58:	409a      	lsls	r2, r3
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	430a      	orrs	r2, r1
 800ba60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	2b06      	cmp	r3, #6
 800ba68:	d824      	bhi.n	800bab4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	685a      	ldr	r2, [r3, #4]
 800ba74:	4613      	mov	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4413      	add	r3, r2
 800ba7a:	3b05      	subs	r3, #5
 800ba7c:	221f      	movs	r2, #31
 800ba7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ba82:	43da      	mvns	r2, r3
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	400a      	ands	r2, r1
 800ba8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	4618      	mov	r0, r3
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	685a      	ldr	r2, [r3, #4]
 800ba9e:	4613      	mov	r3, r2
 800baa0:	009b      	lsls	r3, r3, #2
 800baa2:	4413      	add	r3, r2
 800baa4:	3b05      	subs	r3, #5
 800baa6:	fa00 f203 	lsl.w	r2, r0, r3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	430a      	orrs	r2, r1
 800bab0:	635a      	str	r2, [r3, #52]	; 0x34
 800bab2:	e04c      	b.n	800bb4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	2b0c      	cmp	r3, #12
 800baba:	d824      	bhi.n	800bb06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	685a      	ldr	r2, [r3, #4]
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	3b23      	subs	r3, #35	; 0x23
 800bace:	221f      	movs	r2, #31
 800bad0:	fa02 f303 	lsl.w	r3, r2, r3
 800bad4:	43da      	mvns	r2, r3
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	400a      	ands	r2, r1
 800badc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	b29b      	uxth	r3, r3
 800baea:	4618      	mov	r0, r3
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	685a      	ldr	r2, [r3, #4]
 800baf0:	4613      	mov	r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	4413      	add	r3, r2
 800baf6:	3b23      	subs	r3, #35	; 0x23
 800baf8:	fa00 f203 	lsl.w	r2, r0, r3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	430a      	orrs	r2, r1
 800bb02:	631a      	str	r2, [r3, #48]	; 0x30
 800bb04:	e023      	b.n	800bb4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	685a      	ldr	r2, [r3, #4]
 800bb10:	4613      	mov	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	3b41      	subs	r3, #65	; 0x41
 800bb18:	221f      	movs	r2, #31
 800bb1a:	fa02 f303 	lsl.w	r3, r2, r3
 800bb1e:	43da      	mvns	r2, r3
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	400a      	ands	r2, r1
 800bb26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	4618      	mov	r0, r3
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	685a      	ldr	r2, [r3, #4]
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	3b41      	subs	r3, #65	; 0x41
 800bb42:	fa00 f203 	lsl.w	r2, r0, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	430a      	orrs	r2, r1
 800bb4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bb4e:	4b22      	ldr	r3, [pc, #136]	; (800bbd8 <HAL_ADC_ConfigChannel+0x234>)
 800bb50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a21      	ldr	r2, [pc, #132]	; (800bbdc <HAL_ADC_ConfigChannel+0x238>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d109      	bne.n	800bb70 <HAL_ADC_ConfigChannel+0x1cc>
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	2b12      	cmp	r3, #18
 800bb62:	d105      	bne.n	800bb70 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	4a19      	ldr	r2, [pc, #100]	; (800bbdc <HAL_ADC_ConfigChannel+0x238>)
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d123      	bne.n	800bbc2 <HAL_ADC_ConfigChannel+0x21e>
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2b10      	cmp	r3, #16
 800bb80:	d003      	beq.n	800bb8a <HAL_ADC_ConfigChannel+0x1e6>
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	2b11      	cmp	r3, #17
 800bb88:	d11b      	bne.n	800bbc2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2b10      	cmp	r3, #16
 800bb9c:	d111      	bne.n	800bbc2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800bb9e:	4b10      	ldr	r3, [pc, #64]	; (800bbe0 <HAL_ADC_ConfigChannel+0x23c>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	4a10      	ldr	r2, [pc, #64]	; (800bbe4 <HAL_ADC_ConfigChannel+0x240>)
 800bba4:	fba2 2303 	umull	r2, r3, r2, r3
 800bba8:	0c9a      	lsrs	r2, r3, #18
 800bbaa:	4613      	mov	r3, r2
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	4413      	add	r3, r2
 800bbb0:	005b      	lsls	r3, r3, #1
 800bbb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800bbb4:	e002      	b.n	800bbbc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	3b01      	subs	r3, #1
 800bbba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1f9      	bne.n	800bbb6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800bbca:	2300      	movs	r3, #0
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3714      	adds	r7, #20
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr
 800bbd8:	40012300 	.word	0x40012300
 800bbdc:	40012000 	.word	0x40012000
 800bbe0:	20000000 	.word	0x20000000
 800bbe4:	431bde83 	.word	0x431bde83

0800bbe8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bbf0:	4b79      	ldr	r3, [pc, #484]	; (800bdd8 <ADC_Init+0x1f0>)
 800bbf2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	685a      	ldr	r2, [r3, #4]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	431a      	orrs	r2, r3
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	685a      	ldr	r2, [r3, #4]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	6859      	ldr	r1, [r3, #4]
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	021a      	lsls	r2, r3, #8
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	430a      	orrs	r2, r1
 800bc30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	685a      	ldr	r2, [r3, #4]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800bc40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	6859      	ldr	r1, [r3, #4]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	689a      	ldr	r2, [r3, #8]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	430a      	orrs	r2, r1
 800bc52:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	689a      	ldr	r2, [r3, #8]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bc62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	6899      	ldr	r1, [r3, #8]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	68da      	ldr	r2, [r3, #12]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	430a      	orrs	r2, r1
 800bc74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc7a:	4a58      	ldr	r2, [pc, #352]	; (800bddc <ADC_Init+0x1f4>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d022      	beq.n	800bcc6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	689a      	ldr	r2, [r3, #8]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bc8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	6899      	ldr	r1, [r3, #8]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	430a      	orrs	r2, r1
 800bca0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	689a      	ldr	r2, [r3, #8]
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800bcb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	6899      	ldr	r1, [r3, #8]
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	430a      	orrs	r2, r1
 800bcc2:	609a      	str	r2, [r3, #8]
 800bcc4:	e00f      	b.n	800bce6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	689a      	ldr	r2, [r3, #8]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bcd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	689a      	ldr	r2, [r3, #8]
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800bce4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	689a      	ldr	r2, [r3, #8]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 0202 	bic.w	r2, r2, #2
 800bcf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	6899      	ldr	r1, [r3, #8]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	7e1b      	ldrb	r3, [r3, #24]
 800bd00:	005a      	lsls	r2, r3, #1
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	430a      	orrs	r2, r1
 800bd08:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d01b      	beq.n	800bd4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	685a      	ldr	r2, [r3, #4]
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bd22:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	685a      	ldr	r2, [r3, #4]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800bd32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	6859      	ldr	r1, [r3, #4]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	035a      	lsls	r2, r3, #13
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	430a      	orrs	r2, r1
 800bd48:	605a      	str	r2, [r3, #4]
 800bd4a:	e007      	b.n	800bd5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	685a      	ldr	r2, [r3, #4]
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bd5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800bd6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	69db      	ldr	r3, [r3, #28]
 800bd76:	3b01      	subs	r3, #1
 800bd78:	051a      	lsls	r2, r3, #20
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	430a      	orrs	r2, r1
 800bd80:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	689a      	ldr	r2, [r3, #8]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800bd90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	6899      	ldr	r1, [r3, #8]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bd9e:	025a      	lsls	r2, r3, #9
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	430a      	orrs	r2, r1
 800bda6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	689a      	ldr	r2, [r3, #8]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bdb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	6899      	ldr	r1, [r3, #8]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	695b      	ldr	r3, [r3, #20]
 800bdc2:	029a      	lsls	r2, r3, #10
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	430a      	orrs	r2, r1
 800bdca:	609a      	str	r2, [r3, #8]
}
 800bdcc:	bf00      	nop
 800bdce:	3714      	adds	r7, #20
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd6:	4770      	bx	lr
 800bdd8:	40012300 	.word	0x40012300
 800bddc:	0f000001 	.word	0x0f000001

0800bde0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdf2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d13c      	bne.n	800be74 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdfe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	689b      	ldr	r3, [r3, #8]
 800be0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d12b      	bne.n	800be6c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d127      	bne.n	800be6c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be22:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800be26:	2b00      	cmp	r3, #0
 800be28:	d006      	beq.n	800be38 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800be34:	2b00      	cmp	r3, #0
 800be36:	d119      	bne.n	800be6c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	685a      	ldr	r2, [r3, #4]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f022 0220 	bic.w	r2, r2, #32
 800be46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d105      	bne.n	800be6c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be64:	f043 0201 	orr.w	r2, r3, #1
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800be6c:	68f8      	ldr	r0, [r7, #12]
 800be6e:	f7ff fd71 	bl	800b954 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800be72:	e00e      	b.n	800be92 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be78:	f003 0310 	and.w	r3, r3, #16
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d003      	beq.n	800be88 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800be80:	68f8      	ldr	r0, [r7, #12]
 800be82:	f7ff fd85 	bl	800b990 <HAL_ADC_ErrorCallback>
}
 800be86:	e004      	b.n	800be92 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	4798      	blx	r3
}
 800be92:	bf00      	nop
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}

0800be9a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800be9a:	b580      	push	{r7, lr}
 800be9c:	b084      	sub	sp, #16
 800be9e:	af00      	add	r7, sp, #0
 800bea0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f7ff fd5d 	bl	800b968 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800beae:	bf00      	nop
 800beb0:	3710      	adds	r7, #16
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}

0800beb6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800beb6:	b580      	push	{r7, lr}
 800beb8:	b084      	sub	sp, #16
 800beba:	af00      	add	r7, sp, #0
 800bebc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2240      	movs	r2, #64	; 0x40
 800bec8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bece:	f043 0204 	orr.w	r2, r3, #4
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800bed6:	68f8      	ldr	r0, [r7, #12]
 800bed8:	f7ff fd5a 	bl	800b990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800bedc:	bf00      	nop
 800bede:	3710      	adds	r7, #16
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b083      	sub	sp, #12
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800beec:	bf00      	nop
 800beee:	370c      	adds	r7, #12
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	4770      	bx	lr

0800bef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bef8:	b480      	push	{r7}
 800befa:	b085      	sub	sp, #20
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f003 0307 	and.w	r3, r3, #7
 800bf06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bf08:	4b0c      	ldr	r3, [pc, #48]	; (800bf3c <__NVIC_SetPriorityGrouping+0x44>)
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800bf14:	4013      	ands	r3, r2
 800bf16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800bf20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800bf24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bf2a:	4a04      	ldr	r2, [pc, #16]	; (800bf3c <__NVIC_SetPriorityGrouping+0x44>)
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	60d3      	str	r3, [r2, #12]
}
 800bf30:	bf00      	nop
 800bf32:	3714      	adds	r7, #20
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr
 800bf3c:	e000ed00 	.word	0xe000ed00

0800bf40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bf40:	b480      	push	{r7}
 800bf42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bf44:	4b04      	ldr	r3, [pc, #16]	; (800bf58 <__NVIC_GetPriorityGrouping+0x18>)
 800bf46:	68db      	ldr	r3, [r3, #12]
 800bf48:	0a1b      	lsrs	r3, r3, #8
 800bf4a:	f003 0307 	and.w	r3, r3, #7
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr
 800bf58:	e000ed00 	.word	0xe000ed00

0800bf5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b083      	sub	sp, #12
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	4603      	mov	r3, r0
 800bf64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bf66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	db0b      	blt.n	800bf86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bf6e:	79fb      	ldrb	r3, [r7, #7]
 800bf70:	f003 021f 	and.w	r2, r3, #31
 800bf74:	4907      	ldr	r1, [pc, #28]	; (800bf94 <__NVIC_EnableIRQ+0x38>)
 800bf76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf7a:	095b      	lsrs	r3, r3, #5
 800bf7c:	2001      	movs	r0, #1
 800bf7e:	fa00 f202 	lsl.w	r2, r0, r2
 800bf82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800bf86:	bf00      	nop
 800bf88:	370c      	adds	r7, #12
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr
 800bf92:	bf00      	nop
 800bf94:	e000e100 	.word	0xe000e100

0800bf98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b083      	sub	sp, #12
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	6039      	str	r1, [r7, #0]
 800bfa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bfa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	db0a      	blt.n	800bfc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	b2da      	uxtb	r2, r3
 800bfb0:	490c      	ldr	r1, [pc, #48]	; (800bfe4 <__NVIC_SetPriority+0x4c>)
 800bfb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfb6:	0112      	lsls	r2, r2, #4
 800bfb8:	b2d2      	uxtb	r2, r2
 800bfba:	440b      	add	r3, r1
 800bfbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bfc0:	e00a      	b.n	800bfd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	b2da      	uxtb	r2, r3
 800bfc6:	4908      	ldr	r1, [pc, #32]	; (800bfe8 <__NVIC_SetPriority+0x50>)
 800bfc8:	79fb      	ldrb	r3, [r7, #7]
 800bfca:	f003 030f 	and.w	r3, r3, #15
 800bfce:	3b04      	subs	r3, #4
 800bfd0:	0112      	lsls	r2, r2, #4
 800bfd2:	b2d2      	uxtb	r2, r2
 800bfd4:	440b      	add	r3, r1
 800bfd6:	761a      	strb	r2, [r3, #24]
}
 800bfd8:	bf00      	nop
 800bfda:	370c      	adds	r7, #12
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr
 800bfe4:	e000e100 	.word	0xe000e100
 800bfe8:	e000ed00 	.word	0xe000ed00

0800bfec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b089      	sub	sp, #36	; 0x24
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	60f8      	str	r0, [r7, #12]
 800bff4:	60b9      	str	r1, [r7, #8]
 800bff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f003 0307 	and.w	r3, r3, #7
 800bffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	f1c3 0307 	rsb	r3, r3, #7
 800c006:	2b04      	cmp	r3, #4
 800c008:	bf28      	it	cs
 800c00a:	2304      	movcs	r3, #4
 800c00c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	3304      	adds	r3, #4
 800c012:	2b06      	cmp	r3, #6
 800c014:	d902      	bls.n	800c01c <NVIC_EncodePriority+0x30>
 800c016:	69fb      	ldr	r3, [r7, #28]
 800c018:	3b03      	subs	r3, #3
 800c01a:	e000      	b.n	800c01e <NVIC_EncodePriority+0x32>
 800c01c:	2300      	movs	r3, #0
 800c01e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c020:	f04f 32ff 	mov.w	r2, #4294967295
 800c024:	69bb      	ldr	r3, [r7, #24]
 800c026:	fa02 f303 	lsl.w	r3, r2, r3
 800c02a:	43da      	mvns	r2, r3
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	401a      	ands	r2, r3
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c034:	f04f 31ff 	mov.w	r1, #4294967295
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	fa01 f303 	lsl.w	r3, r1, r3
 800c03e:	43d9      	mvns	r1, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c044:	4313      	orrs	r3, r2
         );
}
 800c046:	4618      	mov	r0, r3
 800c048:	3724      	adds	r7, #36	; 0x24
 800c04a:	46bd      	mov	sp, r7
 800c04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c050:	4770      	bx	lr
	...

0800c054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	3b01      	subs	r3, #1
 800c060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c064:	d301      	bcc.n	800c06a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c066:	2301      	movs	r3, #1
 800c068:	e00f      	b.n	800c08a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c06a:	4a0a      	ldr	r2, [pc, #40]	; (800c094 <SysTick_Config+0x40>)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	3b01      	subs	r3, #1
 800c070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c072:	210f      	movs	r1, #15
 800c074:	f04f 30ff 	mov.w	r0, #4294967295
 800c078:	f7ff ff8e 	bl	800bf98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c07c:	4b05      	ldr	r3, [pc, #20]	; (800c094 <SysTick_Config+0x40>)
 800c07e:	2200      	movs	r2, #0
 800c080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c082:	4b04      	ldr	r3, [pc, #16]	; (800c094 <SysTick_Config+0x40>)
 800c084:	2207      	movs	r2, #7
 800c086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c088:	2300      	movs	r3, #0
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	3708      	adds	r7, #8
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop
 800c094:	e000e010 	.word	0xe000e010

0800c098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b082      	sub	sp, #8
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f7ff ff29 	bl	800bef8 <__NVIC_SetPriorityGrouping>
}
 800c0a6:	bf00      	nop
 800c0a8:	3708      	adds	r7, #8
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b086      	sub	sp, #24
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	60b9      	str	r1, [r7, #8]
 800c0b8:	607a      	str	r2, [r7, #4]
 800c0ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800c0c0:	f7ff ff3e 	bl	800bf40 <__NVIC_GetPriorityGrouping>
 800c0c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	68b9      	ldr	r1, [r7, #8]
 800c0ca:	6978      	ldr	r0, [r7, #20]
 800c0cc:	f7ff ff8e 	bl	800bfec <NVIC_EncodePriority>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f7ff ff5d 	bl	800bf98 <__NVIC_SetPriority>
}
 800c0de:	bf00      	nop
 800c0e0:	3718      	adds	r7, #24
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}

0800c0e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c0e6:	b580      	push	{r7, lr}
 800c0e8:	b082      	sub	sp, #8
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c0f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f7ff ff31 	bl	800bf5c <__NVIC_EnableIRQ>
}
 800c0fa:	bf00      	nop
 800c0fc:	3708      	adds	r7, #8
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	b082      	sub	sp, #8
 800c106:	af00      	add	r7, sp, #0
 800c108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f7ff ffa2 	bl	800c054 <SysTick_Config>
 800c110:	4603      	mov	r3, r0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3708      	adds	r7, #8
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
	...

0800c11c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b086      	sub	sp, #24
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800c124:	2300      	movs	r3, #0
 800c126:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800c128:	f7ff f926 	bl	800b378 <HAL_GetTick>
 800c12c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d101      	bne.n	800c138 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800c134:	2301      	movs	r3, #1
 800c136:	e099      	b.n	800c26c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2202      	movs	r2, #2
 800c144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f022 0201 	bic.w	r2, r2, #1
 800c156:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c158:	e00f      	b.n	800c17a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c15a:	f7ff f90d 	bl	800b378 <HAL_GetTick>
 800c15e:	4602      	mov	r2, r0
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	1ad3      	subs	r3, r2, r3
 800c164:	2b05      	cmp	r3, #5
 800c166:	d908      	bls.n	800c17a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2220      	movs	r2, #32
 800c16c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2203      	movs	r2, #3
 800c172:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e078      	b.n	800c26c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f003 0301 	and.w	r3, r3, #1
 800c184:	2b00      	cmp	r3, #0
 800c186:	d1e8      	bne.n	800c15a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c190:	697a      	ldr	r2, [r7, #20]
 800c192:	4b38      	ldr	r3, [pc, #224]	; (800c274 <HAL_DMA_Init+0x158>)
 800c194:	4013      	ands	r3, r2
 800c196:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	685a      	ldr	r2, [r3, #4]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	689b      	ldr	r3, [r3, #8]
 800c1a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c1a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	691b      	ldr	r3, [r3, #16]
 800c1ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c1b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	699b      	ldr	r3, [r3, #24]
 800c1b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c1be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6a1b      	ldr	r3, [r3, #32]
 800c1c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c1c6:	697a      	ldr	r2, [r7, #20]
 800c1c8:	4313      	orrs	r3, r2
 800c1ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1d0:	2b04      	cmp	r3, #4
 800c1d2:	d107      	bne.n	800c1e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	697a      	ldr	r2, [r7, #20]
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	697a      	ldr	r2, [r7, #20]
 800c1ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	695b      	ldr	r3, [r3, #20]
 800c1f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c1f4:	697b      	ldr	r3, [r7, #20]
 800c1f6:	f023 0307 	bic.w	r3, r3, #7
 800c1fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	4313      	orrs	r3, r2
 800c204:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c20a:	2b04      	cmp	r3, #4
 800c20c:	d117      	bne.n	800c23e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c212:	697a      	ldr	r2, [r7, #20]
 800c214:	4313      	orrs	r3, r2
 800c216:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00e      	beq.n	800c23e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 fadf 	bl	800c7e4 <DMA_CheckFifoParam>
 800c226:	4603      	mov	r3, r0
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d008      	beq.n	800c23e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2240      	movs	r2, #64	; 0x40
 800c230:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2201      	movs	r2, #1
 800c236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800c23a:	2301      	movs	r3, #1
 800c23c:	e016      	b.n	800c26c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	697a      	ldr	r2, [r7, #20]
 800c244:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f000 fa96 	bl	800c778 <DMA_CalcBaseAndBitshift>
 800c24c:	4603      	mov	r3, r0
 800c24e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c254:	223f      	movs	r2, #63	; 0x3f
 800c256:	409a      	lsls	r2, r3
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2201      	movs	r2, #1
 800c266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c26a:	2300      	movs	r3, #0
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3718      	adds	r7, #24
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}
 800c274:	f010803f 	.word	0xf010803f

0800c278 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c286:	2300      	movs	r3, #0
 800c288:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c28e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c296:	2b01      	cmp	r3, #1
 800c298:	d101      	bne.n	800c29e <HAL_DMA_Start_IT+0x26>
 800c29a:	2302      	movs	r3, #2
 800c29c:	e040      	b.n	800c320 <HAL_DMA_Start_IT+0xa8>
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c2ac:	b2db      	uxtb	r3, r3
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d12f      	bne.n	800c312 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2202      	movs	r2, #2
 800c2b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	68b9      	ldr	r1, [r7, #8]
 800c2c6:	68f8      	ldr	r0, [r7, #12]
 800c2c8:	f000 fa28 	bl	800c71c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2d0:	223f      	movs	r2, #63	; 0x3f
 800c2d2:	409a      	lsls	r2, r3
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f042 0216 	orr.w	r2, r2, #22
 800c2e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d007      	beq.n	800c300 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f042 0208 	orr.w	r2, r2, #8
 800c2fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	681a      	ldr	r2, [r3, #0]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f042 0201 	orr.w	r2, r2, #1
 800c30e:	601a      	str	r2, [r3, #0]
 800c310:	e005      	b.n	800c31e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2200      	movs	r2, #0
 800c316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800c31a:	2302      	movs	r3, #2
 800c31c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800c31e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c320:	4618      	mov	r0, r3
 800c322:	3718      	adds	r7, #24
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}

0800c328 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b084      	sub	sp, #16
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c334:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800c336:	f7ff f81f 	bl	800b378 <HAL_GetTick>
 800c33a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c342:	b2db      	uxtb	r3, r3
 800c344:	2b02      	cmp	r3, #2
 800c346:	d008      	beq.n	800c35a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2280      	movs	r2, #128	; 0x80
 800c34c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2200      	movs	r2, #0
 800c352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800c356:	2301      	movs	r3, #1
 800c358:	e052      	b.n	800c400 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f022 0216 	bic.w	r2, r2, #22
 800c368:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	695a      	ldr	r2, [r3, #20]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c378:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d103      	bne.n	800c38a <HAL_DMA_Abort+0x62>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c386:	2b00      	cmp	r3, #0
 800c388:	d007      	beq.n	800c39a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f022 0208 	bic.w	r2, r2, #8
 800c398:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	681a      	ldr	r2, [r3, #0]
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f022 0201 	bic.w	r2, r2, #1
 800c3a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c3aa:	e013      	b.n	800c3d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c3ac:	f7fe ffe4 	bl	800b378 <HAL_GetTick>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	1ad3      	subs	r3, r2, r3
 800c3b6:	2b05      	cmp	r3, #5
 800c3b8:	d90c      	bls.n	800c3d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2220      	movs	r2, #32
 800c3be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2203      	movs	r2, #3
 800c3cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800c3d0:	2303      	movs	r3, #3
 800c3d2:	e015      	b.n	800c400 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	f003 0301 	and.w	r3, r3, #1
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d1e4      	bne.n	800c3ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3e6:	223f      	movs	r2, #63	; 0x3f
 800c3e8:	409a      	lsls	r2, r3
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800c3fe:	2300      	movs	r3, #0
}
 800c400:	4618      	mov	r0, r3
 800c402:	3710      	adds	r7, #16
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b086      	sub	sp, #24
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800c410:	2300      	movs	r3, #0
 800c412:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800c414:	4b92      	ldr	r3, [pc, #584]	; (800c660 <HAL_DMA_IRQHandler+0x258>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	4a92      	ldr	r2, [pc, #584]	; (800c664 <HAL_DMA_IRQHandler+0x25c>)
 800c41a:	fba2 2303 	umull	r2, r3, r2, r3
 800c41e:	0a9b      	lsrs	r3, r3, #10
 800c420:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c426:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c432:	2208      	movs	r2, #8
 800c434:	409a      	lsls	r2, r3
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	4013      	ands	r3, r2
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d01a      	beq.n	800c474 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f003 0304 	and.w	r3, r3, #4
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d013      	beq.n	800c474 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f022 0204 	bic.w	r2, r2, #4
 800c45a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c460:	2208      	movs	r2, #8
 800c462:	409a      	lsls	r2, r3
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c46c:	f043 0201 	orr.w	r2, r3, #1
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c478:	2201      	movs	r2, #1
 800c47a:	409a      	lsls	r2, r3
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	4013      	ands	r3, r2
 800c480:	2b00      	cmp	r3, #0
 800c482:	d012      	beq.n	800c4aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	695b      	ldr	r3, [r3, #20]
 800c48a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d00b      	beq.n	800c4aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c496:	2201      	movs	r2, #1
 800c498:	409a      	lsls	r2, r3
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4a2:	f043 0202 	orr.w	r2, r3, #2
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c4ae:	2204      	movs	r2, #4
 800c4b0:	409a      	lsls	r2, r3
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	4013      	ands	r3, r2
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d012      	beq.n	800c4e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f003 0302 	and.w	r3, r3, #2
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d00b      	beq.n	800c4e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c4cc:	2204      	movs	r2, #4
 800c4ce:	409a      	lsls	r2, r3
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4d8:	f043 0204 	orr.w	r2, r3, #4
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c4e4:	2210      	movs	r2, #16
 800c4e6:	409a      	lsls	r2, r3
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	4013      	ands	r3, r2
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d043      	beq.n	800c578 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f003 0308 	and.w	r3, r3, #8
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d03c      	beq.n	800c578 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c502:	2210      	movs	r2, #16
 800c504:	409a      	lsls	r2, r3
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c514:	2b00      	cmp	r3, #0
 800c516:	d018      	beq.n	800c54a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c522:	2b00      	cmp	r3, #0
 800c524:	d108      	bne.n	800c538 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d024      	beq.n	800c578 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	4798      	blx	r3
 800c536:	e01f      	b.n	800c578 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d01b      	beq.n	800c578 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	4798      	blx	r3
 800c548:	e016      	b.n	800c578 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c554:	2b00      	cmp	r3, #0
 800c556:	d107      	bne.n	800c568 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	681a      	ldr	r2, [r3, #0]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f022 0208 	bic.w	r2, r2, #8
 800c566:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d003      	beq.n	800c578 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c57c:	2220      	movs	r2, #32
 800c57e:	409a      	lsls	r2, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	4013      	ands	r3, r2
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 808e 	beq.w	800c6a6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f003 0310 	and.w	r3, r3, #16
 800c594:	2b00      	cmp	r3, #0
 800c596:	f000 8086 	beq.w	800c6a6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c59e:	2220      	movs	r2, #32
 800c5a0:	409a      	lsls	r2, r3
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	2b05      	cmp	r3, #5
 800c5b0:	d136      	bne.n	800c620 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	681a      	ldr	r2, [r3, #0]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	f022 0216 	bic.w	r2, r2, #22
 800c5c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	695a      	ldr	r2, [r3, #20]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c5d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d103      	bne.n	800c5e2 <HAL_DMA_IRQHandler+0x1da>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d007      	beq.n	800c5f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f022 0208 	bic.w	r2, r2, #8
 800c5f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c5f6:	223f      	movs	r2, #63	; 0x3f
 800c5f8:	409a      	lsls	r2, r3
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2201      	movs	r2, #1
 800c60a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c612:	2b00      	cmp	r3, #0
 800c614:	d07d      	beq.n	800c712 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	4798      	blx	r3
        }
        return;
 800c61e:	e078      	b.n	800c712 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d01c      	beq.n	800c668 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d108      	bne.n	800c64e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c640:	2b00      	cmp	r3, #0
 800c642:	d030      	beq.n	800c6a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	4798      	blx	r3
 800c64c:	e02b      	b.n	800c6a6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c652:	2b00      	cmp	r3, #0
 800c654:	d027      	beq.n	800c6a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	4798      	blx	r3
 800c65e:	e022      	b.n	800c6a6 <HAL_DMA_IRQHandler+0x29e>
 800c660:	20000000 	.word	0x20000000
 800c664:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c672:	2b00      	cmp	r3, #0
 800c674:	d10f      	bne.n	800c696 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	f022 0210 	bic.w	r2, r2, #16
 800c684:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2200      	movs	r2, #0
 800c68a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d003      	beq.n	800c6a6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d032      	beq.n	800c714 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b2:	f003 0301 	and.w	r3, r3, #1
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d022      	beq.n	800c700 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2205      	movs	r2, #5
 800c6be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681a      	ldr	r2, [r3, #0]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f022 0201 	bic.w	r2, r2, #1
 800c6d0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	60bb      	str	r3, [r7, #8]
 800c6d8:	697a      	ldr	r2, [r7, #20]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d307      	bcc.n	800c6ee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f003 0301 	and.w	r3, r3, #1
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d1f2      	bne.n	800c6d2 <HAL_DMA_IRQHandler+0x2ca>
 800c6ec:	e000      	b.n	800c6f0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800c6ee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c704:	2b00      	cmp	r3, #0
 800c706:	d005      	beq.n	800c714 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	4798      	blx	r3
 800c710:	e000      	b.n	800c714 <HAL_DMA_IRQHandler+0x30c>
        return;
 800c712:	bf00      	nop
    }
  }
}
 800c714:	3718      	adds	r7, #24
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}
 800c71a:	bf00      	nop

0800c71c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b085      	sub	sp, #20
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
 800c728:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c738:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	683a      	ldr	r2, [r7, #0]
 800c740:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	2b40      	cmp	r3, #64	; 0x40
 800c748:	d108      	bne.n	800c75c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	687a      	ldr	r2, [r7, #4]
 800c750:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	68ba      	ldr	r2, [r7, #8]
 800c758:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800c75a:	e007      	b.n	800c76c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	68ba      	ldr	r2, [r7, #8]
 800c762:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	60da      	str	r2, [r3, #12]
}
 800c76c:	bf00      	nop
 800c76e:	3714      	adds	r7, #20
 800c770:	46bd      	mov	sp, r7
 800c772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c776:	4770      	bx	lr

0800c778 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800c778:	b480      	push	{r7}
 800c77a:	b085      	sub	sp, #20
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	b2db      	uxtb	r3, r3
 800c786:	3b10      	subs	r3, #16
 800c788:	4a14      	ldr	r2, [pc, #80]	; (800c7dc <DMA_CalcBaseAndBitshift+0x64>)
 800c78a:	fba2 2303 	umull	r2, r3, r2, r3
 800c78e:	091b      	lsrs	r3, r3, #4
 800c790:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800c792:	4a13      	ldr	r2, [pc, #76]	; (800c7e0 <DMA_CalcBaseAndBitshift+0x68>)
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	4413      	add	r3, r2
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	461a      	mov	r2, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2b03      	cmp	r3, #3
 800c7a4:	d909      	bls.n	800c7ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c7ae:	f023 0303 	bic.w	r3, r3, #3
 800c7b2:	1d1a      	adds	r2, r3, #4
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	659a      	str	r2, [r3, #88]	; 0x58
 800c7b8:	e007      	b.n	800c7ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c7c2:	f023 0303 	bic.w	r3, r3, #3
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3714      	adds	r7, #20
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	aaaaaaab 	.word	0xaaaaaaab
 800c7e0:	08012198 	.word	0x08012198

0800c7e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b085      	sub	sp, #20
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	699b      	ldr	r3, [r3, #24]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d11f      	bne.n	800c83e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	2b03      	cmp	r3, #3
 800c802:	d855      	bhi.n	800c8b0 <DMA_CheckFifoParam+0xcc>
 800c804:	a201      	add	r2, pc, #4	; (adr r2, 800c80c <DMA_CheckFifoParam+0x28>)
 800c806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c80a:	bf00      	nop
 800c80c:	0800c81d 	.word	0x0800c81d
 800c810:	0800c82f 	.word	0x0800c82f
 800c814:	0800c81d 	.word	0x0800c81d
 800c818:	0800c8b1 	.word	0x0800c8b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c820:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c824:	2b00      	cmp	r3, #0
 800c826:	d045      	beq.n	800c8b4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800c828:	2301      	movs	r3, #1
 800c82a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c82c:	e042      	b.n	800c8b4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c832:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c836:	d13f      	bne.n	800c8b8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800c838:	2301      	movs	r3, #1
 800c83a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c83c:	e03c      	b.n	800c8b8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	699b      	ldr	r3, [r3, #24]
 800c842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c846:	d121      	bne.n	800c88c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	2b03      	cmp	r3, #3
 800c84c:	d836      	bhi.n	800c8bc <DMA_CheckFifoParam+0xd8>
 800c84e:	a201      	add	r2, pc, #4	; (adr r2, 800c854 <DMA_CheckFifoParam+0x70>)
 800c850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c854:	0800c865 	.word	0x0800c865
 800c858:	0800c86b 	.word	0x0800c86b
 800c85c:	0800c865 	.word	0x0800c865
 800c860:	0800c87d 	.word	0x0800c87d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c864:	2301      	movs	r3, #1
 800c866:	73fb      	strb	r3, [r7, #15]
      break;
 800c868:	e02f      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c86e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c872:	2b00      	cmp	r3, #0
 800c874:	d024      	beq.n	800c8c0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800c876:	2301      	movs	r3, #1
 800c878:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c87a:	e021      	b.n	800c8c0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c880:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c884:	d11e      	bne.n	800c8c4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800c886:	2301      	movs	r3, #1
 800c888:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c88a:	e01b      	b.n	800c8c4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	2b02      	cmp	r3, #2
 800c890:	d902      	bls.n	800c898 <DMA_CheckFifoParam+0xb4>
 800c892:	2b03      	cmp	r3, #3
 800c894:	d003      	beq.n	800c89e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c896:	e018      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	73fb      	strb	r3, [r7, #15]
      break;
 800c89c:	e015      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d00e      	beq.n	800c8c8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	73fb      	strb	r3, [r7, #15]
      break;
 800c8ae:	e00b      	b.n	800c8c8 <DMA_CheckFifoParam+0xe4>
      break;
 800c8b0:	bf00      	nop
 800c8b2:	e00a      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;
 800c8b4:	bf00      	nop
 800c8b6:	e008      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;
 800c8b8:	bf00      	nop
 800c8ba:	e006      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;
 800c8bc:	bf00      	nop
 800c8be:	e004      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;
 800c8c0:	bf00      	nop
 800c8c2:	e002      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;   
 800c8c4:	bf00      	nop
 800c8c6:	e000      	b.n	800c8ca <DMA_CheckFifoParam+0xe6>
      break;
 800c8c8:	bf00      	nop
    }
  } 
  
  return status; 
 800c8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3714      	adds	r7, #20
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b082      	sub	sp, #8
 800c8dc:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800c8e2:	4b4b      	ldr	r3, [pc, #300]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c8e4:	68db      	ldr	r3, [r3, #12]
 800c8e6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d020      	beq.n	800c930 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800c8ee:	4b49      	ldr	r3, [pc, #292]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d107      	bne.n	800c908 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800c8f8:	4b46      	ldr	r3, [pc, #280]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800c8fe:	4b45      	ldr	r3, [pc, #276]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c900:	f04f 32ff 	mov.w	r2, #4294967295
 800c904:	60da      	str	r2, [r3, #12]
 800c906:	e00b      	b.n	800c920 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800c908:	4b42      	ldr	r3, [pc, #264]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	b2db      	uxtb	r3, r3
 800c90e:	2b02      	cmp	r3, #2
 800c910:	d103      	bne.n	800c91a <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800c912:	4b40      	ldr	r3, [pc, #256]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c914:	691b      	ldr	r3, [r3, #16]
 800c916:	607b      	str	r3, [r7, #4]
 800c918:	e002      	b.n	800c920 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800c91a:	4b3e      	ldr	r3, [pc, #248]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c91c:	695b      	ldr	r3, [r3, #20]
 800c91e:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 800c920:	f000 f88e 	bl	800ca40 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 f881 	bl	800ca2c <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800c92a:	4b3a      	ldr	r3, [pc, #232]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800c930:	4b37      	ldr	r3, [pc, #220]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c932:	68db      	ldr	r3, [r3, #12]
 800c934:	f003 0301 	and.w	r3, r3, #1
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d04a      	beq.n	800c9d2 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c93c:	4b34      	ldr	r3, [pc, #208]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c93e:	2201      	movs	r2, #1
 800c940:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800c942:	4b34      	ldr	r3, [pc, #208]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	b2db      	uxtb	r3, r3
 800c948:	2b01      	cmp	r3, #1
 800c94a:	d12d      	bne.n	800c9a8 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 800c94c:	4b31      	ldr	r3, [pc, #196]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c94e:	685b      	ldr	r3, [r3, #4]
 800c950:	3b01      	subs	r3, #1
 800c952:	4a30      	ldr	r2, [pc, #192]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c954:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800c956:	4b2f      	ldr	r3, [pc, #188]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d015      	beq.n	800c98a <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800c95e:	4b2d      	ldr	r3, [pc, #180]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c960:	68db      	ldr	r3, [r3, #12]
 800c962:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 f857 	bl	800ca18 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 800c96a:	4b2a      	ldr	r3, [pc, #168]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	3301      	adds	r3, #1
 800c970:	4a28      	ldr	r2, [pc, #160]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c972:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800c974:	4b27      	ldr	r3, [pc, #156]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c976:	68db      	ldr	r3, [r3, #12]
 800c978:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 800c97a:	4b26      	ldr	r3, [pc, #152]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c97c:	7a1b      	ldrb	r3, [r3, #8]
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	4619      	mov	r1, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f000 f8b2 	bl	800caec <FLASH_Erase_Sector>
 800c988:	e023      	b.n	800c9d2 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 800c98a:	f04f 33ff 	mov.w	r3, #4294967295
 800c98e:	607b      	str	r3, [r7, #4]
 800c990:	4a20      	ldr	r2, [pc, #128]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800c996:	4b1f      	ldr	r3, [pc, #124]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c998:	2200      	movs	r2, #0
 800c99a:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800c99c:	f000 f8ee 	bl	800cb7c <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f000 f839 	bl	800ca18 <HAL_FLASH_EndOfOperationCallback>
 800c9a6:	e014      	b.n	800c9d2 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800c9a8:	4b1a      	ldr	r3, [pc, #104]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	d107      	bne.n	800c9c2 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800c9b2:	f000 f8e3 	bl	800cb7c <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800c9b6:	4b17      	ldr	r3, [pc, #92]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c9b8:	691b      	ldr	r3, [r3, #16]
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f000 f82c 	bl	800ca18 <HAL_FLASH_EndOfOperationCallback>
 800c9c0:	e004      	b.n	800c9cc <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800c9c2:	4b14      	ldr	r3, [pc, #80]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c9c4:	695b      	ldr	r3, [r3, #20]
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f000 f826 	bl	800ca18 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800c9cc:	4b11      	ldr	r3, [pc, #68]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800c9d2:	4b10      	ldr	r3, [pc, #64]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d114      	bne.n	800ca06 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 800c9dc:	4b0c      	ldr	r3, [pc, #48]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9de:	691b      	ldr	r3, [r3, #16]
 800c9e0:	4a0b      	ldr	r2, [pc, #44]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c9e6:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800c9e8:	4b09      	ldr	r3, [pc, #36]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9ea:	691b      	ldr	r3, [r3, #16]
 800c9ec:	4a08      	ldr	r2, [pc, #32]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c9f2:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800c9f4:	4b06      	ldr	r3, [pc, #24]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9f6:	691b      	ldr	r3, [r3, #16]
 800c9f8:	4a05      	ldr	r2, [pc, #20]	; (800ca10 <HAL_FLASH_IRQHandler+0x138>)
 800c9fa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c9fe:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800ca00:	4b04      	ldr	r3, [pc, #16]	; (800ca14 <HAL_FLASH_IRQHandler+0x13c>)
 800ca02:	2200      	movs	r2, #0
 800ca04:	761a      	strb	r2, [r3, #24]
  }
}
 800ca06:	bf00      	nop
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	40023c00 	.word	0x40023c00
 800ca14:	2000083c 	.word	0x2000083c

0800ca18 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b083      	sub	sp, #12
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 800ca20:	bf00      	nop
 800ca22:	370c      	adds	r7, #12
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr

0800ca2c <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b083      	sub	sp, #12
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800ca34:	bf00      	nop
 800ca36:	370c      	adds	r7, #12
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr

0800ca40 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800ca40:	b480      	push	{r7}
 800ca42:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800ca44:	4b27      	ldr	r3, [pc, #156]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca46:	68db      	ldr	r3, [r3, #12]
 800ca48:	f003 0310 	and.w	r3, r3, #16
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d008      	beq.n	800ca62 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800ca50:	4b25      	ldr	r3, [pc, #148]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca52:	69db      	ldr	r3, [r3, #28]
 800ca54:	f043 0310 	orr.w	r3, r3, #16
 800ca58:	4a23      	ldr	r2, [pc, #140]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca5a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800ca5c:	4b21      	ldr	r3, [pc, #132]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca5e:	2210      	movs	r2, #16
 800ca60:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800ca62:	4b20      	ldr	r3, [pc, #128]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	f003 0320 	and.w	r3, r3, #32
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d008      	beq.n	800ca80 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800ca6e:	4b1e      	ldr	r3, [pc, #120]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca70:	69db      	ldr	r3, [r3, #28]
 800ca72:	f043 0308 	orr.w	r3, r3, #8
 800ca76:	4a1c      	ldr	r2, [pc, #112]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca78:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800ca7a:	4b1a      	ldr	r3, [pc, #104]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca7c:	2220      	movs	r2, #32
 800ca7e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800ca80:	4b18      	ldr	r3, [pc, #96]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca82:	68db      	ldr	r3, [r3, #12]
 800ca84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d008      	beq.n	800ca9e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ca8c:	4b16      	ldr	r3, [pc, #88]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca8e:	69db      	ldr	r3, [r3, #28]
 800ca90:	f043 0304 	orr.w	r3, r3, #4
 800ca94:	4a14      	ldr	r2, [pc, #80]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800ca96:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800ca98:	4b12      	ldr	r3, [pc, #72]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800ca9a:	2240      	movs	r2, #64	; 0x40
 800ca9c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800ca9e:	4b11      	ldr	r3, [pc, #68]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800caa0:	68db      	ldr	r3, [r3, #12]
 800caa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d008      	beq.n	800cabc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800caaa:	4b0f      	ldr	r3, [pc, #60]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800caac:	69db      	ldr	r3, [r3, #28]
 800caae:	f043 0302 	orr.w	r3, r3, #2
 800cab2:	4a0d      	ldr	r2, [pc, #52]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800cab4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800cab6:	4b0b      	ldr	r3, [pc, #44]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800cab8:	2280      	movs	r2, #128	; 0x80
 800caba:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800cabc:	4b09      	ldr	r3, [pc, #36]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800cabe:	68db      	ldr	r3, [r3, #12]
 800cac0:	f003 0302 	and.w	r3, r3, #2
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d008      	beq.n	800cada <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800cac8:	4b07      	ldr	r3, [pc, #28]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800caca:	69db      	ldr	r3, [r3, #28]
 800cacc:	f043 0320 	orr.w	r3, r3, #32
 800cad0:	4a05      	ldr	r2, [pc, #20]	; (800cae8 <FLASH_SetErrorCode+0xa8>)
 800cad2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800cad4:	4b03      	ldr	r3, [pc, #12]	; (800cae4 <FLASH_SetErrorCode+0xa4>)
 800cad6:	2202      	movs	r2, #2
 800cad8:	60da      	str	r2, [r3, #12]
  }
}
 800cada:	bf00      	nop
 800cadc:	46bd      	mov	sp, r7
 800cade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae2:	4770      	bx	lr
 800cae4:	40023c00 	.word	0x40023c00
 800cae8:	2000083c 	.word	0x2000083c

0800caec <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800caec:	b480      	push	{r7}
 800caee:	b085      	sub	sp, #20
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	460b      	mov	r3, r1
 800caf6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800caf8:	2300      	movs	r3, #0
 800cafa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800cafc:	78fb      	ldrb	r3, [r7, #3]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d102      	bne.n	800cb08 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800cb02:	2300      	movs	r3, #0
 800cb04:	60fb      	str	r3, [r7, #12]
 800cb06:	e010      	b.n	800cb2a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800cb08:	78fb      	ldrb	r3, [r7, #3]
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d103      	bne.n	800cb16 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800cb0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cb12:	60fb      	str	r3, [r7, #12]
 800cb14:	e009      	b.n	800cb2a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800cb16:	78fb      	ldrb	r3, [r7, #3]
 800cb18:	2b02      	cmp	r3, #2
 800cb1a:	d103      	bne.n	800cb24 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800cb1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cb20:	60fb      	str	r3, [r7, #12]
 800cb22:	e002      	b.n	800cb2a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800cb24:	f44f 7340 	mov.w	r3, #768	; 0x300
 800cb28:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800cb2a:	4b13      	ldr	r3, [pc, #76]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb2c:	691b      	ldr	r3, [r3, #16]
 800cb2e:	4a12      	ldr	r2, [pc, #72]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800cb36:	4b10      	ldr	r3, [pc, #64]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb38:	691a      	ldr	r2, [r3, #16]
 800cb3a:	490f      	ldr	r1, [pc, #60]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	4313      	orrs	r3, r2
 800cb40:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800cb42:	4b0d      	ldr	r3, [pc, #52]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb44:	691b      	ldr	r3, [r3, #16]
 800cb46:	4a0c      	ldr	r2, [pc, #48]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb48:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800cb4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800cb4e:	4b0a      	ldr	r3, [pc, #40]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb50:	691a      	ldr	r2, [r3, #16]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	00db      	lsls	r3, r3, #3
 800cb56:	4313      	orrs	r3, r2
 800cb58:	4a07      	ldr	r2, [pc, #28]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb5a:	f043 0302 	orr.w	r3, r3, #2
 800cb5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800cb60:	4b05      	ldr	r3, [pc, #20]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb62:	691b      	ldr	r3, [r3, #16]
 800cb64:	4a04      	ldr	r2, [pc, #16]	; (800cb78 <FLASH_Erase_Sector+0x8c>)
 800cb66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cb6a:	6113      	str	r3, [r2, #16]
}
 800cb6c:	bf00      	nop
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr
 800cb78:	40023c00 	.word	0x40023c00

0800cb7c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800cb80:	4b20      	ldr	r3, [pc, #128]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d017      	beq.n	800cbbc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800cb8c:	4b1d      	ldr	r3, [pc, #116]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4a1c      	ldr	r2, [pc, #112]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cb92:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cb96:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800cb98:	4b1a      	ldr	r3, [pc, #104]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	4a19      	ldr	r2, [pc, #100]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cb9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800cba2:	6013      	str	r3, [r2, #0]
 800cba4:	4b17      	ldr	r3, [pc, #92]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	4a16      	ldr	r2, [pc, #88]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbaa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cbae:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800cbb0:	4b14      	ldr	r3, [pc, #80]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a13      	ldr	r2, [pc, #76]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cbba:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800cbbc:	4b11      	ldr	r3, [pc, #68]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d017      	beq.n	800cbf8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800cbc8:	4b0e      	ldr	r3, [pc, #56]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a0d      	ldr	r2, [pc, #52]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbd2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800cbd4:	4b0b      	ldr	r3, [pc, #44]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	4a0a      	ldr	r2, [pc, #40]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800cbde:	6013      	str	r3, [r2, #0]
 800cbe0:	4b08      	ldr	r3, [pc, #32]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	4a07      	ldr	r2, [pc, #28]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbe6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbea:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800cbec:	4b05      	ldr	r3, [pc, #20]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4a04      	ldr	r2, [pc, #16]	; (800cc04 <FLASH_FlushCaches+0x88>)
 800cbf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cbf6:	6013      	str	r3, [r2, #0]
  }
}
 800cbf8:	bf00      	nop
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc00:	4770      	bx	lr
 800cc02:	bf00      	nop
 800cc04:	40023c00 	.word	0x40023c00

0800cc08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b089      	sub	sp, #36	; 0x24
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
 800cc10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800cc12:	2300      	movs	r3, #0
 800cc14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800cc16:	2300      	movs	r3, #0
 800cc18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cc1e:	2300      	movs	r3, #0
 800cc20:	61fb      	str	r3, [r7, #28]
 800cc22:	e16b      	b.n	800cefc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800cc24:	2201      	movs	r2, #1
 800cc26:	69fb      	ldr	r3, [r7, #28]
 800cc28:	fa02 f303 	lsl.w	r3, r2, r3
 800cc2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	697a      	ldr	r2, [r7, #20]
 800cc34:	4013      	ands	r3, r2
 800cc36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	f040 815a 	bne.w	800cef6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	685b      	ldr	r3, [r3, #4]
 800cc46:	2b01      	cmp	r3, #1
 800cc48:	d00b      	beq.n	800cc62 <HAL_GPIO_Init+0x5a>
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	2b02      	cmp	r3, #2
 800cc50:	d007      	beq.n	800cc62 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800cc56:	2b11      	cmp	r3, #17
 800cc58:	d003      	beq.n	800cc62 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	685b      	ldr	r3, [r3, #4]
 800cc5e:	2b12      	cmp	r3, #18
 800cc60:	d130      	bne.n	800ccc4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	689b      	ldr	r3, [r3, #8]
 800cc66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	005b      	lsls	r3, r3, #1
 800cc6c:	2203      	movs	r2, #3
 800cc6e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc72:	43db      	mvns	r3, r3
 800cc74:	69ba      	ldr	r2, [r7, #24]
 800cc76:	4013      	ands	r3, r2
 800cc78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	68da      	ldr	r2, [r3, #12]
 800cc7e:	69fb      	ldr	r3, [r7, #28]
 800cc80:	005b      	lsls	r3, r3, #1
 800cc82:	fa02 f303 	lsl.w	r3, r2, r3
 800cc86:	69ba      	ldr	r2, [r7, #24]
 800cc88:	4313      	orrs	r3, r2
 800cc8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	69ba      	ldr	r2, [r7, #24]
 800cc90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	685b      	ldr	r3, [r3, #4]
 800cc96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800cc98:	2201      	movs	r2, #1
 800cc9a:	69fb      	ldr	r3, [r7, #28]
 800cc9c:	fa02 f303 	lsl.w	r3, r2, r3
 800cca0:	43db      	mvns	r3, r3
 800cca2:	69ba      	ldr	r2, [r7, #24]
 800cca4:	4013      	ands	r3, r2
 800cca6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	685b      	ldr	r3, [r3, #4]
 800ccac:	091b      	lsrs	r3, r3, #4
 800ccae:	f003 0201 	and.w	r2, r3, #1
 800ccb2:	69fb      	ldr	r3, [r7, #28]
 800ccb4:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb8:	69ba      	ldr	r2, [r7, #24]
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	69ba      	ldr	r2, [r7, #24]
 800ccc2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ccca:	69fb      	ldr	r3, [r7, #28]
 800cccc:	005b      	lsls	r3, r3, #1
 800ccce:	2203      	movs	r2, #3
 800ccd0:	fa02 f303 	lsl.w	r3, r2, r3
 800ccd4:	43db      	mvns	r3, r3
 800ccd6:	69ba      	ldr	r2, [r7, #24]
 800ccd8:	4013      	ands	r3, r2
 800ccda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	689a      	ldr	r2, [r3, #8]
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	005b      	lsls	r3, r3, #1
 800cce4:	fa02 f303 	lsl.w	r3, r2, r3
 800cce8:	69ba      	ldr	r2, [r7, #24]
 800ccea:	4313      	orrs	r3, r2
 800ccec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	69ba      	ldr	r2, [r7, #24]
 800ccf2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	2b02      	cmp	r3, #2
 800ccfa:	d003      	beq.n	800cd04 <HAL_GPIO_Init+0xfc>
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	2b12      	cmp	r3, #18
 800cd02:	d123      	bne.n	800cd4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cd04:	69fb      	ldr	r3, [r7, #28]
 800cd06:	08da      	lsrs	r2, r3, #3
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	3208      	adds	r2, #8
 800cd0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800cd12:	69fb      	ldr	r3, [r7, #28]
 800cd14:	f003 0307 	and.w	r3, r3, #7
 800cd18:	009b      	lsls	r3, r3, #2
 800cd1a:	220f      	movs	r2, #15
 800cd1c:	fa02 f303 	lsl.w	r3, r2, r3
 800cd20:	43db      	mvns	r3, r3
 800cd22:	69ba      	ldr	r2, [r7, #24]
 800cd24:	4013      	ands	r3, r2
 800cd26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	691a      	ldr	r2, [r3, #16]
 800cd2c:	69fb      	ldr	r3, [r7, #28]
 800cd2e:	f003 0307 	and.w	r3, r3, #7
 800cd32:	009b      	lsls	r3, r3, #2
 800cd34:	fa02 f303 	lsl.w	r3, r2, r3
 800cd38:	69ba      	ldr	r2, [r7, #24]
 800cd3a:	4313      	orrs	r3, r2
 800cd3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800cd3e:	69fb      	ldr	r3, [r7, #28]
 800cd40:	08da      	lsrs	r2, r3, #3
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	3208      	adds	r2, #8
 800cd46:	69b9      	ldr	r1, [r7, #24]
 800cd48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800cd52:	69fb      	ldr	r3, [r7, #28]
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	2203      	movs	r2, #3
 800cd58:	fa02 f303 	lsl.w	r3, r2, r3
 800cd5c:	43db      	mvns	r3, r3
 800cd5e:	69ba      	ldr	r2, [r7, #24]
 800cd60:	4013      	ands	r3, r2
 800cd62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	685b      	ldr	r3, [r3, #4]
 800cd68:	f003 0203 	and.w	r2, r3, #3
 800cd6c:	69fb      	ldr	r3, [r7, #28]
 800cd6e:	005b      	lsls	r3, r3, #1
 800cd70:	fa02 f303 	lsl.w	r3, r2, r3
 800cd74:	69ba      	ldr	r2, [r7, #24]
 800cd76:	4313      	orrs	r3, r2
 800cd78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	69ba      	ldr	r2, [r7, #24]
 800cd7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	685b      	ldr	r3, [r3, #4]
 800cd84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	f000 80b4 	beq.w	800cef6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cd8e:	2300      	movs	r3, #0
 800cd90:	60fb      	str	r3, [r7, #12]
 800cd92:	4b5f      	ldr	r3, [pc, #380]	; (800cf10 <HAL_GPIO_Init+0x308>)
 800cd94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd96:	4a5e      	ldr	r2, [pc, #376]	; (800cf10 <HAL_GPIO_Init+0x308>)
 800cd98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cd9c:	6453      	str	r3, [r2, #68]	; 0x44
 800cd9e:	4b5c      	ldr	r3, [pc, #368]	; (800cf10 <HAL_GPIO_Init+0x308>)
 800cda0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cda2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cda6:	60fb      	str	r3, [r7, #12]
 800cda8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cdaa:	4a5a      	ldr	r2, [pc, #360]	; (800cf14 <HAL_GPIO_Init+0x30c>)
 800cdac:	69fb      	ldr	r3, [r7, #28]
 800cdae:	089b      	lsrs	r3, r3, #2
 800cdb0:	3302      	adds	r3, #2
 800cdb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800cdb8:	69fb      	ldr	r3, [r7, #28]
 800cdba:	f003 0303 	and.w	r3, r3, #3
 800cdbe:	009b      	lsls	r3, r3, #2
 800cdc0:	220f      	movs	r2, #15
 800cdc2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc6:	43db      	mvns	r3, r3
 800cdc8:	69ba      	ldr	r2, [r7, #24]
 800cdca:	4013      	ands	r3, r2
 800cdcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	4a51      	ldr	r2, [pc, #324]	; (800cf18 <HAL_GPIO_Init+0x310>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d02b      	beq.n	800ce2e <HAL_GPIO_Init+0x226>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	4a50      	ldr	r2, [pc, #320]	; (800cf1c <HAL_GPIO_Init+0x314>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d025      	beq.n	800ce2a <HAL_GPIO_Init+0x222>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	4a4f      	ldr	r2, [pc, #316]	; (800cf20 <HAL_GPIO_Init+0x318>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d01f      	beq.n	800ce26 <HAL_GPIO_Init+0x21e>
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	4a4e      	ldr	r2, [pc, #312]	; (800cf24 <HAL_GPIO_Init+0x31c>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d019      	beq.n	800ce22 <HAL_GPIO_Init+0x21a>
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	4a4d      	ldr	r2, [pc, #308]	; (800cf28 <HAL_GPIO_Init+0x320>)
 800cdf2:	4293      	cmp	r3, r2
 800cdf4:	d013      	beq.n	800ce1e <HAL_GPIO_Init+0x216>
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	4a4c      	ldr	r2, [pc, #304]	; (800cf2c <HAL_GPIO_Init+0x324>)
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d00d      	beq.n	800ce1a <HAL_GPIO_Init+0x212>
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	4a4b      	ldr	r2, [pc, #300]	; (800cf30 <HAL_GPIO_Init+0x328>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d007      	beq.n	800ce16 <HAL_GPIO_Init+0x20e>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	4a4a      	ldr	r2, [pc, #296]	; (800cf34 <HAL_GPIO_Init+0x32c>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d101      	bne.n	800ce12 <HAL_GPIO_Init+0x20a>
 800ce0e:	2307      	movs	r3, #7
 800ce10:	e00e      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce12:	2308      	movs	r3, #8
 800ce14:	e00c      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce16:	2306      	movs	r3, #6
 800ce18:	e00a      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce1a:	2305      	movs	r3, #5
 800ce1c:	e008      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce1e:	2304      	movs	r3, #4
 800ce20:	e006      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce22:	2303      	movs	r3, #3
 800ce24:	e004      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce26:	2302      	movs	r3, #2
 800ce28:	e002      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e000      	b.n	800ce30 <HAL_GPIO_Init+0x228>
 800ce2e:	2300      	movs	r3, #0
 800ce30:	69fa      	ldr	r2, [r7, #28]
 800ce32:	f002 0203 	and.w	r2, r2, #3
 800ce36:	0092      	lsls	r2, r2, #2
 800ce38:	4093      	lsls	r3, r2
 800ce3a:	69ba      	ldr	r2, [r7, #24]
 800ce3c:	4313      	orrs	r3, r2
 800ce3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ce40:	4934      	ldr	r1, [pc, #208]	; (800cf14 <HAL_GPIO_Init+0x30c>)
 800ce42:	69fb      	ldr	r3, [r7, #28]
 800ce44:	089b      	lsrs	r3, r3, #2
 800ce46:	3302      	adds	r3, #2
 800ce48:	69ba      	ldr	r2, [r7, #24]
 800ce4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ce4e:	4b3a      	ldr	r3, [pc, #232]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	43db      	mvns	r3, r3
 800ce58:	69ba      	ldr	r2, [r7, #24]
 800ce5a:	4013      	ands	r3, r2
 800ce5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	685b      	ldr	r3, [r3, #4]
 800ce62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d003      	beq.n	800ce72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800ce6a:	69ba      	ldr	r2, [r7, #24]
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ce72:	4a31      	ldr	r2, [pc, #196]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800ce74:	69bb      	ldr	r3, [r7, #24]
 800ce76:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800ce78:	4b2f      	ldr	r3, [pc, #188]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800ce7a:	685b      	ldr	r3, [r3, #4]
 800ce7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	43db      	mvns	r3, r3
 800ce82:	69ba      	ldr	r2, [r7, #24]
 800ce84:	4013      	ands	r3, r2
 800ce86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	685b      	ldr	r3, [r3, #4]
 800ce8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d003      	beq.n	800ce9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800ce94:	69ba      	ldr	r2, [r7, #24]
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ce9c:	4a26      	ldr	r2, [pc, #152]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800ce9e:	69bb      	ldr	r3, [r7, #24]
 800cea0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800cea2:	4b25      	ldr	r3, [pc, #148]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	43db      	mvns	r3, r3
 800ceac:	69ba      	ldr	r2, [r7, #24]
 800ceae:	4013      	ands	r3, r2
 800ceb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d003      	beq.n	800cec6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800cebe:	69ba      	ldr	r2, [r7, #24]
 800cec0:	693b      	ldr	r3, [r7, #16]
 800cec2:	4313      	orrs	r3, r2
 800cec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800cec6:	4a1c      	ldr	r2, [pc, #112]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800cec8:	69bb      	ldr	r3, [r7, #24]
 800ceca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800cecc:	4b1a      	ldr	r3, [pc, #104]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800cece:	68db      	ldr	r3, [r3, #12]
 800ced0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	43db      	mvns	r3, r3
 800ced6:	69ba      	ldr	r2, [r7, #24]
 800ced8:	4013      	ands	r3, r2
 800ceda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d003      	beq.n	800cef0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800cee8:	69ba      	ldr	r2, [r7, #24]
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	4313      	orrs	r3, r2
 800ceee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800cef0:	4a11      	ldr	r2, [pc, #68]	; (800cf38 <HAL_GPIO_Init+0x330>)
 800cef2:	69bb      	ldr	r3, [r7, #24]
 800cef4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	3301      	adds	r3, #1
 800cefa:	61fb      	str	r3, [r7, #28]
 800cefc:	69fb      	ldr	r3, [r7, #28]
 800cefe:	2b0f      	cmp	r3, #15
 800cf00:	f67f ae90 	bls.w	800cc24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800cf04:	bf00      	nop
 800cf06:	3724      	adds	r7, #36	; 0x24
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0e:	4770      	bx	lr
 800cf10:	40023800 	.word	0x40023800
 800cf14:	40013800 	.word	0x40013800
 800cf18:	40020000 	.word	0x40020000
 800cf1c:	40020400 	.word	0x40020400
 800cf20:	40020800 	.word	0x40020800
 800cf24:	40020c00 	.word	0x40020c00
 800cf28:	40021000 	.word	0x40021000
 800cf2c:	40021400 	.word	0x40021400
 800cf30:	40021800 	.word	0x40021800
 800cf34:	40021c00 	.word	0x40021c00
 800cf38:	40013c00 	.word	0x40013c00

0800cf3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b083      	sub	sp, #12
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	460b      	mov	r3, r1
 800cf46:	807b      	strh	r3, [r7, #2]
 800cf48:	4613      	mov	r3, r2
 800cf4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800cf4c:	787b      	ldrb	r3, [r7, #1]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d003      	beq.n	800cf5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800cf52:	887a      	ldrh	r2, [r7, #2]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800cf58:	e003      	b.n	800cf62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800cf5a:	887b      	ldrh	r3, [r7, #2]
 800cf5c:	041a      	lsls	r2, r3, #16
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	619a      	str	r2, [r3, #24]
}
 800cf62:	bf00      	nop
 800cf64:	370c      	adds	r7, #12
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr
	...

0800cf70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b086      	sub	sp, #24
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d101      	bne.n	800cf82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	e25b      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f003 0301 	and.w	r3, r3, #1
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d075      	beq.n	800d07a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cf8e:	4ba3      	ldr	r3, [pc, #652]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cf90:	689b      	ldr	r3, [r3, #8]
 800cf92:	f003 030c 	and.w	r3, r3, #12
 800cf96:	2b04      	cmp	r3, #4
 800cf98:	d00c      	beq.n	800cfb4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cf9a:	4ba0      	ldr	r3, [pc, #640]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cf9c:	689b      	ldr	r3, [r3, #8]
 800cf9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cfa2:	2b08      	cmp	r3, #8
 800cfa4:	d112      	bne.n	800cfcc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cfa6:	4b9d      	ldr	r3, [pc, #628]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cfa8:	685b      	ldr	r3, [r3, #4]
 800cfaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cfae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cfb2:	d10b      	bne.n	800cfcc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cfb4:	4b99      	ldr	r3, [pc, #612]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d05b      	beq.n	800d078 <HAL_RCC_OscConfig+0x108>
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	685b      	ldr	r3, [r3, #4]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d157      	bne.n	800d078 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cfc8:	2301      	movs	r3, #1
 800cfca:	e236      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	685b      	ldr	r3, [r3, #4]
 800cfd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cfd4:	d106      	bne.n	800cfe4 <HAL_RCC_OscConfig+0x74>
 800cfd6:	4b91      	ldr	r3, [pc, #580]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	4a90      	ldr	r2, [pc, #576]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cfdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cfe0:	6013      	str	r3, [r2, #0]
 800cfe2:	e01d      	b.n	800d020 <HAL_RCC_OscConfig+0xb0>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	685b      	ldr	r3, [r3, #4]
 800cfe8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cfec:	d10c      	bne.n	800d008 <HAL_RCC_OscConfig+0x98>
 800cfee:	4b8b      	ldr	r3, [pc, #556]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	4a8a      	ldr	r2, [pc, #552]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cff4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cff8:	6013      	str	r3, [r2, #0]
 800cffa:	4b88      	ldr	r3, [pc, #544]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a87      	ldr	r2, [pc, #540]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d004:	6013      	str	r3, [r2, #0]
 800d006:	e00b      	b.n	800d020 <HAL_RCC_OscConfig+0xb0>
 800d008:	4b84      	ldr	r3, [pc, #528]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4a83      	ldr	r2, [pc, #524]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d00e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d012:	6013      	str	r3, [r2, #0]
 800d014:	4b81      	ldr	r3, [pc, #516]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a80      	ldr	r2, [pc, #512]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d01a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d01e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	685b      	ldr	r3, [r3, #4]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d013      	beq.n	800d050 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d028:	f7fe f9a6 	bl	800b378 <HAL_GetTick>
 800d02c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d02e:	e008      	b.n	800d042 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d030:	f7fe f9a2 	bl	800b378 <HAL_GetTick>
 800d034:	4602      	mov	r2, r0
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	1ad3      	subs	r3, r2, r3
 800d03a:	2b64      	cmp	r3, #100	; 0x64
 800d03c:	d901      	bls.n	800d042 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d03e:	2303      	movs	r3, #3
 800d040:	e1fb      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d042:	4b76      	ldr	r3, [pc, #472]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d0f0      	beq.n	800d030 <HAL_RCC_OscConfig+0xc0>
 800d04e:	e014      	b.n	800d07a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d050:	f7fe f992 	bl	800b378 <HAL_GetTick>
 800d054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d056:	e008      	b.n	800d06a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d058:	f7fe f98e 	bl	800b378 <HAL_GetTick>
 800d05c:	4602      	mov	r2, r0
 800d05e:	693b      	ldr	r3, [r7, #16]
 800d060:	1ad3      	subs	r3, r2, r3
 800d062:	2b64      	cmp	r3, #100	; 0x64
 800d064:	d901      	bls.n	800d06a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d066:	2303      	movs	r3, #3
 800d068:	e1e7      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d06a:	4b6c      	ldr	r3, [pc, #432]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d072:	2b00      	cmp	r3, #0
 800d074:	d1f0      	bne.n	800d058 <HAL_RCC_OscConfig+0xe8>
 800d076:	e000      	b.n	800d07a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f003 0302 	and.w	r3, r3, #2
 800d082:	2b00      	cmp	r3, #0
 800d084:	d063      	beq.n	800d14e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d086:	4b65      	ldr	r3, [pc, #404]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d088:	689b      	ldr	r3, [r3, #8]
 800d08a:	f003 030c 	and.w	r3, r3, #12
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d00b      	beq.n	800d0aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d092:	4b62      	ldr	r3, [pc, #392]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d094:	689b      	ldr	r3, [r3, #8]
 800d096:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d09a:	2b08      	cmp	r3, #8
 800d09c:	d11c      	bne.n	800d0d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d09e:	4b5f      	ldr	r3, [pc, #380]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d0a0:	685b      	ldr	r3, [r3, #4]
 800d0a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d116      	bne.n	800d0d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d0aa:	4b5c      	ldr	r3, [pc, #368]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f003 0302 	and.w	r3, r3, #2
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d005      	beq.n	800d0c2 <HAL_RCC_OscConfig+0x152>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	68db      	ldr	r3, [r3, #12]
 800d0ba:	2b01      	cmp	r3, #1
 800d0bc:	d001      	beq.n	800d0c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	e1bb      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d0c2:	4b56      	ldr	r3, [pc, #344]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	691b      	ldr	r3, [r3, #16]
 800d0ce:	00db      	lsls	r3, r3, #3
 800d0d0:	4952      	ldr	r1, [pc, #328]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d0d6:	e03a      	b.n	800d14e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	68db      	ldr	r3, [r3, #12]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d020      	beq.n	800d122 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d0e0:	4b4f      	ldr	r3, [pc, #316]	; (800d220 <HAL_RCC_OscConfig+0x2b0>)
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0e6:	f7fe f947 	bl	800b378 <HAL_GetTick>
 800d0ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d0ec:	e008      	b.n	800d100 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d0ee:	f7fe f943 	bl	800b378 <HAL_GetTick>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	693b      	ldr	r3, [r7, #16]
 800d0f6:	1ad3      	subs	r3, r2, r3
 800d0f8:	2b02      	cmp	r3, #2
 800d0fa:	d901      	bls.n	800d100 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d0fc:	2303      	movs	r3, #3
 800d0fe:	e19c      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d100:	4b46      	ldr	r3, [pc, #280]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	f003 0302 	and.w	r3, r3, #2
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d0f0      	beq.n	800d0ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d10c:	4b43      	ldr	r3, [pc, #268]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	00db      	lsls	r3, r3, #3
 800d11a:	4940      	ldr	r1, [pc, #256]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d11c:	4313      	orrs	r3, r2
 800d11e:	600b      	str	r3, [r1, #0]
 800d120:	e015      	b.n	800d14e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d122:	4b3f      	ldr	r3, [pc, #252]	; (800d220 <HAL_RCC_OscConfig+0x2b0>)
 800d124:	2200      	movs	r2, #0
 800d126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d128:	f7fe f926 	bl	800b378 <HAL_GetTick>
 800d12c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d12e:	e008      	b.n	800d142 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d130:	f7fe f922 	bl	800b378 <HAL_GetTick>
 800d134:	4602      	mov	r2, r0
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	1ad3      	subs	r3, r2, r3
 800d13a:	2b02      	cmp	r3, #2
 800d13c:	d901      	bls.n	800d142 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d13e:	2303      	movs	r3, #3
 800d140:	e17b      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d142:	4b36      	ldr	r3, [pc, #216]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	f003 0302 	and.w	r3, r3, #2
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d1f0      	bne.n	800d130 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f003 0308 	and.w	r3, r3, #8
 800d156:	2b00      	cmp	r3, #0
 800d158:	d030      	beq.n	800d1bc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	695b      	ldr	r3, [r3, #20]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d016      	beq.n	800d190 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d162:	4b30      	ldr	r3, [pc, #192]	; (800d224 <HAL_RCC_OscConfig+0x2b4>)
 800d164:	2201      	movs	r2, #1
 800d166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d168:	f7fe f906 	bl	800b378 <HAL_GetTick>
 800d16c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d16e:	e008      	b.n	800d182 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d170:	f7fe f902 	bl	800b378 <HAL_GetTick>
 800d174:	4602      	mov	r2, r0
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	1ad3      	subs	r3, r2, r3
 800d17a:	2b02      	cmp	r3, #2
 800d17c:	d901      	bls.n	800d182 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d17e:	2303      	movs	r3, #3
 800d180:	e15b      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d182:	4b26      	ldr	r3, [pc, #152]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d184:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d186:	f003 0302 	and.w	r3, r3, #2
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d0f0      	beq.n	800d170 <HAL_RCC_OscConfig+0x200>
 800d18e:	e015      	b.n	800d1bc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d190:	4b24      	ldr	r3, [pc, #144]	; (800d224 <HAL_RCC_OscConfig+0x2b4>)
 800d192:	2200      	movs	r2, #0
 800d194:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d196:	f7fe f8ef 	bl	800b378 <HAL_GetTick>
 800d19a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d19c:	e008      	b.n	800d1b0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d19e:	f7fe f8eb 	bl	800b378 <HAL_GetTick>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	2b02      	cmp	r3, #2
 800d1aa:	d901      	bls.n	800d1b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d1ac:	2303      	movs	r3, #3
 800d1ae:	e144      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d1b0:	4b1a      	ldr	r3, [pc, #104]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d1b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d1b4:	f003 0302 	and.w	r3, r3, #2
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1f0      	bne.n	800d19e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f003 0304 	and.w	r3, r3, #4
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	f000 80a0 	beq.w	800d30a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d1ce:	4b13      	ldr	r3, [pc, #76]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10f      	bne.n	800d1fa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d1da:	2300      	movs	r3, #0
 800d1dc:	60bb      	str	r3, [r7, #8]
 800d1de:	4b0f      	ldr	r3, [pc, #60]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d1e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1e2:	4a0e      	ldr	r2, [pc, #56]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d1e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d1e8:	6413      	str	r3, [r2, #64]	; 0x40
 800d1ea:	4b0c      	ldr	r3, [pc, #48]	; (800d21c <HAL_RCC_OscConfig+0x2ac>)
 800d1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d1f2:	60bb      	str	r3, [r7, #8]
 800d1f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d1fa:	4b0b      	ldr	r3, [pc, #44]	; (800d228 <HAL_RCC_OscConfig+0x2b8>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d202:	2b00      	cmp	r3, #0
 800d204:	d121      	bne.n	800d24a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d206:	4b08      	ldr	r3, [pc, #32]	; (800d228 <HAL_RCC_OscConfig+0x2b8>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	4a07      	ldr	r2, [pc, #28]	; (800d228 <HAL_RCC_OscConfig+0x2b8>)
 800d20c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d212:	f7fe f8b1 	bl	800b378 <HAL_GetTick>
 800d216:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d218:	e011      	b.n	800d23e <HAL_RCC_OscConfig+0x2ce>
 800d21a:	bf00      	nop
 800d21c:	40023800 	.word	0x40023800
 800d220:	42470000 	.word	0x42470000
 800d224:	42470e80 	.word	0x42470e80
 800d228:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d22c:	f7fe f8a4 	bl	800b378 <HAL_GetTick>
 800d230:	4602      	mov	r2, r0
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	1ad3      	subs	r3, r2, r3
 800d236:	2b02      	cmp	r3, #2
 800d238:	d901      	bls.n	800d23e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d23a:	2303      	movs	r3, #3
 800d23c:	e0fd      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d23e:	4b81      	ldr	r3, [pc, #516]	; (800d444 <HAL_RCC_OscConfig+0x4d4>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d246:	2b00      	cmp	r3, #0
 800d248:	d0f0      	beq.n	800d22c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	689b      	ldr	r3, [r3, #8]
 800d24e:	2b01      	cmp	r3, #1
 800d250:	d106      	bne.n	800d260 <HAL_RCC_OscConfig+0x2f0>
 800d252:	4b7d      	ldr	r3, [pc, #500]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d256:	4a7c      	ldr	r2, [pc, #496]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d258:	f043 0301 	orr.w	r3, r3, #1
 800d25c:	6713      	str	r3, [r2, #112]	; 0x70
 800d25e:	e01c      	b.n	800d29a <HAL_RCC_OscConfig+0x32a>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	2b05      	cmp	r3, #5
 800d266:	d10c      	bne.n	800d282 <HAL_RCC_OscConfig+0x312>
 800d268:	4b77      	ldr	r3, [pc, #476]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d26a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d26c:	4a76      	ldr	r2, [pc, #472]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d26e:	f043 0304 	orr.w	r3, r3, #4
 800d272:	6713      	str	r3, [r2, #112]	; 0x70
 800d274:	4b74      	ldr	r3, [pc, #464]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d278:	4a73      	ldr	r2, [pc, #460]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d27a:	f043 0301 	orr.w	r3, r3, #1
 800d27e:	6713      	str	r3, [r2, #112]	; 0x70
 800d280:	e00b      	b.n	800d29a <HAL_RCC_OscConfig+0x32a>
 800d282:	4b71      	ldr	r3, [pc, #452]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d286:	4a70      	ldr	r2, [pc, #448]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d288:	f023 0301 	bic.w	r3, r3, #1
 800d28c:	6713      	str	r3, [r2, #112]	; 0x70
 800d28e:	4b6e      	ldr	r3, [pc, #440]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d292:	4a6d      	ldr	r2, [pc, #436]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d294:	f023 0304 	bic.w	r3, r3, #4
 800d298:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	689b      	ldr	r3, [r3, #8]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d015      	beq.n	800d2ce <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2a2:	f7fe f869 	bl	800b378 <HAL_GetTick>
 800d2a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d2a8:	e00a      	b.n	800d2c0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d2aa:	f7fe f865 	bl	800b378 <HAL_GetTick>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d901      	bls.n	800d2c0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d2bc:	2303      	movs	r3, #3
 800d2be:	e0bc      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d2c0:	4b61      	ldr	r3, [pc, #388]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d2c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2c4:	f003 0302 	and.w	r3, r3, #2
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d0ee      	beq.n	800d2aa <HAL_RCC_OscConfig+0x33a>
 800d2cc:	e014      	b.n	800d2f8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d2ce:	f7fe f853 	bl	800b378 <HAL_GetTick>
 800d2d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d2d4:	e00a      	b.n	800d2ec <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d2d6:	f7fe f84f 	bl	800b378 <HAL_GetTick>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	1ad3      	subs	r3, r2, r3
 800d2e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d901      	bls.n	800d2ec <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d2e8:	2303      	movs	r3, #3
 800d2ea:	e0a6      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d2ec:	4b56      	ldr	r3, [pc, #344]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d2ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2f0:	f003 0302 	and.w	r3, r3, #2
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d1ee      	bne.n	800d2d6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d2f8:	7dfb      	ldrb	r3, [r7, #23]
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d105      	bne.n	800d30a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d2fe:	4b52      	ldr	r3, [pc, #328]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d302:	4a51      	ldr	r2, [pc, #324]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d304:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d308:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	699b      	ldr	r3, [r3, #24]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	f000 8092 	beq.w	800d438 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d314:	4b4c      	ldr	r3, [pc, #304]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d316:	689b      	ldr	r3, [r3, #8]
 800d318:	f003 030c 	and.w	r3, r3, #12
 800d31c:	2b08      	cmp	r3, #8
 800d31e:	d05c      	beq.n	800d3da <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	699b      	ldr	r3, [r3, #24]
 800d324:	2b02      	cmp	r3, #2
 800d326:	d141      	bne.n	800d3ac <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d328:	4b48      	ldr	r3, [pc, #288]	; (800d44c <HAL_RCC_OscConfig+0x4dc>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d32e:	f7fe f823 	bl	800b378 <HAL_GetTick>
 800d332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d334:	e008      	b.n	800d348 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d336:	f7fe f81f 	bl	800b378 <HAL_GetTick>
 800d33a:	4602      	mov	r2, r0
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	1ad3      	subs	r3, r2, r3
 800d340:	2b02      	cmp	r3, #2
 800d342:	d901      	bls.n	800d348 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d344:	2303      	movs	r3, #3
 800d346:	e078      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d348:	4b3f      	ldr	r3, [pc, #252]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d350:	2b00      	cmp	r3, #0
 800d352:	d1f0      	bne.n	800d336 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	69da      	ldr	r2, [r3, #28]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6a1b      	ldr	r3, [r3, #32]
 800d35c:	431a      	orrs	r2, r3
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d362:	019b      	lsls	r3, r3, #6
 800d364:	431a      	orrs	r2, r3
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d36a:	085b      	lsrs	r3, r3, #1
 800d36c:	3b01      	subs	r3, #1
 800d36e:	041b      	lsls	r3, r3, #16
 800d370:	431a      	orrs	r2, r3
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d376:	061b      	lsls	r3, r3, #24
 800d378:	4933      	ldr	r1, [pc, #204]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d37a:	4313      	orrs	r3, r2
 800d37c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d37e:	4b33      	ldr	r3, [pc, #204]	; (800d44c <HAL_RCC_OscConfig+0x4dc>)
 800d380:	2201      	movs	r2, #1
 800d382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d384:	f7fd fff8 	bl	800b378 <HAL_GetTick>
 800d388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d38a:	e008      	b.n	800d39e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d38c:	f7fd fff4 	bl	800b378 <HAL_GetTick>
 800d390:	4602      	mov	r2, r0
 800d392:	693b      	ldr	r3, [r7, #16]
 800d394:	1ad3      	subs	r3, r2, r3
 800d396:	2b02      	cmp	r3, #2
 800d398:	d901      	bls.n	800d39e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d39a:	2303      	movs	r3, #3
 800d39c:	e04d      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d39e:	4b2a      	ldr	r3, [pc, #168]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d0f0      	beq.n	800d38c <HAL_RCC_OscConfig+0x41c>
 800d3aa:	e045      	b.n	800d438 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d3ac:	4b27      	ldr	r3, [pc, #156]	; (800d44c <HAL_RCC_OscConfig+0x4dc>)
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d3b2:	f7fd ffe1 	bl	800b378 <HAL_GetTick>
 800d3b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d3b8:	e008      	b.n	800d3cc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d3ba:	f7fd ffdd 	bl	800b378 <HAL_GetTick>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	693b      	ldr	r3, [r7, #16]
 800d3c2:	1ad3      	subs	r3, r2, r3
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d901      	bls.n	800d3cc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d3c8:	2303      	movs	r3, #3
 800d3ca:	e036      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d3cc:	4b1e      	ldr	r3, [pc, #120]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d1f0      	bne.n	800d3ba <HAL_RCC_OscConfig+0x44a>
 800d3d8:	e02e      	b.n	800d438 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	699b      	ldr	r3, [r3, #24]
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d101      	bne.n	800d3e6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e029      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d3e6:	4b18      	ldr	r3, [pc, #96]	; (800d448 <HAL_RCC_OscConfig+0x4d8>)
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	69db      	ldr	r3, [r3, #28]
 800d3f6:	429a      	cmp	r2, r3
 800d3f8:	d11c      	bne.n	800d434 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d404:	429a      	cmp	r2, r3
 800d406:	d115      	bne.n	800d434 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d40e:	4013      	ands	r3, r2
 800d410:	687a      	ldr	r2, [r7, #4]
 800d412:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d414:	4293      	cmp	r3, r2
 800d416:	d10d      	bne.n	800d434 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d422:	429a      	cmp	r2, r3
 800d424:	d106      	bne.n	800d434 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d430:	429a      	cmp	r2, r3
 800d432:	d001      	beq.n	800d438 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d434:	2301      	movs	r3, #1
 800d436:	e000      	b.n	800d43a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d438:	2300      	movs	r3, #0
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3718      	adds	r7, #24
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}
 800d442:	bf00      	nop
 800d444:	40007000 	.word	0x40007000
 800d448:	40023800 	.word	0x40023800
 800d44c:	42470060 	.word	0x42470060

0800d450 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b084      	sub	sp, #16
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
 800d458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d101      	bne.n	800d464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d460:	2301      	movs	r3, #1
 800d462:	e0cc      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d464:	4b68      	ldr	r3, [pc, #416]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	f003 030f 	and.w	r3, r3, #15
 800d46c:	683a      	ldr	r2, [r7, #0]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d90c      	bls.n	800d48c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d472:	4b65      	ldr	r3, [pc, #404]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d474:	683a      	ldr	r2, [r7, #0]
 800d476:	b2d2      	uxtb	r2, r2
 800d478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d47a:	4b63      	ldr	r3, [pc, #396]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f003 030f 	and.w	r3, r3, #15
 800d482:	683a      	ldr	r2, [r7, #0]
 800d484:	429a      	cmp	r2, r3
 800d486:	d001      	beq.n	800d48c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d488:	2301      	movs	r3, #1
 800d48a:	e0b8      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	f003 0302 	and.w	r3, r3, #2
 800d494:	2b00      	cmp	r3, #0
 800d496:	d020      	beq.n	800d4da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f003 0304 	and.w	r3, r3, #4
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d005      	beq.n	800d4b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d4a4:	4b59      	ldr	r3, [pc, #356]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4a6:	689b      	ldr	r3, [r3, #8]
 800d4a8:	4a58      	ldr	r2, [pc, #352]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d4ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f003 0308 	and.w	r3, r3, #8
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d005      	beq.n	800d4c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d4bc:	4b53      	ldr	r3, [pc, #332]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4be:	689b      	ldr	r3, [r3, #8]
 800d4c0:	4a52      	ldr	r2, [pc, #328]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d4c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d4c8:	4b50      	ldr	r3, [pc, #320]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4ca:	689b      	ldr	r3, [r3, #8]
 800d4cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	494d      	ldr	r1, [pc, #308]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4d6:	4313      	orrs	r3, r2
 800d4d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	f003 0301 	and.w	r3, r3, #1
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d044      	beq.n	800d570 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	2b01      	cmp	r3, #1
 800d4ec:	d107      	bne.n	800d4fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d4ee:	4b47      	ldr	r3, [pc, #284]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d119      	bne.n	800d52e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	e07f      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	685b      	ldr	r3, [r3, #4]
 800d502:	2b02      	cmp	r3, #2
 800d504:	d003      	beq.n	800d50e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d50a:	2b03      	cmp	r3, #3
 800d50c:	d107      	bne.n	800d51e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d50e:	4b3f      	ldr	r3, [pc, #252]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d516:	2b00      	cmp	r3, #0
 800d518:	d109      	bne.n	800d52e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d51a:	2301      	movs	r3, #1
 800d51c:	e06f      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d51e:	4b3b      	ldr	r3, [pc, #236]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	f003 0302 	and.w	r3, r3, #2
 800d526:	2b00      	cmp	r3, #0
 800d528:	d101      	bne.n	800d52e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d52a:	2301      	movs	r3, #1
 800d52c:	e067      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d52e:	4b37      	ldr	r3, [pc, #220]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d530:	689b      	ldr	r3, [r3, #8]
 800d532:	f023 0203 	bic.w	r2, r3, #3
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	685b      	ldr	r3, [r3, #4]
 800d53a:	4934      	ldr	r1, [pc, #208]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d53c:	4313      	orrs	r3, r2
 800d53e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d540:	f7fd ff1a 	bl	800b378 <HAL_GetTick>
 800d544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d546:	e00a      	b.n	800d55e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d548:	f7fd ff16 	bl	800b378 <HAL_GetTick>
 800d54c:	4602      	mov	r2, r0
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	1ad3      	subs	r3, r2, r3
 800d552:	f241 3288 	movw	r2, #5000	; 0x1388
 800d556:	4293      	cmp	r3, r2
 800d558:	d901      	bls.n	800d55e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d55a:	2303      	movs	r3, #3
 800d55c:	e04f      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d55e:	4b2b      	ldr	r3, [pc, #172]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d560:	689b      	ldr	r3, [r3, #8]
 800d562:	f003 020c 	and.w	r2, r3, #12
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	009b      	lsls	r3, r3, #2
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d1eb      	bne.n	800d548 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d570:	4b25      	ldr	r3, [pc, #148]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f003 030f 	and.w	r3, r3, #15
 800d578:	683a      	ldr	r2, [r7, #0]
 800d57a:	429a      	cmp	r2, r3
 800d57c:	d20c      	bcs.n	800d598 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d57e:	4b22      	ldr	r3, [pc, #136]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d580:	683a      	ldr	r2, [r7, #0]
 800d582:	b2d2      	uxtb	r2, r2
 800d584:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d586:	4b20      	ldr	r3, [pc, #128]	; (800d608 <HAL_RCC_ClockConfig+0x1b8>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f003 030f 	and.w	r3, r3, #15
 800d58e:	683a      	ldr	r2, [r7, #0]
 800d590:	429a      	cmp	r2, r3
 800d592:	d001      	beq.n	800d598 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d594:	2301      	movs	r3, #1
 800d596:	e032      	b.n	800d5fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f003 0304 	and.w	r3, r3, #4
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d008      	beq.n	800d5b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d5a4:	4b19      	ldr	r3, [pc, #100]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	68db      	ldr	r3, [r3, #12]
 800d5b0:	4916      	ldr	r1, [pc, #88]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f003 0308 	and.w	r3, r3, #8
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d009      	beq.n	800d5d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d5c2:	4b12      	ldr	r3, [pc, #72]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	691b      	ldr	r3, [r3, #16]
 800d5ce:	00db      	lsls	r3, r3, #3
 800d5d0:	490e      	ldr	r1, [pc, #56]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800d5d6:	f000 f821 	bl	800d61c <HAL_RCC_GetSysClockFreq>
 800d5da:	4601      	mov	r1, r0
 800d5dc:	4b0b      	ldr	r3, [pc, #44]	; (800d60c <HAL_RCC_ClockConfig+0x1bc>)
 800d5de:	689b      	ldr	r3, [r3, #8]
 800d5e0:	091b      	lsrs	r3, r3, #4
 800d5e2:	f003 030f 	and.w	r3, r3, #15
 800d5e6:	4a0a      	ldr	r2, [pc, #40]	; (800d610 <HAL_RCC_ClockConfig+0x1c0>)
 800d5e8:	5cd3      	ldrb	r3, [r2, r3]
 800d5ea:	fa21 f303 	lsr.w	r3, r1, r3
 800d5ee:	4a09      	ldr	r2, [pc, #36]	; (800d614 <HAL_RCC_ClockConfig+0x1c4>)
 800d5f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800d5f2:	4b09      	ldr	r3, [pc, #36]	; (800d618 <HAL_RCC_ClockConfig+0x1c8>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7fd fe7a 	bl	800b2f0 <HAL_InitTick>

  return HAL_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3710      	adds	r7, #16
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	40023c00 	.word	0x40023c00
 800d60c:	40023800 	.word	0x40023800
 800d610:	08012180 	.word	0x08012180
 800d614:	20000000 	.word	0x20000000
 800d618:	20000004 	.word	0x20000004

0800d61c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d61c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d61e:	b085      	sub	sp, #20
 800d620:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d622:	2300      	movs	r3, #0
 800d624:	607b      	str	r3, [r7, #4]
 800d626:	2300      	movs	r3, #0
 800d628:	60fb      	str	r3, [r7, #12]
 800d62a:	2300      	movs	r3, #0
 800d62c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800d62e:	2300      	movs	r3, #0
 800d630:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d632:	4b63      	ldr	r3, [pc, #396]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d634:	689b      	ldr	r3, [r3, #8]
 800d636:	f003 030c 	and.w	r3, r3, #12
 800d63a:	2b04      	cmp	r3, #4
 800d63c:	d007      	beq.n	800d64e <HAL_RCC_GetSysClockFreq+0x32>
 800d63e:	2b08      	cmp	r3, #8
 800d640:	d008      	beq.n	800d654 <HAL_RCC_GetSysClockFreq+0x38>
 800d642:	2b00      	cmp	r3, #0
 800d644:	f040 80b4 	bne.w	800d7b0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d648:	4b5e      	ldr	r3, [pc, #376]	; (800d7c4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800d64a:	60bb      	str	r3, [r7, #8]
       break;
 800d64c:	e0b3      	b.n	800d7b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d64e:	4b5e      	ldr	r3, [pc, #376]	; (800d7c8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800d650:	60bb      	str	r3, [r7, #8]
      break;
 800d652:	e0b0      	b.n	800d7b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d654:	4b5a      	ldr	r3, [pc, #360]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d65c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d65e:	4b58      	ldr	r3, [pc, #352]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d666:	2b00      	cmp	r3, #0
 800d668:	d04a      	beq.n	800d700 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d66a:	4b55      	ldr	r3, [pc, #340]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d66c:	685b      	ldr	r3, [r3, #4]
 800d66e:	099b      	lsrs	r3, r3, #6
 800d670:	f04f 0400 	mov.w	r4, #0
 800d674:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d678:	f04f 0200 	mov.w	r2, #0
 800d67c:	ea03 0501 	and.w	r5, r3, r1
 800d680:	ea04 0602 	and.w	r6, r4, r2
 800d684:	4629      	mov	r1, r5
 800d686:	4632      	mov	r2, r6
 800d688:	f04f 0300 	mov.w	r3, #0
 800d68c:	f04f 0400 	mov.w	r4, #0
 800d690:	0154      	lsls	r4, r2, #5
 800d692:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800d696:	014b      	lsls	r3, r1, #5
 800d698:	4619      	mov	r1, r3
 800d69a:	4622      	mov	r2, r4
 800d69c:	1b49      	subs	r1, r1, r5
 800d69e:	eb62 0206 	sbc.w	r2, r2, r6
 800d6a2:	f04f 0300 	mov.w	r3, #0
 800d6a6:	f04f 0400 	mov.w	r4, #0
 800d6aa:	0194      	lsls	r4, r2, #6
 800d6ac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800d6b0:	018b      	lsls	r3, r1, #6
 800d6b2:	1a5b      	subs	r3, r3, r1
 800d6b4:	eb64 0402 	sbc.w	r4, r4, r2
 800d6b8:	f04f 0100 	mov.w	r1, #0
 800d6bc:	f04f 0200 	mov.w	r2, #0
 800d6c0:	00e2      	lsls	r2, r4, #3
 800d6c2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800d6c6:	00d9      	lsls	r1, r3, #3
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	4614      	mov	r4, r2
 800d6cc:	195b      	adds	r3, r3, r5
 800d6ce:	eb44 0406 	adc.w	r4, r4, r6
 800d6d2:	f04f 0100 	mov.w	r1, #0
 800d6d6:	f04f 0200 	mov.w	r2, #0
 800d6da:	0262      	lsls	r2, r4, #9
 800d6dc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800d6e0:	0259      	lsls	r1, r3, #9
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	4614      	mov	r4, r2
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	4621      	mov	r1, r4
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	f04f 0400 	mov.w	r4, #0
 800d6f0:	461a      	mov	r2, r3
 800d6f2:	4623      	mov	r3, r4
 800d6f4:	f7fb f9e0 	bl	8008ab8 <__aeabi_uldivmod>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	460c      	mov	r4, r1
 800d6fc:	60fb      	str	r3, [r7, #12]
 800d6fe:	e049      	b.n	800d794 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d700:	4b2f      	ldr	r3, [pc, #188]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	099b      	lsrs	r3, r3, #6
 800d706:	f04f 0400 	mov.w	r4, #0
 800d70a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d70e:	f04f 0200 	mov.w	r2, #0
 800d712:	ea03 0501 	and.w	r5, r3, r1
 800d716:	ea04 0602 	and.w	r6, r4, r2
 800d71a:	4629      	mov	r1, r5
 800d71c:	4632      	mov	r2, r6
 800d71e:	f04f 0300 	mov.w	r3, #0
 800d722:	f04f 0400 	mov.w	r4, #0
 800d726:	0154      	lsls	r4, r2, #5
 800d728:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800d72c:	014b      	lsls	r3, r1, #5
 800d72e:	4619      	mov	r1, r3
 800d730:	4622      	mov	r2, r4
 800d732:	1b49      	subs	r1, r1, r5
 800d734:	eb62 0206 	sbc.w	r2, r2, r6
 800d738:	f04f 0300 	mov.w	r3, #0
 800d73c:	f04f 0400 	mov.w	r4, #0
 800d740:	0194      	lsls	r4, r2, #6
 800d742:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800d746:	018b      	lsls	r3, r1, #6
 800d748:	1a5b      	subs	r3, r3, r1
 800d74a:	eb64 0402 	sbc.w	r4, r4, r2
 800d74e:	f04f 0100 	mov.w	r1, #0
 800d752:	f04f 0200 	mov.w	r2, #0
 800d756:	00e2      	lsls	r2, r4, #3
 800d758:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800d75c:	00d9      	lsls	r1, r3, #3
 800d75e:	460b      	mov	r3, r1
 800d760:	4614      	mov	r4, r2
 800d762:	195b      	adds	r3, r3, r5
 800d764:	eb44 0406 	adc.w	r4, r4, r6
 800d768:	f04f 0100 	mov.w	r1, #0
 800d76c:	f04f 0200 	mov.w	r2, #0
 800d770:	02a2      	lsls	r2, r4, #10
 800d772:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800d776:	0299      	lsls	r1, r3, #10
 800d778:	460b      	mov	r3, r1
 800d77a:	4614      	mov	r4, r2
 800d77c:	4618      	mov	r0, r3
 800d77e:	4621      	mov	r1, r4
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f04f 0400 	mov.w	r4, #0
 800d786:	461a      	mov	r2, r3
 800d788:	4623      	mov	r3, r4
 800d78a:	f7fb f995 	bl	8008ab8 <__aeabi_uldivmod>
 800d78e:	4603      	mov	r3, r0
 800d790:	460c      	mov	r4, r1
 800d792:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800d794:	4b0a      	ldr	r3, [pc, #40]	; (800d7c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800d796:	685b      	ldr	r3, [r3, #4]
 800d798:	0c1b      	lsrs	r3, r3, #16
 800d79a:	f003 0303 	and.w	r3, r3, #3
 800d79e:	3301      	adds	r3, #1
 800d7a0:	005b      	lsls	r3, r3, #1
 800d7a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800d7a4:	68fa      	ldr	r2, [r7, #12]
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7ac:	60bb      	str	r3, [r7, #8]
      break;
 800d7ae:	e002      	b.n	800d7b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d7b0:	4b04      	ldr	r3, [pc, #16]	; (800d7c4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800d7b2:	60bb      	str	r3, [r7, #8]
      break;
 800d7b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d7b6:	68bb      	ldr	r3, [r7, #8]
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3714      	adds	r7, #20
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7c0:	40023800 	.word	0x40023800
 800d7c4:	00f42400 	.word	0x00f42400
 800d7c8:	007a1200 	.word	0x007a1200

0800d7cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d7d0:	4b03      	ldr	r3, [pc, #12]	; (800d7e0 <HAL_RCC_GetHCLKFreq+0x14>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
}
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7dc:	4770      	bx	lr
 800d7de:	bf00      	nop
 800d7e0:	20000000 	.word	0x20000000

0800d7e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800d7e8:	f7ff fff0 	bl	800d7cc <HAL_RCC_GetHCLKFreq>
 800d7ec:	4601      	mov	r1, r0
 800d7ee:	4b05      	ldr	r3, [pc, #20]	; (800d804 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d7f0:	689b      	ldr	r3, [r3, #8]
 800d7f2:	0a9b      	lsrs	r3, r3, #10
 800d7f4:	f003 0307 	and.w	r3, r3, #7
 800d7f8:	4a03      	ldr	r2, [pc, #12]	; (800d808 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d7fa:	5cd3      	ldrb	r3, [r2, r3]
 800d7fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d800:	4618      	mov	r0, r3
 800d802:	bd80      	pop	{r7, pc}
 800d804:	40023800 	.word	0x40023800
 800d808:	08012190 	.word	0x08012190

0800d80c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800d810:	f7ff ffdc 	bl	800d7cc <HAL_RCC_GetHCLKFreq>
 800d814:	4601      	mov	r1, r0
 800d816:	4b05      	ldr	r3, [pc, #20]	; (800d82c <HAL_RCC_GetPCLK2Freq+0x20>)
 800d818:	689b      	ldr	r3, [r3, #8]
 800d81a:	0b5b      	lsrs	r3, r3, #13
 800d81c:	f003 0307 	and.w	r3, r3, #7
 800d820:	4a03      	ldr	r2, [pc, #12]	; (800d830 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d822:	5cd3      	ldrb	r3, [r2, r3]
 800d824:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d828:	4618      	mov	r0, r3
 800d82a:	bd80      	pop	{r7, pc}
 800d82c:	40023800 	.word	0x40023800
 800d830:	08012190 	.word	0x08012190

0800d834 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b082      	sub	sp, #8
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d101      	bne.n	800d846 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d842:	2301      	movs	r3, #1
 800d844:	e056      	b.n	800d8f4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2200      	movs	r2, #0
 800d84a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d852:	b2db      	uxtb	r3, r3
 800d854:	2b00      	cmp	r3, #0
 800d856:	d106      	bne.n	800d866 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2200      	movs	r2, #0
 800d85c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d860:	6878      	ldr	r0, [r7, #4]
 800d862:	f7fd f94b 	bl	800aafc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	2202      	movs	r2, #2
 800d86a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	681a      	ldr	r2, [r3, #0]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d87c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	685a      	ldr	r2, [r3, #4]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	689b      	ldr	r3, [r3, #8]
 800d886:	431a      	orrs	r2, r3
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	68db      	ldr	r3, [r3, #12]
 800d88c:	431a      	orrs	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	691b      	ldr	r3, [r3, #16]
 800d892:	431a      	orrs	r2, r3
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	695b      	ldr	r3, [r3, #20]
 800d898:	431a      	orrs	r2, r3
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	699b      	ldr	r3, [r3, #24]
 800d89e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d8a2:	431a      	orrs	r2, r3
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	69db      	ldr	r3, [r3, #28]
 800d8a8:	431a      	orrs	r2, r3
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6a1b      	ldr	r3, [r3, #32]
 800d8ae:	ea42 0103 	orr.w	r1, r2, r3
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	430a      	orrs	r2, r1
 800d8bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	0c1b      	lsrs	r3, r3, #16
 800d8c4:	f003 0104 	and.w	r1, r3, #4
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	430a      	orrs	r2, r1
 800d8d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	69da      	ldr	r2, [r3, #28]
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d8e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	2201      	movs	r2, #1
 800d8ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d8f2:	2300      	movs	r3, #0
}
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d101      	bne.n	800d90e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d90a:	2301      	movs	r3, #1
 800d90c:	e01d      	b.n	800d94a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d914:	b2db      	uxtb	r3, r3
 800d916:	2b00      	cmp	r3, #0
 800d918:	d106      	bne.n	800d928 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2200      	movs	r2, #0
 800d91e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f7fd f932 	bl	800ab8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2202      	movs	r2, #2
 800d92c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	3304      	adds	r3, #4
 800d938:	4619      	mov	r1, r3
 800d93a:	4610      	mov	r0, r2
 800d93c:	f000 fe3e 	bl	800e5bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2201      	movs	r2, #1
 800d944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d948:	2300      	movs	r3, #0
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3708      	adds	r7, #8
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}

0800d952 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d952:	b480      	push	{r7}
 800d954:	b085      	sub	sp, #20
 800d956:	af00      	add	r7, sp, #0
 800d958:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	68da      	ldr	r2, [r3, #12]
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f042 0201 	orr.w	r2, r2, #1
 800d968:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	689b      	ldr	r3, [r3, #8]
 800d970:	f003 0307 	and.w	r3, r3, #7
 800d974:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	2b06      	cmp	r3, #6
 800d97a:	d007      	beq.n	800d98c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	681a      	ldr	r2, [r3, #0]
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f042 0201 	orr.w	r2, r2, #1
 800d98a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3714      	adds	r7, #20
 800d992:	46bd      	mov	sp, r7
 800d994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d998:	4770      	bx	lr

0800d99a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d99a:	b480      	push	{r7}
 800d99c:	b083      	sub	sp, #12
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	68da      	ldr	r2, [r3, #12]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f022 0201 	bic.w	r2, r2, #1
 800d9b0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	6a1a      	ldr	r2, [r3, #32]
 800d9b8:	f241 1311 	movw	r3, #4369	; 0x1111
 800d9bc:	4013      	ands	r3, r2
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d10f      	bne.n	800d9e2 <HAL_TIM_Base_Stop_IT+0x48>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	6a1a      	ldr	r2, [r3, #32]
 800d9c8:	f240 4344 	movw	r3, #1092	; 0x444
 800d9cc:	4013      	ands	r3, r2
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d107      	bne.n	800d9e2 <HAL_TIM_Base_Stop_IT+0x48>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	681a      	ldr	r2, [r3, #0]
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	f022 0201 	bic.w	r2, r2, #1
 800d9e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d9e2:	2300      	movs	r3, #0
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	370c      	adds	r7, #12
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ee:	4770      	bx	lr

0800d9f0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b082      	sub	sp, #8
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d101      	bne.n	800da02 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d9fe:	2301      	movs	r3, #1
 800da00:	e01d      	b.n	800da3e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da08:	b2db      	uxtb	r3, r3
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d106      	bne.n	800da1c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2200      	movs	r2, #0
 800da12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f000 f815 	bl	800da46 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2202      	movs	r2, #2
 800da20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681a      	ldr	r2, [r3, #0]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	3304      	adds	r3, #4
 800da2c:	4619      	mov	r1, r3
 800da2e:	4610      	mov	r0, r2
 800da30:	f000 fdc4 	bl	800e5bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2201      	movs	r2, #1
 800da38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3708      	adds	r7, #8
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}

0800da46 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800da46:	b480      	push	{r7}
 800da48:	b083      	sub	sp, #12
 800da4a:	af00      	add	r7, sp, #0
 800da4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800da4e:	bf00      	nop
 800da50:	370c      	adds	r7, #12
 800da52:	46bd      	mov	sp, r7
 800da54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da58:	4770      	bx	lr
	...

0800da5c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	2b0c      	cmp	r3, #12
 800da6a:	d841      	bhi.n	800daf0 <HAL_TIM_OC_Start_IT+0x94>
 800da6c:	a201      	add	r2, pc, #4	; (adr r2, 800da74 <HAL_TIM_OC_Start_IT+0x18>)
 800da6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da72:	bf00      	nop
 800da74:	0800daa9 	.word	0x0800daa9
 800da78:	0800daf1 	.word	0x0800daf1
 800da7c:	0800daf1 	.word	0x0800daf1
 800da80:	0800daf1 	.word	0x0800daf1
 800da84:	0800dabb 	.word	0x0800dabb
 800da88:	0800daf1 	.word	0x0800daf1
 800da8c:	0800daf1 	.word	0x0800daf1
 800da90:	0800daf1 	.word	0x0800daf1
 800da94:	0800dacd 	.word	0x0800dacd
 800da98:	0800daf1 	.word	0x0800daf1
 800da9c:	0800daf1 	.word	0x0800daf1
 800daa0:	0800daf1 	.word	0x0800daf1
 800daa4:	0800dadf 	.word	0x0800dadf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	68da      	ldr	r2, [r3, #12]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f042 0202 	orr.w	r2, r2, #2
 800dab6:	60da      	str	r2, [r3, #12]
      break;
 800dab8:	e01b      	b.n	800daf2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	68da      	ldr	r2, [r3, #12]
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f042 0204 	orr.w	r2, r2, #4
 800dac8:	60da      	str	r2, [r3, #12]
      break;
 800daca:	e012      	b.n	800daf2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	68da      	ldr	r2, [r3, #12]
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	f042 0208 	orr.w	r2, r2, #8
 800dada:	60da      	str	r2, [r3, #12]
      break;
 800dadc:	e009      	b.n	800daf2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	68da      	ldr	r2, [r3, #12]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f042 0210 	orr.w	r2, r2, #16
 800daec:	60da      	str	r2, [r3, #12]
      break;
 800daee:	e000      	b.n	800daf2 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 800daf0:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	2201      	movs	r2, #1
 800daf8:	6839      	ldr	r1, [r7, #0]
 800dafa:	4618      	mov	r0, r3
 800dafc:	f001 f848 	bl	800eb90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	4a15      	ldr	r2, [pc, #84]	; (800db5c <HAL_TIM_OC_Start_IT+0x100>)
 800db06:	4293      	cmp	r3, r2
 800db08:	d004      	beq.n	800db14 <HAL_TIM_OC_Start_IT+0xb8>
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	4a14      	ldr	r2, [pc, #80]	; (800db60 <HAL_TIM_OC_Start_IT+0x104>)
 800db10:	4293      	cmp	r3, r2
 800db12:	d101      	bne.n	800db18 <HAL_TIM_OC_Start_IT+0xbc>
 800db14:	2301      	movs	r3, #1
 800db16:	e000      	b.n	800db1a <HAL_TIM_OC_Start_IT+0xbe>
 800db18:	2300      	movs	r3, #0
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d007      	beq.n	800db2e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800db2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	689b      	ldr	r3, [r3, #8]
 800db34:	f003 0307 	and.w	r3, r3, #7
 800db38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2b06      	cmp	r3, #6
 800db3e:	d007      	beq.n	800db50 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	681a      	ldr	r2, [r3, #0]
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f042 0201 	orr.w	r2, r2, #1
 800db4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800db50:	2300      	movs	r3, #0
}
 800db52:	4618      	mov	r0, r3
 800db54:	3710      	adds	r7, #16
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
 800db5a:	bf00      	nop
 800db5c:	40010000 	.word	0x40010000
 800db60:	40010400 	.word	0x40010400

0800db64 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
 800db6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	2b0c      	cmp	r3, #12
 800db72:	d841      	bhi.n	800dbf8 <HAL_TIM_OC_Stop_IT+0x94>
 800db74:	a201      	add	r2, pc, #4	; (adr r2, 800db7c <HAL_TIM_OC_Stop_IT+0x18>)
 800db76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db7a:	bf00      	nop
 800db7c:	0800dbb1 	.word	0x0800dbb1
 800db80:	0800dbf9 	.word	0x0800dbf9
 800db84:	0800dbf9 	.word	0x0800dbf9
 800db88:	0800dbf9 	.word	0x0800dbf9
 800db8c:	0800dbc3 	.word	0x0800dbc3
 800db90:	0800dbf9 	.word	0x0800dbf9
 800db94:	0800dbf9 	.word	0x0800dbf9
 800db98:	0800dbf9 	.word	0x0800dbf9
 800db9c:	0800dbd5 	.word	0x0800dbd5
 800dba0:	0800dbf9 	.word	0x0800dbf9
 800dba4:	0800dbf9 	.word	0x0800dbf9
 800dba8:	0800dbf9 	.word	0x0800dbf9
 800dbac:	0800dbe7 	.word	0x0800dbe7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	68da      	ldr	r2, [r3, #12]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	f022 0202 	bic.w	r2, r2, #2
 800dbbe:	60da      	str	r2, [r3, #12]
      break;
 800dbc0:	e01b      	b.n	800dbfa <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	68da      	ldr	r2, [r3, #12]
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f022 0204 	bic.w	r2, r2, #4
 800dbd0:	60da      	str	r2, [r3, #12]
      break;
 800dbd2:	e012      	b.n	800dbfa <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	68da      	ldr	r2, [r3, #12]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f022 0208 	bic.w	r2, r2, #8
 800dbe2:	60da      	str	r2, [r3, #12]
      break;
 800dbe4:	e009      	b.n	800dbfa <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	68da      	ldr	r2, [r3, #12]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f022 0210 	bic.w	r2, r2, #16
 800dbf4:	60da      	str	r2, [r3, #12]
      break;
 800dbf6:	e000      	b.n	800dbfa <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 800dbf8:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	2200      	movs	r2, #0
 800dc00:	6839      	ldr	r1, [r7, #0]
 800dc02:	4618      	mov	r0, r3
 800dc04:	f000 ffc4 	bl	800eb90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	4a20      	ldr	r2, [pc, #128]	; (800dc90 <HAL_TIM_OC_Stop_IT+0x12c>)
 800dc0e:	4293      	cmp	r3, r2
 800dc10:	d004      	beq.n	800dc1c <HAL_TIM_OC_Stop_IT+0xb8>
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	4a1f      	ldr	r2, [pc, #124]	; (800dc94 <HAL_TIM_OC_Stop_IT+0x130>)
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	d101      	bne.n	800dc20 <HAL_TIM_OC_Stop_IT+0xbc>
 800dc1c:	2301      	movs	r3, #1
 800dc1e:	e000      	b.n	800dc22 <HAL_TIM_OC_Stop_IT+0xbe>
 800dc20:	2300      	movs	r3, #0
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d017      	beq.n	800dc56 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	6a1a      	ldr	r2, [r3, #32]
 800dc2c:	f241 1311 	movw	r3, #4369	; 0x1111
 800dc30:	4013      	ands	r3, r2
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d10f      	bne.n	800dc56 <HAL_TIM_OC_Stop_IT+0xf2>
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	6a1a      	ldr	r2, [r3, #32]
 800dc3c:	f240 4344 	movw	r3, #1092	; 0x444
 800dc40:	4013      	ands	r3, r2
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d107      	bne.n	800dc56 <HAL_TIM_OC_Stop_IT+0xf2>
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800dc54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	6a1a      	ldr	r2, [r3, #32]
 800dc5c:	f241 1311 	movw	r3, #4369	; 0x1111
 800dc60:	4013      	ands	r3, r2
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d10f      	bne.n	800dc86 <HAL_TIM_OC_Stop_IT+0x122>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	6a1a      	ldr	r2, [r3, #32]
 800dc6c:	f240 4344 	movw	r3, #1092	; 0x444
 800dc70:	4013      	ands	r3, r2
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d107      	bne.n	800dc86 <HAL_TIM_OC_Stop_IT+0x122>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	f022 0201 	bic.w	r2, r2, #1
 800dc84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800dc86:	2300      	movs	r3, #0
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	40010000 	.word	0x40010000
 800dc94:	40010400 	.word	0x40010400

0800dc98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b082      	sub	sp, #8
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d101      	bne.n	800dcaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dca6:	2301      	movs	r3, #1
 800dca8:	e01d      	b.n	800dce6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d106      	bne.n	800dcc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f000 f815 	bl	800dcee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2202      	movs	r2, #2
 800dcc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681a      	ldr	r2, [r3, #0]
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	3304      	adds	r3, #4
 800dcd4:	4619      	mov	r1, r3
 800dcd6:	4610      	mov	r0, r2
 800dcd8:	f000 fc70 	bl	800e5bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2201      	movs	r2, #1
 800dce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dce4:	2300      	movs	r3, #0
}
 800dce6:	4618      	mov	r0, r3
 800dce8:	3708      	adds	r7, #8
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}

0800dcee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800dcee:	b480      	push	{r7}
 800dcf0:	b083      	sub	sp, #12
 800dcf2:	af00      	add	r7, sp, #0
 800dcf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800dcf6:	bf00      	nop
 800dcf8:	370c      	adds	r7, #12
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr
	...

0800dd04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b084      	sub	sp, #16
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	2201      	movs	r2, #1
 800dd14:	6839      	ldr	r1, [r7, #0]
 800dd16:	4618      	mov	r0, r3
 800dd18:	f000 ff3a 	bl	800eb90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	4a15      	ldr	r2, [pc, #84]	; (800dd78 <HAL_TIM_PWM_Start+0x74>)
 800dd22:	4293      	cmp	r3, r2
 800dd24:	d004      	beq.n	800dd30 <HAL_TIM_PWM_Start+0x2c>
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	4a14      	ldr	r2, [pc, #80]	; (800dd7c <HAL_TIM_PWM_Start+0x78>)
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	d101      	bne.n	800dd34 <HAL_TIM_PWM_Start+0x30>
 800dd30:	2301      	movs	r3, #1
 800dd32:	e000      	b.n	800dd36 <HAL_TIM_PWM_Start+0x32>
 800dd34:	2300      	movs	r3, #0
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d007      	beq.n	800dd4a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dd48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	689b      	ldr	r3, [r3, #8]
 800dd50:	f003 0307 	and.w	r3, r3, #7
 800dd54:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	2b06      	cmp	r3, #6
 800dd5a:	d007      	beq.n	800dd6c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	681a      	ldr	r2, [r3, #0]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f042 0201 	orr.w	r2, r2, #1
 800dd6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dd6c:	2300      	movs	r3, #0
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3710      	adds	r7, #16
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}
 800dd76:	bf00      	nop
 800dd78:	40010000 	.word	0x40010000
 800dd7c:	40010400 	.word	0x40010400

0800dd80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b086      	sub	sp, #24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d101      	bne.n	800dd94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800dd90:	2301      	movs	r3, #1
 800dd92:	e083      	b.n	800de9c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dd9a:	b2db      	uxtb	r3, r3
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d106      	bne.n	800ddae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2200      	movs	r2, #0
 800dda4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f7fc ff7f 	bl	800acac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2202      	movs	r2, #2
 800ddb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	689b      	ldr	r3, [r3, #8]
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	6812      	ldr	r2, [r2, #0]
 800ddc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ddc4:	f023 0307 	bic.w	r3, r3, #7
 800ddc8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	3304      	adds	r3, #4
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	4610      	mov	r0, r2
 800ddd6:	f000 fbf1 	bl	800e5bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	689b      	ldr	r3, [r3, #8]
 800dde0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	699b      	ldr	r3, [r3, #24]
 800dde8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	6a1b      	ldr	r3, [r3, #32]
 800ddf0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	697a      	ldr	r2, [r7, #20]
 800ddf8:	4313      	orrs	r3, r2
 800ddfa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de02:	f023 0303 	bic.w	r3, r3, #3
 800de06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	689a      	ldr	r2, [r3, #8]
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	699b      	ldr	r3, [r3, #24]
 800de10:	021b      	lsls	r3, r3, #8
 800de12:	4313      	orrs	r3, r2
 800de14:	693a      	ldr	r2, [r7, #16]
 800de16:	4313      	orrs	r3, r2
 800de18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800de20:	f023 030c 	bic.w	r3, r3, #12
 800de24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800de2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800de30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	68da      	ldr	r2, [r3, #12]
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	69db      	ldr	r3, [r3, #28]
 800de3a:	021b      	lsls	r3, r3, #8
 800de3c:	4313      	orrs	r3, r2
 800de3e:	693a      	ldr	r2, [r7, #16]
 800de40:	4313      	orrs	r3, r2
 800de42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	691b      	ldr	r3, [r3, #16]
 800de48:	011a      	lsls	r2, r3, #4
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	6a1b      	ldr	r3, [r3, #32]
 800de4e:	031b      	lsls	r3, r3, #12
 800de50:	4313      	orrs	r3, r2
 800de52:	693a      	ldr	r2, [r7, #16]
 800de54:	4313      	orrs	r3, r2
 800de56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800de5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800de66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	685a      	ldr	r2, [r3, #4]
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	695b      	ldr	r3, [r3, #20]
 800de70:	011b      	lsls	r3, r3, #4
 800de72:	4313      	orrs	r3, r2
 800de74:	68fa      	ldr	r2, [r7, #12]
 800de76:	4313      	orrs	r3, r2
 800de78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	697a      	ldr	r2, [r7, #20]
 800de80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	693a      	ldr	r2, [r7, #16]
 800de88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	68fa      	ldr	r2, [r7, #12]
 800de90:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2201      	movs	r2, #1
 800de96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800de9a:	2300      	movs	r3, #0
}
 800de9c:	4618      	mov	r0, r3
 800de9e:	3718      	adds	r7, #24
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}

0800dea4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b082      	sub	sp, #8
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
 800deac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d002      	beq.n	800deba <HAL_TIM_Encoder_Start+0x16>
 800deb4:	2b04      	cmp	r3, #4
 800deb6:	d008      	beq.n	800deca <HAL_TIM_Encoder_Start+0x26>
 800deb8:	e00f      	b.n	800deda <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	2201      	movs	r2, #1
 800dec0:	2100      	movs	r1, #0
 800dec2:	4618      	mov	r0, r3
 800dec4:	f000 fe64 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800dec8:	e016      	b.n	800def8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2201      	movs	r2, #1
 800ded0:	2104      	movs	r1, #4
 800ded2:	4618      	mov	r0, r3
 800ded4:	f000 fe5c 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800ded8:	e00e      	b.n	800def8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2201      	movs	r2, #1
 800dee0:	2100      	movs	r1, #0
 800dee2:	4618      	mov	r0, r3
 800dee4:	f000 fe54 	bl	800eb90 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	2201      	movs	r2, #1
 800deee:	2104      	movs	r1, #4
 800def0:	4618      	mov	r0, r3
 800def2:	f000 fe4d 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800def6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	681a      	ldr	r2, [r3, #0]
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	f042 0201 	orr.w	r2, r2, #1
 800df06:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800df08:	2300      	movs	r3, #0
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3708      	adds	r7, #8
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}

0800df12 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800df12:	b580      	push	{r7, lr}
 800df14:	b082      	sub	sp, #8
 800df16:	af00      	add	r7, sp, #0
 800df18:	6078      	str	r0, [r7, #4]
 800df1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d002      	beq.n	800df28 <HAL_TIM_Encoder_Stop+0x16>
 800df22:	2b04      	cmp	r3, #4
 800df24:	d008      	beq.n	800df38 <HAL_TIM_Encoder_Stop+0x26>
 800df26:	e00f      	b.n	800df48 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	2200      	movs	r2, #0
 800df2e:	2100      	movs	r1, #0
 800df30:	4618      	mov	r0, r3
 800df32:	f000 fe2d 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800df36:	e016      	b.n	800df66 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	2200      	movs	r2, #0
 800df3e:	2104      	movs	r1, #4
 800df40:	4618      	mov	r0, r3
 800df42:	f000 fe25 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800df46:	e00e      	b.n	800df66 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	2200      	movs	r2, #0
 800df4e:	2100      	movs	r1, #0
 800df50:	4618      	mov	r0, r3
 800df52:	f000 fe1d 	bl	800eb90 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	2200      	movs	r2, #0
 800df5c:	2104      	movs	r1, #4
 800df5e:	4618      	mov	r0, r3
 800df60:	f000 fe16 	bl	800eb90 <TIM_CCxChannelCmd>
      break;
 800df64:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	6a1a      	ldr	r2, [r3, #32]
 800df6c:	f241 1311 	movw	r3, #4369	; 0x1111
 800df70:	4013      	ands	r3, r2
 800df72:	2b00      	cmp	r3, #0
 800df74:	d10f      	bne.n	800df96 <HAL_TIM_Encoder_Stop+0x84>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	6a1a      	ldr	r2, [r3, #32]
 800df7c:	f240 4344 	movw	r3, #1092	; 0x444
 800df80:	4013      	ands	r3, r2
 800df82:	2b00      	cmp	r3, #0
 800df84:	d107      	bne.n	800df96 <HAL_TIM_Encoder_Stop+0x84>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	681a      	ldr	r2, [r3, #0]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	f022 0201 	bic.w	r2, r2, #1
 800df94:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800df96:	2300      	movs	r3, #0
}
 800df98:	4618      	mov	r0, r3
 800df9a:	3708      	adds	r7, #8
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}

0800dfa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b082      	sub	sp, #8
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	691b      	ldr	r3, [r3, #16]
 800dfae:	f003 0302 	and.w	r3, r3, #2
 800dfb2:	2b02      	cmp	r3, #2
 800dfb4:	d122      	bne.n	800dffc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	68db      	ldr	r3, [r3, #12]
 800dfbc:	f003 0302 	and.w	r3, r3, #2
 800dfc0:	2b02      	cmp	r3, #2
 800dfc2:	d11b      	bne.n	800dffc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	f06f 0202 	mvn.w	r2, #2
 800dfcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2201      	movs	r2, #1
 800dfd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	699b      	ldr	r3, [r3, #24]
 800dfda:	f003 0303 	and.w	r3, r3, #3
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d003      	beq.n	800dfea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dfe2:	6878      	ldr	r0, [r7, #4]
 800dfe4:	f000 facb 	bl	800e57e <HAL_TIM_IC_CaptureCallback>
 800dfe8:	e005      	b.n	800dff6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f000 fabd 	bl	800e56a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f000 face 	bl	800e592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2200      	movs	r2, #0
 800dffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	691b      	ldr	r3, [r3, #16]
 800e002:	f003 0304 	and.w	r3, r3, #4
 800e006:	2b04      	cmp	r3, #4
 800e008:	d122      	bne.n	800e050 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	68db      	ldr	r3, [r3, #12]
 800e010:	f003 0304 	and.w	r3, r3, #4
 800e014:	2b04      	cmp	r3, #4
 800e016:	d11b      	bne.n	800e050 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f06f 0204 	mvn.w	r2, #4
 800e020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2202      	movs	r2, #2
 800e026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	699b      	ldr	r3, [r3, #24]
 800e02e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e032:	2b00      	cmp	r3, #0
 800e034:	d003      	beq.n	800e03e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f000 faa1 	bl	800e57e <HAL_TIM_IC_CaptureCallback>
 800e03c:	e005      	b.n	800e04a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f000 fa93 	bl	800e56a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 faa4 	bl	800e592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2200      	movs	r2, #0
 800e04e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	691b      	ldr	r3, [r3, #16]
 800e056:	f003 0308 	and.w	r3, r3, #8
 800e05a:	2b08      	cmp	r3, #8
 800e05c:	d122      	bne.n	800e0a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	68db      	ldr	r3, [r3, #12]
 800e064:	f003 0308 	and.w	r3, r3, #8
 800e068:	2b08      	cmp	r3, #8
 800e06a:	d11b      	bne.n	800e0a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	f06f 0208 	mvn.w	r2, #8
 800e074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2204      	movs	r2, #4
 800e07a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	69db      	ldr	r3, [r3, #28]
 800e082:	f003 0303 	and.w	r3, r3, #3
 800e086:	2b00      	cmp	r3, #0
 800e088:	d003      	beq.n	800e092 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e08a:	6878      	ldr	r0, [r7, #4]
 800e08c:	f000 fa77 	bl	800e57e <HAL_TIM_IC_CaptureCallback>
 800e090:	e005      	b.n	800e09e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f000 fa69 	bl	800e56a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f000 fa7a 	bl	800e592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	691b      	ldr	r3, [r3, #16]
 800e0aa:	f003 0310 	and.w	r3, r3, #16
 800e0ae:	2b10      	cmp	r3, #16
 800e0b0:	d122      	bne.n	800e0f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	68db      	ldr	r3, [r3, #12]
 800e0b8:	f003 0310 	and.w	r3, r3, #16
 800e0bc:	2b10      	cmp	r3, #16
 800e0be:	d11b      	bne.n	800e0f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f06f 0210 	mvn.w	r2, #16
 800e0c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2208      	movs	r2, #8
 800e0ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	69db      	ldr	r3, [r3, #28]
 800e0d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d003      	beq.n	800e0e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f000 fa4d 	bl	800e57e <HAL_TIM_IC_CaptureCallback>
 800e0e4:	e005      	b.n	800e0f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e0e6:	6878      	ldr	r0, [r7, #4]
 800e0e8:	f000 fa3f 	bl	800e56a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f000 fa50 	bl	800e592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	691b      	ldr	r3, [r3, #16]
 800e0fe:	f003 0301 	and.w	r3, r3, #1
 800e102:	2b01      	cmp	r3, #1
 800e104:	d10e      	bne.n	800e124 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	f003 0301 	and.w	r3, r3, #1
 800e110:	2b01      	cmp	r3, #1
 800e112:	d107      	bne.n	800e124 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f06f 0201 	mvn.w	r2, #1
 800e11c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	f7fb f9ac 	bl	800947c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	691b      	ldr	r3, [r3, #16]
 800e12a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e12e:	2b80      	cmp	r3, #128	; 0x80
 800e130:	d10e      	bne.n	800e150 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	68db      	ldr	r3, [r3, #12]
 800e138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e13c:	2b80      	cmp	r3, #128	; 0x80
 800e13e:	d107      	bne.n	800e150 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f000 fee8 	bl	800ef20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	691b      	ldr	r3, [r3, #16]
 800e156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e15a:	2b40      	cmp	r3, #64	; 0x40
 800e15c:	d10e      	bne.n	800e17c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	68db      	ldr	r3, [r3, #12]
 800e164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e168:	2b40      	cmp	r3, #64	; 0x40
 800e16a:	d107      	bne.n	800e17c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f000 fa15 	bl	800e5a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	691b      	ldr	r3, [r3, #16]
 800e182:	f003 0320 	and.w	r3, r3, #32
 800e186:	2b20      	cmp	r3, #32
 800e188:	d10e      	bne.n	800e1a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	68db      	ldr	r3, [r3, #12]
 800e190:	f003 0320 	and.w	r3, r3, #32
 800e194:	2b20      	cmp	r3, #32
 800e196:	d107      	bne.n	800e1a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f06f 0220 	mvn.w	r2, #32
 800e1a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e1a2:	6878      	ldr	r0, [r7, #4]
 800e1a4:	f000 feb2 	bl	800ef0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e1a8:	bf00      	nop
 800e1aa:	3708      	adds	r7, #8
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60f8      	str	r0, [r7, #12]
 800e1b8:	60b9      	str	r1, [r7, #8]
 800e1ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e1c2:	2b01      	cmp	r3, #1
 800e1c4:	d101      	bne.n	800e1ca <HAL_TIM_OC_ConfigChannel+0x1a>
 800e1c6:	2302      	movs	r3, #2
 800e1c8:	e04e      	b.n	800e268 <HAL_TIM_OC_ConfigChannel+0xb8>
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	2201      	movs	r2, #1
 800e1ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	2202      	movs	r2, #2
 800e1d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	2b0c      	cmp	r3, #12
 800e1de:	d839      	bhi.n	800e254 <HAL_TIM_OC_ConfigChannel+0xa4>
 800e1e0:	a201      	add	r2, pc, #4	; (adr r2, 800e1e8 <HAL_TIM_OC_ConfigChannel+0x38>)
 800e1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e6:	bf00      	nop
 800e1e8:	0800e21d 	.word	0x0800e21d
 800e1ec:	0800e255 	.word	0x0800e255
 800e1f0:	0800e255 	.word	0x0800e255
 800e1f4:	0800e255 	.word	0x0800e255
 800e1f8:	0800e22b 	.word	0x0800e22b
 800e1fc:	0800e255 	.word	0x0800e255
 800e200:	0800e255 	.word	0x0800e255
 800e204:	0800e255 	.word	0x0800e255
 800e208:	0800e239 	.word	0x0800e239
 800e20c:	0800e255 	.word	0x0800e255
 800e210:	0800e255 	.word	0x0800e255
 800e214:	0800e255 	.word	0x0800e255
 800e218:	0800e247 	.word	0x0800e247
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	68b9      	ldr	r1, [r7, #8]
 800e222:	4618      	mov	r0, r3
 800e224:	f000 fa6a 	bl	800e6fc <TIM_OC1_SetConfig>
      break;
 800e228:	e015      	b.n	800e256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	68b9      	ldr	r1, [r7, #8]
 800e230:	4618      	mov	r0, r3
 800e232:	f000 fad3 	bl	800e7dc <TIM_OC2_SetConfig>
      break;
 800e236:	e00e      	b.n	800e256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	68b9      	ldr	r1, [r7, #8]
 800e23e:	4618      	mov	r0, r3
 800e240:	f000 fb42 	bl	800e8c8 <TIM_OC3_SetConfig>
      break;
 800e244:	e007      	b.n	800e256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	68b9      	ldr	r1, [r7, #8]
 800e24c:	4618      	mov	r0, r3
 800e24e:	f000 fbaf 	bl	800e9b0 <TIM_OC4_SetConfig>
      break;
 800e252:	e000      	b.n	800e256 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800e254:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	2201      	movs	r2, #1
 800e25a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	2200      	movs	r2, #0
 800e262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e266:	2300      	movs	r3, #0
}
 800e268:	4618      	mov	r0, r3
 800e26a:	3710      	adds	r7, #16
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b084      	sub	sp, #16
 800e274:	af00      	add	r7, sp, #0
 800e276:	60f8      	str	r0, [r7, #12]
 800e278:	60b9      	str	r1, [r7, #8]
 800e27a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e282:	2b01      	cmp	r3, #1
 800e284:	d101      	bne.n	800e28a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e286:	2302      	movs	r3, #2
 800e288:	e0b4      	b.n	800e3f4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	2201      	movs	r2, #1
 800e28e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	2202      	movs	r2, #2
 800e296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2b0c      	cmp	r3, #12
 800e29e:	f200 809f 	bhi.w	800e3e0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800e2a2:	a201      	add	r2, pc, #4	; (adr r2, 800e2a8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800e2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2a8:	0800e2dd 	.word	0x0800e2dd
 800e2ac:	0800e3e1 	.word	0x0800e3e1
 800e2b0:	0800e3e1 	.word	0x0800e3e1
 800e2b4:	0800e3e1 	.word	0x0800e3e1
 800e2b8:	0800e31d 	.word	0x0800e31d
 800e2bc:	0800e3e1 	.word	0x0800e3e1
 800e2c0:	0800e3e1 	.word	0x0800e3e1
 800e2c4:	0800e3e1 	.word	0x0800e3e1
 800e2c8:	0800e35f 	.word	0x0800e35f
 800e2cc:	0800e3e1 	.word	0x0800e3e1
 800e2d0:	0800e3e1 	.word	0x0800e3e1
 800e2d4:	0800e3e1 	.word	0x0800e3e1
 800e2d8:	0800e39f 	.word	0x0800e39f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	68b9      	ldr	r1, [r7, #8]
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f000 fa0a 	bl	800e6fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	699a      	ldr	r2, [r3, #24]
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	f042 0208 	orr.w	r2, r2, #8
 800e2f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	699a      	ldr	r2, [r3, #24]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	f022 0204 	bic.w	r2, r2, #4
 800e306:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	6999      	ldr	r1, [r3, #24]
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	691a      	ldr	r2, [r3, #16]
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	430a      	orrs	r2, r1
 800e318:	619a      	str	r2, [r3, #24]
      break;
 800e31a:	e062      	b.n	800e3e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	68b9      	ldr	r1, [r7, #8]
 800e322:	4618      	mov	r0, r3
 800e324:	f000 fa5a 	bl	800e7dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	699a      	ldr	r2, [r3, #24]
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e336:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	699a      	ldr	r2, [r3, #24]
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e346:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	6999      	ldr	r1, [r3, #24]
 800e34e:	68bb      	ldr	r3, [r7, #8]
 800e350:	691b      	ldr	r3, [r3, #16]
 800e352:	021a      	lsls	r2, r3, #8
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	430a      	orrs	r2, r1
 800e35a:	619a      	str	r2, [r3, #24]
      break;
 800e35c:	e041      	b.n	800e3e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	68b9      	ldr	r1, [r7, #8]
 800e364:	4618      	mov	r0, r3
 800e366:	f000 faaf 	bl	800e8c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	69da      	ldr	r2, [r3, #28]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	f042 0208 	orr.w	r2, r2, #8
 800e378:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	69da      	ldr	r2, [r3, #28]
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	f022 0204 	bic.w	r2, r2, #4
 800e388:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	69d9      	ldr	r1, [r3, #28]
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	691a      	ldr	r2, [r3, #16]
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	430a      	orrs	r2, r1
 800e39a:	61da      	str	r2, [r3, #28]
      break;
 800e39c:	e021      	b.n	800e3e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	68b9      	ldr	r1, [r7, #8]
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f000 fb03 	bl	800e9b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	69da      	ldr	r2, [r3, #28]
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e3b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	69da      	ldr	r2, [r3, #28]
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e3c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	69d9      	ldr	r1, [r3, #28]
 800e3d0:	68bb      	ldr	r3, [r7, #8]
 800e3d2:	691b      	ldr	r3, [r3, #16]
 800e3d4:	021a      	lsls	r2, r3, #8
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	430a      	orrs	r2, r1
 800e3dc:	61da      	str	r2, [r3, #28]
      break;
 800e3de:	e000      	b.n	800e3e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800e3e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e3f2:	2300      	movs	r3, #0
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3710      	adds	r7, #16
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}

0800e3fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b084      	sub	sp, #16
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e40c:	2b01      	cmp	r3, #1
 800e40e:	d101      	bne.n	800e414 <HAL_TIM_ConfigClockSource+0x18>
 800e410:	2302      	movs	r3, #2
 800e412:	e0a6      	b.n	800e562 <HAL_TIM_ConfigClockSource+0x166>
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2201      	movs	r2, #1
 800e418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	2202      	movs	r2, #2
 800e420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	689b      	ldr	r3, [r3, #8]
 800e42a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e432:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e43a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	68fa      	ldr	r2, [r7, #12]
 800e442:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	2b40      	cmp	r3, #64	; 0x40
 800e44a:	d067      	beq.n	800e51c <HAL_TIM_ConfigClockSource+0x120>
 800e44c:	2b40      	cmp	r3, #64	; 0x40
 800e44e:	d80b      	bhi.n	800e468 <HAL_TIM_ConfigClockSource+0x6c>
 800e450:	2b10      	cmp	r3, #16
 800e452:	d073      	beq.n	800e53c <HAL_TIM_ConfigClockSource+0x140>
 800e454:	2b10      	cmp	r3, #16
 800e456:	d802      	bhi.n	800e45e <HAL_TIM_ConfigClockSource+0x62>
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d06f      	beq.n	800e53c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800e45c:	e078      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e45e:	2b20      	cmp	r3, #32
 800e460:	d06c      	beq.n	800e53c <HAL_TIM_ConfigClockSource+0x140>
 800e462:	2b30      	cmp	r3, #48	; 0x30
 800e464:	d06a      	beq.n	800e53c <HAL_TIM_ConfigClockSource+0x140>
      break;
 800e466:	e073      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e468:	2b70      	cmp	r3, #112	; 0x70
 800e46a:	d00d      	beq.n	800e488 <HAL_TIM_ConfigClockSource+0x8c>
 800e46c:	2b70      	cmp	r3, #112	; 0x70
 800e46e:	d804      	bhi.n	800e47a <HAL_TIM_ConfigClockSource+0x7e>
 800e470:	2b50      	cmp	r3, #80	; 0x50
 800e472:	d033      	beq.n	800e4dc <HAL_TIM_ConfigClockSource+0xe0>
 800e474:	2b60      	cmp	r3, #96	; 0x60
 800e476:	d041      	beq.n	800e4fc <HAL_TIM_ConfigClockSource+0x100>
      break;
 800e478:	e06a      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800e47a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e47e:	d066      	beq.n	800e54e <HAL_TIM_ConfigClockSource+0x152>
 800e480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e484:	d017      	beq.n	800e4b6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800e486:	e063      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	6818      	ldr	r0, [r3, #0]
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	6899      	ldr	r1, [r3, #8]
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	685a      	ldr	r2, [r3, #4]
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	68db      	ldr	r3, [r3, #12]
 800e498:	f000 fb5a 	bl	800eb50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	689b      	ldr	r3, [r3, #8]
 800e4a2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e4aa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	68fa      	ldr	r2, [r7, #12]
 800e4b2:	609a      	str	r2, [r3, #8]
      break;
 800e4b4:	e04c      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6818      	ldr	r0, [r3, #0]
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	6899      	ldr	r1, [r3, #8]
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	685a      	ldr	r2, [r3, #4]
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	68db      	ldr	r3, [r3, #12]
 800e4c6:	f000 fb43 	bl	800eb50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	689a      	ldr	r2, [r3, #8]
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e4d8:	609a      	str	r2, [r3, #8]
      break;
 800e4da:	e039      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6818      	ldr	r0, [r3, #0]
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	6859      	ldr	r1, [r3, #4]
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	68db      	ldr	r3, [r3, #12]
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	f000 fab7 	bl	800ea5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	2150      	movs	r1, #80	; 0x50
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	f000 fb10 	bl	800eb1a <TIM_ITRx_SetConfig>
      break;
 800e4fa:	e029      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	6818      	ldr	r0, [r3, #0]
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	6859      	ldr	r1, [r3, #4]
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	68db      	ldr	r3, [r3, #12]
 800e508:	461a      	mov	r2, r3
 800e50a:	f000 fad6 	bl	800eaba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	2160      	movs	r1, #96	; 0x60
 800e514:	4618      	mov	r0, r3
 800e516:	f000 fb00 	bl	800eb1a <TIM_ITRx_SetConfig>
      break;
 800e51a:	e019      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	6818      	ldr	r0, [r3, #0]
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	6859      	ldr	r1, [r3, #4]
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	68db      	ldr	r3, [r3, #12]
 800e528:	461a      	mov	r2, r3
 800e52a:	f000 fa97 	bl	800ea5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	2140      	movs	r1, #64	; 0x40
 800e534:	4618      	mov	r0, r3
 800e536:	f000 faf0 	bl	800eb1a <TIM_ITRx_SetConfig>
      break;
 800e53a:	e009      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	4619      	mov	r1, r3
 800e546:	4610      	mov	r0, r2
 800e548:	f000 fae7 	bl	800eb1a <TIM_ITRx_SetConfig>
      break;
 800e54c:	e000      	b.n	800e550 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800e54e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2201      	movs	r2, #1
 800e554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2200      	movs	r2, #0
 800e55c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e560:	2300      	movs	r3, #0
}
 800e562:	4618      	mov	r0, r3
 800e564:	3710      	adds	r7, #16
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}

0800e56a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e56a:	b480      	push	{r7}
 800e56c:	b083      	sub	sp, #12
 800e56e:	af00      	add	r7, sp, #0
 800e570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e572:	bf00      	nop
 800e574:	370c      	adds	r7, #12
 800e576:	46bd      	mov	sp, r7
 800e578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57c:	4770      	bx	lr

0800e57e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e57e:	b480      	push	{r7}
 800e580:	b083      	sub	sp, #12
 800e582:	af00      	add	r7, sp, #0
 800e584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e586:	bf00      	nop
 800e588:	370c      	adds	r7, #12
 800e58a:	46bd      	mov	sp, r7
 800e58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e590:	4770      	bx	lr

0800e592 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e592:	b480      	push	{r7}
 800e594:	b083      	sub	sp, #12
 800e596:	af00      	add	r7, sp, #0
 800e598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e59a:	bf00      	nop
 800e59c:	370c      	adds	r7, #12
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a4:	4770      	bx	lr

0800e5a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e5a6:	b480      	push	{r7}
 800e5a8:	b083      	sub	sp, #12
 800e5aa:	af00      	add	r7, sp, #0
 800e5ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e5ae:	bf00      	nop
 800e5b0:	370c      	adds	r7, #12
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b8:	4770      	bx	lr
	...

0800e5bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b085      	sub	sp, #20
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	4a40      	ldr	r2, [pc, #256]	; (800e6d0 <TIM_Base_SetConfig+0x114>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d013      	beq.n	800e5fc <TIM_Base_SetConfig+0x40>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5da:	d00f      	beq.n	800e5fc <TIM_Base_SetConfig+0x40>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	4a3d      	ldr	r2, [pc, #244]	; (800e6d4 <TIM_Base_SetConfig+0x118>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d00b      	beq.n	800e5fc <TIM_Base_SetConfig+0x40>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	4a3c      	ldr	r2, [pc, #240]	; (800e6d8 <TIM_Base_SetConfig+0x11c>)
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	d007      	beq.n	800e5fc <TIM_Base_SetConfig+0x40>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	4a3b      	ldr	r2, [pc, #236]	; (800e6dc <TIM_Base_SetConfig+0x120>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d003      	beq.n	800e5fc <TIM_Base_SetConfig+0x40>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	4a3a      	ldr	r2, [pc, #232]	; (800e6e0 <TIM_Base_SetConfig+0x124>)
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	d108      	bne.n	800e60e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	68fa      	ldr	r2, [r7, #12]
 800e60a:	4313      	orrs	r3, r2
 800e60c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	4a2f      	ldr	r2, [pc, #188]	; (800e6d0 <TIM_Base_SetConfig+0x114>)
 800e612:	4293      	cmp	r3, r2
 800e614:	d02b      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e61c:	d027      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	4a2c      	ldr	r2, [pc, #176]	; (800e6d4 <TIM_Base_SetConfig+0x118>)
 800e622:	4293      	cmp	r3, r2
 800e624:	d023      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	4a2b      	ldr	r2, [pc, #172]	; (800e6d8 <TIM_Base_SetConfig+0x11c>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d01f      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	4a2a      	ldr	r2, [pc, #168]	; (800e6dc <TIM_Base_SetConfig+0x120>)
 800e632:	4293      	cmp	r3, r2
 800e634:	d01b      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	4a29      	ldr	r2, [pc, #164]	; (800e6e0 <TIM_Base_SetConfig+0x124>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d017      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	4a28      	ldr	r2, [pc, #160]	; (800e6e4 <TIM_Base_SetConfig+0x128>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d013      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	4a27      	ldr	r2, [pc, #156]	; (800e6e8 <TIM_Base_SetConfig+0x12c>)
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d00f      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	4a26      	ldr	r2, [pc, #152]	; (800e6ec <TIM_Base_SetConfig+0x130>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d00b      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	4a25      	ldr	r2, [pc, #148]	; (800e6f0 <TIM_Base_SetConfig+0x134>)
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d007      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4a24      	ldr	r2, [pc, #144]	; (800e6f4 <TIM_Base_SetConfig+0x138>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d003      	beq.n	800e66e <TIM_Base_SetConfig+0xb2>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	4a23      	ldr	r2, [pc, #140]	; (800e6f8 <TIM_Base_SetConfig+0x13c>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d108      	bne.n	800e680 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e674:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	68db      	ldr	r3, [r3, #12]
 800e67a:	68fa      	ldr	r2, [r7, #12]
 800e67c:	4313      	orrs	r3, r2
 800e67e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	4313      	orrs	r3, r2
 800e68c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	68fa      	ldr	r2, [r7, #12]
 800e692:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	689a      	ldr	r2, [r3, #8]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	681a      	ldr	r2, [r3, #0]
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	4a0a      	ldr	r2, [pc, #40]	; (800e6d0 <TIM_Base_SetConfig+0x114>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d003      	beq.n	800e6b4 <TIM_Base_SetConfig+0xf8>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	4a0c      	ldr	r2, [pc, #48]	; (800e6e0 <TIM_Base_SetConfig+0x124>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d103      	bne.n	800e6bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	691a      	ldr	r2, [r3, #16]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2201      	movs	r2, #1
 800e6c0:	615a      	str	r2, [r3, #20]
}
 800e6c2:	bf00      	nop
 800e6c4:	3714      	adds	r7, #20
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6cc:	4770      	bx	lr
 800e6ce:	bf00      	nop
 800e6d0:	40010000 	.word	0x40010000
 800e6d4:	40000400 	.word	0x40000400
 800e6d8:	40000800 	.word	0x40000800
 800e6dc:	40000c00 	.word	0x40000c00
 800e6e0:	40010400 	.word	0x40010400
 800e6e4:	40014000 	.word	0x40014000
 800e6e8:	40014400 	.word	0x40014400
 800e6ec:	40014800 	.word	0x40014800
 800e6f0:	40001800 	.word	0x40001800
 800e6f4:	40001c00 	.word	0x40001c00
 800e6f8:	40002000 	.word	0x40002000

0800e6fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e6fc:	b480      	push	{r7}
 800e6fe:	b087      	sub	sp, #28
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
 800e704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	6a1b      	ldr	r3, [r3, #32]
 800e70a:	f023 0201 	bic.w	r2, r3, #1
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6a1b      	ldr	r3, [r3, #32]
 800e716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	685b      	ldr	r3, [r3, #4]
 800e71c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	699b      	ldr	r3, [r3, #24]
 800e722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e72a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	f023 0303 	bic.w	r3, r3, #3
 800e732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	68fa      	ldr	r2, [r7, #12]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e73e:	697b      	ldr	r3, [r7, #20]
 800e740:	f023 0302 	bic.w	r3, r3, #2
 800e744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	689b      	ldr	r3, [r3, #8]
 800e74a:	697a      	ldr	r2, [r7, #20]
 800e74c:	4313      	orrs	r3, r2
 800e74e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	4a20      	ldr	r2, [pc, #128]	; (800e7d4 <TIM_OC1_SetConfig+0xd8>)
 800e754:	4293      	cmp	r3, r2
 800e756:	d003      	beq.n	800e760 <TIM_OC1_SetConfig+0x64>
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	4a1f      	ldr	r2, [pc, #124]	; (800e7d8 <TIM_OC1_SetConfig+0xdc>)
 800e75c:	4293      	cmp	r3, r2
 800e75e:	d10c      	bne.n	800e77a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e760:	697b      	ldr	r3, [r7, #20]
 800e762:	f023 0308 	bic.w	r3, r3, #8
 800e766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	68db      	ldr	r3, [r3, #12]
 800e76c:	697a      	ldr	r2, [r7, #20]
 800e76e:	4313      	orrs	r3, r2
 800e770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	f023 0304 	bic.w	r3, r3, #4
 800e778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	4a15      	ldr	r2, [pc, #84]	; (800e7d4 <TIM_OC1_SetConfig+0xd8>)
 800e77e:	4293      	cmp	r3, r2
 800e780:	d003      	beq.n	800e78a <TIM_OC1_SetConfig+0x8e>
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	4a14      	ldr	r2, [pc, #80]	; (800e7d8 <TIM_OC1_SetConfig+0xdc>)
 800e786:	4293      	cmp	r3, r2
 800e788:	d111      	bne.n	800e7ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e790:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e792:	693b      	ldr	r3, [r7, #16]
 800e794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e798:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	695b      	ldr	r3, [r3, #20]
 800e79e:	693a      	ldr	r2, [r7, #16]
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	699b      	ldr	r3, [r3, #24]
 800e7a8:	693a      	ldr	r2, [r7, #16]
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	693a      	ldr	r2, [r7, #16]
 800e7b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	68fa      	ldr	r2, [r7, #12]
 800e7b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	685a      	ldr	r2, [r3, #4]
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	697a      	ldr	r2, [r7, #20]
 800e7c6:	621a      	str	r2, [r3, #32]
}
 800e7c8:	bf00      	nop
 800e7ca:	371c      	adds	r7, #28
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d2:	4770      	bx	lr
 800e7d4:	40010000 	.word	0x40010000
 800e7d8:	40010400 	.word	0x40010400

0800e7dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b087      	sub	sp, #28
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	6a1b      	ldr	r3, [r3, #32]
 800e7ea:	f023 0210 	bic.w	r2, r3, #16
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	6a1b      	ldr	r3, [r3, #32]
 800e7f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	685b      	ldr	r3, [r3, #4]
 800e7fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	699b      	ldr	r3, [r3, #24]
 800e802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e80a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e812:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	021b      	lsls	r3, r3, #8
 800e81a:	68fa      	ldr	r2, [r7, #12]
 800e81c:	4313      	orrs	r3, r2
 800e81e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	f023 0320 	bic.w	r3, r3, #32
 800e826:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	689b      	ldr	r3, [r3, #8]
 800e82c:	011b      	lsls	r3, r3, #4
 800e82e:	697a      	ldr	r2, [r7, #20]
 800e830:	4313      	orrs	r3, r2
 800e832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	4a22      	ldr	r2, [pc, #136]	; (800e8c0 <TIM_OC2_SetConfig+0xe4>)
 800e838:	4293      	cmp	r3, r2
 800e83a:	d003      	beq.n	800e844 <TIM_OC2_SetConfig+0x68>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	4a21      	ldr	r2, [pc, #132]	; (800e8c4 <TIM_OC2_SetConfig+0xe8>)
 800e840:	4293      	cmp	r3, r2
 800e842:	d10d      	bne.n	800e860 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e84a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	68db      	ldr	r3, [r3, #12]
 800e850:	011b      	lsls	r3, r3, #4
 800e852:	697a      	ldr	r2, [r7, #20]
 800e854:	4313      	orrs	r3, r2
 800e856:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e858:	697b      	ldr	r3, [r7, #20]
 800e85a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e85e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	4a17      	ldr	r2, [pc, #92]	; (800e8c0 <TIM_OC2_SetConfig+0xe4>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d003      	beq.n	800e870 <TIM_OC2_SetConfig+0x94>
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	4a16      	ldr	r2, [pc, #88]	; (800e8c4 <TIM_OC2_SetConfig+0xe8>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d113      	bne.n	800e898 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e878:	693b      	ldr	r3, [r7, #16]
 800e87a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e87e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	695b      	ldr	r3, [r3, #20]
 800e884:	009b      	lsls	r3, r3, #2
 800e886:	693a      	ldr	r2, [r7, #16]
 800e888:	4313      	orrs	r3, r2
 800e88a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	699b      	ldr	r3, [r3, #24]
 800e890:	009b      	lsls	r3, r3, #2
 800e892:	693a      	ldr	r2, [r7, #16]
 800e894:	4313      	orrs	r3, r2
 800e896:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	693a      	ldr	r2, [r7, #16]
 800e89c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	68fa      	ldr	r2, [r7, #12]
 800e8a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	685a      	ldr	r2, [r3, #4]
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	697a      	ldr	r2, [r7, #20]
 800e8b0:	621a      	str	r2, [r3, #32]
}
 800e8b2:	bf00      	nop
 800e8b4:	371c      	adds	r7, #28
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr
 800e8be:	bf00      	nop
 800e8c0:	40010000 	.word	0x40010000
 800e8c4:	40010400 	.word	0x40010400

0800e8c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b087      	sub	sp, #28
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
 800e8d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6a1b      	ldr	r3, [r3, #32]
 800e8d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6a1b      	ldr	r3, [r3, #32]
 800e8e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	69db      	ldr	r3, [r3, #28]
 800e8ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e8f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	f023 0303 	bic.w	r3, r3, #3
 800e8fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e900:	683b      	ldr	r3, [r7, #0]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	68fa      	ldr	r2, [r7, #12]
 800e906:	4313      	orrs	r3, r2
 800e908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e90a:	697b      	ldr	r3, [r7, #20]
 800e90c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e910:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	689b      	ldr	r3, [r3, #8]
 800e916:	021b      	lsls	r3, r3, #8
 800e918:	697a      	ldr	r2, [r7, #20]
 800e91a:	4313      	orrs	r3, r2
 800e91c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	4a21      	ldr	r2, [pc, #132]	; (800e9a8 <TIM_OC3_SetConfig+0xe0>)
 800e922:	4293      	cmp	r3, r2
 800e924:	d003      	beq.n	800e92e <TIM_OC3_SetConfig+0x66>
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	4a20      	ldr	r2, [pc, #128]	; (800e9ac <TIM_OC3_SetConfig+0xe4>)
 800e92a:	4293      	cmp	r3, r2
 800e92c:	d10d      	bne.n	800e94a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e934:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	021b      	lsls	r3, r3, #8
 800e93c:	697a      	ldr	r2, [r7, #20]
 800e93e:	4313      	orrs	r3, r2
 800e940:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e942:	697b      	ldr	r3, [r7, #20]
 800e944:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e948:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	4a16      	ldr	r2, [pc, #88]	; (800e9a8 <TIM_OC3_SetConfig+0xe0>)
 800e94e:	4293      	cmp	r3, r2
 800e950:	d003      	beq.n	800e95a <TIM_OC3_SetConfig+0x92>
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	4a15      	ldr	r2, [pc, #84]	; (800e9ac <TIM_OC3_SetConfig+0xe4>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d113      	bne.n	800e982 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e95a:	693b      	ldr	r3, [r7, #16]
 800e95c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e962:	693b      	ldr	r3, [r7, #16]
 800e964:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	695b      	ldr	r3, [r3, #20]
 800e96e:	011b      	lsls	r3, r3, #4
 800e970:	693a      	ldr	r2, [r7, #16]
 800e972:	4313      	orrs	r3, r2
 800e974:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	699b      	ldr	r3, [r3, #24]
 800e97a:	011b      	lsls	r3, r3, #4
 800e97c:	693a      	ldr	r2, [r7, #16]
 800e97e:	4313      	orrs	r3, r2
 800e980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	693a      	ldr	r2, [r7, #16]
 800e986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	68fa      	ldr	r2, [r7, #12]
 800e98c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	685a      	ldr	r2, [r3, #4]
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	697a      	ldr	r2, [r7, #20]
 800e99a:	621a      	str	r2, [r3, #32]
}
 800e99c:	bf00      	nop
 800e99e:	371c      	adds	r7, #28
 800e9a0:	46bd      	mov	sp, r7
 800e9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a6:	4770      	bx	lr
 800e9a8:	40010000 	.word	0x40010000
 800e9ac:	40010400 	.word	0x40010400

0800e9b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b087      	sub	sp, #28
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
 800e9b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	6a1b      	ldr	r3, [r3, #32]
 800e9be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6a1b      	ldr	r3, [r3, #32]
 800e9ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	69db      	ldr	r3, [r3, #28]
 800e9d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e9de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e9e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	021b      	lsls	r3, r3, #8
 800e9ee:	68fa      	ldr	r2, [r7, #12]
 800e9f0:	4313      	orrs	r3, r2
 800e9f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e9fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	689b      	ldr	r3, [r3, #8]
 800ea00:	031b      	lsls	r3, r3, #12
 800ea02:	693a      	ldr	r2, [r7, #16]
 800ea04:	4313      	orrs	r3, r2
 800ea06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	4a12      	ldr	r2, [pc, #72]	; (800ea54 <TIM_OC4_SetConfig+0xa4>)
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	d003      	beq.n	800ea18 <TIM_OC4_SetConfig+0x68>
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	4a11      	ldr	r2, [pc, #68]	; (800ea58 <TIM_OC4_SetConfig+0xa8>)
 800ea14:	4293      	cmp	r3, r2
 800ea16:	d109      	bne.n	800ea2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ea1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	695b      	ldr	r3, [r3, #20]
 800ea24:	019b      	lsls	r3, r3, #6
 800ea26:	697a      	ldr	r2, [r7, #20]
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	697a      	ldr	r2, [r7, #20]
 800ea30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	68fa      	ldr	r2, [r7, #12]
 800ea36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	685a      	ldr	r2, [r3, #4]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	693a      	ldr	r2, [r7, #16]
 800ea44:	621a      	str	r2, [r3, #32]
}
 800ea46:	bf00      	nop
 800ea48:	371c      	adds	r7, #28
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea50:	4770      	bx	lr
 800ea52:	bf00      	nop
 800ea54:	40010000 	.word	0x40010000
 800ea58:	40010400 	.word	0x40010400

0800ea5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b087      	sub	sp, #28
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	60f8      	str	r0, [r7, #12]
 800ea64:	60b9      	str	r1, [r7, #8]
 800ea66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	6a1b      	ldr	r3, [r3, #32]
 800ea6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	6a1b      	ldr	r3, [r3, #32]
 800ea72:	f023 0201 	bic.w	r2, r3, #1
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	699b      	ldr	r3, [r3, #24]
 800ea7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ea80:	693b      	ldr	r3, [r7, #16]
 800ea82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ea86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	011b      	lsls	r3, r3, #4
 800ea8c:	693a      	ldr	r2, [r7, #16]
 800ea8e:	4313      	orrs	r3, r2
 800ea90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ea92:	697b      	ldr	r3, [r7, #20]
 800ea94:	f023 030a 	bic.w	r3, r3, #10
 800ea98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ea9a:	697a      	ldr	r2, [r7, #20]
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	4313      	orrs	r3, r2
 800eaa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	693a      	ldr	r2, [r7, #16]
 800eaa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	697a      	ldr	r2, [r7, #20]
 800eaac:	621a      	str	r2, [r3, #32]
}
 800eaae:	bf00      	nop
 800eab0:	371c      	adds	r7, #28
 800eab2:	46bd      	mov	sp, r7
 800eab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab8:	4770      	bx	lr

0800eaba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eaba:	b480      	push	{r7}
 800eabc:	b087      	sub	sp, #28
 800eabe:	af00      	add	r7, sp, #0
 800eac0:	60f8      	str	r0, [r7, #12]
 800eac2:	60b9      	str	r1, [r7, #8]
 800eac4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	6a1b      	ldr	r3, [r3, #32]
 800eaca:	f023 0210 	bic.w	r2, r3, #16
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	699b      	ldr	r3, [r3, #24]
 800ead6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	6a1b      	ldr	r3, [r3, #32]
 800eadc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800eae4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	031b      	lsls	r3, r3, #12
 800eaea:	697a      	ldr	r2, [r7, #20]
 800eaec:	4313      	orrs	r3, r2
 800eaee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eaf0:	693b      	ldr	r3, [r7, #16]
 800eaf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800eaf6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	011b      	lsls	r3, r3, #4
 800eafc:	693a      	ldr	r2, [r7, #16]
 800eafe:	4313      	orrs	r3, r2
 800eb00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	697a      	ldr	r2, [r7, #20]
 800eb06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	693a      	ldr	r2, [r7, #16]
 800eb0c:	621a      	str	r2, [r3, #32]
}
 800eb0e:	bf00      	nop
 800eb10:	371c      	adds	r7, #28
 800eb12:	46bd      	mov	sp, r7
 800eb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb18:	4770      	bx	lr

0800eb1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b085      	sub	sp, #20
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
 800eb22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	689b      	ldr	r3, [r3, #8]
 800eb28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800eb32:	683a      	ldr	r2, [r7, #0]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	4313      	orrs	r3, r2
 800eb38:	f043 0307 	orr.w	r3, r3, #7
 800eb3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	68fa      	ldr	r2, [r7, #12]
 800eb42:	609a      	str	r2, [r3, #8]
}
 800eb44:	bf00      	nop
 800eb46:	3714      	adds	r7, #20
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4e:	4770      	bx	lr

0800eb50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eb50:	b480      	push	{r7}
 800eb52:	b087      	sub	sp, #28
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	60f8      	str	r0, [r7, #12]
 800eb58:	60b9      	str	r1, [r7, #8]
 800eb5a:	607a      	str	r2, [r7, #4]
 800eb5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	689b      	ldr	r3, [r3, #8]
 800eb62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eb64:	697b      	ldr	r3, [r7, #20]
 800eb66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800eb6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	021a      	lsls	r2, r3, #8
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	431a      	orrs	r2, r3
 800eb74:	68bb      	ldr	r3, [r7, #8]
 800eb76:	4313      	orrs	r3, r2
 800eb78:	697a      	ldr	r2, [r7, #20]
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	697a      	ldr	r2, [r7, #20]
 800eb82:	609a      	str	r2, [r3, #8]
}
 800eb84:	bf00      	nop
 800eb86:	371c      	adds	r7, #28
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8e:	4770      	bx	lr

0800eb90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eb90:	b480      	push	{r7}
 800eb92:	b087      	sub	sp, #28
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	60f8      	str	r0, [r7, #12]
 800eb98:	60b9      	str	r1, [r7, #8]
 800eb9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800eb9c:	68bb      	ldr	r3, [r7, #8]
 800eb9e:	f003 031f 	and.w	r3, r3, #31
 800eba2:	2201      	movs	r2, #1
 800eba4:	fa02 f303 	lsl.w	r3, r2, r3
 800eba8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	6a1a      	ldr	r2, [r3, #32]
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	43db      	mvns	r3, r3
 800ebb2:	401a      	ands	r2, r3
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	6a1a      	ldr	r2, [r3, #32]
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	f003 031f 	and.w	r3, r3, #31
 800ebc2:	6879      	ldr	r1, [r7, #4]
 800ebc4:	fa01 f303 	lsl.w	r3, r1, r3
 800ebc8:	431a      	orrs	r2, r3
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	621a      	str	r2, [r3, #32]
}
 800ebce:	bf00      	nop
 800ebd0:	371c      	adds	r7, #28
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd8:	4770      	bx	lr

0800ebda <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ebda:	b580      	push	{r7, lr}
 800ebdc:	b084      	sub	sp, #16
 800ebde:	af00      	add	r7, sp, #0
 800ebe0:	6078      	str	r0, [r7, #4]
 800ebe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	2b04      	cmp	r3, #4
 800ebe8:	d00d      	beq.n	800ec06 <HAL_TIMEx_OCN_Start_IT+0x2c>
 800ebea:	2b08      	cmp	r3, #8
 800ebec:	d014      	beq.n	800ec18 <HAL_TIMEx_OCN_Start_IT+0x3e>
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d000      	beq.n	800ebf4 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 800ebf2:	e01a      	b.n	800ec2a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	68da      	ldr	r2, [r3, #12]
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	f042 0202 	orr.w	r2, r2, #2
 800ec02:	60da      	str	r2, [r3, #12]
      break;
 800ec04:	e011      	b.n	800ec2a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	68da      	ldr	r2, [r3, #12]
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f042 0204 	orr.w	r2, r2, #4
 800ec14:	60da      	str	r2, [r3, #12]
      break;
 800ec16:	e008      	b.n	800ec2a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	68da      	ldr	r2, [r3, #12]
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	f042 0208 	orr.w	r2, r2, #8
 800ec26:	60da      	str	r2, [r3, #12]
      break;
 800ec28:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	68da      	ldr	r2, [r3, #12]
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ec38:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	2204      	movs	r2, #4
 800ec40:	6839      	ldr	r1, [r7, #0]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f000 f976 	bl	800ef34 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ec56:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	f003 0307 	and.w	r3, r3, #7
 800ec62:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	2b06      	cmp	r3, #6
 800ec68:	d007      	beq.n	800ec7a <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	f042 0201 	orr.w	r2, r2, #1
 800ec78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ec7a:	2300      	movs	r3, #0
}
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	3710      	adds	r7, #16
 800ec80:	46bd      	mov	sp, r7
 800ec82:	bd80      	pop	{r7, pc}

0800ec84 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b084      	sub	sp, #16
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
 800ec8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	2b04      	cmp	r3, #4
 800ec92:	d00d      	beq.n	800ecb0 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 800ec94:	2b08      	cmp	r3, #8
 800ec96:	d014      	beq.n	800ecc2 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d000      	beq.n	800ec9e <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 800ec9c:	e01a      	b.n	800ecd4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	68da      	ldr	r2, [r3, #12]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	f022 0202 	bic.w	r2, r2, #2
 800ecac:	60da      	str	r2, [r3, #12]
      break;
 800ecae:	e011      	b.n	800ecd4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	68da      	ldr	r2, [r3, #12]
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f022 0204 	bic.w	r2, r2, #4
 800ecbe:	60da      	str	r2, [r3, #12]
      break;
 800ecc0:	e008      	b.n	800ecd4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	68da      	ldr	r2, [r3, #12]
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	f022 0208 	bic.w	r2, r2, #8
 800ecd0:	60da      	str	r2, [r3, #12]
      break;
 800ecd2:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	2200      	movs	r2, #0
 800ecda:	6839      	ldr	r1, [r7, #0]
 800ecdc:	4618      	mov	r0, r3
 800ecde:	f000 f929 	bl	800ef34 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	6a1b      	ldr	r3, [r3, #32]
 800ece8:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 800ecea:	68fa      	ldr	r2, [r7, #12]
 800ecec:	f240 4344 	movw	r3, #1092	; 0x444
 800ecf0:	4013      	ands	r3, r2
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d107      	bne.n	800ed06 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	68da      	ldr	r2, [r3, #12]
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ed04:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	6a1a      	ldr	r2, [r3, #32]
 800ed0c:	f241 1311 	movw	r3, #4369	; 0x1111
 800ed10:	4013      	ands	r3, r2
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d10f      	bne.n	800ed36 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	6a1a      	ldr	r2, [r3, #32]
 800ed1c:	f240 4344 	movw	r3, #1092	; 0x444
 800ed20:	4013      	ands	r3, r2
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d107      	bne.n	800ed36 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ed34:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	6a1a      	ldr	r2, [r3, #32]
 800ed3c:	f241 1311 	movw	r3, #4369	; 0x1111
 800ed40:	4013      	ands	r3, r2
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d10f      	bne.n	800ed66 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	6a1a      	ldr	r2, [r3, #32]
 800ed4c:	f240 4344 	movw	r3, #1092	; 0x444
 800ed50:	4013      	ands	r3, r2
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d107      	bne.n	800ed66 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	681a      	ldr	r2, [r3, #0]
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	f022 0201 	bic.w	r2, r2, #1
 800ed64:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ed66:	2300      	movs	r3, #0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3710      	adds	r7, #16
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ed70:	b480      	push	{r7}
 800ed72:	b085      	sub	sp, #20
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
 800ed78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed80:	2b01      	cmp	r3, #1
 800ed82:	d101      	bne.n	800ed88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed84:	2302      	movs	r3, #2
 800ed86:	e05a      	b.n	800ee3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2201      	movs	r2, #1
 800ed8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2202      	movs	r2, #2
 800ed94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	689b      	ldr	r3, [r3, #8]
 800eda6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	68fa      	ldr	r2, [r7, #12]
 800edb6:	4313      	orrs	r3, r2
 800edb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	68fa      	ldr	r2, [r7, #12]
 800edc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	4a21      	ldr	r2, [pc, #132]	; (800ee4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d022      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800edd4:	d01d      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	4a1d      	ldr	r2, [pc, #116]	; (800ee50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800eddc:	4293      	cmp	r3, r2
 800edde:	d018      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	4a1b      	ldr	r2, [pc, #108]	; (800ee54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d013      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	4a1a      	ldr	r2, [pc, #104]	; (800ee58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d00e      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	4a18      	ldr	r2, [pc, #96]	; (800ee5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d009      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	4a17      	ldr	r2, [pc, #92]	; (800ee60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ee04:	4293      	cmp	r3, r2
 800ee06:	d004      	beq.n	800ee12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	4a15      	ldr	r2, [pc, #84]	; (800ee64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d10c      	bne.n	800ee2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ee18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	685b      	ldr	r3, [r3, #4]
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	4313      	orrs	r3, r2
 800ee22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	68ba      	ldr	r2, [r7, #8]
 800ee2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2200      	movs	r2, #0
 800ee38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	3714      	adds	r7, #20
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	40010000 	.word	0x40010000
 800ee50:	40000400 	.word	0x40000400
 800ee54:	40000800 	.word	0x40000800
 800ee58:	40000c00 	.word	0x40000c00
 800ee5c:	40010400 	.word	0x40010400
 800ee60:	40014000 	.word	0x40014000
 800ee64:	40001800 	.word	0x40001800

0800ee68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b085      	sub	sp, #20
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
 800ee70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ee72:	2300      	movs	r3, #0
 800ee74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	d101      	bne.n	800ee84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ee80:	2302      	movs	r3, #2
 800ee82:	e03d      	b.n	800ef00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2201      	movs	r2, #1
 800ee88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	68db      	ldr	r3, [r3, #12]
 800ee96:	4313      	orrs	r3, r2
 800ee98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800eea0:	683b      	ldr	r3, [r7, #0]
 800eea2:	689b      	ldr	r3, [r3, #8]
 800eea4:	4313      	orrs	r3, r2
 800eea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	685b      	ldr	r3, [r3, #4]
 800eeb2:	4313      	orrs	r3, r2
 800eeb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	4313      	orrs	r3, r2
 800eec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	691b      	ldr	r3, [r3, #16]
 800eece:	4313      	orrs	r3, r2
 800eed0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	695b      	ldr	r3, [r3, #20]
 800eedc:	4313      	orrs	r3, r2
 800eede:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	69db      	ldr	r3, [r3, #28]
 800eeea:	4313      	orrs	r3, r2
 800eeec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	68fa      	ldr	r2, [r7, #12]
 800eef4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2200      	movs	r2, #0
 800eefa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eefe:	2300      	movs	r3, #0
}
 800ef00:	4618      	mov	r0, r3
 800ef02:	3714      	adds	r7, #20
 800ef04:	46bd      	mov	sp, r7
 800ef06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0a:	4770      	bx	lr

0800ef0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b083      	sub	sp, #12
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ef14:	bf00      	nop
 800ef16:	370c      	adds	r7, #12
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1e:	4770      	bx	lr

0800ef20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b083      	sub	sp, #12
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ef28:	bf00      	nop
 800ef2a:	370c      	adds	r7, #12
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef32:	4770      	bx	lr

0800ef34 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ef34:	b480      	push	{r7}
 800ef36:	b087      	sub	sp, #28
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	60f8      	str	r0, [r7, #12]
 800ef3c:	60b9      	str	r1, [r7, #8]
 800ef3e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	f003 031f 	and.w	r3, r3, #31
 800ef46:	2204      	movs	r2, #4
 800ef48:	fa02 f303 	lsl.w	r3, r2, r3
 800ef4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	6a1a      	ldr	r2, [r3, #32]
 800ef52:	697b      	ldr	r3, [r7, #20]
 800ef54:	43db      	mvns	r3, r3
 800ef56:	401a      	ands	r2, r3
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	6a1a      	ldr	r2, [r3, #32]
 800ef60:	68bb      	ldr	r3, [r7, #8]
 800ef62:	f003 031f 	and.w	r3, r3, #31
 800ef66:	6879      	ldr	r1, [r7, #4]
 800ef68:	fa01 f303 	lsl.w	r3, r1, r3
 800ef6c:	431a      	orrs	r2, r3
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	621a      	str	r2, [r3, #32]
}
 800ef72:	bf00      	nop
 800ef74:	371c      	adds	r7, #28
 800ef76:	46bd      	mov	sp, r7
 800ef78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7c:	4770      	bx	lr

0800ef7e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef7e:	b580      	push	{r7, lr}
 800ef80:	b082      	sub	sp, #8
 800ef82:	af00      	add	r7, sp, #0
 800ef84:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d101      	bne.n	800ef90 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	e03f      	b.n	800f010 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ef96:	b2db      	uxtb	r3, r3
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d106      	bne.n	800efaa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2200      	movs	r2, #0
 800efa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800efa4:	6878      	ldr	r0, [r7, #4]
 800efa6:	f7fb ffb3 	bl	800af10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2224      	movs	r2, #36	; 0x24
 800efae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	68da      	ldr	r2, [r3, #12]
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800efc0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	f000 f90c 	bl	800f1e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	691a      	ldr	r2, [r3, #16]
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800efd6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	695a      	ldr	r2, [r3, #20]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800efe6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	68da      	ldr	r2, [r3, #12]
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eff6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2200      	movs	r2, #0
 800effc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2220      	movs	r2, #32
 800f002:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	2220      	movs	r2, #32
 800f00a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800f00e:	2300      	movs	r3, #0
}
 800f010:	4618      	mov	r0, r3
 800f012:	3708      	adds	r7, #8
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}

0800f018 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b088      	sub	sp, #32
 800f01c:	af02      	add	r7, sp, #8
 800f01e:	60f8      	str	r0, [r7, #12]
 800f020:	60b9      	str	r1, [r7, #8]
 800f022:	603b      	str	r3, [r7, #0]
 800f024:	4613      	mov	r3, r2
 800f026:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800f028:	2300      	movs	r3, #0
 800f02a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f032:	b2db      	uxtb	r3, r3
 800f034:	2b20      	cmp	r3, #32
 800f036:	f040 8083 	bne.w	800f140 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800f03a:	68bb      	ldr	r3, [r7, #8]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d002      	beq.n	800f046 <HAL_UART_Transmit+0x2e>
 800f040:	88fb      	ldrh	r3, [r7, #6]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d101      	bne.n	800f04a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800f046:	2301      	movs	r3, #1
 800f048:	e07b      	b.n	800f142 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f050:	2b01      	cmp	r3, #1
 800f052:	d101      	bne.n	800f058 <HAL_UART_Transmit+0x40>
 800f054:	2302      	movs	r3, #2
 800f056:	e074      	b.n	800f142 <HAL_UART_Transmit+0x12a>
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2201      	movs	r2, #1
 800f05c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	2200      	movs	r2, #0
 800f064:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	2221      	movs	r2, #33	; 0x21
 800f06a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800f06e:	f7fc f983 	bl	800b378 <HAL_GetTick>
 800f072:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	88fa      	ldrh	r2, [r7, #6]
 800f078:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	88fa      	ldrh	r2, [r7, #6]
 800f07e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2200      	movs	r2, #0
 800f084:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800f088:	e042      	b.n	800f110 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f08e:	b29b      	uxth	r3, r3
 800f090:	3b01      	subs	r3, #1
 800f092:	b29a      	uxth	r2, r3
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	689b      	ldr	r3, [r3, #8]
 800f09c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f0a0:	d122      	bne.n	800f0e8 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	9300      	str	r3, [sp, #0]
 800f0a6:	697b      	ldr	r3, [r7, #20]
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	2180      	movs	r1, #128	; 0x80
 800f0ac:	68f8      	ldr	r0, [r7, #12]
 800f0ae:	f000 f84c 	bl	800f14a <UART_WaitOnFlagUntilTimeout>
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d001      	beq.n	800f0bc <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800f0b8:	2303      	movs	r3, #3
 800f0ba:	e042      	b.n	800f142 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	881b      	ldrh	r3, [r3, #0]
 800f0c4:	461a      	mov	r2, r3
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f0ce:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	691b      	ldr	r3, [r3, #16]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d103      	bne.n	800f0e0 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800f0d8:	68bb      	ldr	r3, [r7, #8]
 800f0da:	3302      	adds	r3, #2
 800f0dc:	60bb      	str	r3, [r7, #8]
 800f0de:	e017      	b.n	800f110 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	3301      	adds	r3, #1
 800f0e4:	60bb      	str	r3, [r7, #8]
 800f0e6:	e013      	b.n	800f110 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	9300      	str	r3, [sp, #0]
 800f0ec:	697b      	ldr	r3, [r7, #20]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	2180      	movs	r1, #128	; 0x80
 800f0f2:	68f8      	ldr	r0, [r7, #12]
 800f0f4:	f000 f829 	bl	800f14a <UART_WaitOnFlagUntilTimeout>
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d001      	beq.n	800f102 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800f0fe:	2303      	movs	r3, #3
 800f100:	e01f      	b.n	800f142 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	1c5a      	adds	r2, r3, #1
 800f106:	60ba      	str	r2, [r7, #8]
 800f108:	781a      	ldrb	r2, [r3, #0]
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f114:	b29b      	uxth	r3, r3
 800f116:	2b00      	cmp	r3, #0
 800f118:	d1b7      	bne.n	800f08a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	9300      	str	r3, [sp, #0]
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	2200      	movs	r2, #0
 800f122:	2140      	movs	r1, #64	; 0x40
 800f124:	68f8      	ldr	r0, [r7, #12]
 800f126:	f000 f810 	bl	800f14a <UART_WaitOnFlagUntilTimeout>
 800f12a:	4603      	mov	r3, r0
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d001      	beq.n	800f134 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800f130:	2303      	movs	r3, #3
 800f132:	e006      	b.n	800f142 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	2220      	movs	r2, #32
 800f138:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800f13c:	2300      	movs	r3, #0
 800f13e:	e000      	b.n	800f142 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800f140:	2302      	movs	r3, #2
  }
}
 800f142:	4618      	mov	r0, r3
 800f144:	3718      	adds	r7, #24
 800f146:	46bd      	mov	sp, r7
 800f148:	bd80      	pop	{r7, pc}

0800f14a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800f14a:	b580      	push	{r7, lr}
 800f14c:	b084      	sub	sp, #16
 800f14e:	af00      	add	r7, sp, #0
 800f150:	60f8      	str	r0, [r7, #12]
 800f152:	60b9      	str	r1, [r7, #8]
 800f154:	603b      	str	r3, [r7, #0]
 800f156:	4613      	mov	r3, r2
 800f158:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f15a:	e02c      	b.n	800f1b6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f15c:	69bb      	ldr	r3, [r7, #24]
 800f15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f162:	d028      	beq.n	800f1b6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d007      	beq.n	800f17a <UART_WaitOnFlagUntilTimeout+0x30>
 800f16a:	f7fc f905 	bl	800b378 <HAL_GetTick>
 800f16e:	4602      	mov	r2, r0
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	1ad3      	subs	r3, r2, r3
 800f174:	69ba      	ldr	r2, [r7, #24]
 800f176:	429a      	cmp	r2, r3
 800f178:	d21d      	bcs.n	800f1b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	68da      	ldr	r2, [r3, #12]
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f188:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	695a      	ldr	r2, [r3, #20]
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	f022 0201 	bic.w	r2, r2, #1
 800f198:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	2220      	movs	r2, #32
 800f19e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	2220      	movs	r2, #32
 800f1a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	2200      	movs	r2, #0
 800f1ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800f1b2:	2303      	movs	r3, #3
 800f1b4:	e00f      	b.n	800f1d6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	681a      	ldr	r2, [r3, #0]
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	4013      	ands	r3, r2
 800f1c0:	68ba      	ldr	r2, [r7, #8]
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	bf0c      	ite	eq
 800f1c6:	2301      	moveq	r3, #1
 800f1c8:	2300      	movne	r3, #0
 800f1ca:	b2db      	uxtb	r3, r3
 800f1cc:	461a      	mov	r2, r3
 800f1ce:	79fb      	ldrb	r3, [r7, #7]
 800f1d0:	429a      	cmp	r2, r3
 800f1d2:	d0c3      	beq.n	800f15c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f1d4:	2300      	movs	r3, #0
}
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	3710      	adds	r7, #16
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	bd80      	pop	{r7, pc}
	...

0800f1e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1e4:	b085      	sub	sp, #20
 800f1e6:	af00      	add	r7, sp, #0
 800f1e8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	691b      	ldr	r3, [r3, #16]
 800f1f0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	68da      	ldr	r2, [r3, #12]
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	430a      	orrs	r2, r1
 800f1fe:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	689a      	ldr	r2, [r3, #8]
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	691b      	ldr	r3, [r3, #16]
 800f208:	431a      	orrs	r2, r3
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	695b      	ldr	r3, [r3, #20]
 800f20e:	431a      	orrs	r2, r3
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	69db      	ldr	r3, [r3, #28]
 800f214:	4313      	orrs	r3, r2
 800f216:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	68db      	ldr	r3, [r3, #12]
 800f21e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f222:	f023 030c 	bic.w	r3, r3, #12
 800f226:	687a      	ldr	r2, [r7, #4]
 800f228:	6812      	ldr	r2, [r2, #0]
 800f22a:	68f9      	ldr	r1, [r7, #12]
 800f22c:	430b      	orrs	r3, r1
 800f22e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	695b      	ldr	r3, [r3, #20]
 800f236:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	699a      	ldr	r2, [r3, #24]
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	430a      	orrs	r2, r1
 800f244:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	69db      	ldr	r3, [r3, #28]
 800f24a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f24e:	f040 818b 	bne.w	800f568 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	4ac1      	ldr	r2, [pc, #772]	; (800f55c <UART_SetConfig+0x37c>)
 800f258:	4293      	cmp	r3, r2
 800f25a:	d005      	beq.n	800f268 <UART_SetConfig+0x88>
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	4abf      	ldr	r2, [pc, #764]	; (800f560 <UART_SetConfig+0x380>)
 800f262:	4293      	cmp	r3, r2
 800f264:	f040 80bd 	bne.w	800f3e2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f268:	f7fe fad0 	bl	800d80c <HAL_RCC_GetPCLK2Freq>
 800f26c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	461d      	mov	r5, r3
 800f272:	f04f 0600 	mov.w	r6, #0
 800f276:	46a8      	mov	r8, r5
 800f278:	46b1      	mov	r9, r6
 800f27a:	eb18 0308 	adds.w	r3, r8, r8
 800f27e:	eb49 0409 	adc.w	r4, r9, r9
 800f282:	4698      	mov	r8, r3
 800f284:	46a1      	mov	r9, r4
 800f286:	eb18 0805 	adds.w	r8, r8, r5
 800f28a:	eb49 0906 	adc.w	r9, r9, r6
 800f28e:	f04f 0100 	mov.w	r1, #0
 800f292:	f04f 0200 	mov.w	r2, #0
 800f296:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f29a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f29e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f2a2:	4688      	mov	r8, r1
 800f2a4:	4691      	mov	r9, r2
 800f2a6:	eb18 0005 	adds.w	r0, r8, r5
 800f2aa:	eb49 0106 	adc.w	r1, r9, r6
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	461d      	mov	r5, r3
 800f2b4:	f04f 0600 	mov.w	r6, #0
 800f2b8:	196b      	adds	r3, r5, r5
 800f2ba:	eb46 0406 	adc.w	r4, r6, r6
 800f2be:	461a      	mov	r2, r3
 800f2c0:	4623      	mov	r3, r4
 800f2c2:	f7f9 fbf9 	bl	8008ab8 <__aeabi_uldivmod>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	460c      	mov	r4, r1
 800f2ca:	461a      	mov	r2, r3
 800f2cc:	4ba5      	ldr	r3, [pc, #660]	; (800f564 <UART_SetConfig+0x384>)
 800f2ce:	fba3 2302 	umull	r2, r3, r3, r2
 800f2d2:	095b      	lsrs	r3, r3, #5
 800f2d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f2d8:	68bb      	ldr	r3, [r7, #8]
 800f2da:	461d      	mov	r5, r3
 800f2dc:	f04f 0600 	mov.w	r6, #0
 800f2e0:	46a9      	mov	r9, r5
 800f2e2:	46b2      	mov	sl, r6
 800f2e4:	eb19 0309 	adds.w	r3, r9, r9
 800f2e8:	eb4a 040a 	adc.w	r4, sl, sl
 800f2ec:	4699      	mov	r9, r3
 800f2ee:	46a2      	mov	sl, r4
 800f2f0:	eb19 0905 	adds.w	r9, r9, r5
 800f2f4:	eb4a 0a06 	adc.w	sl, sl, r6
 800f2f8:	f04f 0100 	mov.w	r1, #0
 800f2fc:	f04f 0200 	mov.w	r2, #0
 800f300:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f304:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f308:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f30c:	4689      	mov	r9, r1
 800f30e:	4692      	mov	sl, r2
 800f310:	eb19 0005 	adds.w	r0, r9, r5
 800f314:	eb4a 0106 	adc.w	r1, sl, r6
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	461d      	mov	r5, r3
 800f31e:	f04f 0600 	mov.w	r6, #0
 800f322:	196b      	adds	r3, r5, r5
 800f324:	eb46 0406 	adc.w	r4, r6, r6
 800f328:	461a      	mov	r2, r3
 800f32a:	4623      	mov	r3, r4
 800f32c:	f7f9 fbc4 	bl	8008ab8 <__aeabi_uldivmod>
 800f330:	4603      	mov	r3, r0
 800f332:	460c      	mov	r4, r1
 800f334:	461a      	mov	r2, r3
 800f336:	4b8b      	ldr	r3, [pc, #556]	; (800f564 <UART_SetConfig+0x384>)
 800f338:	fba3 1302 	umull	r1, r3, r3, r2
 800f33c:	095b      	lsrs	r3, r3, #5
 800f33e:	2164      	movs	r1, #100	; 0x64
 800f340:	fb01 f303 	mul.w	r3, r1, r3
 800f344:	1ad3      	subs	r3, r2, r3
 800f346:	00db      	lsls	r3, r3, #3
 800f348:	3332      	adds	r3, #50	; 0x32
 800f34a:	4a86      	ldr	r2, [pc, #536]	; (800f564 <UART_SetConfig+0x384>)
 800f34c:	fba2 2303 	umull	r2, r3, r2, r3
 800f350:	095b      	lsrs	r3, r3, #5
 800f352:	005b      	lsls	r3, r3, #1
 800f354:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f358:	4498      	add	r8, r3
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	461d      	mov	r5, r3
 800f35e:	f04f 0600 	mov.w	r6, #0
 800f362:	46a9      	mov	r9, r5
 800f364:	46b2      	mov	sl, r6
 800f366:	eb19 0309 	adds.w	r3, r9, r9
 800f36a:	eb4a 040a 	adc.w	r4, sl, sl
 800f36e:	4699      	mov	r9, r3
 800f370:	46a2      	mov	sl, r4
 800f372:	eb19 0905 	adds.w	r9, r9, r5
 800f376:	eb4a 0a06 	adc.w	sl, sl, r6
 800f37a:	f04f 0100 	mov.w	r1, #0
 800f37e:	f04f 0200 	mov.w	r2, #0
 800f382:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f386:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f38a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f38e:	4689      	mov	r9, r1
 800f390:	4692      	mov	sl, r2
 800f392:	eb19 0005 	adds.w	r0, r9, r5
 800f396:	eb4a 0106 	adc.w	r1, sl, r6
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	685b      	ldr	r3, [r3, #4]
 800f39e:	461d      	mov	r5, r3
 800f3a0:	f04f 0600 	mov.w	r6, #0
 800f3a4:	196b      	adds	r3, r5, r5
 800f3a6:	eb46 0406 	adc.w	r4, r6, r6
 800f3aa:	461a      	mov	r2, r3
 800f3ac:	4623      	mov	r3, r4
 800f3ae:	f7f9 fb83 	bl	8008ab8 <__aeabi_uldivmod>
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	460c      	mov	r4, r1
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	4b6a      	ldr	r3, [pc, #424]	; (800f564 <UART_SetConfig+0x384>)
 800f3ba:	fba3 1302 	umull	r1, r3, r3, r2
 800f3be:	095b      	lsrs	r3, r3, #5
 800f3c0:	2164      	movs	r1, #100	; 0x64
 800f3c2:	fb01 f303 	mul.w	r3, r1, r3
 800f3c6:	1ad3      	subs	r3, r2, r3
 800f3c8:	00db      	lsls	r3, r3, #3
 800f3ca:	3332      	adds	r3, #50	; 0x32
 800f3cc:	4a65      	ldr	r2, [pc, #404]	; (800f564 <UART_SetConfig+0x384>)
 800f3ce:	fba2 2303 	umull	r2, r3, r2, r3
 800f3d2:	095b      	lsrs	r3, r3, #5
 800f3d4:	f003 0207 	and.w	r2, r3, #7
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	4442      	add	r2, r8
 800f3de:	609a      	str	r2, [r3, #8]
 800f3e0:	e26f      	b.n	800f8c2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f3e2:	f7fe f9ff 	bl	800d7e4 <HAL_RCC_GetPCLK1Freq>
 800f3e6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f3e8:	68bb      	ldr	r3, [r7, #8]
 800f3ea:	461d      	mov	r5, r3
 800f3ec:	f04f 0600 	mov.w	r6, #0
 800f3f0:	46a8      	mov	r8, r5
 800f3f2:	46b1      	mov	r9, r6
 800f3f4:	eb18 0308 	adds.w	r3, r8, r8
 800f3f8:	eb49 0409 	adc.w	r4, r9, r9
 800f3fc:	4698      	mov	r8, r3
 800f3fe:	46a1      	mov	r9, r4
 800f400:	eb18 0805 	adds.w	r8, r8, r5
 800f404:	eb49 0906 	adc.w	r9, r9, r6
 800f408:	f04f 0100 	mov.w	r1, #0
 800f40c:	f04f 0200 	mov.w	r2, #0
 800f410:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f414:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f418:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f41c:	4688      	mov	r8, r1
 800f41e:	4691      	mov	r9, r2
 800f420:	eb18 0005 	adds.w	r0, r8, r5
 800f424:	eb49 0106 	adc.w	r1, r9, r6
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	685b      	ldr	r3, [r3, #4]
 800f42c:	461d      	mov	r5, r3
 800f42e:	f04f 0600 	mov.w	r6, #0
 800f432:	196b      	adds	r3, r5, r5
 800f434:	eb46 0406 	adc.w	r4, r6, r6
 800f438:	461a      	mov	r2, r3
 800f43a:	4623      	mov	r3, r4
 800f43c:	f7f9 fb3c 	bl	8008ab8 <__aeabi_uldivmod>
 800f440:	4603      	mov	r3, r0
 800f442:	460c      	mov	r4, r1
 800f444:	461a      	mov	r2, r3
 800f446:	4b47      	ldr	r3, [pc, #284]	; (800f564 <UART_SetConfig+0x384>)
 800f448:	fba3 2302 	umull	r2, r3, r3, r2
 800f44c:	095b      	lsrs	r3, r3, #5
 800f44e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	461d      	mov	r5, r3
 800f456:	f04f 0600 	mov.w	r6, #0
 800f45a:	46a9      	mov	r9, r5
 800f45c:	46b2      	mov	sl, r6
 800f45e:	eb19 0309 	adds.w	r3, r9, r9
 800f462:	eb4a 040a 	adc.w	r4, sl, sl
 800f466:	4699      	mov	r9, r3
 800f468:	46a2      	mov	sl, r4
 800f46a:	eb19 0905 	adds.w	r9, r9, r5
 800f46e:	eb4a 0a06 	adc.w	sl, sl, r6
 800f472:	f04f 0100 	mov.w	r1, #0
 800f476:	f04f 0200 	mov.w	r2, #0
 800f47a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f47e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f482:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f486:	4689      	mov	r9, r1
 800f488:	4692      	mov	sl, r2
 800f48a:	eb19 0005 	adds.w	r0, r9, r5
 800f48e:	eb4a 0106 	adc.w	r1, sl, r6
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	685b      	ldr	r3, [r3, #4]
 800f496:	461d      	mov	r5, r3
 800f498:	f04f 0600 	mov.w	r6, #0
 800f49c:	196b      	adds	r3, r5, r5
 800f49e:	eb46 0406 	adc.w	r4, r6, r6
 800f4a2:	461a      	mov	r2, r3
 800f4a4:	4623      	mov	r3, r4
 800f4a6:	f7f9 fb07 	bl	8008ab8 <__aeabi_uldivmod>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	460c      	mov	r4, r1
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	4b2c      	ldr	r3, [pc, #176]	; (800f564 <UART_SetConfig+0x384>)
 800f4b2:	fba3 1302 	umull	r1, r3, r3, r2
 800f4b6:	095b      	lsrs	r3, r3, #5
 800f4b8:	2164      	movs	r1, #100	; 0x64
 800f4ba:	fb01 f303 	mul.w	r3, r1, r3
 800f4be:	1ad3      	subs	r3, r2, r3
 800f4c0:	00db      	lsls	r3, r3, #3
 800f4c2:	3332      	adds	r3, #50	; 0x32
 800f4c4:	4a27      	ldr	r2, [pc, #156]	; (800f564 <UART_SetConfig+0x384>)
 800f4c6:	fba2 2303 	umull	r2, r3, r2, r3
 800f4ca:	095b      	lsrs	r3, r3, #5
 800f4cc:	005b      	lsls	r3, r3, #1
 800f4ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f4d2:	4498      	add	r8, r3
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	461d      	mov	r5, r3
 800f4d8:	f04f 0600 	mov.w	r6, #0
 800f4dc:	46a9      	mov	r9, r5
 800f4de:	46b2      	mov	sl, r6
 800f4e0:	eb19 0309 	adds.w	r3, r9, r9
 800f4e4:	eb4a 040a 	adc.w	r4, sl, sl
 800f4e8:	4699      	mov	r9, r3
 800f4ea:	46a2      	mov	sl, r4
 800f4ec:	eb19 0905 	adds.w	r9, r9, r5
 800f4f0:	eb4a 0a06 	adc.w	sl, sl, r6
 800f4f4:	f04f 0100 	mov.w	r1, #0
 800f4f8:	f04f 0200 	mov.w	r2, #0
 800f4fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f500:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f504:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f508:	4689      	mov	r9, r1
 800f50a:	4692      	mov	sl, r2
 800f50c:	eb19 0005 	adds.w	r0, r9, r5
 800f510:	eb4a 0106 	adc.w	r1, sl, r6
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	685b      	ldr	r3, [r3, #4]
 800f518:	461d      	mov	r5, r3
 800f51a:	f04f 0600 	mov.w	r6, #0
 800f51e:	196b      	adds	r3, r5, r5
 800f520:	eb46 0406 	adc.w	r4, r6, r6
 800f524:	461a      	mov	r2, r3
 800f526:	4623      	mov	r3, r4
 800f528:	f7f9 fac6 	bl	8008ab8 <__aeabi_uldivmod>
 800f52c:	4603      	mov	r3, r0
 800f52e:	460c      	mov	r4, r1
 800f530:	461a      	mov	r2, r3
 800f532:	4b0c      	ldr	r3, [pc, #48]	; (800f564 <UART_SetConfig+0x384>)
 800f534:	fba3 1302 	umull	r1, r3, r3, r2
 800f538:	095b      	lsrs	r3, r3, #5
 800f53a:	2164      	movs	r1, #100	; 0x64
 800f53c:	fb01 f303 	mul.w	r3, r1, r3
 800f540:	1ad3      	subs	r3, r2, r3
 800f542:	00db      	lsls	r3, r3, #3
 800f544:	3332      	adds	r3, #50	; 0x32
 800f546:	4a07      	ldr	r2, [pc, #28]	; (800f564 <UART_SetConfig+0x384>)
 800f548:	fba2 2303 	umull	r2, r3, r2, r3
 800f54c:	095b      	lsrs	r3, r3, #5
 800f54e:	f003 0207 	and.w	r2, r3, #7
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	4442      	add	r2, r8
 800f558:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800f55a:	e1b2      	b.n	800f8c2 <UART_SetConfig+0x6e2>
 800f55c:	40011000 	.word	0x40011000
 800f560:	40011400 	.word	0x40011400
 800f564:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	4ad7      	ldr	r2, [pc, #860]	; (800f8cc <UART_SetConfig+0x6ec>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	d005      	beq.n	800f57e <UART_SetConfig+0x39e>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	4ad6      	ldr	r2, [pc, #856]	; (800f8d0 <UART_SetConfig+0x6f0>)
 800f578:	4293      	cmp	r3, r2
 800f57a:	f040 80d1 	bne.w	800f720 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800f57e:	f7fe f945 	bl	800d80c <HAL_RCC_GetPCLK2Freq>
 800f582:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	469a      	mov	sl, r3
 800f588:	f04f 0b00 	mov.w	fp, #0
 800f58c:	46d0      	mov	r8, sl
 800f58e:	46d9      	mov	r9, fp
 800f590:	eb18 0308 	adds.w	r3, r8, r8
 800f594:	eb49 0409 	adc.w	r4, r9, r9
 800f598:	4698      	mov	r8, r3
 800f59a:	46a1      	mov	r9, r4
 800f59c:	eb18 080a 	adds.w	r8, r8, sl
 800f5a0:	eb49 090b 	adc.w	r9, r9, fp
 800f5a4:	f04f 0100 	mov.w	r1, #0
 800f5a8:	f04f 0200 	mov.w	r2, #0
 800f5ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f5b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f5b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f5b8:	4688      	mov	r8, r1
 800f5ba:	4691      	mov	r9, r2
 800f5bc:	eb1a 0508 	adds.w	r5, sl, r8
 800f5c0:	eb4b 0609 	adc.w	r6, fp, r9
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	685b      	ldr	r3, [r3, #4]
 800f5c8:	4619      	mov	r1, r3
 800f5ca:	f04f 0200 	mov.w	r2, #0
 800f5ce:	f04f 0300 	mov.w	r3, #0
 800f5d2:	f04f 0400 	mov.w	r4, #0
 800f5d6:	0094      	lsls	r4, r2, #2
 800f5d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f5dc:	008b      	lsls	r3, r1, #2
 800f5de:	461a      	mov	r2, r3
 800f5e0:	4623      	mov	r3, r4
 800f5e2:	4628      	mov	r0, r5
 800f5e4:	4631      	mov	r1, r6
 800f5e6:	f7f9 fa67 	bl	8008ab8 <__aeabi_uldivmod>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	460c      	mov	r4, r1
 800f5ee:	461a      	mov	r2, r3
 800f5f0:	4bb8      	ldr	r3, [pc, #736]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f5f2:	fba3 2302 	umull	r2, r3, r3, r2
 800f5f6:	095b      	lsrs	r3, r3, #5
 800f5f8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	469b      	mov	fp, r3
 800f600:	f04f 0c00 	mov.w	ip, #0
 800f604:	46d9      	mov	r9, fp
 800f606:	46e2      	mov	sl, ip
 800f608:	eb19 0309 	adds.w	r3, r9, r9
 800f60c:	eb4a 040a 	adc.w	r4, sl, sl
 800f610:	4699      	mov	r9, r3
 800f612:	46a2      	mov	sl, r4
 800f614:	eb19 090b 	adds.w	r9, r9, fp
 800f618:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f61c:	f04f 0100 	mov.w	r1, #0
 800f620:	f04f 0200 	mov.w	r2, #0
 800f624:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f628:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f62c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f630:	4689      	mov	r9, r1
 800f632:	4692      	mov	sl, r2
 800f634:	eb1b 0509 	adds.w	r5, fp, r9
 800f638:	eb4c 060a 	adc.w	r6, ip, sl
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	4619      	mov	r1, r3
 800f642:	f04f 0200 	mov.w	r2, #0
 800f646:	f04f 0300 	mov.w	r3, #0
 800f64a:	f04f 0400 	mov.w	r4, #0
 800f64e:	0094      	lsls	r4, r2, #2
 800f650:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f654:	008b      	lsls	r3, r1, #2
 800f656:	461a      	mov	r2, r3
 800f658:	4623      	mov	r3, r4
 800f65a:	4628      	mov	r0, r5
 800f65c:	4631      	mov	r1, r6
 800f65e:	f7f9 fa2b 	bl	8008ab8 <__aeabi_uldivmod>
 800f662:	4603      	mov	r3, r0
 800f664:	460c      	mov	r4, r1
 800f666:	461a      	mov	r2, r3
 800f668:	4b9a      	ldr	r3, [pc, #616]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f66a:	fba3 1302 	umull	r1, r3, r3, r2
 800f66e:	095b      	lsrs	r3, r3, #5
 800f670:	2164      	movs	r1, #100	; 0x64
 800f672:	fb01 f303 	mul.w	r3, r1, r3
 800f676:	1ad3      	subs	r3, r2, r3
 800f678:	011b      	lsls	r3, r3, #4
 800f67a:	3332      	adds	r3, #50	; 0x32
 800f67c:	4a95      	ldr	r2, [pc, #596]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f67e:	fba2 2303 	umull	r2, r3, r2, r3
 800f682:	095b      	lsrs	r3, r3, #5
 800f684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f688:	4498      	add	r8, r3
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	469b      	mov	fp, r3
 800f68e:	f04f 0c00 	mov.w	ip, #0
 800f692:	46d9      	mov	r9, fp
 800f694:	46e2      	mov	sl, ip
 800f696:	eb19 0309 	adds.w	r3, r9, r9
 800f69a:	eb4a 040a 	adc.w	r4, sl, sl
 800f69e:	4699      	mov	r9, r3
 800f6a0:	46a2      	mov	sl, r4
 800f6a2:	eb19 090b 	adds.w	r9, r9, fp
 800f6a6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f6aa:	f04f 0100 	mov.w	r1, #0
 800f6ae:	f04f 0200 	mov.w	r2, #0
 800f6b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f6b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f6ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f6be:	4689      	mov	r9, r1
 800f6c0:	4692      	mov	sl, r2
 800f6c2:	eb1b 0509 	adds.w	r5, fp, r9
 800f6c6:	eb4c 060a 	adc.w	r6, ip, sl
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	685b      	ldr	r3, [r3, #4]
 800f6ce:	4619      	mov	r1, r3
 800f6d0:	f04f 0200 	mov.w	r2, #0
 800f6d4:	f04f 0300 	mov.w	r3, #0
 800f6d8:	f04f 0400 	mov.w	r4, #0
 800f6dc:	0094      	lsls	r4, r2, #2
 800f6de:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f6e2:	008b      	lsls	r3, r1, #2
 800f6e4:	461a      	mov	r2, r3
 800f6e6:	4623      	mov	r3, r4
 800f6e8:	4628      	mov	r0, r5
 800f6ea:	4631      	mov	r1, r6
 800f6ec:	f7f9 f9e4 	bl	8008ab8 <__aeabi_uldivmod>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	460c      	mov	r4, r1
 800f6f4:	461a      	mov	r2, r3
 800f6f6:	4b77      	ldr	r3, [pc, #476]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f6f8:	fba3 1302 	umull	r1, r3, r3, r2
 800f6fc:	095b      	lsrs	r3, r3, #5
 800f6fe:	2164      	movs	r1, #100	; 0x64
 800f700:	fb01 f303 	mul.w	r3, r1, r3
 800f704:	1ad3      	subs	r3, r2, r3
 800f706:	011b      	lsls	r3, r3, #4
 800f708:	3332      	adds	r3, #50	; 0x32
 800f70a:	4a72      	ldr	r2, [pc, #456]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f70c:	fba2 2303 	umull	r2, r3, r2, r3
 800f710:	095b      	lsrs	r3, r3, #5
 800f712:	f003 020f 	and.w	r2, r3, #15
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	4442      	add	r2, r8
 800f71c:	609a      	str	r2, [r3, #8]
 800f71e:	e0d0      	b.n	800f8c2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800f720:	f7fe f860 	bl	800d7e4 <HAL_RCC_GetPCLK1Freq>
 800f724:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f726:	68bb      	ldr	r3, [r7, #8]
 800f728:	469a      	mov	sl, r3
 800f72a:	f04f 0b00 	mov.w	fp, #0
 800f72e:	46d0      	mov	r8, sl
 800f730:	46d9      	mov	r9, fp
 800f732:	eb18 0308 	adds.w	r3, r8, r8
 800f736:	eb49 0409 	adc.w	r4, r9, r9
 800f73a:	4698      	mov	r8, r3
 800f73c:	46a1      	mov	r9, r4
 800f73e:	eb18 080a 	adds.w	r8, r8, sl
 800f742:	eb49 090b 	adc.w	r9, r9, fp
 800f746:	f04f 0100 	mov.w	r1, #0
 800f74a:	f04f 0200 	mov.w	r2, #0
 800f74e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800f752:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800f756:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800f75a:	4688      	mov	r8, r1
 800f75c:	4691      	mov	r9, r2
 800f75e:	eb1a 0508 	adds.w	r5, sl, r8
 800f762:	eb4b 0609 	adc.w	r6, fp, r9
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	685b      	ldr	r3, [r3, #4]
 800f76a:	4619      	mov	r1, r3
 800f76c:	f04f 0200 	mov.w	r2, #0
 800f770:	f04f 0300 	mov.w	r3, #0
 800f774:	f04f 0400 	mov.w	r4, #0
 800f778:	0094      	lsls	r4, r2, #2
 800f77a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f77e:	008b      	lsls	r3, r1, #2
 800f780:	461a      	mov	r2, r3
 800f782:	4623      	mov	r3, r4
 800f784:	4628      	mov	r0, r5
 800f786:	4631      	mov	r1, r6
 800f788:	f7f9 f996 	bl	8008ab8 <__aeabi_uldivmod>
 800f78c:	4603      	mov	r3, r0
 800f78e:	460c      	mov	r4, r1
 800f790:	461a      	mov	r2, r3
 800f792:	4b50      	ldr	r3, [pc, #320]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f794:	fba3 2302 	umull	r2, r3, r3, r2
 800f798:	095b      	lsrs	r3, r3, #5
 800f79a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800f79e:	68bb      	ldr	r3, [r7, #8]
 800f7a0:	469b      	mov	fp, r3
 800f7a2:	f04f 0c00 	mov.w	ip, #0
 800f7a6:	46d9      	mov	r9, fp
 800f7a8:	46e2      	mov	sl, ip
 800f7aa:	eb19 0309 	adds.w	r3, r9, r9
 800f7ae:	eb4a 040a 	adc.w	r4, sl, sl
 800f7b2:	4699      	mov	r9, r3
 800f7b4:	46a2      	mov	sl, r4
 800f7b6:	eb19 090b 	adds.w	r9, r9, fp
 800f7ba:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f7be:	f04f 0100 	mov.w	r1, #0
 800f7c2:	f04f 0200 	mov.w	r2, #0
 800f7c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f7ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f7ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f7d2:	4689      	mov	r9, r1
 800f7d4:	4692      	mov	sl, r2
 800f7d6:	eb1b 0509 	adds.w	r5, fp, r9
 800f7da:	eb4c 060a 	adc.w	r6, ip, sl
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	685b      	ldr	r3, [r3, #4]
 800f7e2:	4619      	mov	r1, r3
 800f7e4:	f04f 0200 	mov.w	r2, #0
 800f7e8:	f04f 0300 	mov.w	r3, #0
 800f7ec:	f04f 0400 	mov.w	r4, #0
 800f7f0:	0094      	lsls	r4, r2, #2
 800f7f2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f7f6:	008b      	lsls	r3, r1, #2
 800f7f8:	461a      	mov	r2, r3
 800f7fa:	4623      	mov	r3, r4
 800f7fc:	4628      	mov	r0, r5
 800f7fe:	4631      	mov	r1, r6
 800f800:	f7f9 f95a 	bl	8008ab8 <__aeabi_uldivmod>
 800f804:	4603      	mov	r3, r0
 800f806:	460c      	mov	r4, r1
 800f808:	461a      	mov	r2, r3
 800f80a:	4b32      	ldr	r3, [pc, #200]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f80c:	fba3 1302 	umull	r1, r3, r3, r2
 800f810:	095b      	lsrs	r3, r3, #5
 800f812:	2164      	movs	r1, #100	; 0x64
 800f814:	fb01 f303 	mul.w	r3, r1, r3
 800f818:	1ad3      	subs	r3, r2, r3
 800f81a:	011b      	lsls	r3, r3, #4
 800f81c:	3332      	adds	r3, #50	; 0x32
 800f81e:	4a2d      	ldr	r2, [pc, #180]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f820:	fba2 2303 	umull	r2, r3, r2, r3
 800f824:	095b      	lsrs	r3, r3, #5
 800f826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f82a:	4498      	add	r8, r3
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	469b      	mov	fp, r3
 800f830:	f04f 0c00 	mov.w	ip, #0
 800f834:	46d9      	mov	r9, fp
 800f836:	46e2      	mov	sl, ip
 800f838:	eb19 0309 	adds.w	r3, r9, r9
 800f83c:	eb4a 040a 	adc.w	r4, sl, sl
 800f840:	4699      	mov	r9, r3
 800f842:	46a2      	mov	sl, r4
 800f844:	eb19 090b 	adds.w	r9, r9, fp
 800f848:	eb4a 0a0c 	adc.w	sl, sl, ip
 800f84c:	f04f 0100 	mov.w	r1, #0
 800f850:	f04f 0200 	mov.w	r2, #0
 800f854:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800f858:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800f85c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800f860:	4689      	mov	r9, r1
 800f862:	4692      	mov	sl, r2
 800f864:	eb1b 0509 	adds.w	r5, fp, r9
 800f868:	eb4c 060a 	adc.w	r6, ip, sl
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	4619      	mov	r1, r3
 800f872:	f04f 0200 	mov.w	r2, #0
 800f876:	f04f 0300 	mov.w	r3, #0
 800f87a:	f04f 0400 	mov.w	r4, #0
 800f87e:	0094      	lsls	r4, r2, #2
 800f880:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800f884:	008b      	lsls	r3, r1, #2
 800f886:	461a      	mov	r2, r3
 800f888:	4623      	mov	r3, r4
 800f88a:	4628      	mov	r0, r5
 800f88c:	4631      	mov	r1, r6
 800f88e:	f7f9 f913 	bl	8008ab8 <__aeabi_uldivmod>
 800f892:	4603      	mov	r3, r0
 800f894:	460c      	mov	r4, r1
 800f896:	461a      	mov	r2, r3
 800f898:	4b0e      	ldr	r3, [pc, #56]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f89a:	fba3 1302 	umull	r1, r3, r3, r2
 800f89e:	095b      	lsrs	r3, r3, #5
 800f8a0:	2164      	movs	r1, #100	; 0x64
 800f8a2:	fb01 f303 	mul.w	r3, r1, r3
 800f8a6:	1ad3      	subs	r3, r2, r3
 800f8a8:	011b      	lsls	r3, r3, #4
 800f8aa:	3332      	adds	r3, #50	; 0x32
 800f8ac:	4a09      	ldr	r2, [pc, #36]	; (800f8d4 <UART_SetConfig+0x6f4>)
 800f8ae:	fba2 2303 	umull	r2, r3, r2, r3
 800f8b2:	095b      	lsrs	r3, r3, #5
 800f8b4:	f003 020f 	and.w	r2, r3, #15
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	4442      	add	r2, r8
 800f8be:	609a      	str	r2, [r3, #8]
}
 800f8c0:	e7ff      	b.n	800f8c2 <UART_SetConfig+0x6e2>
 800f8c2:	bf00      	nop
 800f8c4:	3714      	adds	r7, #20
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8cc:	40011000 	.word	0x40011000
 800f8d0:	40011400 	.word	0x40011400
 800f8d4:	51eb851f 	.word	0x51eb851f

0800f8d8 <round>:
 800f8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8da:	ec57 6b10 	vmov	r6, r7, d0
 800f8de:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800f8e2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800f8e6:	2c13      	cmp	r4, #19
 800f8e8:	463b      	mov	r3, r7
 800f8ea:	463d      	mov	r5, r7
 800f8ec:	dc17      	bgt.n	800f91e <round+0x46>
 800f8ee:	2c00      	cmp	r4, #0
 800f8f0:	da09      	bge.n	800f906 <round+0x2e>
 800f8f2:	3401      	adds	r4, #1
 800f8f4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 800f8f8:	d103      	bne.n	800f902 <round+0x2a>
 800f8fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f8fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f902:	2100      	movs	r1, #0
 800f904:	e02c      	b.n	800f960 <round+0x88>
 800f906:	4a18      	ldr	r2, [pc, #96]	; (800f968 <round+0x90>)
 800f908:	4122      	asrs	r2, r4
 800f90a:	4217      	tst	r7, r2
 800f90c:	d100      	bne.n	800f910 <round+0x38>
 800f90e:	b19e      	cbz	r6, 800f938 <round+0x60>
 800f910:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f914:	4123      	asrs	r3, r4
 800f916:	442b      	add	r3, r5
 800f918:	ea23 0302 	bic.w	r3, r3, r2
 800f91c:	e7f1      	b.n	800f902 <round+0x2a>
 800f91e:	2c33      	cmp	r4, #51	; 0x33
 800f920:	dd0d      	ble.n	800f93e <round+0x66>
 800f922:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f926:	d107      	bne.n	800f938 <round+0x60>
 800f928:	4630      	mov	r0, r6
 800f92a:	4639      	mov	r1, r7
 800f92c:	ee10 2a10 	vmov	r2, s0
 800f930:	f7f8 fbe4 	bl	80080fc <__adddf3>
 800f934:	4606      	mov	r6, r0
 800f936:	460f      	mov	r7, r1
 800f938:	ec47 6b10 	vmov	d0, r6, r7
 800f93c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f93e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800f942:	f04f 30ff 	mov.w	r0, #4294967295
 800f946:	40d0      	lsrs	r0, r2
 800f948:	4206      	tst	r6, r0
 800f94a:	d0f5      	beq.n	800f938 <round+0x60>
 800f94c:	2201      	movs	r2, #1
 800f94e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800f952:	fa02 f404 	lsl.w	r4, r2, r4
 800f956:	1931      	adds	r1, r6, r4
 800f958:	bf28      	it	cs
 800f95a:	189b      	addcs	r3, r3, r2
 800f95c:	ea21 0100 	bic.w	r1, r1, r0
 800f960:	461f      	mov	r7, r3
 800f962:	460e      	mov	r6, r1
 800f964:	e7e8      	b.n	800f938 <round+0x60>
 800f966:	bf00      	nop
 800f968:	000fffff 	.word	0x000fffff

0800f96c <__errno>:
 800f96c:	4b01      	ldr	r3, [pc, #4]	; (800f974 <__errno+0x8>)
 800f96e:	6818      	ldr	r0, [r3, #0]
 800f970:	4770      	bx	lr
 800f972:	bf00      	nop
 800f974:	2000000c 	.word	0x2000000c

0800f978 <__libc_init_array>:
 800f978:	b570      	push	{r4, r5, r6, lr}
 800f97a:	4e0d      	ldr	r6, [pc, #52]	; (800f9b0 <__libc_init_array+0x38>)
 800f97c:	4c0d      	ldr	r4, [pc, #52]	; (800f9b4 <__libc_init_array+0x3c>)
 800f97e:	1ba4      	subs	r4, r4, r6
 800f980:	10a4      	asrs	r4, r4, #2
 800f982:	2500      	movs	r5, #0
 800f984:	42a5      	cmp	r5, r4
 800f986:	d109      	bne.n	800f99c <__libc_init_array+0x24>
 800f988:	4e0b      	ldr	r6, [pc, #44]	; (800f9b8 <__libc_init_array+0x40>)
 800f98a:	4c0c      	ldr	r4, [pc, #48]	; (800f9bc <__libc_init_array+0x44>)
 800f98c:	f002 fbaa 	bl	80120e4 <_init>
 800f990:	1ba4      	subs	r4, r4, r6
 800f992:	10a4      	asrs	r4, r4, #2
 800f994:	2500      	movs	r5, #0
 800f996:	42a5      	cmp	r5, r4
 800f998:	d105      	bne.n	800f9a6 <__libc_init_array+0x2e>
 800f99a:	bd70      	pop	{r4, r5, r6, pc}
 800f99c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f9a0:	4798      	blx	r3
 800f9a2:	3501      	adds	r5, #1
 800f9a4:	e7ee      	b.n	800f984 <__libc_init_array+0xc>
 800f9a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f9aa:	4798      	blx	r3
 800f9ac:	3501      	adds	r5, #1
 800f9ae:	e7f2      	b.n	800f996 <__libc_init_array+0x1e>
 800f9b0:	08012468 	.word	0x08012468
 800f9b4:	08012468 	.word	0x08012468
 800f9b8:	08012468 	.word	0x08012468
 800f9bc:	0801246c 	.word	0x0801246c

0800f9c0 <memset>:
 800f9c0:	4402      	add	r2, r0
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d100      	bne.n	800f9ca <memset+0xa>
 800f9c8:	4770      	bx	lr
 800f9ca:	f803 1b01 	strb.w	r1, [r3], #1
 800f9ce:	e7f9      	b.n	800f9c4 <memset+0x4>

0800f9d0 <__cvt>:
 800f9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f9d4:	ec55 4b10 	vmov	r4, r5, d0
 800f9d8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f9da:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f9de:	2d00      	cmp	r5, #0
 800f9e0:	460e      	mov	r6, r1
 800f9e2:	4691      	mov	r9, r2
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	bfb8      	it	lt
 800f9e8:	4622      	movlt	r2, r4
 800f9ea:	462b      	mov	r3, r5
 800f9ec:	f027 0720 	bic.w	r7, r7, #32
 800f9f0:	bfbb      	ittet	lt
 800f9f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f9f6:	461d      	movlt	r5, r3
 800f9f8:	2300      	movge	r3, #0
 800f9fa:	232d      	movlt	r3, #45	; 0x2d
 800f9fc:	bfb8      	it	lt
 800f9fe:	4614      	movlt	r4, r2
 800fa00:	2f46      	cmp	r7, #70	; 0x46
 800fa02:	700b      	strb	r3, [r1, #0]
 800fa04:	d004      	beq.n	800fa10 <__cvt+0x40>
 800fa06:	2f45      	cmp	r7, #69	; 0x45
 800fa08:	d100      	bne.n	800fa0c <__cvt+0x3c>
 800fa0a:	3601      	adds	r6, #1
 800fa0c:	2102      	movs	r1, #2
 800fa0e:	e000      	b.n	800fa12 <__cvt+0x42>
 800fa10:	2103      	movs	r1, #3
 800fa12:	ab03      	add	r3, sp, #12
 800fa14:	9301      	str	r3, [sp, #4]
 800fa16:	ab02      	add	r3, sp, #8
 800fa18:	9300      	str	r3, [sp, #0]
 800fa1a:	4632      	mov	r2, r6
 800fa1c:	4653      	mov	r3, sl
 800fa1e:	ec45 4b10 	vmov	d0, r4, r5
 800fa22:	f000 fdf9 	bl	8010618 <_dtoa_r>
 800fa26:	2f47      	cmp	r7, #71	; 0x47
 800fa28:	4680      	mov	r8, r0
 800fa2a:	d102      	bne.n	800fa32 <__cvt+0x62>
 800fa2c:	f019 0f01 	tst.w	r9, #1
 800fa30:	d026      	beq.n	800fa80 <__cvt+0xb0>
 800fa32:	2f46      	cmp	r7, #70	; 0x46
 800fa34:	eb08 0906 	add.w	r9, r8, r6
 800fa38:	d111      	bne.n	800fa5e <__cvt+0x8e>
 800fa3a:	f898 3000 	ldrb.w	r3, [r8]
 800fa3e:	2b30      	cmp	r3, #48	; 0x30
 800fa40:	d10a      	bne.n	800fa58 <__cvt+0x88>
 800fa42:	2200      	movs	r2, #0
 800fa44:	2300      	movs	r3, #0
 800fa46:	4620      	mov	r0, r4
 800fa48:	4629      	mov	r1, r5
 800fa4a:	f7f8 ff75 	bl	8008938 <__aeabi_dcmpeq>
 800fa4e:	b918      	cbnz	r0, 800fa58 <__cvt+0x88>
 800fa50:	f1c6 0601 	rsb	r6, r6, #1
 800fa54:	f8ca 6000 	str.w	r6, [sl]
 800fa58:	f8da 3000 	ldr.w	r3, [sl]
 800fa5c:	4499      	add	r9, r3
 800fa5e:	2200      	movs	r2, #0
 800fa60:	2300      	movs	r3, #0
 800fa62:	4620      	mov	r0, r4
 800fa64:	4629      	mov	r1, r5
 800fa66:	f7f8 ff67 	bl	8008938 <__aeabi_dcmpeq>
 800fa6a:	b938      	cbnz	r0, 800fa7c <__cvt+0xac>
 800fa6c:	2230      	movs	r2, #48	; 0x30
 800fa6e:	9b03      	ldr	r3, [sp, #12]
 800fa70:	454b      	cmp	r3, r9
 800fa72:	d205      	bcs.n	800fa80 <__cvt+0xb0>
 800fa74:	1c59      	adds	r1, r3, #1
 800fa76:	9103      	str	r1, [sp, #12]
 800fa78:	701a      	strb	r2, [r3, #0]
 800fa7a:	e7f8      	b.n	800fa6e <__cvt+0x9e>
 800fa7c:	f8cd 900c 	str.w	r9, [sp, #12]
 800fa80:	9b03      	ldr	r3, [sp, #12]
 800fa82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fa84:	eba3 0308 	sub.w	r3, r3, r8
 800fa88:	4640      	mov	r0, r8
 800fa8a:	6013      	str	r3, [r2, #0]
 800fa8c:	b004      	add	sp, #16
 800fa8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fa92 <__exponent>:
 800fa92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa94:	2900      	cmp	r1, #0
 800fa96:	4604      	mov	r4, r0
 800fa98:	bfba      	itte	lt
 800fa9a:	4249      	neglt	r1, r1
 800fa9c:	232d      	movlt	r3, #45	; 0x2d
 800fa9e:	232b      	movge	r3, #43	; 0x2b
 800faa0:	2909      	cmp	r1, #9
 800faa2:	f804 2b02 	strb.w	r2, [r4], #2
 800faa6:	7043      	strb	r3, [r0, #1]
 800faa8:	dd20      	ble.n	800faec <__exponent+0x5a>
 800faaa:	f10d 0307 	add.w	r3, sp, #7
 800faae:	461f      	mov	r7, r3
 800fab0:	260a      	movs	r6, #10
 800fab2:	fb91 f5f6 	sdiv	r5, r1, r6
 800fab6:	fb06 1115 	mls	r1, r6, r5, r1
 800faba:	3130      	adds	r1, #48	; 0x30
 800fabc:	2d09      	cmp	r5, #9
 800fabe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fac2:	f103 32ff 	add.w	r2, r3, #4294967295
 800fac6:	4629      	mov	r1, r5
 800fac8:	dc09      	bgt.n	800fade <__exponent+0x4c>
 800faca:	3130      	adds	r1, #48	; 0x30
 800facc:	3b02      	subs	r3, #2
 800face:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fad2:	42bb      	cmp	r3, r7
 800fad4:	4622      	mov	r2, r4
 800fad6:	d304      	bcc.n	800fae2 <__exponent+0x50>
 800fad8:	1a10      	subs	r0, r2, r0
 800fada:	b003      	add	sp, #12
 800fadc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fade:	4613      	mov	r3, r2
 800fae0:	e7e7      	b.n	800fab2 <__exponent+0x20>
 800fae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fae6:	f804 2b01 	strb.w	r2, [r4], #1
 800faea:	e7f2      	b.n	800fad2 <__exponent+0x40>
 800faec:	2330      	movs	r3, #48	; 0x30
 800faee:	4419      	add	r1, r3
 800faf0:	7083      	strb	r3, [r0, #2]
 800faf2:	1d02      	adds	r2, r0, #4
 800faf4:	70c1      	strb	r1, [r0, #3]
 800faf6:	e7ef      	b.n	800fad8 <__exponent+0x46>

0800faf8 <_printf_float>:
 800faf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fafc:	b08d      	sub	sp, #52	; 0x34
 800fafe:	460c      	mov	r4, r1
 800fb00:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800fb04:	4616      	mov	r6, r2
 800fb06:	461f      	mov	r7, r3
 800fb08:	4605      	mov	r5, r0
 800fb0a:	f001 fcb7 	bl	801147c <_localeconv_r>
 800fb0e:	6803      	ldr	r3, [r0, #0]
 800fb10:	9304      	str	r3, [sp, #16]
 800fb12:	4618      	mov	r0, r3
 800fb14:	f7f8 fa94 	bl	8008040 <strlen>
 800fb18:	2300      	movs	r3, #0
 800fb1a:	930a      	str	r3, [sp, #40]	; 0x28
 800fb1c:	f8d8 3000 	ldr.w	r3, [r8]
 800fb20:	9005      	str	r0, [sp, #20]
 800fb22:	3307      	adds	r3, #7
 800fb24:	f023 0307 	bic.w	r3, r3, #7
 800fb28:	f103 0208 	add.w	r2, r3, #8
 800fb2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fb30:	f8d4 b000 	ldr.w	fp, [r4]
 800fb34:	f8c8 2000 	str.w	r2, [r8]
 800fb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fb40:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fb44:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fb48:	9307      	str	r3, [sp, #28]
 800fb4a:	f8cd 8018 	str.w	r8, [sp, #24]
 800fb4e:	f04f 32ff 	mov.w	r2, #4294967295
 800fb52:	4ba7      	ldr	r3, [pc, #668]	; (800fdf0 <_printf_float+0x2f8>)
 800fb54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb58:	f7f8 ff20 	bl	800899c <__aeabi_dcmpun>
 800fb5c:	bb70      	cbnz	r0, 800fbbc <_printf_float+0xc4>
 800fb5e:	f04f 32ff 	mov.w	r2, #4294967295
 800fb62:	4ba3      	ldr	r3, [pc, #652]	; (800fdf0 <_printf_float+0x2f8>)
 800fb64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb68:	f7f8 fefa 	bl	8008960 <__aeabi_dcmple>
 800fb6c:	bb30      	cbnz	r0, 800fbbc <_printf_float+0xc4>
 800fb6e:	2200      	movs	r2, #0
 800fb70:	2300      	movs	r3, #0
 800fb72:	4640      	mov	r0, r8
 800fb74:	4649      	mov	r1, r9
 800fb76:	f7f8 fee9 	bl	800894c <__aeabi_dcmplt>
 800fb7a:	b110      	cbz	r0, 800fb82 <_printf_float+0x8a>
 800fb7c:	232d      	movs	r3, #45	; 0x2d
 800fb7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb82:	4a9c      	ldr	r2, [pc, #624]	; (800fdf4 <_printf_float+0x2fc>)
 800fb84:	4b9c      	ldr	r3, [pc, #624]	; (800fdf8 <_printf_float+0x300>)
 800fb86:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fb8a:	bf8c      	ite	hi
 800fb8c:	4690      	movhi	r8, r2
 800fb8e:	4698      	movls	r8, r3
 800fb90:	2303      	movs	r3, #3
 800fb92:	f02b 0204 	bic.w	r2, fp, #4
 800fb96:	6123      	str	r3, [r4, #16]
 800fb98:	6022      	str	r2, [r4, #0]
 800fb9a:	f04f 0900 	mov.w	r9, #0
 800fb9e:	9700      	str	r7, [sp, #0]
 800fba0:	4633      	mov	r3, r6
 800fba2:	aa0b      	add	r2, sp, #44	; 0x2c
 800fba4:	4621      	mov	r1, r4
 800fba6:	4628      	mov	r0, r5
 800fba8:	f000 f9e6 	bl	800ff78 <_printf_common>
 800fbac:	3001      	adds	r0, #1
 800fbae:	f040 808d 	bne.w	800fccc <_printf_float+0x1d4>
 800fbb2:	f04f 30ff 	mov.w	r0, #4294967295
 800fbb6:	b00d      	add	sp, #52	; 0x34
 800fbb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbbc:	4642      	mov	r2, r8
 800fbbe:	464b      	mov	r3, r9
 800fbc0:	4640      	mov	r0, r8
 800fbc2:	4649      	mov	r1, r9
 800fbc4:	f7f8 feea 	bl	800899c <__aeabi_dcmpun>
 800fbc8:	b110      	cbz	r0, 800fbd0 <_printf_float+0xd8>
 800fbca:	4a8c      	ldr	r2, [pc, #560]	; (800fdfc <_printf_float+0x304>)
 800fbcc:	4b8c      	ldr	r3, [pc, #560]	; (800fe00 <_printf_float+0x308>)
 800fbce:	e7da      	b.n	800fb86 <_printf_float+0x8e>
 800fbd0:	6861      	ldr	r1, [r4, #4]
 800fbd2:	1c4b      	adds	r3, r1, #1
 800fbd4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800fbd8:	a80a      	add	r0, sp, #40	; 0x28
 800fbda:	d13e      	bne.n	800fc5a <_printf_float+0x162>
 800fbdc:	2306      	movs	r3, #6
 800fbde:	6063      	str	r3, [r4, #4]
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fbe6:	ab09      	add	r3, sp, #36	; 0x24
 800fbe8:	9300      	str	r3, [sp, #0]
 800fbea:	ec49 8b10 	vmov	d0, r8, r9
 800fbee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fbf2:	6022      	str	r2, [r4, #0]
 800fbf4:	f8cd a004 	str.w	sl, [sp, #4]
 800fbf8:	6861      	ldr	r1, [r4, #4]
 800fbfa:	4628      	mov	r0, r5
 800fbfc:	f7ff fee8 	bl	800f9d0 <__cvt>
 800fc00:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800fc04:	2b47      	cmp	r3, #71	; 0x47
 800fc06:	4680      	mov	r8, r0
 800fc08:	d109      	bne.n	800fc1e <_printf_float+0x126>
 800fc0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc0c:	1cd8      	adds	r0, r3, #3
 800fc0e:	db02      	blt.n	800fc16 <_printf_float+0x11e>
 800fc10:	6862      	ldr	r2, [r4, #4]
 800fc12:	4293      	cmp	r3, r2
 800fc14:	dd47      	ble.n	800fca6 <_printf_float+0x1ae>
 800fc16:	f1aa 0a02 	sub.w	sl, sl, #2
 800fc1a:	fa5f fa8a 	uxtb.w	sl, sl
 800fc1e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fc22:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fc24:	d824      	bhi.n	800fc70 <_printf_float+0x178>
 800fc26:	3901      	subs	r1, #1
 800fc28:	4652      	mov	r2, sl
 800fc2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fc2e:	9109      	str	r1, [sp, #36]	; 0x24
 800fc30:	f7ff ff2f 	bl	800fa92 <__exponent>
 800fc34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fc36:	1813      	adds	r3, r2, r0
 800fc38:	2a01      	cmp	r2, #1
 800fc3a:	4681      	mov	r9, r0
 800fc3c:	6123      	str	r3, [r4, #16]
 800fc3e:	dc02      	bgt.n	800fc46 <_printf_float+0x14e>
 800fc40:	6822      	ldr	r2, [r4, #0]
 800fc42:	07d1      	lsls	r1, r2, #31
 800fc44:	d501      	bpl.n	800fc4a <_printf_float+0x152>
 800fc46:	3301      	adds	r3, #1
 800fc48:	6123      	str	r3, [r4, #16]
 800fc4a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d0a5      	beq.n	800fb9e <_printf_float+0xa6>
 800fc52:	232d      	movs	r3, #45	; 0x2d
 800fc54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc58:	e7a1      	b.n	800fb9e <_printf_float+0xa6>
 800fc5a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800fc5e:	f000 8177 	beq.w	800ff50 <_printf_float+0x458>
 800fc62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fc66:	d1bb      	bne.n	800fbe0 <_printf_float+0xe8>
 800fc68:	2900      	cmp	r1, #0
 800fc6a:	d1b9      	bne.n	800fbe0 <_printf_float+0xe8>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	e7b6      	b.n	800fbde <_printf_float+0xe6>
 800fc70:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800fc74:	d119      	bne.n	800fcaa <_printf_float+0x1b2>
 800fc76:	2900      	cmp	r1, #0
 800fc78:	6863      	ldr	r3, [r4, #4]
 800fc7a:	dd0c      	ble.n	800fc96 <_printf_float+0x19e>
 800fc7c:	6121      	str	r1, [r4, #16]
 800fc7e:	b913      	cbnz	r3, 800fc86 <_printf_float+0x18e>
 800fc80:	6822      	ldr	r2, [r4, #0]
 800fc82:	07d2      	lsls	r2, r2, #31
 800fc84:	d502      	bpl.n	800fc8c <_printf_float+0x194>
 800fc86:	3301      	adds	r3, #1
 800fc88:	440b      	add	r3, r1
 800fc8a:	6123      	str	r3, [r4, #16]
 800fc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc8e:	65a3      	str	r3, [r4, #88]	; 0x58
 800fc90:	f04f 0900 	mov.w	r9, #0
 800fc94:	e7d9      	b.n	800fc4a <_printf_float+0x152>
 800fc96:	b913      	cbnz	r3, 800fc9e <_printf_float+0x1a6>
 800fc98:	6822      	ldr	r2, [r4, #0]
 800fc9a:	07d0      	lsls	r0, r2, #31
 800fc9c:	d501      	bpl.n	800fca2 <_printf_float+0x1aa>
 800fc9e:	3302      	adds	r3, #2
 800fca0:	e7f3      	b.n	800fc8a <_printf_float+0x192>
 800fca2:	2301      	movs	r3, #1
 800fca4:	e7f1      	b.n	800fc8a <_printf_float+0x192>
 800fca6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800fcaa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fcae:	4293      	cmp	r3, r2
 800fcb0:	db05      	blt.n	800fcbe <_printf_float+0x1c6>
 800fcb2:	6822      	ldr	r2, [r4, #0]
 800fcb4:	6123      	str	r3, [r4, #16]
 800fcb6:	07d1      	lsls	r1, r2, #31
 800fcb8:	d5e8      	bpl.n	800fc8c <_printf_float+0x194>
 800fcba:	3301      	adds	r3, #1
 800fcbc:	e7e5      	b.n	800fc8a <_printf_float+0x192>
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	bfd4      	ite	le
 800fcc2:	f1c3 0302 	rsble	r3, r3, #2
 800fcc6:	2301      	movgt	r3, #1
 800fcc8:	4413      	add	r3, r2
 800fcca:	e7de      	b.n	800fc8a <_printf_float+0x192>
 800fccc:	6823      	ldr	r3, [r4, #0]
 800fcce:	055a      	lsls	r2, r3, #21
 800fcd0:	d407      	bmi.n	800fce2 <_printf_float+0x1ea>
 800fcd2:	6923      	ldr	r3, [r4, #16]
 800fcd4:	4642      	mov	r2, r8
 800fcd6:	4631      	mov	r1, r6
 800fcd8:	4628      	mov	r0, r5
 800fcda:	47b8      	blx	r7
 800fcdc:	3001      	adds	r0, #1
 800fcde:	d12b      	bne.n	800fd38 <_printf_float+0x240>
 800fce0:	e767      	b.n	800fbb2 <_printf_float+0xba>
 800fce2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fce6:	f240 80dc 	bls.w	800fea2 <_printf_float+0x3aa>
 800fcea:	2200      	movs	r2, #0
 800fcec:	2300      	movs	r3, #0
 800fcee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fcf2:	f7f8 fe21 	bl	8008938 <__aeabi_dcmpeq>
 800fcf6:	2800      	cmp	r0, #0
 800fcf8:	d033      	beq.n	800fd62 <_printf_float+0x26a>
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	4a41      	ldr	r2, [pc, #260]	; (800fe04 <_printf_float+0x30c>)
 800fcfe:	4631      	mov	r1, r6
 800fd00:	4628      	mov	r0, r5
 800fd02:	47b8      	blx	r7
 800fd04:	3001      	adds	r0, #1
 800fd06:	f43f af54 	beq.w	800fbb2 <_printf_float+0xba>
 800fd0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fd0e:	429a      	cmp	r2, r3
 800fd10:	db02      	blt.n	800fd18 <_printf_float+0x220>
 800fd12:	6823      	ldr	r3, [r4, #0]
 800fd14:	07d8      	lsls	r0, r3, #31
 800fd16:	d50f      	bpl.n	800fd38 <_printf_float+0x240>
 800fd18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd1c:	4631      	mov	r1, r6
 800fd1e:	4628      	mov	r0, r5
 800fd20:	47b8      	blx	r7
 800fd22:	3001      	adds	r0, #1
 800fd24:	f43f af45 	beq.w	800fbb2 <_printf_float+0xba>
 800fd28:	f04f 0800 	mov.w	r8, #0
 800fd2c:	f104 091a 	add.w	r9, r4, #26
 800fd30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd32:	3b01      	subs	r3, #1
 800fd34:	4543      	cmp	r3, r8
 800fd36:	dc09      	bgt.n	800fd4c <_printf_float+0x254>
 800fd38:	6823      	ldr	r3, [r4, #0]
 800fd3a:	079b      	lsls	r3, r3, #30
 800fd3c:	f100 8103 	bmi.w	800ff46 <_printf_float+0x44e>
 800fd40:	68e0      	ldr	r0, [r4, #12]
 800fd42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd44:	4298      	cmp	r0, r3
 800fd46:	bfb8      	it	lt
 800fd48:	4618      	movlt	r0, r3
 800fd4a:	e734      	b.n	800fbb6 <_printf_float+0xbe>
 800fd4c:	2301      	movs	r3, #1
 800fd4e:	464a      	mov	r2, r9
 800fd50:	4631      	mov	r1, r6
 800fd52:	4628      	mov	r0, r5
 800fd54:	47b8      	blx	r7
 800fd56:	3001      	adds	r0, #1
 800fd58:	f43f af2b 	beq.w	800fbb2 <_printf_float+0xba>
 800fd5c:	f108 0801 	add.w	r8, r8, #1
 800fd60:	e7e6      	b.n	800fd30 <_printf_float+0x238>
 800fd62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	dc2b      	bgt.n	800fdc0 <_printf_float+0x2c8>
 800fd68:	2301      	movs	r3, #1
 800fd6a:	4a26      	ldr	r2, [pc, #152]	; (800fe04 <_printf_float+0x30c>)
 800fd6c:	4631      	mov	r1, r6
 800fd6e:	4628      	mov	r0, r5
 800fd70:	47b8      	blx	r7
 800fd72:	3001      	adds	r0, #1
 800fd74:	f43f af1d 	beq.w	800fbb2 <_printf_float+0xba>
 800fd78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd7a:	b923      	cbnz	r3, 800fd86 <_printf_float+0x28e>
 800fd7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd7e:	b913      	cbnz	r3, 800fd86 <_printf_float+0x28e>
 800fd80:	6823      	ldr	r3, [r4, #0]
 800fd82:	07d9      	lsls	r1, r3, #31
 800fd84:	d5d8      	bpl.n	800fd38 <_printf_float+0x240>
 800fd86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd8a:	4631      	mov	r1, r6
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	47b8      	blx	r7
 800fd90:	3001      	adds	r0, #1
 800fd92:	f43f af0e 	beq.w	800fbb2 <_printf_float+0xba>
 800fd96:	f04f 0900 	mov.w	r9, #0
 800fd9a:	f104 0a1a 	add.w	sl, r4, #26
 800fd9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fda0:	425b      	negs	r3, r3
 800fda2:	454b      	cmp	r3, r9
 800fda4:	dc01      	bgt.n	800fdaa <_printf_float+0x2b2>
 800fda6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fda8:	e794      	b.n	800fcd4 <_printf_float+0x1dc>
 800fdaa:	2301      	movs	r3, #1
 800fdac:	4652      	mov	r2, sl
 800fdae:	4631      	mov	r1, r6
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	47b8      	blx	r7
 800fdb4:	3001      	adds	r0, #1
 800fdb6:	f43f aefc 	beq.w	800fbb2 <_printf_float+0xba>
 800fdba:	f109 0901 	add.w	r9, r9, #1
 800fdbe:	e7ee      	b.n	800fd9e <_printf_float+0x2a6>
 800fdc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fdc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fdc4:	429a      	cmp	r2, r3
 800fdc6:	bfa8      	it	ge
 800fdc8:	461a      	movge	r2, r3
 800fdca:	2a00      	cmp	r2, #0
 800fdcc:	4691      	mov	r9, r2
 800fdce:	dd07      	ble.n	800fde0 <_printf_float+0x2e8>
 800fdd0:	4613      	mov	r3, r2
 800fdd2:	4631      	mov	r1, r6
 800fdd4:	4642      	mov	r2, r8
 800fdd6:	4628      	mov	r0, r5
 800fdd8:	47b8      	blx	r7
 800fdda:	3001      	adds	r0, #1
 800fddc:	f43f aee9 	beq.w	800fbb2 <_printf_float+0xba>
 800fde0:	f104 031a 	add.w	r3, r4, #26
 800fde4:	f04f 0b00 	mov.w	fp, #0
 800fde8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fdec:	9306      	str	r3, [sp, #24]
 800fdee:	e015      	b.n	800fe1c <_printf_float+0x324>
 800fdf0:	7fefffff 	.word	0x7fefffff
 800fdf4:	080121a8 	.word	0x080121a8
 800fdf8:	080121a4 	.word	0x080121a4
 800fdfc:	080121b0 	.word	0x080121b0
 800fe00:	080121ac 	.word	0x080121ac
 800fe04:	080121b4 	.word	0x080121b4
 800fe08:	2301      	movs	r3, #1
 800fe0a:	9a06      	ldr	r2, [sp, #24]
 800fe0c:	4631      	mov	r1, r6
 800fe0e:	4628      	mov	r0, r5
 800fe10:	47b8      	blx	r7
 800fe12:	3001      	adds	r0, #1
 800fe14:	f43f aecd 	beq.w	800fbb2 <_printf_float+0xba>
 800fe18:	f10b 0b01 	add.w	fp, fp, #1
 800fe1c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800fe20:	ebaa 0309 	sub.w	r3, sl, r9
 800fe24:	455b      	cmp	r3, fp
 800fe26:	dcef      	bgt.n	800fe08 <_printf_float+0x310>
 800fe28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	44d0      	add	r8, sl
 800fe30:	db15      	blt.n	800fe5e <_printf_float+0x366>
 800fe32:	6823      	ldr	r3, [r4, #0]
 800fe34:	07da      	lsls	r2, r3, #31
 800fe36:	d412      	bmi.n	800fe5e <_printf_float+0x366>
 800fe38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe3c:	eba3 020a 	sub.w	r2, r3, sl
 800fe40:	eba3 0a01 	sub.w	sl, r3, r1
 800fe44:	4592      	cmp	sl, r2
 800fe46:	bfa8      	it	ge
 800fe48:	4692      	movge	sl, r2
 800fe4a:	f1ba 0f00 	cmp.w	sl, #0
 800fe4e:	dc0e      	bgt.n	800fe6e <_printf_float+0x376>
 800fe50:	f04f 0800 	mov.w	r8, #0
 800fe54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fe58:	f104 091a 	add.w	r9, r4, #26
 800fe5c:	e019      	b.n	800fe92 <_printf_float+0x39a>
 800fe5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe62:	4631      	mov	r1, r6
 800fe64:	4628      	mov	r0, r5
 800fe66:	47b8      	blx	r7
 800fe68:	3001      	adds	r0, #1
 800fe6a:	d1e5      	bne.n	800fe38 <_printf_float+0x340>
 800fe6c:	e6a1      	b.n	800fbb2 <_printf_float+0xba>
 800fe6e:	4653      	mov	r3, sl
 800fe70:	4642      	mov	r2, r8
 800fe72:	4631      	mov	r1, r6
 800fe74:	4628      	mov	r0, r5
 800fe76:	47b8      	blx	r7
 800fe78:	3001      	adds	r0, #1
 800fe7a:	d1e9      	bne.n	800fe50 <_printf_float+0x358>
 800fe7c:	e699      	b.n	800fbb2 <_printf_float+0xba>
 800fe7e:	2301      	movs	r3, #1
 800fe80:	464a      	mov	r2, r9
 800fe82:	4631      	mov	r1, r6
 800fe84:	4628      	mov	r0, r5
 800fe86:	47b8      	blx	r7
 800fe88:	3001      	adds	r0, #1
 800fe8a:	f43f ae92 	beq.w	800fbb2 <_printf_float+0xba>
 800fe8e:	f108 0801 	add.w	r8, r8, #1
 800fe92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe96:	1a9b      	subs	r3, r3, r2
 800fe98:	eba3 030a 	sub.w	r3, r3, sl
 800fe9c:	4543      	cmp	r3, r8
 800fe9e:	dcee      	bgt.n	800fe7e <_printf_float+0x386>
 800fea0:	e74a      	b.n	800fd38 <_printf_float+0x240>
 800fea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fea4:	2a01      	cmp	r2, #1
 800fea6:	dc01      	bgt.n	800feac <_printf_float+0x3b4>
 800fea8:	07db      	lsls	r3, r3, #31
 800feaa:	d53a      	bpl.n	800ff22 <_printf_float+0x42a>
 800feac:	2301      	movs	r3, #1
 800feae:	4642      	mov	r2, r8
 800feb0:	4631      	mov	r1, r6
 800feb2:	4628      	mov	r0, r5
 800feb4:	47b8      	blx	r7
 800feb6:	3001      	adds	r0, #1
 800feb8:	f43f ae7b 	beq.w	800fbb2 <_printf_float+0xba>
 800febc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fec0:	4631      	mov	r1, r6
 800fec2:	4628      	mov	r0, r5
 800fec4:	47b8      	blx	r7
 800fec6:	3001      	adds	r0, #1
 800fec8:	f108 0801 	add.w	r8, r8, #1
 800fecc:	f43f ae71 	beq.w	800fbb2 <_printf_float+0xba>
 800fed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fed2:	2200      	movs	r2, #0
 800fed4:	f103 3aff 	add.w	sl, r3, #4294967295
 800fed8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fedc:	2300      	movs	r3, #0
 800fede:	f7f8 fd2b 	bl	8008938 <__aeabi_dcmpeq>
 800fee2:	b9c8      	cbnz	r0, 800ff18 <_printf_float+0x420>
 800fee4:	4653      	mov	r3, sl
 800fee6:	4642      	mov	r2, r8
 800fee8:	4631      	mov	r1, r6
 800feea:	4628      	mov	r0, r5
 800feec:	47b8      	blx	r7
 800feee:	3001      	adds	r0, #1
 800fef0:	d10e      	bne.n	800ff10 <_printf_float+0x418>
 800fef2:	e65e      	b.n	800fbb2 <_printf_float+0xba>
 800fef4:	2301      	movs	r3, #1
 800fef6:	4652      	mov	r2, sl
 800fef8:	4631      	mov	r1, r6
 800fefa:	4628      	mov	r0, r5
 800fefc:	47b8      	blx	r7
 800fefe:	3001      	adds	r0, #1
 800ff00:	f43f ae57 	beq.w	800fbb2 <_printf_float+0xba>
 800ff04:	f108 0801 	add.w	r8, r8, #1
 800ff08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff0a:	3b01      	subs	r3, #1
 800ff0c:	4543      	cmp	r3, r8
 800ff0e:	dcf1      	bgt.n	800fef4 <_printf_float+0x3fc>
 800ff10:	464b      	mov	r3, r9
 800ff12:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ff16:	e6de      	b.n	800fcd6 <_printf_float+0x1de>
 800ff18:	f04f 0800 	mov.w	r8, #0
 800ff1c:	f104 0a1a 	add.w	sl, r4, #26
 800ff20:	e7f2      	b.n	800ff08 <_printf_float+0x410>
 800ff22:	2301      	movs	r3, #1
 800ff24:	e7df      	b.n	800fee6 <_printf_float+0x3ee>
 800ff26:	2301      	movs	r3, #1
 800ff28:	464a      	mov	r2, r9
 800ff2a:	4631      	mov	r1, r6
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	47b8      	blx	r7
 800ff30:	3001      	adds	r0, #1
 800ff32:	f43f ae3e 	beq.w	800fbb2 <_printf_float+0xba>
 800ff36:	f108 0801 	add.w	r8, r8, #1
 800ff3a:	68e3      	ldr	r3, [r4, #12]
 800ff3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ff3e:	1a9b      	subs	r3, r3, r2
 800ff40:	4543      	cmp	r3, r8
 800ff42:	dcf0      	bgt.n	800ff26 <_printf_float+0x42e>
 800ff44:	e6fc      	b.n	800fd40 <_printf_float+0x248>
 800ff46:	f04f 0800 	mov.w	r8, #0
 800ff4a:	f104 0919 	add.w	r9, r4, #25
 800ff4e:	e7f4      	b.n	800ff3a <_printf_float+0x442>
 800ff50:	2900      	cmp	r1, #0
 800ff52:	f43f ae8b 	beq.w	800fc6c <_printf_float+0x174>
 800ff56:	2300      	movs	r3, #0
 800ff58:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ff5c:	ab09      	add	r3, sp, #36	; 0x24
 800ff5e:	9300      	str	r3, [sp, #0]
 800ff60:	ec49 8b10 	vmov	d0, r8, r9
 800ff64:	6022      	str	r2, [r4, #0]
 800ff66:	f8cd a004 	str.w	sl, [sp, #4]
 800ff6a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ff6e:	4628      	mov	r0, r5
 800ff70:	f7ff fd2e 	bl	800f9d0 <__cvt>
 800ff74:	4680      	mov	r8, r0
 800ff76:	e648      	b.n	800fc0a <_printf_float+0x112>

0800ff78 <_printf_common>:
 800ff78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff7c:	4691      	mov	r9, r2
 800ff7e:	461f      	mov	r7, r3
 800ff80:	688a      	ldr	r2, [r1, #8]
 800ff82:	690b      	ldr	r3, [r1, #16]
 800ff84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ff88:	4293      	cmp	r3, r2
 800ff8a:	bfb8      	it	lt
 800ff8c:	4613      	movlt	r3, r2
 800ff8e:	f8c9 3000 	str.w	r3, [r9]
 800ff92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff96:	4606      	mov	r6, r0
 800ff98:	460c      	mov	r4, r1
 800ff9a:	b112      	cbz	r2, 800ffa2 <_printf_common+0x2a>
 800ff9c:	3301      	adds	r3, #1
 800ff9e:	f8c9 3000 	str.w	r3, [r9]
 800ffa2:	6823      	ldr	r3, [r4, #0]
 800ffa4:	0699      	lsls	r1, r3, #26
 800ffa6:	bf42      	ittt	mi
 800ffa8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ffac:	3302      	addmi	r3, #2
 800ffae:	f8c9 3000 	strmi.w	r3, [r9]
 800ffb2:	6825      	ldr	r5, [r4, #0]
 800ffb4:	f015 0506 	ands.w	r5, r5, #6
 800ffb8:	d107      	bne.n	800ffca <_printf_common+0x52>
 800ffba:	f104 0a19 	add.w	sl, r4, #25
 800ffbe:	68e3      	ldr	r3, [r4, #12]
 800ffc0:	f8d9 2000 	ldr.w	r2, [r9]
 800ffc4:	1a9b      	subs	r3, r3, r2
 800ffc6:	42ab      	cmp	r3, r5
 800ffc8:	dc28      	bgt.n	801001c <_printf_common+0xa4>
 800ffca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ffce:	6822      	ldr	r2, [r4, #0]
 800ffd0:	3300      	adds	r3, #0
 800ffd2:	bf18      	it	ne
 800ffd4:	2301      	movne	r3, #1
 800ffd6:	0692      	lsls	r2, r2, #26
 800ffd8:	d42d      	bmi.n	8010036 <_printf_common+0xbe>
 800ffda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ffde:	4639      	mov	r1, r7
 800ffe0:	4630      	mov	r0, r6
 800ffe2:	47c0      	blx	r8
 800ffe4:	3001      	adds	r0, #1
 800ffe6:	d020      	beq.n	801002a <_printf_common+0xb2>
 800ffe8:	6823      	ldr	r3, [r4, #0]
 800ffea:	68e5      	ldr	r5, [r4, #12]
 800ffec:	f8d9 2000 	ldr.w	r2, [r9]
 800fff0:	f003 0306 	and.w	r3, r3, #6
 800fff4:	2b04      	cmp	r3, #4
 800fff6:	bf08      	it	eq
 800fff8:	1aad      	subeq	r5, r5, r2
 800fffa:	68a3      	ldr	r3, [r4, #8]
 800fffc:	6922      	ldr	r2, [r4, #16]
 800fffe:	bf0c      	ite	eq
 8010000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010004:	2500      	movne	r5, #0
 8010006:	4293      	cmp	r3, r2
 8010008:	bfc4      	itt	gt
 801000a:	1a9b      	subgt	r3, r3, r2
 801000c:	18ed      	addgt	r5, r5, r3
 801000e:	f04f 0900 	mov.w	r9, #0
 8010012:	341a      	adds	r4, #26
 8010014:	454d      	cmp	r5, r9
 8010016:	d11a      	bne.n	801004e <_printf_common+0xd6>
 8010018:	2000      	movs	r0, #0
 801001a:	e008      	b.n	801002e <_printf_common+0xb6>
 801001c:	2301      	movs	r3, #1
 801001e:	4652      	mov	r2, sl
 8010020:	4639      	mov	r1, r7
 8010022:	4630      	mov	r0, r6
 8010024:	47c0      	blx	r8
 8010026:	3001      	adds	r0, #1
 8010028:	d103      	bne.n	8010032 <_printf_common+0xba>
 801002a:	f04f 30ff 	mov.w	r0, #4294967295
 801002e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010032:	3501      	adds	r5, #1
 8010034:	e7c3      	b.n	800ffbe <_printf_common+0x46>
 8010036:	18e1      	adds	r1, r4, r3
 8010038:	1c5a      	adds	r2, r3, #1
 801003a:	2030      	movs	r0, #48	; 0x30
 801003c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010040:	4422      	add	r2, r4
 8010042:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010046:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801004a:	3302      	adds	r3, #2
 801004c:	e7c5      	b.n	800ffda <_printf_common+0x62>
 801004e:	2301      	movs	r3, #1
 8010050:	4622      	mov	r2, r4
 8010052:	4639      	mov	r1, r7
 8010054:	4630      	mov	r0, r6
 8010056:	47c0      	blx	r8
 8010058:	3001      	adds	r0, #1
 801005a:	d0e6      	beq.n	801002a <_printf_common+0xb2>
 801005c:	f109 0901 	add.w	r9, r9, #1
 8010060:	e7d8      	b.n	8010014 <_printf_common+0x9c>
	...

08010064 <_printf_i>:
 8010064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010068:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801006c:	460c      	mov	r4, r1
 801006e:	7e09      	ldrb	r1, [r1, #24]
 8010070:	b085      	sub	sp, #20
 8010072:	296e      	cmp	r1, #110	; 0x6e
 8010074:	4617      	mov	r7, r2
 8010076:	4606      	mov	r6, r0
 8010078:	4698      	mov	r8, r3
 801007a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801007c:	f000 80b3 	beq.w	80101e6 <_printf_i+0x182>
 8010080:	d822      	bhi.n	80100c8 <_printf_i+0x64>
 8010082:	2963      	cmp	r1, #99	; 0x63
 8010084:	d036      	beq.n	80100f4 <_printf_i+0x90>
 8010086:	d80a      	bhi.n	801009e <_printf_i+0x3a>
 8010088:	2900      	cmp	r1, #0
 801008a:	f000 80b9 	beq.w	8010200 <_printf_i+0x19c>
 801008e:	2958      	cmp	r1, #88	; 0x58
 8010090:	f000 8083 	beq.w	801019a <_printf_i+0x136>
 8010094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010098:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801009c:	e032      	b.n	8010104 <_printf_i+0xa0>
 801009e:	2964      	cmp	r1, #100	; 0x64
 80100a0:	d001      	beq.n	80100a6 <_printf_i+0x42>
 80100a2:	2969      	cmp	r1, #105	; 0x69
 80100a4:	d1f6      	bne.n	8010094 <_printf_i+0x30>
 80100a6:	6820      	ldr	r0, [r4, #0]
 80100a8:	6813      	ldr	r3, [r2, #0]
 80100aa:	0605      	lsls	r5, r0, #24
 80100ac:	f103 0104 	add.w	r1, r3, #4
 80100b0:	d52a      	bpl.n	8010108 <_printf_i+0xa4>
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	6011      	str	r1, [r2, #0]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	da03      	bge.n	80100c2 <_printf_i+0x5e>
 80100ba:	222d      	movs	r2, #45	; 0x2d
 80100bc:	425b      	negs	r3, r3
 80100be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80100c2:	486f      	ldr	r0, [pc, #444]	; (8010280 <_printf_i+0x21c>)
 80100c4:	220a      	movs	r2, #10
 80100c6:	e039      	b.n	801013c <_printf_i+0xd8>
 80100c8:	2973      	cmp	r1, #115	; 0x73
 80100ca:	f000 809d 	beq.w	8010208 <_printf_i+0x1a4>
 80100ce:	d808      	bhi.n	80100e2 <_printf_i+0x7e>
 80100d0:	296f      	cmp	r1, #111	; 0x6f
 80100d2:	d020      	beq.n	8010116 <_printf_i+0xb2>
 80100d4:	2970      	cmp	r1, #112	; 0x70
 80100d6:	d1dd      	bne.n	8010094 <_printf_i+0x30>
 80100d8:	6823      	ldr	r3, [r4, #0]
 80100da:	f043 0320 	orr.w	r3, r3, #32
 80100de:	6023      	str	r3, [r4, #0]
 80100e0:	e003      	b.n	80100ea <_printf_i+0x86>
 80100e2:	2975      	cmp	r1, #117	; 0x75
 80100e4:	d017      	beq.n	8010116 <_printf_i+0xb2>
 80100e6:	2978      	cmp	r1, #120	; 0x78
 80100e8:	d1d4      	bne.n	8010094 <_printf_i+0x30>
 80100ea:	2378      	movs	r3, #120	; 0x78
 80100ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80100f0:	4864      	ldr	r0, [pc, #400]	; (8010284 <_printf_i+0x220>)
 80100f2:	e055      	b.n	80101a0 <_printf_i+0x13c>
 80100f4:	6813      	ldr	r3, [r2, #0]
 80100f6:	1d19      	adds	r1, r3, #4
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	6011      	str	r1, [r2, #0]
 80100fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010100:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010104:	2301      	movs	r3, #1
 8010106:	e08c      	b.n	8010222 <_printf_i+0x1be>
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	6011      	str	r1, [r2, #0]
 801010c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010110:	bf18      	it	ne
 8010112:	b21b      	sxthne	r3, r3
 8010114:	e7cf      	b.n	80100b6 <_printf_i+0x52>
 8010116:	6813      	ldr	r3, [r2, #0]
 8010118:	6825      	ldr	r5, [r4, #0]
 801011a:	1d18      	adds	r0, r3, #4
 801011c:	6010      	str	r0, [r2, #0]
 801011e:	0628      	lsls	r0, r5, #24
 8010120:	d501      	bpl.n	8010126 <_printf_i+0xc2>
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	e002      	b.n	801012c <_printf_i+0xc8>
 8010126:	0668      	lsls	r0, r5, #25
 8010128:	d5fb      	bpl.n	8010122 <_printf_i+0xbe>
 801012a:	881b      	ldrh	r3, [r3, #0]
 801012c:	4854      	ldr	r0, [pc, #336]	; (8010280 <_printf_i+0x21c>)
 801012e:	296f      	cmp	r1, #111	; 0x6f
 8010130:	bf14      	ite	ne
 8010132:	220a      	movne	r2, #10
 8010134:	2208      	moveq	r2, #8
 8010136:	2100      	movs	r1, #0
 8010138:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801013c:	6865      	ldr	r5, [r4, #4]
 801013e:	60a5      	str	r5, [r4, #8]
 8010140:	2d00      	cmp	r5, #0
 8010142:	f2c0 8095 	blt.w	8010270 <_printf_i+0x20c>
 8010146:	6821      	ldr	r1, [r4, #0]
 8010148:	f021 0104 	bic.w	r1, r1, #4
 801014c:	6021      	str	r1, [r4, #0]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d13d      	bne.n	80101ce <_printf_i+0x16a>
 8010152:	2d00      	cmp	r5, #0
 8010154:	f040 808e 	bne.w	8010274 <_printf_i+0x210>
 8010158:	4665      	mov	r5, ip
 801015a:	2a08      	cmp	r2, #8
 801015c:	d10b      	bne.n	8010176 <_printf_i+0x112>
 801015e:	6823      	ldr	r3, [r4, #0]
 8010160:	07db      	lsls	r3, r3, #31
 8010162:	d508      	bpl.n	8010176 <_printf_i+0x112>
 8010164:	6923      	ldr	r3, [r4, #16]
 8010166:	6862      	ldr	r2, [r4, #4]
 8010168:	429a      	cmp	r2, r3
 801016a:	bfde      	ittt	le
 801016c:	2330      	movle	r3, #48	; 0x30
 801016e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010172:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010176:	ebac 0305 	sub.w	r3, ip, r5
 801017a:	6123      	str	r3, [r4, #16]
 801017c:	f8cd 8000 	str.w	r8, [sp]
 8010180:	463b      	mov	r3, r7
 8010182:	aa03      	add	r2, sp, #12
 8010184:	4621      	mov	r1, r4
 8010186:	4630      	mov	r0, r6
 8010188:	f7ff fef6 	bl	800ff78 <_printf_common>
 801018c:	3001      	adds	r0, #1
 801018e:	d14d      	bne.n	801022c <_printf_i+0x1c8>
 8010190:	f04f 30ff 	mov.w	r0, #4294967295
 8010194:	b005      	add	sp, #20
 8010196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801019a:	4839      	ldr	r0, [pc, #228]	; (8010280 <_printf_i+0x21c>)
 801019c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80101a0:	6813      	ldr	r3, [r2, #0]
 80101a2:	6821      	ldr	r1, [r4, #0]
 80101a4:	1d1d      	adds	r5, r3, #4
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	6015      	str	r5, [r2, #0]
 80101aa:	060a      	lsls	r2, r1, #24
 80101ac:	d50b      	bpl.n	80101c6 <_printf_i+0x162>
 80101ae:	07ca      	lsls	r2, r1, #31
 80101b0:	bf44      	itt	mi
 80101b2:	f041 0120 	orrmi.w	r1, r1, #32
 80101b6:	6021      	strmi	r1, [r4, #0]
 80101b8:	b91b      	cbnz	r3, 80101c2 <_printf_i+0x15e>
 80101ba:	6822      	ldr	r2, [r4, #0]
 80101bc:	f022 0220 	bic.w	r2, r2, #32
 80101c0:	6022      	str	r2, [r4, #0]
 80101c2:	2210      	movs	r2, #16
 80101c4:	e7b7      	b.n	8010136 <_printf_i+0xd2>
 80101c6:	064d      	lsls	r5, r1, #25
 80101c8:	bf48      	it	mi
 80101ca:	b29b      	uxthmi	r3, r3
 80101cc:	e7ef      	b.n	80101ae <_printf_i+0x14a>
 80101ce:	4665      	mov	r5, ip
 80101d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80101d4:	fb02 3311 	mls	r3, r2, r1, r3
 80101d8:	5cc3      	ldrb	r3, [r0, r3]
 80101da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80101de:	460b      	mov	r3, r1
 80101e0:	2900      	cmp	r1, #0
 80101e2:	d1f5      	bne.n	80101d0 <_printf_i+0x16c>
 80101e4:	e7b9      	b.n	801015a <_printf_i+0xf6>
 80101e6:	6813      	ldr	r3, [r2, #0]
 80101e8:	6825      	ldr	r5, [r4, #0]
 80101ea:	6961      	ldr	r1, [r4, #20]
 80101ec:	1d18      	adds	r0, r3, #4
 80101ee:	6010      	str	r0, [r2, #0]
 80101f0:	0628      	lsls	r0, r5, #24
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	d501      	bpl.n	80101fa <_printf_i+0x196>
 80101f6:	6019      	str	r1, [r3, #0]
 80101f8:	e002      	b.n	8010200 <_printf_i+0x19c>
 80101fa:	066a      	lsls	r2, r5, #25
 80101fc:	d5fb      	bpl.n	80101f6 <_printf_i+0x192>
 80101fe:	8019      	strh	r1, [r3, #0]
 8010200:	2300      	movs	r3, #0
 8010202:	6123      	str	r3, [r4, #16]
 8010204:	4665      	mov	r5, ip
 8010206:	e7b9      	b.n	801017c <_printf_i+0x118>
 8010208:	6813      	ldr	r3, [r2, #0]
 801020a:	1d19      	adds	r1, r3, #4
 801020c:	6011      	str	r1, [r2, #0]
 801020e:	681d      	ldr	r5, [r3, #0]
 8010210:	6862      	ldr	r2, [r4, #4]
 8010212:	2100      	movs	r1, #0
 8010214:	4628      	mov	r0, r5
 8010216:	f7f7 ff1b 	bl	8008050 <memchr>
 801021a:	b108      	cbz	r0, 8010220 <_printf_i+0x1bc>
 801021c:	1b40      	subs	r0, r0, r5
 801021e:	6060      	str	r0, [r4, #4]
 8010220:	6863      	ldr	r3, [r4, #4]
 8010222:	6123      	str	r3, [r4, #16]
 8010224:	2300      	movs	r3, #0
 8010226:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801022a:	e7a7      	b.n	801017c <_printf_i+0x118>
 801022c:	6923      	ldr	r3, [r4, #16]
 801022e:	462a      	mov	r2, r5
 8010230:	4639      	mov	r1, r7
 8010232:	4630      	mov	r0, r6
 8010234:	47c0      	blx	r8
 8010236:	3001      	adds	r0, #1
 8010238:	d0aa      	beq.n	8010190 <_printf_i+0x12c>
 801023a:	6823      	ldr	r3, [r4, #0]
 801023c:	079b      	lsls	r3, r3, #30
 801023e:	d413      	bmi.n	8010268 <_printf_i+0x204>
 8010240:	68e0      	ldr	r0, [r4, #12]
 8010242:	9b03      	ldr	r3, [sp, #12]
 8010244:	4298      	cmp	r0, r3
 8010246:	bfb8      	it	lt
 8010248:	4618      	movlt	r0, r3
 801024a:	e7a3      	b.n	8010194 <_printf_i+0x130>
 801024c:	2301      	movs	r3, #1
 801024e:	464a      	mov	r2, r9
 8010250:	4639      	mov	r1, r7
 8010252:	4630      	mov	r0, r6
 8010254:	47c0      	blx	r8
 8010256:	3001      	adds	r0, #1
 8010258:	d09a      	beq.n	8010190 <_printf_i+0x12c>
 801025a:	3501      	adds	r5, #1
 801025c:	68e3      	ldr	r3, [r4, #12]
 801025e:	9a03      	ldr	r2, [sp, #12]
 8010260:	1a9b      	subs	r3, r3, r2
 8010262:	42ab      	cmp	r3, r5
 8010264:	dcf2      	bgt.n	801024c <_printf_i+0x1e8>
 8010266:	e7eb      	b.n	8010240 <_printf_i+0x1dc>
 8010268:	2500      	movs	r5, #0
 801026a:	f104 0919 	add.w	r9, r4, #25
 801026e:	e7f5      	b.n	801025c <_printf_i+0x1f8>
 8010270:	2b00      	cmp	r3, #0
 8010272:	d1ac      	bne.n	80101ce <_printf_i+0x16a>
 8010274:	7803      	ldrb	r3, [r0, #0]
 8010276:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801027a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801027e:	e76c      	b.n	801015a <_printf_i+0xf6>
 8010280:	080121b6 	.word	0x080121b6
 8010284:	080121c7 	.word	0x080121c7

08010288 <iprintf>:
 8010288:	b40f      	push	{r0, r1, r2, r3}
 801028a:	4b0a      	ldr	r3, [pc, #40]	; (80102b4 <iprintf+0x2c>)
 801028c:	b513      	push	{r0, r1, r4, lr}
 801028e:	681c      	ldr	r4, [r3, #0]
 8010290:	b124      	cbz	r4, 801029c <iprintf+0x14>
 8010292:	69a3      	ldr	r3, [r4, #24]
 8010294:	b913      	cbnz	r3, 801029c <iprintf+0x14>
 8010296:	4620      	mov	r0, r4
 8010298:	f001 f866 	bl	8011368 <__sinit>
 801029c:	ab05      	add	r3, sp, #20
 801029e:	9a04      	ldr	r2, [sp, #16]
 80102a0:	68a1      	ldr	r1, [r4, #8]
 80102a2:	9301      	str	r3, [sp, #4]
 80102a4:	4620      	mov	r0, r4
 80102a6:	f001 fd29 	bl	8011cfc <_vfiprintf_r>
 80102aa:	b002      	add	sp, #8
 80102ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102b0:	b004      	add	sp, #16
 80102b2:	4770      	bx	lr
 80102b4:	2000000c 	.word	0x2000000c

080102b8 <_puts_r>:
 80102b8:	b570      	push	{r4, r5, r6, lr}
 80102ba:	460e      	mov	r6, r1
 80102bc:	4605      	mov	r5, r0
 80102be:	b118      	cbz	r0, 80102c8 <_puts_r+0x10>
 80102c0:	6983      	ldr	r3, [r0, #24]
 80102c2:	b90b      	cbnz	r3, 80102c8 <_puts_r+0x10>
 80102c4:	f001 f850 	bl	8011368 <__sinit>
 80102c8:	69ab      	ldr	r3, [r5, #24]
 80102ca:	68ac      	ldr	r4, [r5, #8]
 80102cc:	b913      	cbnz	r3, 80102d4 <_puts_r+0x1c>
 80102ce:	4628      	mov	r0, r5
 80102d0:	f001 f84a 	bl	8011368 <__sinit>
 80102d4:	4b23      	ldr	r3, [pc, #140]	; (8010364 <_puts_r+0xac>)
 80102d6:	429c      	cmp	r4, r3
 80102d8:	d117      	bne.n	801030a <_puts_r+0x52>
 80102da:	686c      	ldr	r4, [r5, #4]
 80102dc:	89a3      	ldrh	r3, [r4, #12]
 80102de:	071b      	lsls	r3, r3, #28
 80102e0:	d51d      	bpl.n	801031e <_puts_r+0x66>
 80102e2:	6923      	ldr	r3, [r4, #16]
 80102e4:	b1db      	cbz	r3, 801031e <_puts_r+0x66>
 80102e6:	3e01      	subs	r6, #1
 80102e8:	68a3      	ldr	r3, [r4, #8]
 80102ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80102ee:	3b01      	subs	r3, #1
 80102f0:	60a3      	str	r3, [r4, #8]
 80102f2:	b9e9      	cbnz	r1, 8010330 <_puts_r+0x78>
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	da2e      	bge.n	8010356 <_puts_r+0x9e>
 80102f8:	4622      	mov	r2, r4
 80102fa:	210a      	movs	r1, #10
 80102fc:	4628      	mov	r0, r5
 80102fe:	f000 f83f 	bl	8010380 <__swbuf_r>
 8010302:	3001      	adds	r0, #1
 8010304:	d011      	beq.n	801032a <_puts_r+0x72>
 8010306:	200a      	movs	r0, #10
 8010308:	e011      	b.n	801032e <_puts_r+0x76>
 801030a:	4b17      	ldr	r3, [pc, #92]	; (8010368 <_puts_r+0xb0>)
 801030c:	429c      	cmp	r4, r3
 801030e:	d101      	bne.n	8010314 <_puts_r+0x5c>
 8010310:	68ac      	ldr	r4, [r5, #8]
 8010312:	e7e3      	b.n	80102dc <_puts_r+0x24>
 8010314:	4b15      	ldr	r3, [pc, #84]	; (801036c <_puts_r+0xb4>)
 8010316:	429c      	cmp	r4, r3
 8010318:	bf08      	it	eq
 801031a:	68ec      	ldreq	r4, [r5, #12]
 801031c:	e7de      	b.n	80102dc <_puts_r+0x24>
 801031e:	4621      	mov	r1, r4
 8010320:	4628      	mov	r0, r5
 8010322:	f000 f87f 	bl	8010424 <__swsetup_r>
 8010326:	2800      	cmp	r0, #0
 8010328:	d0dd      	beq.n	80102e6 <_puts_r+0x2e>
 801032a:	f04f 30ff 	mov.w	r0, #4294967295
 801032e:	bd70      	pop	{r4, r5, r6, pc}
 8010330:	2b00      	cmp	r3, #0
 8010332:	da04      	bge.n	801033e <_puts_r+0x86>
 8010334:	69a2      	ldr	r2, [r4, #24]
 8010336:	429a      	cmp	r2, r3
 8010338:	dc06      	bgt.n	8010348 <_puts_r+0x90>
 801033a:	290a      	cmp	r1, #10
 801033c:	d004      	beq.n	8010348 <_puts_r+0x90>
 801033e:	6823      	ldr	r3, [r4, #0]
 8010340:	1c5a      	adds	r2, r3, #1
 8010342:	6022      	str	r2, [r4, #0]
 8010344:	7019      	strb	r1, [r3, #0]
 8010346:	e7cf      	b.n	80102e8 <_puts_r+0x30>
 8010348:	4622      	mov	r2, r4
 801034a:	4628      	mov	r0, r5
 801034c:	f000 f818 	bl	8010380 <__swbuf_r>
 8010350:	3001      	adds	r0, #1
 8010352:	d1c9      	bne.n	80102e8 <_puts_r+0x30>
 8010354:	e7e9      	b.n	801032a <_puts_r+0x72>
 8010356:	6823      	ldr	r3, [r4, #0]
 8010358:	200a      	movs	r0, #10
 801035a:	1c5a      	adds	r2, r3, #1
 801035c:	6022      	str	r2, [r4, #0]
 801035e:	7018      	strb	r0, [r3, #0]
 8010360:	e7e5      	b.n	801032e <_puts_r+0x76>
 8010362:	bf00      	nop
 8010364:	08012208 	.word	0x08012208
 8010368:	08012228 	.word	0x08012228
 801036c:	080121e8 	.word	0x080121e8

08010370 <puts>:
 8010370:	4b02      	ldr	r3, [pc, #8]	; (801037c <puts+0xc>)
 8010372:	4601      	mov	r1, r0
 8010374:	6818      	ldr	r0, [r3, #0]
 8010376:	f7ff bf9f 	b.w	80102b8 <_puts_r>
 801037a:	bf00      	nop
 801037c:	2000000c 	.word	0x2000000c

08010380 <__swbuf_r>:
 8010380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010382:	460e      	mov	r6, r1
 8010384:	4614      	mov	r4, r2
 8010386:	4605      	mov	r5, r0
 8010388:	b118      	cbz	r0, 8010392 <__swbuf_r+0x12>
 801038a:	6983      	ldr	r3, [r0, #24]
 801038c:	b90b      	cbnz	r3, 8010392 <__swbuf_r+0x12>
 801038e:	f000 ffeb 	bl	8011368 <__sinit>
 8010392:	4b21      	ldr	r3, [pc, #132]	; (8010418 <__swbuf_r+0x98>)
 8010394:	429c      	cmp	r4, r3
 8010396:	d12a      	bne.n	80103ee <__swbuf_r+0x6e>
 8010398:	686c      	ldr	r4, [r5, #4]
 801039a:	69a3      	ldr	r3, [r4, #24]
 801039c:	60a3      	str	r3, [r4, #8]
 801039e:	89a3      	ldrh	r3, [r4, #12]
 80103a0:	071a      	lsls	r2, r3, #28
 80103a2:	d52e      	bpl.n	8010402 <__swbuf_r+0x82>
 80103a4:	6923      	ldr	r3, [r4, #16]
 80103a6:	b363      	cbz	r3, 8010402 <__swbuf_r+0x82>
 80103a8:	6923      	ldr	r3, [r4, #16]
 80103aa:	6820      	ldr	r0, [r4, #0]
 80103ac:	1ac0      	subs	r0, r0, r3
 80103ae:	6963      	ldr	r3, [r4, #20]
 80103b0:	b2f6      	uxtb	r6, r6
 80103b2:	4283      	cmp	r3, r0
 80103b4:	4637      	mov	r7, r6
 80103b6:	dc04      	bgt.n	80103c2 <__swbuf_r+0x42>
 80103b8:	4621      	mov	r1, r4
 80103ba:	4628      	mov	r0, r5
 80103bc:	f000 ff6a 	bl	8011294 <_fflush_r>
 80103c0:	bb28      	cbnz	r0, 801040e <__swbuf_r+0x8e>
 80103c2:	68a3      	ldr	r3, [r4, #8]
 80103c4:	3b01      	subs	r3, #1
 80103c6:	60a3      	str	r3, [r4, #8]
 80103c8:	6823      	ldr	r3, [r4, #0]
 80103ca:	1c5a      	adds	r2, r3, #1
 80103cc:	6022      	str	r2, [r4, #0]
 80103ce:	701e      	strb	r6, [r3, #0]
 80103d0:	6963      	ldr	r3, [r4, #20]
 80103d2:	3001      	adds	r0, #1
 80103d4:	4283      	cmp	r3, r0
 80103d6:	d004      	beq.n	80103e2 <__swbuf_r+0x62>
 80103d8:	89a3      	ldrh	r3, [r4, #12]
 80103da:	07db      	lsls	r3, r3, #31
 80103dc:	d519      	bpl.n	8010412 <__swbuf_r+0x92>
 80103de:	2e0a      	cmp	r6, #10
 80103e0:	d117      	bne.n	8010412 <__swbuf_r+0x92>
 80103e2:	4621      	mov	r1, r4
 80103e4:	4628      	mov	r0, r5
 80103e6:	f000 ff55 	bl	8011294 <_fflush_r>
 80103ea:	b190      	cbz	r0, 8010412 <__swbuf_r+0x92>
 80103ec:	e00f      	b.n	801040e <__swbuf_r+0x8e>
 80103ee:	4b0b      	ldr	r3, [pc, #44]	; (801041c <__swbuf_r+0x9c>)
 80103f0:	429c      	cmp	r4, r3
 80103f2:	d101      	bne.n	80103f8 <__swbuf_r+0x78>
 80103f4:	68ac      	ldr	r4, [r5, #8]
 80103f6:	e7d0      	b.n	801039a <__swbuf_r+0x1a>
 80103f8:	4b09      	ldr	r3, [pc, #36]	; (8010420 <__swbuf_r+0xa0>)
 80103fa:	429c      	cmp	r4, r3
 80103fc:	bf08      	it	eq
 80103fe:	68ec      	ldreq	r4, [r5, #12]
 8010400:	e7cb      	b.n	801039a <__swbuf_r+0x1a>
 8010402:	4621      	mov	r1, r4
 8010404:	4628      	mov	r0, r5
 8010406:	f000 f80d 	bl	8010424 <__swsetup_r>
 801040a:	2800      	cmp	r0, #0
 801040c:	d0cc      	beq.n	80103a8 <__swbuf_r+0x28>
 801040e:	f04f 37ff 	mov.w	r7, #4294967295
 8010412:	4638      	mov	r0, r7
 8010414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010416:	bf00      	nop
 8010418:	08012208 	.word	0x08012208
 801041c:	08012228 	.word	0x08012228
 8010420:	080121e8 	.word	0x080121e8

08010424 <__swsetup_r>:
 8010424:	4b32      	ldr	r3, [pc, #200]	; (80104f0 <__swsetup_r+0xcc>)
 8010426:	b570      	push	{r4, r5, r6, lr}
 8010428:	681d      	ldr	r5, [r3, #0]
 801042a:	4606      	mov	r6, r0
 801042c:	460c      	mov	r4, r1
 801042e:	b125      	cbz	r5, 801043a <__swsetup_r+0x16>
 8010430:	69ab      	ldr	r3, [r5, #24]
 8010432:	b913      	cbnz	r3, 801043a <__swsetup_r+0x16>
 8010434:	4628      	mov	r0, r5
 8010436:	f000 ff97 	bl	8011368 <__sinit>
 801043a:	4b2e      	ldr	r3, [pc, #184]	; (80104f4 <__swsetup_r+0xd0>)
 801043c:	429c      	cmp	r4, r3
 801043e:	d10f      	bne.n	8010460 <__swsetup_r+0x3c>
 8010440:	686c      	ldr	r4, [r5, #4]
 8010442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010446:	b29a      	uxth	r2, r3
 8010448:	0715      	lsls	r5, r2, #28
 801044a:	d42c      	bmi.n	80104a6 <__swsetup_r+0x82>
 801044c:	06d0      	lsls	r0, r2, #27
 801044e:	d411      	bmi.n	8010474 <__swsetup_r+0x50>
 8010450:	2209      	movs	r2, #9
 8010452:	6032      	str	r2, [r6, #0]
 8010454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010458:	81a3      	strh	r3, [r4, #12]
 801045a:	f04f 30ff 	mov.w	r0, #4294967295
 801045e:	e03e      	b.n	80104de <__swsetup_r+0xba>
 8010460:	4b25      	ldr	r3, [pc, #148]	; (80104f8 <__swsetup_r+0xd4>)
 8010462:	429c      	cmp	r4, r3
 8010464:	d101      	bne.n	801046a <__swsetup_r+0x46>
 8010466:	68ac      	ldr	r4, [r5, #8]
 8010468:	e7eb      	b.n	8010442 <__swsetup_r+0x1e>
 801046a:	4b24      	ldr	r3, [pc, #144]	; (80104fc <__swsetup_r+0xd8>)
 801046c:	429c      	cmp	r4, r3
 801046e:	bf08      	it	eq
 8010470:	68ec      	ldreq	r4, [r5, #12]
 8010472:	e7e6      	b.n	8010442 <__swsetup_r+0x1e>
 8010474:	0751      	lsls	r1, r2, #29
 8010476:	d512      	bpl.n	801049e <__swsetup_r+0x7a>
 8010478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801047a:	b141      	cbz	r1, 801048e <__swsetup_r+0x6a>
 801047c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010480:	4299      	cmp	r1, r3
 8010482:	d002      	beq.n	801048a <__swsetup_r+0x66>
 8010484:	4630      	mov	r0, r6
 8010486:	f001 fb67 	bl	8011b58 <_free_r>
 801048a:	2300      	movs	r3, #0
 801048c:	6363      	str	r3, [r4, #52]	; 0x34
 801048e:	89a3      	ldrh	r3, [r4, #12]
 8010490:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010494:	81a3      	strh	r3, [r4, #12]
 8010496:	2300      	movs	r3, #0
 8010498:	6063      	str	r3, [r4, #4]
 801049a:	6923      	ldr	r3, [r4, #16]
 801049c:	6023      	str	r3, [r4, #0]
 801049e:	89a3      	ldrh	r3, [r4, #12]
 80104a0:	f043 0308 	orr.w	r3, r3, #8
 80104a4:	81a3      	strh	r3, [r4, #12]
 80104a6:	6923      	ldr	r3, [r4, #16]
 80104a8:	b94b      	cbnz	r3, 80104be <__swsetup_r+0x9a>
 80104aa:	89a3      	ldrh	r3, [r4, #12]
 80104ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80104b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80104b4:	d003      	beq.n	80104be <__swsetup_r+0x9a>
 80104b6:	4621      	mov	r1, r4
 80104b8:	4630      	mov	r0, r6
 80104ba:	f001 f811 	bl	80114e0 <__smakebuf_r>
 80104be:	89a2      	ldrh	r2, [r4, #12]
 80104c0:	f012 0301 	ands.w	r3, r2, #1
 80104c4:	d00c      	beq.n	80104e0 <__swsetup_r+0xbc>
 80104c6:	2300      	movs	r3, #0
 80104c8:	60a3      	str	r3, [r4, #8]
 80104ca:	6963      	ldr	r3, [r4, #20]
 80104cc:	425b      	negs	r3, r3
 80104ce:	61a3      	str	r3, [r4, #24]
 80104d0:	6923      	ldr	r3, [r4, #16]
 80104d2:	b953      	cbnz	r3, 80104ea <__swsetup_r+0xc6>
 80104d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104d8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80104dc:	d1ba      	bne.n	8010454 <__swsetup_r+0x30>
 80104de:	bd70      	pop	{r4, r5, r6, pc}
 80104e0:	0792      	lsls	r2, r2, #30
 80104e2:	bf58      	it	pl
 80104e4:	6963      	ldrpl	r3, [r4, #20]
 80104e6:	60a3      	str	r3, [r4, #8]
 80104e8:	e7f2      	b.n	80104d0 <__swsetup_r+0xac>
 80104ea:	2000      	movs	r0, #0
 80104ec:	e7f7      	b.n	80104de <__swsetup_r+0xba>
 80104ee:	bf00      	nop
 80104f0:	2000000c 	.word	0x2000000c
 80104f4:	08012208 	.word	0x08012208
 80104f8:	08012228 	.word	0x08012228
 80104fc:	080121e8 	.word	0x080121e8

08010500 <quorem>:
 8010500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010504:	6903      	ldr	r3, [r0, #16]
 8010506:	690c      	ldr	r4, [r1, #16]
 8010508:	42a3      	cmp	r3, r4
 801050a:	4680      	mov	r8, r0
 801050c:	f2c0 8082 	blt.w	8010614 <quorem+0x114>
 8010510:	3c01      	subs	r4, #1
 8010512:	f101 0714 	add.w	r7, r1, #20
 8010516:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801051a:	f100 0614 	add.w	r6, r0, #20
 801051e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010522:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010526:	eb06 030c 	add.w	r3, r6, ip
 801052a:	3501      	adds	r5, #1
 801052c:	eb07 090c 	add.w	r9, r7, ip
 8010530:	9301      	str	r3, [sp, #4]
 8010532:	fbb0 f5f5 	udiv	r5, r0, r5
 8010536:	b395      	cbz	r5, 801059e <quorem+0x9e>
 8010538:	f04f 0a00 	mov.w	sl, #0
 801053c:	4638      	mov	r0, r7
 801053e:	46b6      	mov	lr, r6
 8010540:	46d3      	mov	fp, sl
 8010542:	f850 2b04 	ldr.w	r2, [r0], #4
 8010546:	b293      	uxth	r3, r2
 8010548:	fb05 a303 	mla	r3, r5, r3, sl
 801054c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010550:	b29b      	uxth	r3, r3
 8010552:	ebab 0303 	sub.w	r3, fp, r3
 8010556:	0c12      	lsrs	r2, r2, #16
 8010558:	f8de b000 	ldr.w	fp, [lr]
 801055c:	fb05 a202 	mla	r2, r5, r2, sl
 8010560:	fa13 f38b 	uxtah	r3, r3, fp
 8010564:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010568:	fa1f fb82 	uxth.w	fp, r2
 801056c:	f8de 2000 	ldr.w	r2, [lr]
 8010570:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010574:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010578:	b29b      	uxth	r3, r3
 801057a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801057e:	4581      	cmp	r9, r0
 8010580:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8010584:	f84e 3b04 	str.w	r3, [lr], #4
 8010588:	d2db      	bcs.n	8010542 <quorem+0x42>
 801058a:	f856 300c 	ldr.w	r3, [r6, ip]
 801058e:	b933      	cbnz	r3, 801059e <quorem+0x9e>
 8010590:	9b01      	ldr	r3, [sp, #4]
 8010592:	3b04      	subs	r3, #4
 8010594:	429e      	cmp	r6, r3
 8010596:	461a      	mov	r2, r3
 8010598:	d330      	bcc.n	80105fc <quorem+0xfc>
 801059a:	f8c8 4010 	str.w	r4, [r8, #16]
 801059e:	4640      	mov	r0, r8
 80105a0:	f001 fa06 	bl	80119b0 <__mcmp>
 80105a4:	2800      	cmp	r0, #0
 80105a6:	db25      	blt.n	80105f4 <quorem+0xf4>
 80105a8:	3501      	adds	r5, #1
 80105aa:	4630      	mov	r0, r6
 80105ac:	f04f 0c00 	mov.w	ip, #0
 80105b0:	f857 2b04 	ldr.w	r2, [r7], #4
 80105b4:	f8d0 e000 	ldr.w	lr, [r0]
 80105b8:	b293      	uxth	r3, r2
 80105ba:	ebac 0303 	sub.w	r3, ip, r3
 80105be:	0c12      	lsrs	r2, r2, #16
 80105c0:	fa13 f38e 	uxtah	r3, r3, lr
 80105c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80105c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80105cc:	b29b      	uxth	r3, r3
 80105ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80105d2:	45b9      	cmp	r9, r7
 80105d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80105d8:	f840 3b04 	str.w	r3, [r0], #4
 80105dc:	d2e8      	bcs.n	80105b0 <quorem+0xb0>
 80105de:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80105e2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80105e6:	b92a      	cbnz	r2, 80105f4 <quorem+0xf4>
 80105e8:	3b04      	subs	r3, #4
 80105ea:	429e      	cmp	r6, r3
 80105ec:	461a      	mov	r2, r3
 80105ee:	d30b      	bcc.n	8010608 <quorem+0x108>
 80105f0:	f8c8 4010 	str.w	r4, [r8, #16]
 80105f4:	4628      	mov	r0, r5
 80105f6:	b003      	add	sp, #12
 80105f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105fc:	6812      	ldr	r2, [r2, #0]
 80105fe:	3b04      	subs	r3, #4
 8010600:	2a00      	cmp	r2, #0
 8010602:	d1ca      	bne.n	801059a <quorem+0x9a>
 8010604:	3c01      	subs	r4, #1
 8010606:	e7c5      	b.n	8010594 <quorem+0x94>
 8010608:	6812      	ldr	r2, [r2, #0]
 801060a:	3b04      	subs	r3, #4
 801060c:	2a00      	cmp	r2, #0
 801060e:	d1ef      	bne.n	80105f0 <quorem+0xf0>
 8010610:	3c01      	subs	r4, #1
 8010612:	e7ea      	b.n	80105ea <quorem+0xea>
 8010614:	2000      	movs	r0, #0
 8010616:	e7ee      	b.n	80105f6 <quorem+0xf6>

08010618 <_dtoa_r>:
 8010618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801061c:	ec57 6b10 	vmov	r6, r7, d0
 8010620:	b097      	sub	sp, #92	; 0x5c
 8010622:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010624:	9106      	str	r1, [sp, #24]
 8010626:	4604      	mov	r4, r0
 8010628:	920b      	str	r2, [sp, #44]	; 0x2c
 801062a:	9312      	str	r3, [sp, #72]	; 0x48
 801062c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010630:	e9cd 6700 	strd	r6, r7, [sp]
 8010634:	b93d      	cbnz	r5, 8010646 <_dtoa_r+0x2e>
 8010636:	2010      	movs	r0, #16
 8010638:	f000 ff92 	bl	8011560 <malloc>
 801063c:	6260      	str	r0, [r4, #36]	; 0x24
 801063e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010642:	6005      	str	r5, [r0, #0]
 8010644:	60c5      	str	r5, [r0, #12]
 8010646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010648:	6819      	ldr	r1, [r3, #0]
 801064a:	b151      	cbz	r1, 8010662 <_dtoa_r+0x4a>
 801064c:	685a      	ldr	r2, [r3, #4]
 801064e:	604a      	str	r2, [r1, #4]
 8010650:	2301      	movs	r3, #1
 8010652:	4093      	lsls	r3, r2
 8010654:	608b      	str	r3, [r1, #8]
 8010656:	4620      	mov	r0, r4
 8010658:	f000 ffc9 	bl	80115ee <_Bfree>
 801065c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801065e:	2200      	movs	r2, #0
 8010660:	601a      	str	r2, [r3, #0]
 8010662:	1e3b      	subs	r3, r7, #0
 8010664:	bfbb      	ittet	lt
 8010666:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801066a:	9301      	strlt	r3, [sp, #4]
 801066c:	2300      	movge	r3, #0
 801066e:	2201      	movlt	r2, #1
 8010670:	bfac      	ite	ge
 8010672:	f8c8 3000 	strge.w	r3, [r8]
 8010676:	f8c8 2000 	strlt.w	r2, [r8]
 801067a:	4baf      	ldr	r3, [pc, #700]	; (8010938 <_dtoa_r+0x320>)
 801067c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010680:	ea33 0308 	bics.w	r3, r3, r8
 8010684:	d114      	bne.n	80106b0 <_dtoa_r+0x98>
 8010686:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010688:	f242 730f 	movw	r3, #9999	; 0x270f
 801068c:	6013      	str	r3, [r2, #0]
 801068e:	9b00      	ldr	r3, [sp, #0]
 8010690:	b923      	cbnz	r3, 801069c <_dtoa_r+0x84>
 8010692:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8010696:	2800      	cmp	r0, #0
 8010698:	f000 8542 	beq.w	8011120 <_dtoa_r+0xb08>
 801069c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801069e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801094c <_dtoa_r+0x334>
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	f000 8544 	beq.w	8011130 <_dtoa_r+0xb18>
 80106a8:	f10b 0303 	add.w	r3, fp, #3
 80106ac:	f000 bd3e 	b.w	801112c <_dtoa_r+0xb14>
 80106b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80106b4:	2200      	movs	r2, #0
 80106b6:	2300      	movs	r3, #0
 80106b8:	4630      	mov	r0, r6
 80106ba:	4639      	mov	r1, r7
 80106bc:	f7f8 f93c 	bl	8008938 <__aeabi_dcmpeq>
 80106c0:	4681      	mov	r9, r0
 80106c2:	b168      	cbz	r0, 80106e0 <_dtoa_r+0xc8>
 80106c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80106c6:	2301      	movs	r3, #1
 80106c8:	6013      	str	r3, [r2, #0]
 80106ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	f000 8524 	beq.w	801111a <_dtoa_r+0xb02>
 80106d2:	4b9a      	ldr	r3, [pc, #616]	; (801093c <_dtoa_r+0x324>)
 80106d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80106d6:	f103 3bff 	add.w	fp, r3, #4294967295
 80106da:	6013      	str	r3, [r2, #0]
 80106dc:	f000 bd28 	b.w	8011130 <_dtoa_r+0xb18>
 80106e0:	aa14      	add	r2, sp, #80	; 0x50
 80106e2:	a915      	add	r1, sp, #84	; 0x54
 80106e4:	ec47 6b10 	vmov	d0, r6, r7
 80106e8:	4620      	mov	r0, r4
 80106ea:	f001 f9d8 	bl	8011a9e <__d2b>
 80106ee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80106f2:	9004      	str	r0, [sp, #16]
 80106f4:	2d00      	cmp	r5, #0
 80106f6:	d07c      	beq.n	80107f2 <_dtoa_r+0x1da>
 80106f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80106fc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8010700:	46b2      	mov	sl, r6
 8010702:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8010706:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801070a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801070e:	2200      	movs	r2, #0
 8010710:	4b8b      	ldr	r3, [pc, #556]	; (8010940 <_dtoa_r+0x328>)
 8010712:	4650      	mov	r0, sl
 8010714:	4659      	mov	r1, fp
 8010716:	f7f7 fcef 	bl	80080f8 <__aeabi_dsub>
 801071a:	a381      	add	r3, pc, #516	; (adr r3, 8010920 <_dtoa_r+0x308>)
 801071c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010720:	f7f7 fea2 	bl	8008468 <__aeabi_dmul>
 8010724:	a380      	add	r3, pc, #512	; (adr r3, 8010928 <_dtoa_r+0x310>)
 8010726:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072a:	f7f7 fce7 	bl	80080fc <__adddf3>
 801072e:	4606      	mov	r6, r0
 8010730:	4628      	mov	r0, r5
 8010732:	460f      	mov	r7, r1
 8010734:	f7f7 fe2e 	bl	8008394 <__aeabi_i2d>
 8010738:	a37d      	add	r3, pc, #500	; (adr r3, 8010930 <_dtoa_r+0x318>)
 801073a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801073e:	f7f7 fe93 	bl	8008468 <__aeabi_dmul>
 8010742:	4602      	mov	r2, r0
 8010744:	460b      	mov	r3, r1
 8010746:	4630      	mov	r0, r6
 8010748:	4639      	mov	r1, r7
 801074a:	f7f7 fcd7 	bl	80080fc <__adddf3>
 801074e:	4606      	mov	r6, r0
 8010750:	460f      	mov	r7, r1
 8010752:	f7f8 f939 	bl	80089c8 <__aeabi_d2iz>
 8010756:	2200      	movs	r2, #0
 8010758:	4682      	mov	sl, r0
 801075a:	2300      	movs	r3, #0
 801075c:	4630      	mov	r0, r6
 801075e:	4639      	mov	r1, r7
 8010760:	f7f8 f8f4 	bl	800894c <__aeabi_dcmplt>
 8010764:	b148      	cbz	r0, 801077a <_dtoa_r+0x162>
 8010766:	4650      	mov	r0, sl
 8010768:	f7f7 fe14 	bl	8008394 <__aeabi_i2d>
 801076c:	4632      	mov	r2, r6
 801076e:	463b      	mov	r3, r7
 8010770:	f7f8 f8e2 	bl	8008938 <__aeabi_dcmpeq>
 8010774:	b908      	cbnz	r0, 801077a <_dtoa_r+0x162>
 8010776:	f10a 3aff 	add.w	sl, sl, #4294967295
 801077a:	f1ba 0f16 	cmp.w	sl, #22
 801077e:	d859      	bhi.n	8010834 <_dtoa_r+0x21c>
 8010780:	4970      	ldr	r1, [pc, #448]	; (8010944 <_dtoa_r+0x32c>)
 8010782:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8010786:	e9dd 2300 	ldrd	r2, r3, [sp]
 801078a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801078e:	f7f8 f8fb 	bl	8008988 <__aeabi_dcmpgt>
 8010792:	2800      	cmp	r0, #0
 8010794:	d050      	beq.n	8010838 <_dtoa_r+0x220>
 8010796:	f10a 3aff 	add.w	sl, sl, #4294967295
 801079a:	2300      	movs	r3, #0
 801079c:	930f      	str	r3, [sp, #60]	; 0x3c
 801079e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80107a0:	1b5d      	subs	r5, r3, r5
 80107a2:	f1b5 0801 	subs.w	r8, r5, #1
 80107a6:	bf49      	itett	mi
 80107a8:	f1c5 0301 	rsbmi	r3, r5, #1
 80107ac:	2300      	movpl	r3, #0
 80107ae:	9305      	strmi	r3, [sp, #20]
 80107b0:	f04f 0800 	movmi.w	r8, #0
 80107b4:	bf58      	it	pl
 80107b6:	9305      	strpl	r3, [sp, #20]
 80107b8:	f1ba 0f00 	cmp.w	sl, #0
 80107bc:	db3e      	blt.n	801083c <_dtoa_r+0x224>
 80107be:	2300      	movs	r3, #0
 80107c0:	44d0      	add	r8, sl
 80107c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80107c6:	9307      	str	r3, [sp, #28]
 80107c8:	9b06      	ldr	r3, [sp, #24]
 80107ca:	2b09      	cmp	r3, #9
 80107cc:	f200 8090 	bhi.w	80108f0 <_dtoa_r+0x2d8>
 80107d0:	2b05      	cmp	r3, #5
 80107d2:	bfc4      	itt	gt
 80107d4:	3b04      	subgt	r3, #4
 80107d6:	9306      	strgt	r3, [sp, #24]
 80107d8:	9b06      	ldr	r3, [sp, #24]
 80107da:	f1a3 0302 	sub.w	r3, r3, #2
 80107de:	bfcc      	ite	gt
 80107e0:	2500      	movgt	r5, #0
 80107e2:	2501      	movle	r5, #1
 80107e4:	2b03      	cmp	r3, #3
 80107e6:	f200 808f 	bhi.w	8010908 <_dtoa_r+0x2f0>
 80107ea:	e8df f003 	tbb	[pc, r3]
 80107ee:	7f7d      	.short	0x7f7d
 80107f0:	7131      	.short	0x7131
 80107f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80107f6:	441d      	add	r5, r3
 80107f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80107fc:	2820      	cmp	r0, #32
 80107fe:	dd13      	ble.n	8010828 <_dtoa_r+0x210>
 8010800:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8010804:	9b00      	ldr	r3, [sp, #0]
 8010806:	fa08 f800 	lsl.w	r8, r8, r0
 801080a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801080e:	fa23 f000 	lsr.w	r0, r3, r0
 8010812:	ea48 0000 	orr.w	r0, r8, r0
 8010816:	f7f7 fdad 	bl	8008374 <__aeabi_ui2d>
 801081a:	2301      	movs	r3, #1
 801081c:	4682      	mov	sl, r0
 801081e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8010822:	3d01      	subs	r5, #1
 8010824:	9313      	str	r3, [sp, #76]	; 0x4c
 8010826:	e772      	b.n	801070e <_dtoa_r+0xf6>
 8010828:	9b00      	ldr	r3, [sp, #0]
 801082a:	f1c0 0020 	rsb	r0, r0, #32
 801082e:	fa03 f000 	lsl.w	r0, r3, r0
 8010832:	e7f0      	b.n	8010816 <_dtoa_r+0x1fe>
 8010834:	2301      	movs	r3, #1
 8010836:	e7b1      	b.n	801079c <_dtoa_r+0x184>
 8010838:	900f      	str	r0, [sp, #60]	; 0x3c
 801083a:	e7b0      	b.n	801079e <_dtoa_r+0x186>
 801083c:	9b05      	ldr	r3, [sp, #20]
 801083e:	eba3 030a 	sub.w	r3, r3, sl
 8010842:	9305      	str	r3, [sp, #20]
 8010844:	f1ca 0300 	rsb	r3, sl, #0
 8010848:	9307      	str	r3, [sp, #28]
 801084a:	2300      	movs	r3, #0
 801084c:	930e      	str	r3, [sp, #56]	; 0x38
 801084e:	e7bb      	b.n	80107c8 <_dtoa_r+0x1b0>
 8010850:	2301      	movs	r3, #1
 8010852:	930a      	str	r3, [sp, #40]	; 0x28
 8010854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010856:	2b00      	cmp	r3, #0
 8010858:	dd59      	ble.n	801090e <_dtoa_r+0x2f6>
 801085a:	9302      	str	r3, [sp, #8]
 801085c:	4699      	mov	r9, r3
 801085e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010860:	2200      	movs	r2, #0
 8010862:	6072      	str	r2, [r6, #4]
 8010864:	2204      	movs	r2, #4
 8010866:	f102 0014 	add.w	r0, r2, #20
 801086a:	4298      	cmp	r0, r3
 801086c:	6871      	ldr	r1, [r6, #4]
 801086e:	d953      	bls.n	8010918 <_dtoa_r+0x300>
 8010870:	4620      	mov	r0, r4
 8010872:	f000 fe88 	bl	8011586 <_Balloc>
 8010876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010878:	6030      	str	r0, [r6, #0]
 801087a:	f1b9 0f0e 	cmp.w	r9, #14
 801087e:	f8d3 b000 	ldr.w	fp, [r3]
 8010882:	f200 80e6 	bhi.w	8010a52 <_dtoa_r+0x43a>
 8010886:	2d00      	cmp	r5, #0
 8010888:	f000 80e3 	beq.w	8010a52 <_dtoa_r+0x43a>
 801088c:	ed9d 7b00 	vldr	d7, [sp]
 8010890:	f1ba 0f00 	cmp.w	sl, #0
 8010894:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8010898:	dd74      	ble.n	8010984 <_dtoa_r+0x36c>
 801089a:	4a2a      	ldr	r2, [pc, #168]	; (8010944 <_dtoa_r+0x32c>)
 801089c:	f00a 030f 	and.w	r3, sl, #15
 80108a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80108a4:	ed93 7b00 	vldr	d7, [r3]
 80108a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80108ac:	06f0      	lsls	r0, r6, #27
 80108ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 80108b2:	d565      	bpl.n	8010980 <_dtoa_r+0x368>
 80108b4:	4b24      	ldr	r3, [pc, #144]	; (8010948 <_dtoa_r+0x330>)
 80108b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80108ba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108be:	f7f7 fefd 	bl	80086bc <__aeabi_ddiv>
 80108c2:	e9cd 0100 	strd	r0, r1, [sp]
 80108c6:	f006 060f 	and.w	r6, r6, #15
 80108ca:	2503      	movs	r5, #3
 80108cc:	4f1e      	ldr	r7, [pc, #120]	; (8010948 <_dtoa_r+0x330>)
 80108ce:	e04c      	b.n	801096a <_dtoa_r+0x352>
 80108d0:	2301      	movs	r3, #1
 80108d2:	930a      	str	r3, [sp, #40]	; 0x28
 80108d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108d6:	4453      	add	r3, sl
 80108d8:	f103 0901 	add.w	r9, r3, #1
 80108dc:	9302      	str	r3, [sp, #8]
 80108de:	464b      	mov	r3, r9
 80108e0:	2b01      	cmp	r3, #1
 80108e2:	bfb8      	it	lt
 80108e4:	2301      	movlt	r3, #1
 80108e6:	e7ba      	b.n	801085e <_dtoa_r+0x246>
 80108e8:	2300      	movs	r3, #0
 80108ea:	e7b2      	b.n	8010852 <_dtoa_r+0x23a>
 80108ec:	2300      	movs	r3, #0
 80108ee:	e7f0      	b.n	80108d2 <_dtoa_r+0x2ba>
 80108f0:	2501      	movs	r5, #1
 80108f2:	2300      	movs	r3, #0
 80108f4:	9306      	str	r3, [sp, #24]
 80108f6:	950a      	str	r5, [sp, #40]	; 0x28
 80108f8:	f04f 33ff 	mov.w	r3, #4294967295
 80108fc:	9302      	str	r3, [sp, #8]
 80108fe:	4699      	mov	r9, r3
 8010900:	2200      	movs	r2, #0
 8010902:	2312      	movs	r3, #18
 8010904:	920b      	str	r2, [sp, #44]	; 0x2c
 8010906:	e7aa      	b.n	801085e <_dtoa_r+0x246>
 8010908:	2301      	movs	r3, #1
 801090a:	930a      	str	r3, [sp, #40]	; 0x28
 801090c:	e7f4      	b.n	80108f8 <_dtoa_r+0x2e0>
 801090e:	2301      	movs	r3, #1
 8010910:	9302      	str	r3, [sp, #8]
 8010912:	4699      	mov	r9, r3
 8010914:	461a      	mov	r2, r3
 8010916:	e7f5      	b.n	8010904 <_dtoa_r+0x2ec>
 8010918:	3101      	adds	r1, #1
 801091a:	6071      	str	r1, [r6, #4]
 801091c:	0052      	lsls	r2, r2, #1
 801091e:	e7a2      	b.n	8010866 <_dtoa_r+0x24e>
 8010920:	636f4361 	.word	0x636f4361
 8010924:	3fd287a7 	.word	0x3fd287a7
 8010928:	8b60c8b3 	.word	0x8b60c8b3
 801092c:	3fc68a28 	.word	0x3fc68a28
 8010930:	509f79fb 	.word	0x509f79fb
 8010934:	3fd34413 	.word	0x3fd34413
 8010938:	7ff00000 	.word	0x7ff00000
 801093c:	080121b5 	.word	0x080121b5
 8010940:	3ff80000 	.word	0x3ff80000
 8010944:	08012270 	.word	0x08012270
 8010948:	08012248 	.word	0x08012248
 801094c:	080121e1 	.word	0x080121e1
 8010950:	07f1      	lsls	r1, r6, #31
 8010952:	d508      	bpl.n	8010966 <_dtoa_r+0x34e>
 8010954:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010958:	e9d7 2300 	ldrd	r2, r3, [r7]
 801095c:	f7f7 fd84 	bl	8008468 <__aeabi_dmul>
 8010960:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010964:	3501      	adds	r5, #1
 8010966:	1076      	asrs	r6, r6, #1
 8010968:	3708      	adds	r7, #8
 801096a:	2e00      	cmp	r6, #0
 801096c:	d1f0      	bne.n	8010950 <_dtoa_r+0x338>
 801096e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010972:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010976:	f7f7 fea1 	bl	80086bc <__aeabi_ddiv>
 801097a:	e9cd 0100 	strd	r0, r1, [sp]
 801097e:	e01a      	b.n	80109b6 <_dtoa_r+0x39e>
 8010980:	2502      	movs	r5, #2
 8010982:	e7a3      	b.n	80108cc <_dtoa_r+0x2b4>
 8010984:	f000 80a0 	beq.w	8010ac8 <_dtoa_r+0x4b0>
 8010988:	f1ca 0600 	rsb	r6, sl, #0
 801098c:	4b9f      	ldr	r3, [pc, #636]	; (8010c0c <_dtoa_r+0x5f4>)
 801098e:	4fa0      	ldr	r7, [pc, #640]	; (8010c10 <_dtoa_r+0x5f8>)
 8010990:	f006 020f 	and.w	r2, r6, #15
 8010994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801099c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80109a0:	f7f7 fd62 	bl	8008468 <__aeabi_dmul>
 80109a4:	e9cd 0100 	strd	r0, r1, [sp]
 80109a8:	1136      	asrs	r6, r6, #4
 80109aa:	2300      	movs	r3, #0
 80109ac:	2502      	movs	r5, #2
 80109ae:	2e00      	cmp	r6, #0
 80109b0:	d17f      	bne.n	8010ab2 <_dtoa_r+0x49a>
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d1e1      	bne.n	801097a <_dtoa_r+0x362>
 80109b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	f000 8087 	beq.w	8010acc <_dtoa_r+0x4b4>
 80109be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80109c2:	2200      	movs	r2, #0
 80109c4:	4b93      	ldr	r3, [pc, #588]	; (8010c14 <_dtoa_r+0x5fc>)
 80109c6:	4630      	mov	r0, r6
 80109c8:	4639      	mov	r1, r7
 80109ca:	f7f7 ffbf 	bl	800894c <__aeabi_dcmplt>
 80109ce:	2800      	cmp	r0, #0
 80109d0:	d07c      	beq.n	8010acc <_dtoa_r+0x4b4>
 80109d2:	f1b9 0f00 	cmp.w	r9, #0
 80109d6:	d079      	beq.n	8010acc <_dtoa_r+0x4b4>
 80109d8:	9b02      	ldr	r3, [sp, #8]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	dd35      	ble.n	8010a4a <_dtoa_r+0x432>
 80109de:	f10a 33ff 	add.w	r3, sl, #4294967295
 80109e2:	9308      	str	r3, [sp, #32]
 80109e4:	4639      	mov	r1, r7
 80109e6:	2200      	movs	r2, #0
 80109e8:	4b8b      	ldr	r3, [pc, #556]	; (8010c18 <_dtoa_r+0x600>)
 80109ea:	4630      	mov	r0, r6
 80109ec:	f7f7 fd3c 	bl	8008468 <__aeabi_dmul>
 80109f0:	e9cd 0100 	strd	r0, r1, [sp]
 80109f4:	9f02      	ldr	r7, [sp, #8]
 80109f6:	3501      	adds	r5, #1
 80109f8:	4628      	mov	r0, r5
 80109fa:	f7f7 fccb 	bl	8008394 <__aeabi_i2d>
 80109fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a02:	f7f7 fd31 	bl	8008468 <__aeabi_dmul>
 8010a06:	2200      	movs	r2, #0
 8010a08:	4b84      	ldr	r3, [pc, #528]	; (8010c1c <_dtoa_r+0x604>)
 8010a0a:	f7f7 fb77 	bl	80080fc <__adddf3>
 8010a0e:	4605      	mov	r5, r0
 8010a10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010a14:	2f00      	cmp	r7, #0
 8010a16:	d15d      	bne.n	8010ad4 <_dtoa_r+0x4bc>
 8010a18:	2200      	movs	r2, #0
 8010a1a:	4b81      	ldr	r3, [pc, #516]	; (8010c20 <_dtoa_r+0x608>)
 8010a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a20:	f7f7 fb6a 	bl	80080f8 <__aeabi_dsub>
 8010a24:	462a      	mov	r2, r5
 8010a26:	4633      	mov	r3, r6
 8010a28:	e9cd 0100 	strd	r0, r1, [sp]
 8010a2c:	f7f7 ffac 	bl	8008988 <__aeabi_dcmpgt>
 8010a30:	2800      	cmp	r0, #0
 8010a32:	f040 8288 	bne.w	8010f46 <_dtoa_r+0x92e>
 8010a36:	462a      	mov	r2, r5
 8010a38:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010a3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a40:	f7f7 ff84 	bl	800894c <__aeabi_dcmplt>
 8010a44:	2800      	cmp	r0, #0
 8010a46:	f040 827c 	bne.w	8010f42 <_dtoa_r+0x92a>
 8010a4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010a4e:	e9cd 2300 	strd	r2, r3, [sp]
 8010a52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	f2c0 8150 	blt.w	8010cfa <_dtoa_r+0x6e2>
 8010a5a:	f1ba 0f0e 	cmp.w	sl, #14
 8010a5e:	f300 814c 	bgt.w	8010cfa <_dtoa_r+0x6e2>
 8010a62:	4b6a      	ldr	r3, [pc, #424]	; (8010c0c <_dtoa_r+0x5f4>)
 8010a64:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010a68:	ed93 7b00 	vldr	d7, [r3]
 8010a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010a74:	f280 80d8 	bge.w	8010c28 <_dtoa_r+0x610>
 8010a78:	f1b9 0f00 	cmp.w	r9, #0
 8010a7c:	f300 80d4 	bgt.w	8010c28 <_dtoa_r+0x610>
 8010a80:	f040 825e 	bne.w	8010f40 <_dtoa_r+0x928>
 8010a84:	2200      	movs	r2, #0
 8010a86:	4b66      	ldr	r3, [pc, #408]	; (8010c20 <_dtoa_r+0x608>)
 8010a88:	ec51 0b17 	vmov	r0, r1, d7
 8010a8c:	f7f7 fcec 	bl	8008468 <__aeabi_dmul>
 8010a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a94:	f7f7 ff6e 	bl	8008974 <__aeabi_dcmpge>
 8010a98:	464f      	mov	r7, r9
 8010a9a:	464e      	mov	r6, r9
 8010a9c:	2800      	cmp	r0, #0
 8010a9e:	f040 8234 	bne.w	8010f0a <_dtoa_r+0x8f2>
 8010aa2:	2331      	movs	r3, #49	; 0x31
 8010aa4:	f10b 0501 	add.w	r5, fp, #1
 8010aa8:	f88b 3000 	strb.w	r3, [fp]
 8010aac:	f10a 0a01 	add.w	sl, sl, #1
 8010ab0:	e22f      	b.n	8010f12 <_dtoa_r+0x8fa>
 8010ab2:	07f2      	lsls	r2, r6, #31
 8010ab4:	d505      	bpl.n	8010ac2 <_dtoa_r+0x4aa>
 8010ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010aba:	f7f7 fcd5 	bl	8008468 <__aeabi_dmul>
 8010abe:	3501      	adds	r5, #1
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	1076      	asrs	r6, r6, #1
 8010ac4:	3708      	adds	r7, #8
 8010ac6:	e772      	b.n	80109ae <_dtoa_r+0x396>
 8010ac8:	2502      	movs	r5, #2
 8010aca:	e774      	b.n	80109b6 <_dtoa_r+0x39e>
 8010acc:	f8cd a020 	str.w	sl, [sp, #32]
 8010ad0:	464f      	mov	r7, r9
 8010ad2:	e791      	b.n	80109f8 <_dtoa_r+0x3e0>
 8010ad4:	4b4d      	ldr	r3, [pc, #308]	; (8010c0c <_dtoa_r+0x5f4>)
 8010ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010ada:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8010ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d047      	beq.n	8010b74 <_dtoa_r+0x55c>
 8010ae4:	4602      	mov	r2, r0
 8010ae6:	460b      	mov	r3, r1
 8010ae8:	2000      	movs	r0, #0
 8010aea:	494e      	ldr	r1, [pc, #312]	; (8010c24 <_dtoa_r+0x60c>)
 8010aec:	f7f7 fde6 	bl	80086bc <__aeabi_ddiv>
 8010af0:	462a      	mov	r2, r5
 8010af2:	4633      	mov	r3, r6
 8010af4:	f7f7 fb00 	bl	80080f8 <__aeabi_dsub>
 8010af8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010afc:	465d      	mov	r5, fp
 8010afe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b02:	f7f7 ff61 	bl	80089c8 <__aeabi_d2iz>
 8010b06:	4606      	mov	r6, r0
 8010b08:	f7f7 fc44 	bl	8008394 <__aeabi_i2d>
 8010b0c:	4602      	mov	r2, r0
 8010b0e:	460b      	mov	r3, r1
 8010b10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b14:	f7f7 faf0 	bl	80080f8 <__aeabi_dsub>
 8010b18:	3630      	adds	r6, #48	; 0x30
 8010b1a:	f805 6b01 	strb.w	r6, [r5], #1
 8010b1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010b22:	e9cd 0100 	strd	r0, r1, [sp]
 8010b26:	f7f7 ff11 	bl	800894c <__aeabi_dcmplt>
 8010b2a:	2800      	cmp	r0, #0
 8010b2c:	d163      	bne.n	8010bf6 <_dtoa_r+0x5de>
 8010b2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010b32:	2000      	movs	r0, #0
 8010b34:	4937      	ldr	r1, [pc, #220]	; (8010c14 <_dtoa_r+0x5fc>)
 8010b36:	f7f7 fadf 	bl	80080f8 <__aeabi_dsub>
 8010b3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010b3e:	f7f7 ff05 	bl	800894c <__aeabi_dcmplt>
 8010b42:	2800      	cmp	r0, #0
 8010b44:	f040 80b7 	bne.w	8010cb6 <_dtoa_r+0x69e>
 8010b48:	eba5 030b 	sub.w	r3, r5, fp
 8010b4c:	429f      	cmp	r7, r3
 8010b4e:	f77f af7c 	ble.w	8010a4a <_dtoa_r+0x432>
 8010b52:	2200      	movs	r2, #0
 8010b54:	4b30      	ldr	r3, [pc, #192]	; (8010c18 <_dtoa_r+0x600>)
 8010b56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010b5a:	f7f7 fc85 	bl	8008468 <__aeabi_dmul>
 8010b5e:	2200      	movs	r2, #0
 8010b60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010b64:	4b2c      	ldr	r3, [pc, #176]	; (8010c18 <_dtoa_r+0x600>)
 8010b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b6a:	f7f7 fc7d 	bl	8008468 <__aeabi_dmul>
 8010b6e:	e9cd 0100 	strd	r0, r1, [sp]
 8010b72:	e7c4      	b.n	8010afe <_dtoa_r+0x4e6>
 8010b74:	462a      	mov	r2, r5
 8010b76:	4633      	mov	r3, r6
 8010b78:	f7f7 fc76 	bl	8008468 <__aeabi_dmul>
 8010b7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010b80:	eb0b 0507 	add.w	r5, fp, r7
 8010b84:	465e      	mov	r6, fp
 8010b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b8a:	f7f7 ff1d 	bl	80089c8 <__aeabi_d2iz>
 8010b8e:	4607      	mov	r7, r0
 8010b90:	f7f7 fc00 	bl	8008394 <__aeabi_i2d>
 8010b94:	3730      	adds	r7, #48	; 0x30
 8010b96:	4602      	mov	r2, r0
 8010b98:	460b      	mov	r3, r1
 8010b9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b9e:	f7f7 faab 	bl	80080f8 <__aeabi_dsub>
 8010ba2:	f806 7b01 	strb.w	r7, [r6], #1
 8010ba6:	42ae      	cmp	r6, r5
 8010ba8:	e9cd 0100 	strd	r0, r1, [sp]
 8010bac:	f04f 0200 	mov.w	r2, #0
 8010bb0:	d126      	bne.n	8010c00 <_dtoa_r+0x5e8>
 8010bb2:	4b1c      	ldr	r3, [pc, #112]	; (8010c24 <_dtoa_r+0x60c>)
 8010bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010bb8:	f7f7 faa0 	bl	80080fc <__adddf3>
 8010bbc:	4602      	mov	r2, r0
 8010bbe:	460b      	mov	r3, r1
 8010bc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010bc4:	f7f7 fee0 	bl	8008988 <__aeabi_dcmpgt>
 8010bc8:	2800      	cmp	r0, #0
 8010bca:	d174      	bne.n	8010cb6 <_dtoa_r+0x69e>
 8010bcc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010bd0:	2000      	movs	r0, #0
 8010bd2:	4914      	ldr	r1, [pc, #80]	; (8010c24 <_dtoa_r+0x60c>)
 8010bd4:	f7f7 fa90 	bl	80080f8 <__aeabi_dsub>
 8010bd8:	4602      	mov	r2, r0
 8010bda:	460b      	mov	r3, r1
 8010bdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010be0:	f7f7 feb4 	bl	800894c <__aeabi_dcmplt>
 8010be4:	2800      	cmp	r0, #0
 8010be6:	f43f af30 	beq.w	8010a4a <_dtoa_r+0x432>
 8010bea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010bee:	2b30      	cmp	r3, #48	; 0x30
 8010bf0:	f105 32ff 	add.w	r2, r5, #4294967295
 8010bf4:	d002      	beq.n	8010bfc <_dtoa_r+0x5e4>
 8010bf6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010bfa:	e04a      	b.n	8010c92 <_dtoa_r+0x67a>
 8010bfc:	4615      	mov	r5, r2
 8010bfe:	e7f4      	b.n	8010bea <_dtoa_r+0x5d2>
 8010c00:	4b05      	ldr	r3, [pc, #20]	; (8010c18 <_dtoa_r+0x600>)
 8010c02:	f7f7 fc31 	bl	8008468 <__aeabi_dmul>
 8010c06:	e9cd 0100 	strd	r0, r1, [sp]
 8010c0a:	e7bc      	b.n	8010b86 <_dtoa_r+0x56e>
 8010c0c:	08012270 	.word	0x08012270
 8010c10:	08012248 	.word	0x08012248
 8010c14:	3ff00000 	.word	0x3ff00000
 8010c18:	40240000 	.word	0x40240000
 8010c1c:	401c0000 	.word	0x401c0000
 8010c20:	40140000 	.word	0x40140000
 8010c24:	3fe00000 	.word	0x3fe00000
 8010c28:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010c2c:	465d      	mov	r5, fp
 8010c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c32:	4630      	mov	r0, r6
 8010c34:	4639      	mov	r1, r7
 8010c36:	f7f7 fd41 	bl	80086bc <__aeabi_ddiv>
 8010c3a:	f7f7 fec5 	bl	80089c8 <__aeabi_d2iz>
 8010c3e:	4680      	mov	r8, r0
 8010c40:	f7f7 fba8 	bl	8008394 <__aeabi_i2d>
 8010c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c48:	f7f7 fc0e 	bl	8008468 <__aeabi_dmul>
 8010c4c:	4602      	mov	r2, r0
 8010c4e:	460b      	mov	r3, r1
 8010c50:	4630      	mov	r0, r6
 8010c52:	4639      	mov	r1, r7
 8010c54:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010c58:	f7f7 fa4e 	bl	80080f8 <__aeabi_dsub>
 8010c5c:	f805 6b01 	strb.w	r6, [r5], #1
 8010c60:	eba5 060b 	sub.w	r6, r5, fp
 8010c64:	45b1      	cmp	r9, r6
 8010c66:	4602      	mov	r2, r0
 8010c68:	460b      	mov	r3, r1
 8010c6a:	d139      	bne.n	8010ce0 <_dtoa_r+0x6c8>
 8010c6c:	f7f7 fa46 	bl	80080fc <__adddf3>
 8010c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c74:	4606      	mov	r6, r0
 8010c76:	460f      	mov	r7, r1
 8010c78:	f7f7 fe86 	bl	8008988 <__aeabi_dcmpgt>
 8010c7c:	b9c8      	cbnz	r0, 8010cb2 <_dtoa_r+0x69a>
 8010c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c82:	4630      	mov	r0, r6
 8010c84:	4639      	mov	r1, r7
 8010c86:	f7f7 fe57 	bl	8008938 <__aeabi_dcmpeq>
 8010c8a:	b110      	cbz	r0, 8010c92 <_dtoa_r+0x67a>
 8010c8c:	f018 0f01 	tst.w	r8, #1
 8010c90:	d10f      	bne.n	8010cb2 <_dtoa_r+0x69a>
 8010c92:	9904      	ldr	r1, [sp, #16]
 8010c94:	4620      	mov	r0, r4
 8010c96:	f000 fcaa 	bl	80115ee <_Bfree>
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010c9e:	702b      	strb	r3, [r5, #0]
 8010ca0:	f10a 0301 	add.w	r3, sl, #1
 8010ca4:	6013      	str	r3, [r2, #0]
 8010ca6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	f000 8241 	beq.w	8011130 <_dtoa_r+0xb18>
 8010cae:	601d      	str	r5, [r3, #0]
 8010cb0:	e23e      	b.n	8011130 <_dtoa_r+0xb18>
 8010cb2:	f8cd a020 	str.w	sl, [sp, #32]
 8010cb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010cba:	2a39      	cmp	r2, #57	; 0x39
 8010cbc:	f105 33ff 	add.w	r3, r5, #4294967295
 8010cc0:	d108      	bne.n	8010cd4 <_dtoa_r+0x6bc>
 8010cc2:	459b      	cmp	fp, r3
 8010cc4:	d10a      	bne.n	8010cdc <_dtoa_r+0x6c4>
 8010cc6:	9b08      	ldr	r3, [sp, #32]
 8010cc8:	3301      	adds	r3, #1
 8010cca:	9308      	str	r3, [sp, #32]
 8010ccc:	2330      	movs	r3, #48	; 0x30
 8010cce:	f88b 3000 	strb.w	r3, [fp]
 8010cd2:	465b      	mov	r3, fp
 8010cd4:	781a      	ldrb	r2, [r3, #0]
 8010cd6:	3201      	adds	r2, #1
 8010cd8:	701a      	strb	r2, [r3, #0]
 8010cda:	e78c      	b.n	8010bf6 <_dtoa_r+0x5de>
 8010cdc:	461d      	mov	r5, r3
 8010cde:	e7ea      	b.n	8010cb6 <_dtoa_r+0x69e>
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	4b9b      	ldr	r3, [pc, #620]	; (8010f50 <_dtoa_r+0x938>)
 8010ce4:	f7f7 fbc0 	bl	8008468 <__aeabi_dmul>
 8010ce8:	2200      	movs	r2, #0
 8010cea:	2300      	movs	r3, #0
 8010cec:	4606      	mov	r6, r0
 8010cee:	460f      	mov	r7, r1
 8010cf0:	f7f7 fe22 	bl	8008938 <__aeabi_dcmpeq>
 8010cf4:	2800      	cmp	r0, #0
 8010cf6:	d09a      	beq.n	8010c2e <_dtoa_r+0x616>
 8010cf8:	e7cb      	b.n	8010c92 <_dtoa_r+0x67a>
 8010cfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010cfc:	2a00      	cmp	r2, #0
 8010cfe:	f000 808b 	beq.w	8010e18 <_dtoa_r+0x800>
 8010d02:	9a06      	ldr	r2, [sp, #24]
 8010d04:	2a01      	cmp	r2, #1
 8010d06:	dc6e      	bgt.n	8010de6 <_dtoa_r+0x7ce>
 8010d08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010d0a:	2a00      	cmp	r2, #0
 8010d0c:	d067      	beq.n	8010dde <_dtoa_r+0x7c6>
 8010d0e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010d12:	9f07      	ldr	r7, [sp, #28]
 8010d14:	9d05      	ldr	r5, [sp, #20]
 8010d16:	9a05      	ldr	r2, [sp, #20]
 8010d18:	2101      	movs	r1, #1
 8010d1a:	441a      	add	r2, r3
 8010d1c:	4620      	mov	r0, r4
 8010d1e:	9205      	str	r2, [sp, #20]
 8010d20:	4498      	add	r8, r3
 8010d22:	f000 fd04 	bl	801172e <__i2b>
 8010d26:	4606      	mov	r6, r0
 8010d28:	2d00      	cmp	r5, #0
 8010d2a:	dd0c      	ble.n	8010d46 <_dtoa_r+0x72e>
 8010d2c:	f1b8 0f00 	cmp.w	r8, #0
 8010d30:	dd09      	ble.n	8010d46 <_dtoa_r+0x72e>
 8010d32:	4545      	cmp	r5, r8
 8010d34:	9a05      	ldr	r2, [sp, #20]
 8010d36:	462b      	mov	r3, r5
 8010d38:	bfa8      	it	ge
 8010d3a:	4643      	movge	r3, r8
 8010d3c:	1ad2      	subs	r2, r2, r3
 8010d3e:	9205      	str	r2, [sp, #20]
 8010d40:	1aed      	subs	r5, r5, r3
 8010d42:	eba8 0803 	sub.w	r8, r8, r3
 8010d46:	9b07      	ldr	r3, [sp, #28]
 8010d48:	b1eb      	cbz	r3, 8010d86 <_dtoa_r+0x76e>
 8010d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d067      	beq.n	8010e20 <_dtoa_r+0x808>
 8010d50:	b18f      	cbz	r7, 8010d76 <_dtoa_r+0x75e>
 8010d52:	4631      	mov	r1, r6
 8010d54:	463a      	mov	r2, r7
 8010d56:	4620      	mov	r0, r4
 8010d58:	f000 fd88 	bl	801186c <__pow5mult>
 8010d5c:	9a04      	ldr	r2, [sp, #16]
 8010d5e:	4601      	mov	r1, r0
 8010d60:	4606      	mov	r6, r0
 8010d62:	4620      	mov	r0, r4
 8010d64:	f000 fcec 	bl	8011740 <__multiply>
 8010d68:	9904      	ldr	r1, [sp, #16]
 8010d6a:	9008      	str	r0, [sp, #32]
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	f000 fc3e 	bl	80115ee <_Bfree>
 8010d72:	9b08      	ldr	r3, [sp, #32]
 8010d74:	9304      	str	r3, [sp, #16]
 8010d76:	9b07      	ldr	r3, [sp, #28]
 8010d78:	1bda      	subs	r2, r3, r7
 8010d7a:	d004      	beq.n	8010d86 <_dtoa_r+0x76e>
 8010d7c:	9904      	ldr	r1, [sp, #16]
 8010d7e:	4620      	mov	r0, r4
 8010d80:	f000 fd74 	bl	801186c <__pow5mult>
 8010d84:	9004      	str	r0, [sp, #16]
 8010d86:	2101      	movs	r1, #1
 8010d88:	4620      	mov	r0, r4
 8010d8a:	f000 fcd0 	bl	801172e <__i2b>
 8010d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010d90:	4607      	mov	r7, r0
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	f000 81d0 	beq.w	8011138 <_dtoa_r+0xb20>
 8010d98:	461a      	mov	r2, r3
 8010d9a:	4601      	mov	r1, r0
 8010d9c:	4620      	mov	r0, r4
 8010d9e:	f000 fd65 	bl	801186c <__pow5mult>
 8010da2:	9b06      	ldr	r3, [sp, #24]
 8010da4:	2b01      	cmp	r3, #1
 8010da6:	4607      	mov	r7, r0
 8010da8:	dc40      	bgt.n	8010e2c <_dtoa_r+0x814>
 8010daa:	9b00      	ldr	r3, [sp, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d139      	bne.n	8010e24 <_dtoa_r+0x80c>
 8010db0:	9b01      	ldr	r3, [sp, #4]
 8010db2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d136      	bne.n	8010e28 <_dtoa_r+0x810>
 8010dba:	9b01      	ldr	r3, [sp, #4]
 8010dbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010dc0:	0d1b      	lsrs	r3, r3, #20
 8010dc2:	051b      	lsls	r3, r3, #20
 8010dc4:	b12b      	cbz	r3, 8010dd2 <_dtoa_r+0x7ba>
 8010dc6:	9b05      	ldr	r3, [sp, #20]
 8010dc8:	3301      	adds	r3, #1
 8010dca:	9305      	str	r3, [sp, #20]
 8010dcc:	f108 0801 	add.w	r8, r8, #1
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	9307      	str	r3, [sp, #28]
 8010dd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d12a      	bne.n	8010e30 <_dtoa_r+0x818>
 8010dda:	2001      	movs	r0, #1
 8010ddc:	e030      	b.n	8010e40 <_dtoa_r+0x828>
 8010dde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010de0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010de4:	e795      	b.n	8010d12 <_dtoa_r+0x6fa>
 8010de6:	9b07      	ldr	r3, [sp, #28]
 8010de8:	f109 37ff 	add.w	r7, r9, #4294967295
 8010dec:	42bb      	cmp	r3, r7
 8010dee:	bfbf      	itttt	lt
 8010df0:	9b07      	ldrlt	r3, [sp, #28]
 8010df2:	9707      	strlt	r7, [sp, #28]
 8010df4:	1afa      	sublt	r2, r7, r3
 8010df6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010df8:	bfbb      	ittet	lt
 8010dfa:	189b      	addlt	r3, r3, r2
 8010dfc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010dfe:	1bdf      	subge	r7, r3, r7
 8010e00:	2700      	movlt	r7, #0
 8010e02:	f1b9 0f00 	cmp.w	r9, #0
 8010e06:	bfb5      	itete	lt
 8010e08:	9b05      	ldrlt	r3, [sp, #20]
 8010e0a:	9d05      	ldrge	r5, [sp, #20]
 8010e0c:	eba3 0509 	sublt.w	r5, r3, r9
 8010e10:	464b      	movge	r3, r9
 8010e12:	bfb8      	it	lt
 8010e14:	2300      	movlt	r3, #0
 8010e16:	e77e      	b.n	8010d16 <_dtoa_r+0x6fe>
 8010e18:	9f07      	ldr	r7, [sp, #28]
 8010e1a:	9d05      	ldr	r5, [sp, #20]
 8010e1c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010e1e:	e783      	b.n	8010d28 <_dtoa_r+0x710>
 8010e20:	9a07      	ldr	r2, [sp, #28]
 8010e22:	e7ab      	b.n	8010d7c <_dtoa_r+0x764>
 8010e24:	2300      	movs	r3, #0
 8010e26:	e7d4      	b.n	8010dd2 <_dtoa_r+0x7ba>
 8010e28:	9b00      	ldr	r3, [sp, #0]
 8010e2a:	e7d2      	b.n	8010dd2 <_dtoa_r+0x7ba>
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	9307      	str	r3, [sp, #28]
 8010e30:	693b      	ldr	r3, [r7, #16]
 8010e32:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010e36:	6918      	ldr	r0, [r3, #16]
 8010e38:	f000 fc2b 	bl	8011692 <__hi0bits>
 8010e3c:	f1c0 0020 	rsb	r0, r0, #32
 8010e40:	4440      	add	r0, r8
 8010e42:	f010 001f 	ands.w	r0, r0, #31
 8010e46:	d047      	beq.n	8010ed8 <_dtoa_r+0x8c0>
 8010e48:	f1c0 0320 	rsb	r3, r0, #32
 8010e4c:	2b04      	cmp	r3, #4
 8010e4e:	dd3b      	ble.n	8010ec8 <_dtoa_r+0x8b0>
 8010e50:	9b05      	ldr	r3, [sp, #20]
 8010e52:	f1c0 001c 	rsb	r0, r0, #28
 8010e56:	4403      	add	r3, r0
 8010e58:	9305      	str	r3, [sp, #20]
 8010e5a:	4405      	add	r5, r0
 8010e5c:	4480      	add	r8, r0
 8010e5e:	9b05      	ldr	r3, [sp, #20]
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	dd05      	ble.n	8010e70 <_dtoa_r+0x858>
 8010e64:	461a      	mov	r2, r3
 8010e66:	9904      	ldr	r1, [sp, #16]
 8010e68:	4620      	mov	r0, r4
 8010e6a:	f000 fd4d 	bl	8011908 <__lshift>
 8010e6e:	9004      	str	r0, [sp, #16]
 8010e70:	f1b8 0f00 	cmp.w	r8, #0
 8010e74:	dd05      	ble.n	8010e82 <_dtoa_r+0x86a>
 8010e76:	4639      	mov	r1, r7
 8010e78:	4642      	mov	r2, r8
 8010e7a:	4620      	mov	r0, r4
 8010e7c:	f000 fd44 	bl	8011908 <__lshift>
 8010e80:	4607      	mov	r7, r0
 8010e82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010e84:	b353      	cbz	r3, 8010edc <_dtoa_r+0x8c4>
 8010e86:	4639      	mov	r1, r7
 8010e88:	9804      	ldr	r0, [sp, #16]
 8010e8a:	f000 fd91 	bl	80119b0 <__mcmp>
 8010e8e:	2800      	cmp	r0, #0
 8010e90:	da24      	bge.n	8010edc <_dtoa_r+0x8c4>
 8010e92:	2300      	movs	r3, #0
 8010e94:	220a      	movs	r2, #10
 8010e96:	9904      	ldr	r1, [sp, #16]
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f000 fbbf 	bl	801161c <__multadd>
 8010e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ea0:	9004      	str	r0, [sp, #16]
 8010ea2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f000 814d 	beq.w	8011146 <_dtoa_r+0xb2e>
 8010eac:	2300      	movs	r3, #0
 8010eae:	4631      	mov	r1, r6
 8010eb0:	220a      	movs	r2, #10
 8010eb2:	4620      	mov	r0, r4
 8010eb4:	f000 fbb2 	bl	801161c <__multadd>
 8010eb8:	9b02      	ldr	r3, [sp, #8]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	4606      	mov	r6, r0
 8010ebe:	dc4f      	bgt.n	8010f60 <_dtoa_r+0x948>
 8010ec0:	9b06      	ldr	r3, [sp, #24]
 8010ec2:	2b02      	cmp	r3, #2
 8010ec4:	dd4c      	ble.n	8010f60 <_dtoa_r+0x948>
 8010ec6:	e011      	b.n	8010eec <_dtoa_r+0x8d4>
 8010ec8:	d0c9      	beq.n	8010e5e <_dtoa_r+0x846>
 8010eca:	9a05      	ldr	r2, [sp, #20]
 8010ecc:	331c      	adds	r3, #28
 8010ece:	441a      	add	r2, r3
 8010ed0:	9205      	str	r2, [sp, #20]
 8010ed2:	441d      	add	r5, r3
 8010ed4:	4498      	add	r8, r3
 8010ed6:	e7c2      	b.n	8010e5e <_dtoa_r+0x846>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	e7f6      	b.n	8010eca <_dtoa_r+0x8b2>
 8010edc:	f1b9 0f00 	cmp.w	r9, #0
 8010ee0:	dc38      	bgt.n	8010f54 <_dtoa_r+0x93c>
 8010ee2:	9b06      	ldr	r3, [sp, #24]
 8010ee4:	2b02      	cmp	r3, #2
 8010ee6:	dd35      	ble.n	8010f54 <_dtoa_r+0x93c>
 8010ee8:	f8cd 9008 	str.w	r9, [sp, #8]
 8010eec:	9b02      	ldr	r3, [sp, #8]
 8010eee:	b963      	cbnz	r3, 8010f0a <_dtoa_r+0x8f2>
 8010ef0:	4639      	mov	r1, r7
 8010ef2:	2205      	movs	r2, #5
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	f000 fb91 	bl	801161c <__multadd>
 8010efa:	4601      	mov	r1, r0
 8010efc:	4607      	mov	r7, r0
 8010efe:	9804      	ldr	r0, [sp, #16]
 8010f00:	f000 fd56 	bl	80119b0 <__mcmp>
 8010f04:	2800      	cmp	r0, #0
 8010f06:	f73f adcc 	bgt.w	8010aa2 <_dtoa_r+0x48a>
 8010f0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f0c:	465d      	mov	r5, fp
 8010f0e:	ea6f 0a03 	mvn.w	sl, r3
 8010f12:	f04f 0900 	mov.w	r9, #0
 8010f16:	4639      	mov	r1, r7
 8010f18:	4620      	mov	r0, r4
 8010f1a:	f000 fb68 	bl	80115ee <_Bfree>
 8010f1e:	2e00      	cmp	r6, #0
 8010f20:	f43f aeb7 	beq.w	8010c92 <_dtoa_r+0x67a>
 8010f24:	f1b9 0f00 	cmp.w	r9, #0
 8010f28:	d005      	beq.n	8010f36 <_dtoa_r+0x91e>
 8010f2a:	45b1      	cmp	r9, r6
 8010f2c:	d003      	beq.n	8010f36 <_dtoa_r+0x91e>
 8010f2e:	4649      	mov	r1, r9
 8010f30:	4620      	mov	r0, r4
 8010f32:	f000 fb5c 	bl	80115ee <_Bfree>
 8010f36:	4631      	mov	r1, r6
 8010f38:	4620      	mov	r0, r4
 8010f3a:	f000 fb58 	bl	80115ee <_Bfree>
 8010f3e:	e6a8      	b.n	8010c92 <_dtoa_r+0x67a>
 8010f40:	2700      	movs	r7, #0
 8010f42:	463e      	mov	r6, r7
 8010f44:	e7e1      	b.n	8010f0a <_dtoa_r+0x8f2>
 8010f46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010f4a:	463e      	mov	r6, r7
 8010f4c:	e5a9      	b.n	8010aa2 <_dtoa_r+0x48a>
 8010f4e:	bf00      	nop
 8010f50:	40240000 	.word	0x40240000
 8010f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f56:	f8cd 9008 	str.w	r9, [sp, #8]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f000 80fa 	beq.w	8011154 <_dtoa_r+0xb3c>
 8010f60:	2d00      	cmp	r5, #0
 8010f62:	dd05      	ble.n	8010f70 <_dtoa_r+0x958>
 8010f64:	4631      	mov	r1, r6
 8010f66:	462a      	mov	r2, r5
 8010f68:	4620      	mov	r0, r4
 8010f6a:	f000 fccd 	bl	8011908 <__lshift>
 8010f6e:	4606      	mov	r6, r0
 8010f70:	9b07      	ldr	r3, [sp, #28]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d04c      	beq.n	8011010 <_dtoa_r+0x9f8>
 8010f76:	6871      	ldr	r1, [r6, #4]
 8010f78:	4620      	mov	r0, r4
 8010f7a:	f000 fb04 	bl	8011586 <_Balloc>
 8010f7e:	6932      	ldr	r2, [r6, #16]
 8010f80:	3202      	adds	r2, #2
 8010f82:	4605      	mov	r5, r0
 8010f84:	0092      	lsls	r2, r2, #2
 8010f86:	f106 010c 	add.w	r1, r6, #12
 8010f8a:	300c      	adds	r0, #12
 8010f8c:	f000 faf0 	bl	8011570 <memcpy>
 8010f90:	2201      	movs	r2, #1
 8010f92:	4629      	mov	r1, r5
 8010f94:	4620      	mov	r0, r4
 8010f96:	f000 fcb7 	bl	8011908 <__lshift>
 8010f9a:	9b00      	ldr	r3, [sp, #0]
 8010f9c:	f8cd b014 	str.w	fp, [sp, #20]
 8010fa0:	f003 0301 	and.w	r3, r3, #1
 8010fa4:	46b1      	mov	r9, r6
 8010fa6:	9307      	str	r3, [sp, #28]
 8010fa8:	4606      	mov	r6, r0
 8010faa:	4639      	mov	r1, r7
 8010fac:	9804      	ldr	r0, [sp, #16]
 8010fae:	f7ff faa7 	bl	8010500 <quorem>
 8010fb2:	4649      	mov	r1, r9
 8010fb4:	4605      	mov	r5, r0
 8010fb6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010fba:	9804      	ldr	r0, [sp, #16]
 8010fbc:	f000 fcf8 	bl	80119b0 <__mcmp>
 8010fc0:	4632      	mov	r2, r6
 8010fc2:	9000      	str	r0, [sp, #0]
 8010fc4:	4639      	mov	r1, r7
 8010fc6:	4620      	mov	r0, r4
 8010fc8:	f000 fd0c 	bl	80119e4 <__mdiff>
 8010fcc:	68c3      	ldr	r3, [r0, #12]
 8010fce:	4602      	mov	r2, r0
 8010fd0:	bb03      	cbnz	r3, 8011014 <_dtoa_r+0x9fc>
 8010fd2:	4601      	mov	r1, r0
 8010fd4:	9008      	str	r0, [sp, #32]
 8010fd6:	9804      	ldr	r0, [sp, #16]
 8010fd8:	f000 fcea 	bl	80119b0 <__mcmp>
 8010fdc:	9a08      	ldr	r2, [sp, #32]
 8010fde:	4603      	mov	r3, r0
 8010fe0:	4611      	mov	r1, r2
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	9308      	str	r3, [sp, #32]
 8010fe6:	f000 fb02 	bl	80115ee <_Bfree>
 8010fea:	9b08      	ldr	r3, [sp, #32]
 8010fec:	b9a3      	cbnz	r3, 8011018 <_dtoa_r+0xa00>
 8010fee:	9a06      	ldr	r2, [sp, #24]
 8010ff0:	b992      	cbnz	r2, 8011018 <_dtoa_r+0xa00>
 8010ff2:	9a07      	ldr	r2, [sp, #28]
 8010ff4:	b982      	cbnz	r2, 8011018 <_dtoa_r+0xa00>
 8010ff6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010ffa:	d029      	beq.n	8011050 <_dtoa_r+0xa38>
 8010ffc:	9b00      	ldr	r3, [sp, #0]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	dd01      	ble.n	8011006 <_dtoa_r+0x9ee>
 8011002:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011006:	9b05      	ldr	r3, [sp, #20]
 8011008:	1c5d      	adds	r5, r3, #1
 801100a:	f883 8000 	strb.w	r8, [r3]
 801100e:	e782      	b.n	8010f16 <_dtoa_r+0x8fe>
 8011010:	4630      	mov	r0, r6
 8011012:	e7c2      	b.n	8010f9a <_dtoa_r+0x982>
 8011014:	2301      	movs	r3, #1
 8011016:	e7e3      	b.n	8010fe0 <_dtoa_r+0x9c8>
 8011018:	9a00      	ldr	r2, [sp, #0]
 801101a:	2a00      	cmp	r2, #0
 801101c:	db04      	blt.n	8011028 <_dtoa_r+0xa10>
 801101e:	d125      	bne.n	801106c <_dtoa_r+0xa54>
 8011020:	9a06      	ldr	r2, [sp, #24]
 8011022:	bb1a      	cbnz	r2, 801106c <_dtoa_r+0xa54>
 8011024:	9a07      	ldr	r2, [sp, #28]
 8011026:	bb0a      	cbnz	r2, 801106c <_dtoa_r+0xa54>
 8011028:	2b00      	cmp	r3, #0
 801102a:	ddec      	ble.n	8011006 <_dtoa_r+0x9ee>
 801102c:	2201      	movs	r2, #1
 801102e:	9904      	ldr	r1, [sp, #16]
 8011030:	4620      	mov	r0, r4
 8011032:	f000 fc69 	bl	8011908 <__lshift>
 8011036:	4639      	mov	r1, r7
 8011038:	9004      	str	r0, [sp, #16]
 801103a:	f000 fcb9 	bl	80119b0 <__mcmp>
 801103e:	2800      	cmp	r0, #0
 8011040:	dc03      	bgt.n	801104a <_dtoa_r+0xa32>
 8011042:	d1e0      	bne.n	8011006 <_dtoa_r+0x9ee>
 8011044:	f018 0f01 	tst.w	r8, #1
 8011048:	d0dd      	beq.n	8011006 <_dtoa_r+0x9ee>
 801104a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801104e:	d1d8      	bne.n	8011002 <_dtoa_r+0x9ea>
 8011050:	9b05      	ldr	r3, [sp, #20]
 8011052:	9a05      	ldr	r2, [sp, #20]
 8011054:	1c5d      	adds	r5, r3, #1
 8011056:	2339      	movs	r3, #57	; 0x39
 8011058:	7013      	strb	r3, [r2, #0]
 801105a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801105e:	2b39      	cmp	r3, #57	; 0x39
 8011060:	f105 32ff 	add.w	r2, r5, #4294967295
 8011064:	d04f      	beq.n	8011106 <_dtoa_r+0xaee>
 8011066:	3301      	adds	r3, #1
 8011068:	7013      	strb	r3, [r2, #0]
 801106a:	e754      	b.n	8010f16 <_dtoa_r+0x8fe>
 801106c:	9a05      	ldr	r2, [sp, #20]
 801106e:	2b00      	cmp	r3, #0
 8011070:	f102 0501 	add.w	r5, r2, #1
 8011074:	dd06      	ble.n	8011084 <_dtoa_r+0xa6c>
 8011076:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801107a:	d0e9      	beq.n	8011050 <_dtoa_r+0xa38>
 801107c:	f108 0801 	add.w	r8, r8, #1
 8011080:	9b05      	ldr	r3, [sp, #20]
 8011082:	e7c2      	b.n	801100a <_dtoa_r+0x9f2>
 8011084:	9a02      	ldr	r2, [sp, #8]
 8011086:	f805 8c01 	strb.w	r8, [r5, #-1]
 801108a:	eba5 030b 	sub.w	r3, r5, fp
 801108e:	4293      	cmp	r3, r2
 8011090:	d021      	beq.n	80110d6 <_dtoa_r+0xabe>
 8011092:	2300      	movs	r3, #0
 8011094:	220a      	movs	r2, #10
 8011096:	9904      	ldr	r1, [sp, #16]
 8011098:	4620      	mov	r0, r4
 801109a:	f000 fabf 	bl	801161c <__multadd>
 801109e:	45b1      	cmp	r9, r6
 80110a0:	9004      	str	r0, [sp, #16]
 80110a2:	f04f 0300 	mov.w	r3, #0
 80110a6:	f04f 020a 	mov.w	r2, #10
 80110aa:	4649      	mov	r1, r9
 80110ac:	4620      	mov	r0, r4
 80110ae:	d105      	bne.n	80110bc <_dtoa_r+0xaa4>
 80110b0:	f000 fab4 	bl	801161c <__multadd>
 80110b4:	4681      	mov	r9, r0
 80110b6:	4606      	mov	r6, r0
 80110b8:	9505      	str	r5, [sp, #20]
 80110ba:	e776      	b.n	8010faa <_dtoa_r+0x992>
 80110bc:	f000 faae 	bl	801161c <__multadd>
 80110c0:	4631      	mov	r1, r6
 80110c2:	4681      	mov	r9, r0
 80110c4:	2300      	movs	r3, #0
 80110c6:	220a      	movs	r2, #10
 80110c8:	4620      	mov	r0, r4
 80110ca:	f000 faa7 	bl	801161c <__multadd>
 80110ce:	4606      	mov	r6, r0
 80110d0:	e7f2      	b.n	80110b8 <_dtoa_r+0xaa0>
 80110d2:	f04f 0900 	mov.w	r9, #0
 80110d6:	2201      	movs	r2, #1
 80110d8:	9904      	ldr	r1, [sp, #16]
 80110da:	4620      	mov	r0, r4
 80110dc:	f000 fc14 	bl	8011908 <__lshift>
 80110e0:	4639      	mov	r1, r7
 80110e2:	9004      	str	r0, [sp, #16]
 80110e4:	f000 fc64 	bl	80119b0 <__mcmp>
 80110e8:	2800      	cmp	r0, #0
 80110ea:	dcb6      	bgt.n	801105a <_dtoa_r+0xa42>
 80110ec:	d102      	bne.n	80110f4 <_dtoa_r+0xadc>
 80110ee:	f018 0f01 	tst.w	r8, #1
 80110f2:	d1b2      	bne.n	801105a <_dtoa_r+0xa42>
 80110f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80110f8:	2b30      	cmp	r3, #48	; 0x30
 80110fa:	f105 32ff 	add.w	r2, r5, #4294967295
 80110fe:	f47f af0a 	bne.w	8010f16 <_dtoa_r+0x8fe>
 8011102:	4615      	mov	r5, r2
 8011104:	e7f6      	b.n	80110f4 <_dtoa_r+0xadc>
 8011106:	4593      	cmp	fp, r2
 8011108:	d105      	bne.n	8011116 <_dtoa_r+0xafe>
 801110a:	2331      	movs	r3, #49	; 0x31
 801110c:	f10a 0a01 	add.w	sl, sl, #1
 8011110:	f88b 3000 	strb.w	r3, [fp]
 8011114:	e6ff      	b.n	8010f16 <_dtoa_r+0x8fe>
 8011116:	4615      	mov	r5, r2
 8011118:	e79f      	b.n	801105a <_dtoa_r+0xa42>
 801111a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8011180 <_dtoa_r+0xb68>
 801111e:	e007      	b.n	8011130 <_dtoa_r+0xb18>
 8011120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011122:	f8df b060 	ldr.w	fp, [pc, #96]	; 8011184 <_dtoa_r+0xb6c>
 8011126:	b11b      	cbz	r3, 8011130 <_dtoa_r+0xb18>
 8011128:	f10b 0308 	add.w	r3, fp, #8
 801112c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801112e:	6013      	str	r3, [r2, #0]
 8011130:	4658      	mov	r0, fp
 8011132:	b017      	add	sp, #92	; 0x5c
 8011134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011138:	9b06      	ldr	r3, [sp, #24]
 801113a:	2b01      	cmp	r3, #1
 801113c:	f77f ae35 	ble.w	8010daa <_dtoa_r+0x792>
 8011140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011142:	9307      	str	r3, [sp, #28]
 8011144:	e649      	b.n	8010dda <_dtoa_r+0x7c2>
 8011146:	9b02      	ldr	r3, [sp, #8]
 8011148:	2b00      	cmp	r3, #0
 801114a:	dc03      	bgt.n	8011154 <_dtoa_r+0xb3c>
 801114c:	9b06      	ldr	r3, [sp, #24]
 801114e:	2b02      	cmp	r3, #2
 8011150:	f73f aecc 	bgt.w	8010eec <_dtoa_r+0x8d4>
 8011154:	465d      	mov	r5, fp
 8011156:	4639      	mov	r1, r7
 8011158:	9804      	ldr	r0, [sp, #16]
 801115a:	f7ff f9d1 	bl	8010500 <quorem>
 801115e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011162:	f805 8b01 	strb.w	r8, [r5], #1
 8011166:	9a02      	ldr	r2, [sp, #8]
 8011168:	eba5 030b 	sub.w	r3, r5, fp
 801116c:	429a      	cmp	r2, r3
 801116e:	ddb0      	ble.n	80110d2 <_dtoa_r+0xaba>
 8011170:	2300      	movs	r3, #0
 8011172:	220a      	movs	r2, #10
 8011174:	9904      	ldr	r1, [sp, #16]
 8011176:	4620      	mov	r0, r4
 8011178:	f000 fa50 	bl	801161c <__multadd>
 801117c:	9004      	str	r0, [sp, #16]
 801117e:	e7ea      	b.n	8011156 <_dtoa_r+0xb3e>
 8011180:	080121b4 	.word	0x080121b4
 8011184:	080121d8 	.word	0x080121d8

08011188 <__sflush_r>:
 8011188:	898a      	ldrh	r2, [r1, #12]
 801118a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801118e:	4605      	mov	r5, r0
 8011190:	0710      	lsls	r0, r2, #28
 8011192:	460c      	mov	r4, r1
 8011194:	d458      	bmi.n	8011248 <__sflush_r+0xc0>
 8011196:	684b      	ldr	r3, [r1, #4]
 8011198:	2b00      	cmp	r3, #0
 801119a:	dc05      	bgt.n	80111a8 <__sflush_r+0x20>
 801119c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801119e:	2b00      	cmp	r3, #0
 80111a0:	dc02      	bgt.n	80111a8 <__sflush_r+0x20>
 80111a2:	2000      	movs	r0, #0
 80111a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80111aa:	2e00      	cmp	r6, #0
 80111ac:	d0f9      	beq.n	80111a2 <__sflush_r+0x1a>
 80111ae:	2300      	movs	r3, #0
 80111b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80111b4:	682f      	ldr	r7, [r5, #0]
 80111b6:	6a21      	ldr	r1, [r4, #32]
 80111b8:	602b      	str	r3, [r5, #0]
 80111ba:	d032      	beq.n	8011222 <__sflush_r+0x9a>
 80111bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80111be:	89a3      	ldrh	r3, [r4, #12]
 80111c0:	075a      	lsls	r2, r3, #29
 80111c2:	d505      	bpl.n	80111d0 <__sflush_r+0x48>
 80111c4:	6863      	ldr	r3, [r4, #4]
 80111c6:	1ac0      	subs	r0, r0, r3
 80111c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80111ca:	b10b      	cbz	r3, 80111d0 <__sflush_r+0x48>
 80111cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80111ce:	1ac0      	subs	r0, r0, r3
 80111d0:	2300      	movs	r3, #0
 80111d2:	4602      	mov	r2, r0
 80111d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80111d6:	6a21      	ldr	r1, [r4, #32]
 80111d8:	4628      	mov	r0, r5
 80111da:	47b0      	blx	r6
 80111dc:	1c43      	adds	r3, r0, #1
 80111de:	89a3      	ldrh	r3, [r4, #12]
 80111e0:	d106      	bne.n	80111f0 <__sflush_r+0x68>
 80111e2:	6829      	ldr	r1, [r5, #0]
 80111e4:	291d      	cmp	r1, #29
 80111e6:	d848      	bhi.n	801127a <__sflush_r+0xf2>
 80111e8:	4a29      	ldr	r2, [pc, #164]	; (8011290 <__sflush_r+0x108>)
 80111ea:	40ca      	lsrs	r2, r1
 80111ec:	07d6      	lsls	r6, r2, #31
 80111ee:	d544      	bpl.n	801127a <__sflush_r+0xf2>
 80111f0:	2200      	movs	r2, #0
 80111f2:	6062      	str	r2, [r4, #4]
 80111f4:	04d9      	lsls	r1, r3, #19
 80111f6:	6922      	ldr	r2, [r4, #16]
 80111f8:	6022      	str	r2, [r4, #0]
 80111fa:	d504      	bpl.n	8011206 <__sflush_r+0x7e>
 80111fc:	1c42      	adds	r2, r0, #1
 80111fe:	d101      	bne.n	8011204 <__sflush_r+0x7c>
 8011200:	682b      	ldr	r3, [r5, #0]
 8011202:	b903      	cbnz	r3, 8011206 <__sflush_r+0x7e>
 8011204:	6560      	str	r0, [r4, #84]	; 0x54
 8011206:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011208:	602f      	str	r7, [r5, #0]
 801120a:	2900      	cmp	r1, #0
 801120c:	d0c9      	beq.n	80111a2 <__sflush_r+0x1a>
 801120e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011212:	4299      	cmp	r1, r3
 8011214:	d002      	beq.n	801121c <__sflush_r+0x94>
 8011216:	4628      	mov	r0, r5
 8011218:	f000 fc9e 	bl	8011b58 <_free_r>
 801121c:	2000      	movs	r0, #0
 801121e:	6360      	str	r0, [r4, #52]	; 0x34
 8011220:	e7c0      	b.n	80111a4 <__sflush_r+0x1c>
 8011222:	2301      	movs	r3, #1
 8011224:	4628      	mov	r0, r5
 8011226:	47b0      	blx	r6
 8011228:	1c41      	adds	r1, r0, #1
 801122a:	d1c8      	bne.n	80111be <__sflush_r+0x36>
 801122c:	682b      	ldr	r3, [r5, #0]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d0c5      	beq.n	80111be <__sflush_r+0x36>
 8011232:	2b1d      	cmp	r3, #29
 8011234:	d001      	beq.n	801123a <__sflush_r+0xb2>
 8011236:	2b16      	cmp	r3, #22
 8011238:	d101      	bne.n	801123e <__sflush_r+0xb6>
 801123a:	602f      	str	r7, [r5, #0]
 801123c:	e7b1      	b.n	80111a2 <__sflush_r+0x1a>
 801123e:	89a3      	ldrh	r3, [r4, #12]
 8011240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011244:	81a3      	strh	r3, [r4, #12]
 8011246:	e7ad      	b.n	80111a4 <__sflush_r+0x1c>
 8011248:	690f      	ldr	r7, [r1, #16]
 801124a:	2f00      	cmp	r7, #0
 801124c:	d0a9      	beq.n	80111a2 <__sflush_r+0x1a>
 801124e:	0793      	lsls	r3, r2, #30
 8011250:	680e      	ldr	r6, [r1, #0]
 8011252:	bf08      	it	eq
 8011254:	694b      	ldreq	r3, [r1, #20]
 8011256:	600f      	str	r7, [r1, #0]
 8011258:	bf18      	it	ne
 801125a:	2300      	movne	r3, #0
 801125c:	eba6 0807 	sub.w	r8, r6, r7
 8011260:	608b      	str	r3, [r1, #8]
 8011262:	f1b8 0f00 	cmp.w	r8, #0
 8011266:	dd9c      	ble.n	80111a2 <__sflush_r+0x1a>
 8011268:	4643      	mov	r3, r8
 801126a:	463a      	mov	r2, r7
 801126c:	6a21      	ldr	r1, [r4, #32]
 801126e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011270:	4628      	mov	r0, r5
 8011272:	47b0      	blx	r6
 8011274:	2800      	cmp	r0, #0
 8011276:	dc06      	bgt.n	8011286 <__sflush_r+0xfe>
 8011278:	89a3      	ldrh	r3, [r4, #12]
 801127a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801127e:	81a3      	strh	r3, [r4, #12]
 8011280:	f04f 30ff 	mov.w	r0, #4294967295
 8011284:	e78e      	b.n	80111a4 <__sflush_r+0x1c>
 8011286:	4407      	add	r7, r0
 8011288:	eba8 0800 	sub.w	r8, r8, r0
 801128c:	e7e9      	b.n	8011262 <__sflush_r+0xda>
 801128e:	bf00      	nop
 8011290:	20400001 	.word	0x20400001

08011294 <_fflush_r>:
 8011294:	b538      	push	{r3, r4, r5, lr}
 8011296:	690b      	ldr	r3, [r1, #16]
 8011298:	4605      	mov	r5, r0
 801129a:	460c      	mov	r4, r1
 801129c:	b1db      	cbz	r3, 80112d6 <_fflush_r+0x42>
 801129e:	b118      	cbz	r0, 80112a8 <_fflush_r+0x14>
 80112a0:	6983      	ldr	r3, [r0, #24]
 80112a2:	b90b      	cbnz	r3, 80112a8 <_fflush_r+0x14>
 80112a4:	f000 f860 	bl	8011368 <__sinit>
 80112a8:	4b0c      	ldr	r3, [pc, #48]	; (80112dc <_fflush_r+0x48>)
 80112aa:	429c      	cmp	r4, r3
 80112ac:	d109      	bne.n	80112c2 <_fflush_r+0x2e>
 80112ae:	686c      	ldr	r4, [r5, #4]
 80112b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112b4:	b17b      	cbz	r3, 80112d6 <_fflush_r+0x42>
 80112b6:	4621      	mov	r1, r4
 80112b8:	4628      	mov	r0, r5
 80112ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112be:	f7ff bf63 	b.w	8011188 <__sflush_r>
 80112c2:	4b07      	ldr	r3, [pc, #28]	; (80112e0 <_fflush_r+0x4c>)
 80112c4:	429c      	cmp	r4, r3
 80112c6:	d101      	bne.n	80112cc <_fflush_r+0x38>
 80112c8:	68ac      	ldr	r4, [r5, #8]
 80112ca:	e7f1      	b.n	80112b0 <_fflush_r+0x1c>
 80112cc:	4b05      	ldr	r3, [pc, #20]	; (80112e4 <_fflush_r+0x50>)
 80112ce:	429c      	cmp	r4, r3
 80112d0:	bf08      	it	eq
 80112d2:	68ec      	ldreq	r4, [r5, #12]
 80112d4:	e7ec      	b.n	80112b0 <_fflush_r+0x1c>
 80112d6:	2000      	movs	r0, #0
 80112d8:	bd38      	pop	{r3, r4, r5, pc}
 80112da:	bf00      	nop
 80112dc:	08012208 	.word	0x08012208
 80112e0:	08012228 	.word	0x08012228
 80112e4:	080121e8 	.word	0x080121e8

080112e8 <std>:
 80112e8:	2300      	movs	r3, #0
 80112ea:	b510      	push	{r4, lr}
 80112ec:	4604      	mov	r4, r0
 80112ee:	e9c0 3300 	strd	r3, r3, [r0]
 80112f2:	6083      	str	r3, [r0, #8]
 80112f4:	8181      	strh	r1, [r0, #12]
 80112f6:	6643      	str	r3, [r0, #100]	; 0x64
 80112f8:	81c2      	strh	r2, [r0, #14]
 80112fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80112fe:	6183      	str	r3, [r0, #24]
 8011300:	4619      	mov	r1, r3
 8011302:	2208      	movs	r2, #8
 8011304:	305c      	adds	r0, #92	; 0x5c
 8011306:	f7fe fb5b 	bl	800f9c0 <memset>
 801130a:	4b05      	ldr	r3, [pc, #20]	; (8011320 <std+0x38>)
 801130c:	6263      	str	r3, [r4, #36]	; 0x24
 801130e:	4b05      	ldr	r3, [pc, #20]	; (8011324 <std+0x3c>)
 8011310:	62a3      	str	r3, [r4, #40]	; 0x28
 8011312:	4b05      	ldr	r3, [pc, #20]	; (8011328 <std+0x40>)
 8011314:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011316:	4b05      	ldr	r3, [pc, #20]	; (801132c <std+0x44>)
 8011318:	6224      	str	r4, [r4, #32]
 801131a:	6323      	str	r3, [r4, #48]	; 0x30
 801131c:	bd10      	pop	{r4, pc}
 801131e:	bf00      	nop
 8011320:	08011f49 	.word	0x08011f49
 8011324:	08011f6b 	.word	0x08011f6b
 8011328:	08011fa3 	.word	0x08011fa3
 801132c:	08011fc7 	.word	0x08011fc7

08011330 <_cleanup_r>:
 8011330:	4901      	ldr	r1, [pc, #4]	; (8011338 <_cleanup_r+0x8>)
 8011332:	f000 b885 	b.w	8011440 <_fwalk_reent>
 8011336:	bf00      	nop
 8011338:	08011295 	.word	0x08011295

0801133c <__sfmoreglue>:
 801133c:	b570      	push	{r4, r5, r6, lr}
 801133e:	1e4a      	subs	r2, r1, #1
 8011340:	2568      	movs	r5, #104	; 0x68
 8011342:	4355      	muls	r5, r2
 8011344:	460e      	mov	r6, r1
 8011346:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801134a:	f000 fc53 	bl	8011bf4 <_malloc_r>
 801134e:	4604      	mov	r4, r0
 8011350:	b140      	cbz	r0, 8011364 <__sfmoreglue+0x28>
 8011352:	2100      	movs	r1, #0
 8011354:	e9c0 1600 	strd	r1, r6, [r0]
 8011358:	300c      	adds	r0, #12
 801135a:	60a0      	str	r0, [r4, #8]
 801135c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011360:	f7fe fb2e 	bl	800f9c0 <memset>
 8011364:	4620      	mov	r0, r4
 8011366:	bd70      	pop	{r4, r5, r6, pc}

08011368 <__sinit>:
 8011368:	6983      	ldr	r3, [r0, #24]
 801136a:	b510      	push	{r4, lr}
 801136c:	4604      	mov	r4, r0
 801136e:	bb33      	cbnz	r3, 80113be <__sinit+0x56>
 8011370:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011374:	6503      	str	r3, [r0, #80]	; 0x50
 8011376:	4b12      	ldr	r3, [pc, #72]	; (80113c0 <__sinit+0x58>)
 8011378:	4a12      	ldr	r2, [pc, #72]	; (80113c4 <__sinit+0x5c>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	6282      	str	r2, [r0, #40]	; 0x28
 801137e:	4298      	cmp	r0, r3
 8011380:	bf04      	itt	eq
 8011382:	2301      	moveq	r3, #1
 8011384:	6183      	streq	r3, [r0, #24]
 8011386:	f000 f81f 	bl	80113c8 <__sfp>
 801138a:	6060      	str	r0, [r4, #4]
 801138c:	4620      	mov	r0, r4
 801138e:	f000 f81b 	bl	80113c8 <__sfp>
 8011392:	60a0      	str	r0, [r4, #8]
 8011394:	4620      	mov	r0, r4
 8011396:	f000 f817 	bl	80113c8 <__sfp>
 801139a:	2200      	movs	r2, #0
 801139c:	60e0      	str	r0, [r4, #12]
 801139e:	2104      	movs	r1, #4
 80113a0:	6860      	ldr	r0, [r4, #4]
 80113a2:	f7ff ffa1 	bl	80112e8 <std>
 80113a6:	2201      	movs	r2, #1
 80113a8:	2109      	movs	r1, #9
 80113aa:	68a0      	ldr	r0, [r4, #8]
 80113ac:	f7ff ff9c 	bl	80112e8 <std>
 80113b0:	2202      	movs	r2, #2
 80113b2:	2112      	movs	r1, #18
 80113b4:	68e0      	ldr	r0, [r4, #12]
 80113b6:	f7ff ff97 	bl	80112e8 <std>
 80113ba:	2301      	movs	r3, #1
 80113bc:	61a3      	str	r3, [r4, #24]
 80113be:	bd10      	pop	{r4, pc}
 80113c0:	080121a0 	.word	0x080121a0
 80113c4:	08011331 	.word	0x08011331

080113c8 <__sfp>:
 80113c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ca:	4b1b      	ldr	r3, [pc, #108]	; (8011438 <__sfp+0x70>)
 80113cc:	681e      	ldr	r6, [r3, #0]
 80113ce:	69b3      	ldr	r3, [r6, #24]
 80113d0:	4607      	mov	r7, r0
 80113d2:	b913      	cbnz	r3, 80113da <__sfp+0x12>
 80113d4:	4630      	mov	r0, r6
 80113d6:	f7ff ffc7 	bl	8011368 <__sinit>
 80113da:	3648      	adds	r6, #72	; 0x48
 80113dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80113e0:	3b01      	subs	r3, #1
 80113e2:	d503      	bpl.n	80113ec <__sfp+0x24>
 80113e4:	6833      	ldr	r3, [r6, #0]
 80113e6:	b133      	cbz	r3, 80113f6 <__sfp+0x2e>
 80113e8:	6836      	ldr	r6, [r6, #0]
 80113ea:	e7f7      	b.n	80113dc <__sfp+0x14>
 80113ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80113f0:	b16d      	cbz	r5, 801140e <__sfp+0x46>
 80113f2:	3468      	adds	r4, #104	; 0x68
 80113f4:	e7f4      	b.n	80113e0 <__sfp+0x18>
 80113f6:	2104      	movs	r1, #4
 80113f8:	4638      	mov	r0, r7
 80113fa:	f7ff ff9f 	bl	801133c <__sfmoreglue>
 80113fe:	6030      	str	r0, [r6, #0]
 8011400:	2800      	cmp	r0, #0
 8011402:	d1f1      	bne.n	80113e8 <__sfp+0x20>
 8011404:	230c      	movs	r3, #12
 8011406:	603b      	str	r3, [r7, #0]
 8011408:	4604      	mov	r4, r0
 801140a:	4620      	mov	r0, r4
 801140c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801140e:	4b0b      	ldr	r3, [pc, #44]	; (801143c <__sfp+0x74>)
 8011410:	6665      	str	r5, [r4, #100]	; 0x64
 8011412:	e9c4 5500 	strd	r5, r5, [r4]
 8011416:	60a5      	str	r5, [r4, #8]
 8011418:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801141c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011420:	2208      	movs	r2, #8
 8011422:	4629      	mov	r1, r5
 8011424:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011428:	f7fe faca 	bl	800f9c0 <memset>
 801142c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011430:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011434:	e7e9      	b.n	801140a <__sfp+0x42>
 8011436:	bf00      	nop
 8011438:	080121a0 	.word	0x080121a0
 801143c:	ffff0001 	.word	0xffff0001

08011440 <_fwalk_reent>:
 8011440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011444:	4680      	mov	r8, r0
 8011446:	4689      	mov	r9, r1
 8011448:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801144c:	2600      	movs	r6, #0
 801144e:	b914      	cbnz	r4, 8011456 <_fwalk_reent+0x16>
 8011450:	4630      	mov	r0, r6
 8011452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011456:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801145a:	3f01      	subs	r7, #1
 801145c:	d501      	bpl.n	8011462 <_fwalk_reent+0x22>
 801145e:	6824      	ldr	r4, [r4, #0]
 8011460:	e7f5      	b.n	801144e <_fwalk_reent+0xe>
 8011462:	89ab      	ldrh	r3, [r5, #12]
 8011464:	2b01      	cmp	r3, #1
 8011466:	d907      	bls.n	8011478 <_fwalk_reent+0x38>
 8011468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801146c:	3301      	adds	r3, #1
 801146e:	d003      	beq.n	8011478 <_fwalk_reent+0x38>
 8011470:	4629      	mov	r1, r5
 8011472:	4640      	mov	r0, r8
 8011474:	47c8      	blx	r9
 8011476:	4306      	orrs	r6, r0
 8011478:	3568      	adds	r5, #104	; 0x68
 801147a:	e7ee      	b.n	801145a <_fwalk_reent+0x1a>

0801147c <_localeconv_r>:
 801147c:	4b04      	ldr	r3, [pc, #16]	; (8011490 <_localeconv_r+0x14>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	6a18      	ldr	r0, [r3, #32]
 8011482:	4b04      	ldr	r3, [pc, #16]	; (8011494 <_localeconv_r+0x18>)
 8011484:	2800      	cmp	r0, #0
 8011486:	bf08      	it	eq
 8011488:	4618      	moveq	r0, r3
 801148a:	30f0      	adds	r0, #240	; 0xf0
 801148c:	4770      	bx	lr
 801148e:	bf00      	nop
 8011490:	2000000c 	.word	0x2000000c
 8011494:	20000070 	.word	0x20000070

08011498 <__swhatbuf_r>:
 8011498:	b570      	push	{r4, r5, r6, lr}
 801149a:	460e      	mov	r6, r1
 801149c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114a0:	2900      	cmp	r1, #0
 80114a2:	b096      	sub	sp, #88	; 0x58
 80114a4:	4614      	mov	r4, r2
 80114a6:	461d      	mov	r5, r3
 80114a8:	da07      	bge.n	80114ba <__swhatbuf_r+0x22>
 80114aa:	2300      	movs	r3, #0
 80114ac:	602b      	str	r3, [r5, #0]
 80114ae:	89b3      	ldrh	r3, [r6, #12]
 80114b0:	061a      	lsls	r2, r3, #24
 80114b2:	d410      	bmi.n	80114d6 <__swhatbuf_r+0x3e>
 80114b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80114b8:	e00e      	b.n	80114d8 <__swhatbuf_r+0x40>
 80114ba:	466a      	mov	r2, sp
 80114bc:	f000 fdaa 	bl	8012014 <_fstat_r>
 80114c0:	2800      	cmp	r0, #0
 80114c2:	dbf2      	blt.n	80114aa <__swhatbuf_r+0x12>
 80114c4:	9a01      	ldr	r2, [sp, #4]
 80114c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80114ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80114ce:	425a      	negs	r2, r3
 80114d0:	415a      	adcs	r2, r3
 80114d2:	602a      	str	r2, [r5, #0]
 80114d4:	e7ee      	b.n	80114b4 <__swhatbuf_r+0x1c>
 80114d6:	2340      	movs	r3, #64	; 0x40
 80114d8:	2000      	movs	r0, #0
 80114da:	6023      	str	r3, [r4, #0]
 80114dc:	b016      	add	sp, #88	; 0x58
 80114de:	bd70      	pop	{r4, r5, r6, pc}

080114e0 <__smakebuf_r>:
 80114e0:	898b      	ldrh	r3, [r1, #12]
 80114e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80114e4:	079d      	lsls	r5, r3, #30
 80114e6:	4606      	mov	r6, r0
 80114e8:	460c      	mov	r4, r1
 80114ea:	d507      	bpl.n	80114fc <__smakebuf_r+0x1c>
 80114ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80114f0:	6023      	str	r3, [r4, #0]
 80114f2:	6123      	str	r3, [r4, #16]
 80114f4:	2301      	movs	r3, #1
 80114f6:	6163      	str	r3, [r4, #20]
 80114f8:	b002      	add	sp, #8
 80114fa:	bd70      	pop	{r4, r5, r6, pc}
 80114fc:	ab01      	add	r3, sp, #4
 80114fe:	466a      	mov	r2, sp
 8011500:	f7ff ffca 	bl	8011498 <__swhatbuf_r>
 8011504:	9900      	ldr	r1, [sp, #0]
 8011506:	4605      	mov	r5, r0
 8011508:	4630      	mov	r0, r6
 801150a:	f000 fb73 	bl	8011bf4 <_malloc_r>
 801150e:	b948      	cbnz	r0, 8011524 <__smakebuf_r+0x44>
 8011510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011514:	059a      	lsls	r2, r3, #22
 8011516:	d4ef      	bmi.n	80114f8 <__smakebuf_r+0x18>
 8011518:	f023 0303 	bic.w	r3, r3, #3
 801151c:	f043 0302 	orr.w	r3, r3, #2
 8011520:	81a3      	strh	r3, [r4, #12]
 8011522:	e7e3      	b.n	80114ec <__smakebuf_r+0xc>
 8011524:	4b0d      	ldr	r3, [pc, #52]	; (801155c <__smakebuf_r+0x7c>)
 8011526:	62b3      	str	r3, [r6, #40]	; 0x28
 8011528:	89a3      	ldrh	r3, [r4, #12]
 801152a:	6020      	str	r0, [r4, #0]
 801152c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011530:	81a3      	strh	r3, [r4, #12]
 8011532:	9b00      	ldr	r3, [sp, #0]
 8011534:	6163      	str	r3, [r4, #20]
 8011536:	9b01      	ldr	r3, [sp, #4]
 8011538:	6120      	str	r0, [r4, #16]
 801153a:	b15b      	cbz	r3, 8011554 <__smakebuf_r+0x74>
 801153c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011540:	4630      	mov	r0, r6
 8011542:	f000 fd79 	bl	8012038 <_isatty_r>
 8011546:	b128      	cbz	r0, 8011554 <__smakebuf_r+0x74>
 8011548:	89a3      	ldrh	r3, [r4, #12]
 801154a:	f023 0303 	bic.w	r3, r3, #3
 801154e:	f043 0301 	orr.w	r3, r3, #1
 8011552:	81a3      	strh	r3, [r4, #12]
 8011554:	89a3      	ldrh	r3, [r4, #12]
 8011556:	431d      	orrs	r5, r3
 8011558:	81a5      	strh	r5, [r4, #12]
 801155a:	e7cd      	b.n	80114f8 <__smakebuf_r+0x18>
 801155c:	08011331 	.word	0x08011331

08011560 <malloc>:
 8011560:	4b02      	ldr	r3, [pc, #8]	; (801156c <malloc+0xc>)
 8011562:	4601      	mov	r1, r0
 8011564:	6818      	ldr	r0, [r3, #0]
 8011566:	f000 bb45 	b.w	8011bf4 <_malloc_r>
 801156a:	bf00      	nop
 801156c:	2000000c 	.word	0x2000000c

08011570 <memcpy>:
 8011570:	b510      	push	{r4, lr}
 8011572:	1e43      	subs	r3, r0, #1
 8011574:	440a      	add	r2, r1
 8011576:	4291      	cmp	r1, r2
 8011578:	d100      	bne.n	801157c <memcpy+0xc>
 801157a:	bd10      	pop	{r4, pc}
 801157c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011580:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011584:	e7f7      	b.n	8011576 <memcpy+0x6>

08011586 <_Balloc>:
 8011586:	b570      	push	{r4, r5, r6, lr}
 8011588:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801158a:	4604      	mov	r4, r0
 801158c:	460e      	mov	r6, r1
 801158e:	b93d      	cbnz	r5, 80115a0 <_Balloc+0x1a>
 8011590:	2010      	movs	r0, #16
 8011592:	f7ff ffe5 	bl	8011560 <malloc>
 8011596:	6260      	str	r0, [r4, #36]	; 0x24
 8011598:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801159c:	6005      	str	r5, [r0, #0]
 801159e:	60c5      	str	r5, [r0, #12]
 80115a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80115a2:	68eb      	ldr	r3, [r5, #12]
 80115a4:	b183      	cbz	r3, 80115c8 <_Balloc+0x42>
 80115a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80115a8:	68db      	ldr	r3, [r3, #12]
 80115aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80115ae:	b9b8      	cbnz	r0, 80115e0 <_Balloc+0x5a>
 80115b0:	2101      	movs	r1, #1
 80115b2:	fa01 f506 	lsl.w	r5, r1, r6
 80115b6:	1d6a      	adds	r2, r5, #5
 80115b8:	0092      	lsls	r2, r2, #2
 80115ba:	4620      	mov	r0, r4
 80115bc:	f000 fabe 	bl	8011b3c <_calloc_r>
 80115c0:	b160      	cbz	r0, 80115dc <_Balloc+0x56>
 80115c2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80115c6:	e00e      	b.n	80115e6 <_Balloc+0x60>
 80115c8:	2221      	movs	r2, #33	; 0x21
 80115ca:	2104      	movs	r1, #4
 80115cc:	4620      	mov	r0, r4
 80115ce:	f000 fab5 	bl	8011b3c <_calloc_r>
 80115d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80115d4:	60e8      	str	r0, [r5, #12]
 80115d6:	68db      	ldr	r3, [r3, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d1e4      	bne.n	80115a6 <_Balloc+0x20>
 80115dc:	2000      	movs	r0, #0
 80115de:	bd70      	pop	{r4, r5, r6, pc}
 80115e0:	6802      	ldr	r2, [r0, #0]
 80115e2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80115e6:	2300      	movs	r3, #0
 80115e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80115ec:	e7f7      	b.n	80115de <_Balloc+0x58>

080115ee <_Bfree>:
 80115ee:	b570      	push	{r4, r5, r6, lr}
 80115f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80115f2:	4606      	mov	r6, r0
 80115f4:	460d      	mov	r5, r1
 80115f6:	b93c      	cbnz	r4, 8011608 <_Bfree+0x1a>
 80115f8:	2010      	movs	r0, #16
 80115fa:	f7ff ffb1 	bl	8011560 <malloc>
 80115fe:	6270      	str	r0, [r6, #36]	; 0x24
 8011600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011604:	6004      	str	r4, [r0, #0]
 8011606:	60c4      	str	r4, [r0, #12]
 8011608:	b13d      	cbz	r5, 801161a <_Bfree+0x2c>
 801160a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801160c:	686a      	ldr	r2, [r5, #4]
 801160e:	68db      	ldr	r3, [r3, #12]
 8011610:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011614:	6029      	str	r1, [r5, #0]
 8011616:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801161a:	bd70      	pop	{r4, r5, r6, pc}

0801161c <__multadd>:
 801161c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011620:	690d      	ldr	r5, [r1, #16]
 8011622:	461f      	mov	r7, r3
 8011624:	4606      	mov	r6, r0
 8011626:	460c      	mov	r4, r1
 8011628:	f101 0c14 	add.w	ip, r1, #20
 801162c:	2300      	movs	r3, #0
 801162e:	f8dc 0000 	ldr.w	r0, [ip]
 8011632:	b281      	uxth	r1, r0
 8011634:	fb02 7101 	mla	r1, r2, r1, r7
 8011638:	0c0f      	lsrs	r7, r1, #16
 801163a:	0c00      	lsrs	r0, r0, #16
 801163c:	fb02 7000 	mla	r0, r2, r0, r7
 8011640:	b289      	uxth	r1, r1
 8011642:	3301      	adds	r3, #1
 8011644:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011648:	429d      	cmp	r5, r3
 801164a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801164e:	f84c 1b04 	str.w	r1, [ip], #4
 8011652:	dcec      	bgt.n	801162e <__multadd+0x12>
 8011654:	b1d7      	cbz	r7, 801168c <__multadd+0x70>
 8011656:	68a3      	ldr	r3, [r4, #8]
 8011658:	42ab      	cmp	r3, r5
 801165a:	dc12      	bgt.n	8011682 <__multadd+0x66>
 801165c:	6861      	ldr	r1, [r4, #4]
 801165e:	4630      	mov	r0, r6
 8011660:	3101      	adds	r1, #1
 8011662:	f7ff ff90 	bl	8011586 <_Balloc>
 8011666:	6922      	ldr	r2, [r4, #16]
 8011668:	3202      	adds	r2, #2
 801166a:	f104 010c 	add.w	r1, r4, #12
 801166e:	4680      	mov	r8, r0
 8011670:	0092      	lsls	r2, r2, #2
 8011672:	300c      	adds	r0, #12
 8011674:	f7ff ff7c 	bl	8011570 <memcpy>
 8011678:	4621      	mov	r1, r4
 801167a:	4630      	mov	r0, r6
 801167c:	f7ff ffb7 	bl	80115ee <_Bfree>
 8011680:	4644      	mov	r4, r8
 8011682:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011686:	3501      	adds	r5, #1
 8011688:	615f      	str	r7, [r3, #20]
 801168a:	6125      	str	r5, [r4, #16]
 801168c:	4620      	mov	r0, r4
 801168e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011692 <__hi0bits>:
 8011692:	0c02      	lsrs	r2, r0, #16
 8011694:	0412      	lsls	r2, r2, #16
 8011696:	4603      	mov	r3, r0
 8011698:	b9b2      	cbnz	r2, 80116c8 <__hi0bits+0x36>
 801169a:	0403      	lsls	r3, r0, #16
 801169c:	2010      	movs	r0, #16
 801169e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80116a2:	bf04      	itt	eq
 80116a4:	021b      	lsleq	r3, r3, #8
 80116a6:	3008      	addeq	r0, #8
 80116a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80116ac:	bf04      	itt	eq
 80116ae:	011b      	lsleq	r3, r3, #4
 80116b0:	3004      	addeq	r0, #4
 80116b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80116b6:	bf04      	itt	eq
 80116b8:	009b      	lsleq	r3, r3, #2
 80116ba:	3002      	addeq	r0, #2
 80116bc:	2b00      	cmp	r3, #0
 80116be:	db06      	blt.n	80116ce <__hi0bits+0x3c>
 80116c0:	005b      	lsls	r3, r3, #1
 80116c2:	d503      	bpl.n	80116cc <__hi0bits+0x3a>
 80116c4:	3001      	adds	r0, #1
 80116c6:	4770      	bx	lr
 80116c8:	2000      	movs	r0, #0
 80116ca:	e7e8      	b.n	801169e <__hi0bits+0xc>
 80116cc:	2020      	movs	r0, #32
 80116ce:	4770      	bx	lr

080116d0 <__lo0bits>:
 80116d0:	6803      	ldr	r3, [r0, #0]
 80116d2:	f013 0207 	ands.w	r2, r3, #7
 80116d6:	4601      	mov	r1, r0
 80116d8:	d00b      	beq.n	80116f2 <__lo0bits+0x22>
 80116da:	07da      	lsls	r2, r3, #31
 80116dc:	d423      	bmi.n	8011726 <__lo0bits+0x56>
 80116de:	0798      	lsls	r0, r3, #30
 80116e0:	bf49      	itett	mi
 80116e2:	085b      	lsrmi	r3, r3, #1
 80116e4:	089b      	lsrpl	r3, r3, #2
 80116e6:	2001      	movmi	r0, #1
 80116e8:	600b      	strmi	r3, [r1, #0]
 80116ea:	bf5c      	itt	pl
 80116ec:	600b      	strpl	r3, [r1, #0]
 80116ee:	2002      	movpl	r0, #2
 80116f0:	4770      	bx	lr
 80116f2:	b298      	uxth	r0, r3
 80116f4:	b9a8      	cbnz	r0, 8011722 <__lo0bits+0x52>
 80116f6:	0c1b      	lsrs	r3, r3, #16
 80116f8:	2010      	movs	r0, #16
 80116fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80116fe:	bf04      	itt	eq
 8011700:	0a1b      	lsreq	r3, r3, #8
 8011702:	3008      	addeq	r0, #8
 8011704:	071a      	lsls	r2, r3, #28
 8011706:	bf04      	itt	eq
 8011708:	091b      	lsreq	r3, r3, #4
 801170a:	3004      	addeq	r0, #4
 801170c:	079a      	lsls	r2, r3, #30
 801170e:	bf04      	itt	eq
 8011710:	089b      	lsreq	r3, r3, #2
 8011712:	3002      	addeq	r0, #2
 8011714:	07da      	lsls	r2, r3, #31
 8011716:	d402      	bmi.n	801171e <__lo0bits+0x4e>
 8011718:	085b      	lsrs	r3, r3, #1
 801171a:	d006      	beq.n	801172a <__lo0bits+0x5a>
 801171c:	3001      	adds	r0, #1
 801171e:	600b      	str	r3, [r1, #0]
 8011720:	4770      	bx	lr
 8011722:	4610      	mov	r0, r2
 8011724:	e7e9      	b.n	80116fa <__lo0bits+0x2a>
 8011726:	2000      	movs	r0, #0
 8011728:	4770      	bx	lr
 801172a:	2020      	movs	r0, #32
 801172c:	4770      	bx	lr

0801172e <__i2b>:
 801172e:	b510      	push	{r4, lr}
 8011730:	460c      	mov	r4, r1
 8011732:	2101      	movs	r1, #1
 8011734:	f7ff ff27 	bl	8011586 <_Balloc>
 8011738:	2201      	movs	r2, #1
 801173a:	6144      	str	r4, [r0, #20]
 801173c:	6102      	str	r2, [r0, #16]
 801173e:	bd10      	pop	{r4, pc}

08011740 <__multiply>:
 8011740:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011744:	4614      	mov	r4, r2
 8011746:	690a      	ldr	r2, [r1, #16]
 8011748:	6923      	ldr	r3, [r4, #16]
 801174a:	429a      	cmp	r2, r3
 801174c:	bfb8      	it	lt
 801174e:	460b      	movlt	r3, r1
 8011750:	4688      	mov	r8, r1
 8011752:	bfbc      	itt	lt
 8011754:	46a0      	movlt	r8, r4
 8011756:	461c      	movlt	r4, r3
 8011758:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801175c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011760:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011764:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011768:	eb07 0609 	add.w	r6, r7, r9
 801176c:	42b3      	cmp	r3, r6
 801176e:	bfb8      	it	lt
 8011770:	3101      	addlt	r1, #1
 8011772:	f7ff ff08 	bl	8011586 <_Balloc>
 8011776:	f100 0514 	add.w	r5, r0, #20
 801177a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801177e:	462b      	mov	r3, r5
 8011780:	2200      	movs	r2, #0
 8011782:	4573      	cmp	r3, lr
 8011784:	d316      	bcc.n	80117b4 <__multiply+0x74>
 8011786:	f104 0214 	add.w	r2, r4, #20
 801178a:	f108 0114 	add.w	r1, r8, #20
 801178e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8011792:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011796:	9300      	str	r3, [sp, #0]
 8011798:	9b00      	ldr	r3, [sp, #0]
 801179a:	9201      	str	r2, [sp, #4]
 801179c:	4293      	cmp	r3, r2
 801179e:	d80c      	bhi.n	80117ba <__multiply+0x7a>
 80117a0:	2e00      	cmp	r6, #0
 80117a2:	dd03      	ble.n	80117ac <__multiply+0x6c>
 80117a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d05d      	beq.n	8011868 <__multiply+0x128>
 80117ac:	6106      	str	r6, [r0, #16]
 80117ae:	b003      	add	sp, #12
 80117b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117b4:	f843 2b04 	str.w	r2, [r3], #4
 80117b8:	e7e3      	b.n	8011782 <__multiply+0x42>
 80117ba:	f8b2 b000 	ldrh.w	fp, [r2]
 80117be:	f1bb 0f00 	cmp.w	fp, #0
 80117c2:	d023      	beq.n	801180c <__multiply+0xcc>
 80117c4:	4689      	mov	r9, r1
 80117c6:	46ac      	mov	ip, r5
 80117c8:	f04f 0800 	mov.w	r8, #0
 80117cc:	f859 4b04 	ldr.w	r4, [r9], #4
 80117d0:	f8dc a000 	ldr.w	sl, [ip]
 80117d4:	b2a3      	uxth	r3, r4
 80117d6:	fa1f fa8a 	uxth.w	sl, sl
 80117da:	fb0b a303 	mla	r3, fp, r3, sl
 80117de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80117e2:	f8dc 4000 	ldr.w	r4, [ip]
 80117e6:	4443      	add	r3, r8
 80117e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80117ec:	fb0b 840a 	mla	r4, fp, sl, r8
 80117f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80117f4:	46e2      	mov	sl, ip
 80117f6:	b29b      	uxth	r3, r3
 80117f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80117fc:	454f      	cmp	r7, r9
 80117fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011802:	f84a 3b04 	str.w	r3, [sl], #4
 8011806:	d82b      	bhi.n	8011860 <__multiply+0x120>
 8011808:	f8cc 8004 	str.w	r8, [ip, #4]
 801180c:	9b01      	ldr	r3, [sp, #4]
 801180e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011812:	3204      	adds	r2, #4
 8011814:	f1ba 0f00 	cmp.w	sl, #0
 8011818:	d020      	beq.n	801185c <__multiply+0x11c>
 801181a:	682b      	ldr	r3, [r5, #0]
 801181c:	4689      	mov	r9, r1
 801181e:	46a8      	mov	r8, r5
 8011820:	f04f 0b00 	mov.w	fp, #0
 8011824:	f8b9 c000 	ldrh.w	ip, [r9]
 8011828:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801182c:	fb0a 440c 	mla	r4, sl, ip, r4
 8011830:	445c      	add	r4, fp
 8011832:	46c4      	mov	ip, r8
 8011834:	b29b      	uxth	r3, r3
 8011836:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801183a:	f84c 3b04 	str.w	r3, [ip], #4
 801183e:	f859 3b04 	ldr.w	r3, [r9], #4
 8011842:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011846:	0c1b      	lsrs	r3, r3, #16
 8011848:	fb0a b303 	mla	r3, sl, r3, fp
 801184c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8011850:	454f      	cmp	r7, r9
 8011852:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8011856:	d805      	bhi.n	8011864 <__multiply+0x124>
 8011858:	f8c8 3004 	str.w	r3, [r8, #4]
 801185c:	3504      	adds	r5, #4
 801185e:	e79b      	b.n	8011798 <__multiply+0x58>
 8011860:	46d4      	mov	ip, sl
 8011862:	e7b3      	b.n	80117cc <__multiply+0x8c>
 8011864:	46e0      	mov	r8, ip
 8011866:	e7dd      	b.n	8011824 <__multiply+0xe4>
 8011868:	3e01      	subs	r6, #1
 801186a:	e799      	b.n	80117a0 <__multiply+0x60>

0801186c <__pow5mult>:
 801186c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011870:	4615      	mov	r5, r2
 8011872:	f012 0203 	ands.w	r2, r2, #3
 8011876:	4606      	mov	r6, r0
 8011878:	460f      	mov	r7, r1
 801187a:	d007      	beq.n	801188c <__pow5mult+0x20>
 801187c:	3a01      	subs	r2, #1
 801187e:	4c21      	ldr	r4, [pc, #132]	; (8011904 <__pow5mult+0x98>)
 8011880:	2300      	movs	r3, #0
 8011882:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011886:	f7ff fec9 	bl	801161c <__multadd>
 801188a:	4607      	mov	r7, r0
 801188c:	10ad      	asrs	r5, r5, #2
 801188e:	d035      	beq.n	80118fc <__pow5mult+0x90>
 8011890:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011892:	b93c      	cbnz	r4, 80118a4 <__pow5mult+0x38>
 8011894:	2010      	movs	r0, #16
 8011896:	f7ff fe63 	bl	8011560 <malloc>
 801189a:	6270      	str	r0, [r6, #36]	; 0x24
 801189c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80118a0:	6004      	str	r4, [r0, #0]
 80118a2:	60c4      	str	r4, [r0, #12]
 80118a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80118a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80118ac:	b94c      	cbnz	r4, 80118c2 <__pow5mult+0x56>
 80118ae:	f240 2171 	movw	r1, #625	; 0x271
 80118b2:	4630      	mov	r0, r6
 80118b4:	f7ff ff3b 	bl	801172e <__i2b>
 80118b8:	2300      	movs	r3, #0
 80118ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80118be:	4604      	mov	r4, r0
 80118c0:	6003      	str	r3, [r0, #0]
 80118c2:	f04f 0800 	mov.w	r8, #0
 80118c6:	07eb      	lsls	r3, r5, #31
 80118c8:	d50a      	bpl.n	80118e0 <__pow5mult+0x74>
 80118ca:	4639      	mov	r1, r7
 80118cc:	4622      	mov	r2, r4
 80118ce:	4630      	mov	r0, r6
 80118d0:	f7ff ff36 	bl	8011740 <__multiply>
 80118d4:	4639      	mov	r1, r7
 80118d6:	4681      	mov	r9, r0
 80118d8:	4630      	mov	r0, r6
 80118da:	f7ff fe88 	bl	80115ee <_Bfree>
 80118de:	464f      	mov	r7, r9
 80118e0:	106d      	asrs	r5, r5, #1
 80118e2:	d00b      	beq.n	80118fc <__pow5mult+0x90>
 80118e4:	6820      	ldr	r0, [r4, #0]
 80118e6:	b938      	cbnz	r0, 80118f8 <__pow5mult+0x8c>
 80118e8:	4622      	mov	r2, r4
 80118ea:	4621      	mov	r1, r4
 80118ec:	4630      	mov	r0, r6
 80118ee:	f7ff ff27 	bl	8011740 <__multiply>
 80118f2:	6020      	str	r0, [r4, #0]
 80118f4:	f8c0 8000 	str.w	r8, [r0]
 80118f8:	4604      	mov	r4, r0
 80118fa:	e7e4      	b.n	80118c6 <__pow5mult+0x5a>
 80118fc:	4638      	mov	r0, r7
 80118fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011902:	bf00      	nop
 8011904:	08012338 	.word	0x08012338

08011908 <__lshift>:
 8011908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801190c:	460c      	mov	r4, r1
 801190e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011912:	6923      	ldr	r3, [r4, #16]
 8011914:	6849      	ldr	r1, [r1, #4]
 8011916:	eb0a 0903 	add.w	r9, sl, r3
 801191a:	68a3      	ldr	r3, [r4, #8]
 801191c:	4607      	mov	r7, r0
 801191e:	4616      	mov	r6, r2
 8011920:	f109 0501 	add.w	r5, r9, #1
 8011924:	42ab      	cmp	r3, r5
 8011926:	db32      	blt.n	801198e <__lshift+0x86>
 8011928:	4638      	mov	r0, r7
 801192a:	f7ff fe2c 	bl	8011586 <_Balloc>
 801192e:	2300      	movs	r3, #0
 8011930:	4680      	mov	r8, r0
 8011932:	f100 0114 	add.w	r1, r0, #20
 8011936:	461a      	mov	r2, r3
 8011938:	4553      	cmp	r3, sl
 801193a:	db2b      	blt.n	8011994 <__lshift+0x8c>
 801193c:	6920      	ldr	r0, [r4, #16]
 801193e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011942:	f104 0314 	add.w	r3, r4, #20
 8011946:	f016 021f 	ands.w	r2, r6, #31
 801194a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801194e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011952:	d025      	beq.n	80119a0 <__lshift+0x98>
 8011954:	f1c2 0e20 	rsb	lr, r2, #32
 8011958:	2000      	movs	r0, #0
 801195a:	681e      	ldr	r6, [r3, #0]
 801195c:	468a      	mov	sl, r1
 801195e:	4096      	lsls	r6, r2
 8011960:	4330      	orrs	r0, r6
 8011962:	f84a 0b04 	str.w	r0, [sl], #4
 8011966:	f853 0b04 	ldr.w	r0, [r3], #4
 801196a:	459c      	cmp	ip, r3
 801196c:	fa20 f00e 	lsr.w	r0, r0, lr
 8011970:	d814      	bhi.n	801199c <__lshift+0x94>
 8011972:	6048      	str	r0, [r1, #4]
 8011974:	b108      	cbz	r0, 801197a <__lshift+0x72>
 8011976:	f109 0502 	add.w	r5, r9, #2
 801197a:	3d01      	subs	r5, #1
 801197c:	4638      	mov	r0, r7
 801197e:	f8c8 5010 	str.w	r5, [r8, #16]
 8011982:	4621      	mov	r1, r4
 8011984:	f7ff fe33 	bl	80115ee <_Bfree>
 8011988:	4640      	mov	r0, r8
 801198a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801198e:	3101      	adds	r1, #1
 8011990:	005b      	lsls	r3, r3, #1
 8011992:	e7c7      	b.n	8011924 <__lshift+0x1c>
 8011994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011998:	3301      	adds	r3, #1
 801199a:	e7cd      	b.n	8011938 <__lshift+0x30>
 801199c:	4651      	mov	r1, sl
 801199e:	e7dc      	b.n	801195a <__lshift+0x52>
 80119a0:	3904      	subs	r1, #4
 80119a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80119a6:	f841 2f04 	str.w	r2, [r1, #4]!
 80119aa:	459c      	cmp	ip, r3
 80119ac:	d8f9      	bhi.n	80119a2 <__lshift+0x9a>
 80119ae:	e7e4      	b.n	801197a <__lshift+0x72>

080119b0 <__mcmp>:
 80119b0:	6903      	ldr	r3, [r0, #16]
 80119b2:	690a      	ldr	r2, [r1, #16]
 80119b4:	1a9b      	subs	r3, r3, r2
 80119b6:	b530      	push	{r4, r5, lr}
 80119b8:	d10c      	bne.n	80119d4 <__mcmp+0x24>
 80119ba:	0092      	lsls	r2, r2, #2
 80119bc:	3014      	adds	r0, #20
 80119be:	3114      	adds	r1, #20
 80119c0:	1884      	adds	r4, r0, r2
 80119c2:	4411      	add	r1, r2
 80119c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80119c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80119cc:	4295      	cmp	r5, r2
 80119ce:	d003      	beq.n	80119d8 <__mcmp+0x28>
 80119d0:	d305      	bcc.n	80119de <__mcmp+0x2e>
 80119d2:	2301      	movs	r3, #1
 80119d4:	4618      	mov	r0, r3
 80119d6:	bd30      	pop	{r4, r5, pc}
 80119d8:	42a0      	cmp	r0, r4
 80119da:	d3f3      	bcc.n	80119c4 <__mcmp+0x14>
 80119dc:	e7fa      	b.n	80119d4 <__mcmp+0x24>
 80119de:	f04f 33ff 	mov.w	r3, #4294967295
 80119e2:	e7f7      	b.n	80119d4 <__mcmp+0x24>

080119e4 <__mdiff>:
 80119e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119e8:	460d      	mov	r5, r1
 80119ea:	4607      	mov	r7, r0
 80119ec:	4611      	mov	r1, r2
 80119ee:	4628      	mov	r0, r5
 80119f0:	4614      	mov	r4, r2
 80119f2:	f7ff ffdd 	bl	80119b0 <__mcmp>
 80119f6:	1e06      	subs	r6, r0, #0
 80119f8:	d108      	bne.n	8011a0c <__mdiff+0x28>
 80119fa:	4631      	mov	r1, r6
 80119fc:	4638      	mov	r0, r7
 80119fe:	f7ff fdc2 	bl	8011586 <_Balloc>
 8011a02:	2301      	movs	r3, #1
 8011a04:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a0c:	bfa4      	itt	ge
 8011a0e:	4623      	movge	r3, r4
 8011a10:	462c      	movge	r4, r5
 8011a12:	4638      	mov	r0, r7
 8011a14:	6861      	ldr	r1, [r4, #4]
 8011a16:	bfa6      	itte	ge
 8011a18:	461d      	movge	r5, r3
 8011a1a:	2600      	movge	r6, #0
 8011a1c:	2601      	movlt	r6, #1
 8011a1e:	f7ff fdb2 	bl	8011586 <_Balloc>
 8011a22:	692b      	ldr	r3, [r5, #16]
 8011a24:	60c6      	str	r6, [r0, #12]
 8011a26:	6926      	ldr	r6, [r4, #16]
 8011a28:	f105 0914 	add.w	r9, r5, #20
 8011a2c:	f104 0214 	add.w	r2, r4, #20
 8011a30:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011a34:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011a38:	f100 0514 	add.w	r5, r0, #20
 8011a3c:	f04f 0e00 	mov.w	lr, #0
 8011a40:	f852 ab04 	ldr.w	sl, [r2], #4
 8011a44:	f859 4b04 	ldr.w	r4, [r9], #4
 8011a48:	fa1e f18a 	uxtah	r1, lr, sl
 8011a4c:	b2a3      	uxth	r3, r4
 8011a4e:	1ac9      	subs	r1, r1, r3
 8011a50:	0c23      	lsrs	r3, r4, #16
 8011a52:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8011a56:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011a5a:	b289      	uxth	r1, r1
 8011a5c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8011a60:	45c8      	cmp	r8, r9
 8011a62:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011a66:	4694      	mov	ip, r2
 8011a68:	f845 3b04 	str.w	r3, [r5], #4
 8011a6c:	d8e8      	bhi.n	8011a40 <__mdiff+0x5c>
 8011a6e:	45bc      	cmp	ip, r7
 8011a70:	d304      	bcc.n	8011a7c <__mdiff+0x98>
 8011a72:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8011a76:	b183      	cbz	r3, 8011a9a <__mdiff+0xb6>
 8011a78:	6106      	str	r6, [r0, #16]
 8011a7a:	e7c5      	b.n	8011a08 <__mdiff+0x24>
 8011a7c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011a80:	fa1e f381 	uxtah	r3, lr, r1
 8011a84:	141a      	asrs	r2, r3, #16
 8011a86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011a8a:	b29b      	uxth	r3, r3
 8011a8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a90:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8011a94:	f845 3b04 	str.w	r3, [r5], #4
 8011a98:	e7e9      	b.n	8011a6e <__mdiff+0x8a>
 8011a9a:	3e01      	subs	r6, #1
 8011a9c:	e7e9      	b.n	8011a72 <__mdiff+0x8e>

08011a9e <__d2b>:
 8011a9e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011aa2:	460e      	mov	r6, r1
 8011aa4:	2101      	movs	r1, #1
 8011aa6:	ec59 8b10 	vmov	r8, r9, d0
 8011aaa:	4615      	mov	r5, r2
 8011aac:	f7ff fd6b 	bl	8011586 <_Balloc>
 8011ab0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011ab4:	4607      	mov	r7, r0
 8011ab6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011aba:	bb34      	cbnz	r4, 8011b0a <__d2b+0x6c>
 8011abc:	9301      	str	r3, [sp, #4]
 8011abe:	f1b8 0300 	subs.w	r3, r8, #0
 8011ac2:	d027      	beq.n	8011b14 <__d2b+0x76>
 8011ac4:	a802      	add	r0, sp, #8
 8011ac6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8011aca:	f7ff fe01 	bl	80116d0 <__lo0bits>
 8011ace:	9900      	ldr	r1, [sp, #0]
 8011ad0:	b1f0      	cbz	r0, 8011b10 <__d2b+0x72>
 8011ad2:	9a01      	ldr	r2, [sp, #4]
 8011ad4:	f1c0 0320 	rsb	r3, r0, #32
 8011ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8011adc:	430b      	orrs	r3, r1
 8011ade:	40c2      	lsrs	r2, r0
 8011ae0:	617b      	str	r3, [r7, #20]
 8011ae2:	9201      	str	r2, [sp, #4]
 8011ae4:	9b01      	ldr	r3, [sp, #4]
 8011ae6:	61bb      	str	r3, [r7, #24]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	bf14      	ite	ne
 8011aec:	2102      	movne	r1, #2
 8011aee:	2101      	moveq	r1, #1
 8011af0:	6139      	str	r1, [r7, #16]
 8011af2:	b1c4      	cbz	r4, 8011b26 <__d2b+0x88>
 8011af4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011af8:	4404      	add	r4, r0
 8011afa:	6034      	str	r4, [r6, #0]
 8011afc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011b00:	6028      	str	r0, [r5, #0]
 8011b02:	4638      	mov	r0, r7
 8011b04:	b003      	add	sp, #12
 8011b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b0e:	e7d5      	b.n	8011abc <__d2b+0x1e>
 8011b10:	6179      	str	r1, [r7, #20]
 8011b12:	e7e7      	b.n	8011ae4 <__d2b+0x46>
 8011b14:	a801      	add	r0, sp, #4
 8011b16:	f7ff fddb 	bl	80116d0 <__lo0bits>
 8011b1a:	9b01      	ldr	r3, [sp, #4]
 8011b1c:	617b      	str	r3, [r7, #20]
 8011b1e:	2101      	movs	r1, #1
 8011b20:	6139      	str	r1, [r7, #16]
 8011b22:	3020      	adds	r0, #32
 8011b24:	e7e5      	b.n	8011af2 <__d2b+0x54>
 8011b26:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011b2a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011b2e:	6030      	str	r0, [r6, #0]
 8011b30:	6918      	ldr	r0, [r3, #16]
 8011b32:	f7ff fdae 	bl	8011692 <__hi0bits>
 8011b36:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011b3a:	e7e1      	b.n	8011b00 <__d2b+0x62>

08011b3c <_calloc_r>:
 8011b3c:	b538      	push	{r3, r4, r5, lr}
 8011b3e:	fb02 f401 	mul.w	r4, r2, r1
 8011b42:	4621      	mov	r1, r4
 8011b44:	f000 f856 	bl	8011bf4 <_malloc_r>
 8011b48:	4605      	mov	r5, r0
 8011b4a:	b118      	cbz	r0, 8011b54 <_calloc_r+0x18>
 8011b4c:	4622      	mov	r2, r4
 8011b4e:	2100      	movs	r1, #0
 8011b50:	f7fd ff36 	bl	800f9c0 <memset>
 8011b54:	4628      	mov	r0, r5
 8011b56:	bd38      	pop	{r3, r4, r5, pc}

08011b58 <_free_r>:
 8011b58:	b538      	push	{r3, r4, r5, lr}
 8011b5a:	4605      	mov	r5, r0
 8011b5c:	2900      	cmp	r1, #0
 8011b5e:	d045      	beq.n	8011bec <_free_r+0x94>
 8011b60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b64:	1f0c      	subs	r4, r1, #4
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	bfb8      	it	lt
 8011b6a:	18e4      	addlt	r4, r4, r3
 8011b6c:	f000 fa98 	bl	80120a0 <__malloc_lock>
 8011b70:	4a1f      	ldr	r2, [pc, #124]	; (8011bf0 <_free_r+0x98>)
 8011b72:	6813      	ldr	r3, [r2, #0]
 8011b74:	4610      	mov	r0, r2
 8011b76:	b933      	cbnz	r3, 8011b86 <_free_r+0x2e>
 8011b78:	6063      	str	r3, [r4, #4]
 8011b7a:	6014      	str	r4, [r2, #0]
 8011b7c:	4628      	mov	r0, r5
 8011b7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b82:	f000 ba8e 	b.w	80120a2 <__malloc_unlock>
 8011b86:	42a3      	cmp	r3, r4
 8011b88:	d90c      	bls.n	8011ba4 <_free_r+0x4c>
 8011b8a:	6821      	ldr	r1, [r4, #0]
 8011b8c:	1862      	adds	r2, r4, r1
 8011b8e:	4293      	cmp	r3, r2
 8011b90:	bf04      	itt	eq
 8011b92:	681a      	ldreq	r2, [r3, #0]
 8011b94:	685b      	ldreq	r3, [r3, #4]
 8011b96:	6063      	str	r3, [r4, #4]
 8011b98:	bf04      	itt	eq
 8011b9a:	1852      	addeq	r2, r2, r1
 8011b9c:	6022      	streq	r2, [r4, #0]
 8011b9e:	6004      	str	r4, [r0, #0]
 8011ba0:	e7ec      	b.n	8011b7c <_free_r+0x24>
 8011ba2:	4613      	mov	r3, r2
 8011ba4:	685a      	ldr	r2, [r3, #4]
 8011ba6:	b10a      	cbz	r2, 8011bac <_free_r+0x54>
 8011ba8:	42a2      	cmp	r2, r4
 8011baa:	d9fa      	bls.n	8011ba2 <_free_r+0x4a>
 8011bac:	6819      	ldr	r1, [r3, #0]
 8011bae:	1858      	adds	r0, r3, r1
 8011bb0:	42a0      	cmp	r0, r4
 8011bb2:	d10b      	bne.n	8011bcc <_free_r+0x74>
 8011bb4:	6820      	ldr	r0, [r4, #0]
 8011bb6:	4401      	add	r1, r0
 8011bb8:	1858      	adds	r0, r3, r1
 8011bba:	4282      	cmp	r2, r0
 8011bbc:	6019      	str	r1, [r3, #0]
 8011bbe:	d1dd      	bne.n	8011b7c <_free_r+0x24>
 8011bc0:	6810      	ldr	r0, [r2, #0]
 8011bc2:	6852      	ldr	r2, [r2, #4]
 8011bc4:	605a      	str	r2, [r3, #4]
 8011bc6:	4401      	add	r1, r0
 8011bc8:	6019      	str	r1, [r3, #0]
 8011bca:	e7d7      	b.n	8011b7c <_free_r+0x24>
 8011bcc:	d902      	bls.n	8011bd4 <_free_r+0x7c>
 8011bce:	230c      	movs	r3, #12
 8011bd0:	602b      	str	r3, [r5, #0]
 8011bd2:	e7d3      	b.n	8011b7c <_free_r+0x24>
 8011bd4:	6820      	ldr	r0, [r4, #0]
 8011bd6:	1821      	adds	r1, r4, r0
 8011bd8:	428a      	cmp	r2, r1
 8011bda:	bf04      	itt	eq
 8011bdc:	6811      	ldreq	r1, [r2, #0]
 8011bde:	6852      	ldreq	r2, [r2, #4]
 8011be0:	6062      	str	r2, [r4, #4]
 8011be2:	bf04      	itt	eq
 8011be4:	1809      	addeq	r1, r1, r0
 8011be6:	6021      	streq	r1, [r4, #0]
 8011be8:	605c      	str	r4, [r3, #4]
 8011bea:	e7c7      	b.n	8011b7c <_free_r+0x24>
 8011bec:	bd38      	pop	{r3, r4, r5, pc}
 8011bee:	bf00      	nop
 8011bf0:	200003e4 	.word	0x200003e4

08011bf4 <_malloc_r>:
 8011bf4:	b570      	push	{r4, r5, r6, lr}
 8011bf6:	1ccd      	adds	r5, r1, #3
 8011bf8:	f025 0503 	bic.w	r5, r5, #3
 8011bfc:	3508      	adds	r5, #8
 8011bfe:	2d0c      	cmp	r5, #12
 8011c00:	bf38      	it	cc
 8011c02:	250c      	movcc	r5, #12
 8011c04:	2d00      	cmp	r5, #0
 8011c06:	4606      	mov	r6, r0
 8011c08:	db01      	blt.n	8011c0e <_malloc_r+0x1a>
 8011c0a:	42a9      	cmp	r1, r5
 8011c0c:	d903      	bls.n	8011c16 <_malloc_r+0x22>
 8011c0e:	230c      	movs	r3, #12
 8011c10:	6033      	str	r3, [r6, #0]
 8011c12:	2000      	movs	r0, #0
 8011c14:	bd70      	pop	{r4, r5, r6, pc}
 8011c16:	f000 fa43 	bl	80120a0 <__malloc_lock>
 8011c1a:	4a21      	ldr	r2, [pc, #132]	; (8011ca0 <_malloc_r+0xac>)
 8011c1c:	6814      	ldr	r4, [r2, #0]
 8011c1e:	4621      	mov	r1, r4
 8011c20:	b991      	cbnz	r1, 8011c48 <_malloc_r+0x54>
 8011c22:	4c20      	ldr	r4, [pc, #128]	; (8011ca4 <_malloc_r+0xb0>)
 8011c24:	6823      	ldr	r3, [r4, #0]
 8011c26:	b91b      	cbnz	r3, 8011c30 <_malloc_r+0x3c>
 8011c28:	4630      	mov	r0, r6
 8011c2a:	f000 f97d 	bl	8011f28 <_sbrk_r>
 8011c2e:	6020      	str	r0, [r4, #0]
 8011c30:	4629      	mov	r1, r5
 8011c32:	4630      	mov	r0, r6
 8011c34:	f000 f978 	bl	8011f28 <_sbrk_r>
 8011c38:	1c43      	adds	r3, r0, #1
 8011c3a:	d124      	bne.n	8011c86 <_malloc_r+0x92>
 8011c3c:	230c      	movs	r3, #12
 8011c3e:	6033      	str	r3, [r6, #0]
 8011c40:	4630      	mov	r0, r6
 8011c42:	f000 fa2e 	bl	80120a2 <__malloc_unlock>
 8011c46:	e7e4      	b.n	8011c12 <_malloc_r+0x1e>
 8011c48:	680b      	ldr	r3, [r1, #0]
 8011c4a:	1b5b      	subs	r3, r3, r5
 8011c4c:	d418      	bmi.n	8011c80 <_malloc_r+0x8c>
 8011c4e:	2b0b      	cmp	r3, #11
 8011c50:	d90f      	bls.n	8011c72 <_malloc_r+0x7e>
 8011c52:	600b      	str	r3, [r1, #0]
 8011c54:	50cd      	str	r5, [r1, r3]
 8011c56:	18cc      	adds	r4, r1, r3
 8011c58:	4630      	mov	r0, r6
 8011c5a:	f000 fa22 	bl	80120a2 <__malloc_unlock>
 8011c5e:	f104 000b 	add.w	r0, r4, #11
 8011c62:	1d23      	adds	r3, r4, #4
 8011c64:	f020 0007 	bic.w	r0, r0, #7
 8011c68:	1ac3      	subs	r3, r0, r3
 8011c6a:	d0d3      	beq.n	8011c14 <_malloc_r+0x20>
 8011c6c:	425a      	negs	r2, r3
 8011c6e:	50e2      	str	r2, [r4, r3]
 8011c70:	e7d0      	b.n	8011c14 <_malloc_r+0x20>
 8011c72:	428c      	cmp	r4, r1
 8011c74:	684b      	ldr	r3, [r1, #4]
 8011c76:	bf16      	itet	ne
 8011c78:	6063      	strne	r3, [r4, #4]
 8011c7a:	6013      	streq	r3, [r2, #0]
 8011c7c:	460c      	movne	r4, r1
 8011c7e:	e7eb      	b.n	8011c58 <_malloc_r+0x64>
 8011c80:	460c      	mov	r4, r1
 8011c82:	6849      	ldr	r1, [r1, #4]
 8011c84:	e7cc      	b.n	8011c20 <_malloc_r+0x2c>
 8011c86:	1cc4      	adds	r4, r0, #3
 8011c88:	f024 0403 	bic.w	r4, r4, #3
 8011c8c:	42a0      	cmp	r0, r4
 8011c8e:	d005      	beq.n	8011c9c <_malloc_r+0xa8>
 8011c90:	1a21      	subs	r1, r4, r0
 8011c92:	4630      	mov	r0, r6
 8011c94:	f000 f948 	bl	8011f28 <_sbrk_r>
 8011c98:	3001      	adds	r0, #1
 8011c9a:	d0cf      	beq.n	8011c3c <_malloc_r+0x48>
 8011c9c:	6025      	str	r5, [r4, #0]
 8011c9e:	e7db      	b.n	8011c58 <_malloc_r+0x64>
 8011ca0:	200003e4 	.word	0x200003e4
 8011ca4:	200003e8 	.word	0x200003e8

08011ca8 <__sfputc_r>:
 8011ca8:	6893      	ldr	r3, [r2, #8]
 8011caa:	3b01      	subs	r3, #1
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	b410      	push	{r4}
 8011cb0:	6093      	str	r3, [r2, #8]
 8011cb2:	da08      	bge.n	8011cc6 <__sfputc_r+0x1e>
 8011cb4:	6994      	ldr	r4, [r2, #24]
 8011cb6:	42a3      	cmp	r3, r4
 8011cb8:	db01      	blt.n	8011cbe <__sfputc_r+0x16>
 8011cba:	290a      	cmp	r1, #10
 8011cbc:	d103      	bne.n	8011cc6 <__sfputc_r+0x1e>
 8011cbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011cc2:	f7fe bb5d 	b.w	8010380 <__swbuf_r>
 8011cc6:	6813      	ldr	r3, [r2, #0]
 8011cc8:	1c58      	adds	r0, r3, #1
 8011cca:	6010      	str	r0, [r2, #0]
 8011ccc:	7019      	strb	r1, [r3, #0]
 8011cce:	4608      	mov	r0, r1
 8011cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011cd4:	4770      	bx	lr

08011cd6 <__sfputs_r>:
 8011cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cd8:	4606      	mov	r6, r0
 8011cda:	460f      	mov	r7, r1
 8011cdc:	4614      	mov	r4, r2
 8011cde:	18d5      	adds	r5, r2, r3
 8011ce0:	42ac      	cmp	r4, r5
 8011ce2:	d101      	bne.n	8011ce8 <__sfputs_r+0x12>
 8011ce4:	2000      	movs	r0, #0
 8011ce6:	e007      	b.n	8011cf8 <__sfputs_r+0x22>
 8011ce8:	463a      	mov	r2, r7
 8011cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cee:	4630      	mov	r0, r6
 8011cf0:	f7ff ffda 	bl	8011ca8 <__sfputc_r>
 8011cf4:	1c43      	adds	r3, r0, #1
 8011cf6:	d1f3      	bne.n	8011ce0 <__sfputs_r+0xa>
 8011cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011cfc <_vfiprintf_r>:
 8011cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d00:	460c      	mov	r4, r1
 8011d02:	b09d      	sub	sp, #116	; 0x74
 8011d04:	4617      	mov	r7, r2
 8011d06:	461d      	mov	r5, r3
 8011d08:	4606      	mov	r6, r0
 8011d0a:	b118      	cbz	r0, 8011d14 <_vfiprintf_r+0x18>
 8011d0c:	6983      	ldr	r3, [r0, #24]
 8011d0e:	b90b      	cbnz	r3, 8011d14 <_vfiprintf_r+0x18>
 8011d10:	f7ff fb2a 	bl	8011368 <__sinit>
 8011d14:	4b7c      	ldr	r3, [pc, #496]	; (8011f08 <_vfiprintf_r+0x20c>)
 8011d16:	429c      	cmp	r4, r3
 8011d18:	d158      	bne.n	8011dcc <_vfiprintf_r+0xd0>
 8011d1a:	6874      	ldr	r4, [r6, #4]
 8011d1c:	89a3      	ldrh	r3, [r4, #12]
 8011d1e:	0718      	lsls	r0, r3, #28
 8011d20:	d55e      	bpl.n	8011de0 <_vfiprintf_r+0xe4>
 8011d22:	6923      	ldr	r3, [r4, #16]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d05b      	beq.n	8011de0 <_vfiprintf_r+0xe4>
 8011d28:	2300      	movs	r3, #0
 8011d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8011d2c:	2320      	movs	r3, #32
 8011d2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011d32:	2330      	movs	r3, #48	; 0x30
 8011d34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011d38:	9503      	str	r5, [sp, #12]
 8011d3a:	f04f 0b01 	mov.w	fp, #1
 8011d3e:	46b8      	mov	r8, r7
 8011d40:	4645      	mov	r5, r8
 8011d42:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011d46:	b10b      	cbz	r3, 8011d4c <_vfiprintf_r+0x50>
 8011d48:	2b25      	cmp	r3, #37	; 0x25
 8011d4a:	d154      	bne.n	8011df6 <_vfiprintf_r+0xfa>
 8011d4c:	ebb8 0a07 	subs.w	sl, r8, r7
 8011d50:	d00b      	beq.n	8011d6a <_vfiprintf_r+0x6e>
 8011d52:	4653      	mov	r3, sl
 8011d54:	463a      	mov	r2, r7
 8011d56:	4621      	mov	r1, r4
 8011d58:	4630      	mov	r0, r6
 8011d5a:	f7ff ffbc 	bl	8011cd6 <__sfputs_r>
 8011d5e:	3001      	adds	r0, #1
 8011d60:	f000 80c2 	beq.w	8011ee8 <_vfiprintf_r+0x1ec>
 8011d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d66:	4453      	add	r3, sl
 8011d68:	9309      	str	r3, [sp, #36]	; 0x24
 8011d6a:	f898 3000 	ldrb.w	r3, [r8]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	f000 80ba 	beq.w	8011ee8 <_vfiprintf_r+0x1ec>
 8011d74:	2300      	movs	r3, #0
 8011d76:	f04f 32ff 	mov.w	r2, #4294967295
 8011d7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d7e:	9304      	str	r3, [sp, #16]
 8011d80:	9307      	str	r3, [sp, #28]
 8011d82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011d86:	931a      	str	r3, [sp, #104]	; 0x68
 8011d88:	46a8      	mov	r8, r5
 8011d8a:	2205      	movs	r2, #5
 8011d8c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011d90:	485e      	ldr	r0, [pc, #376]	; (8011f0c <_vfiprintf_r+0x210>)
 8011d92:	f7f6 f95d 	bl	8008050 <memchr>
 8011d96:	9b04      	ldr	r3, [sp, #16]
 8011d98:	bb78      	cbnz	r0, 8011dfa <_vfiprintf_r+0xfe>
 8011d9a:	06d9      	lsls	r1, r3, #27
 8011d9c:	bf44      	itt	mi
 8011d9e:	2220      	movmi	r2, #32
 8011da0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011da4:	071a      	lsls	r2, r3, #28
 8011da6:	bf44      	itt	mi
 8011da8:	222b      	movmi	r2, #43	; 0x2b
 8011daa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011dae:	782a      	ldrb	r2, [r5, #0]
 8011db0:	2a2a      	cmp	r2, #42	; 0x2a
 8011db2:	d02a      	beq.n	8011e0a <_vfiprintf_r+0x10e>
 8011db4:	9a07      	ldr	r2, [sp, #28]
 8011db6:	46a8      	mov	r8, r5
 8011db8:	2000      	movs	r0, #0
 8011dba:	250a      	movs	r5, #10
 8011dbc:	4641      	mov	r1, r8
 8011dbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011dc2:	3b30      	subs	r3, #48	; 0x30
 8011dc4:	2b09      	cmp	r3, #9
 8011dc6:	d969      	bls.n	8011e9c <_vfiprintf_r+0x1a0>
 8011dc8:	b360      	cbz	r0, 8011e24 <_vfiprintf_r+0x128>
 8011dca:	e024      	b.n	8011e16 <_vfiprintf_r+0x11a>
 8011dcc:	4b50      	ldr	r3, [pc, #320]	; (8011f10 <_vfiprintf_r+0x214>)
 8011dce:	429c      	cmp	r4, r3
 8011dd0:	d101      	bne.n	8011dd6 <_vfiprintf_r+0xda>
 8011dd2:	68b4      	ldr	r4, [r6, #8]
 8011dd4:	e7a2      	b.n	8011d1c <_vfiprintf_r+0x20>
 8011dd6:	4b4f      	ldr	r3, [pc, #316]	; (8011f14 <_vfiprintf_r+0x218>)
 8011dd8:	429c      	cmp	r4, r3
 8011dda:	bf08      	it	eq
 8011ddc:	68f4      	ldreq	r4, [r6, #12]
 8011dde:	e79d      	b.n	8011d1c <_vfiprintf_r+0x20>
 8011de0:	4621      	mov	r1, r4
 8011de2:	4630      	mov	r0, r6
 8011de4:	f7fe fb1e 	bl	8010424 <__swsetup_r>
 8011de8:	2800      	cmp	r0, #0
 8011dea:	d09d      	beq.n	8011d28 <_vfiprintf_r+0x2c>
 8011dec:	f04f 30ff 	mov.w	r0, #4294967295
 8011df0:	b01d      	add	sp, #116	; 0x74
 8011df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df6:	46a8      	mov	r8, r5
 8011df8:	e7a2      	b.n	8011d40 <_vfiprintf_r+0x44>
 8011dfa:	4a44      	ldr	r2, [pc, #272]	; (8011f0c <_vfiprintf_r+0x210>)
 8011dfc:	1a80      	subs	r0, r0, r2
 8011dfe:	fa0b f000 	lsl.w	r0, fp, r0
 8011e02:	4318      	orrs	r0, r3
 8011e04:	9004      	str	r0, [sp, #16]
 8011e06:	4645      	mov	r5, r8
 8011e08:	e7be      	b.n	8011d88 <_vfiprintf_r+0x8c>
 8011e0a:	9a03      	ldr	r2, [sp, #12]
 8011e0c:	1d11      	adds	r1, r2, #4
 8011e0e:	6812      	ldr	r2, [r2, #0]
 8011e10:	9103      	str	r1, [sp, #12]
 8011e12:	2a00      	cmp	r2, #0
 8011e14:	db01      	blt.n	8011e1a <_vfiprintf_r+0x11e>
 8011e16:	9207      	str	r2, [sp, #28]
 8011e18:	e004      	b.n	8011e24 <_vfiprintf_r+0x128>
 8011e1a:	4252      	negs	r2, r2
 8011e1c:	f043 0302 	orr.w	r3, r3, #2
 8011e20:	9207      	str	r2, [sp, #28]
 8011e22:	9304      	str	r3, [sp, #16]
 8011e24:	f898 3000 	ldrb.w	r3, [r8]
 8011e28:	2b2e      	cmp	r3, #46	; 0x2e
 8011e2a:	d10e      	bne.n	8011e4a <_vfiprintf_r+0x14e>
 8011e2c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011e30:	2b2a      	cmp	r3, #42	; 0x2a
 8011e32:	d138      	bne.n	8011ea6 <_vfiprintf_r+0x1aa>
 8011e34:	9b03      	ldr	r3, [sp, #12]
 8011e36:	1d1a      	adds	r2, r3, #4
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	9203      	str	r2, [sp, #12]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	bfb8      	it	lt
 8011e40:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e44:	f108 0802 	add.w	r8, r8, #2
 8011e48:	9305      	str	r3, [sp, #20]
 8011e4a:	4d33      	ldr	r5, [pc, #204]	; (8011f18 <_vfiprintf_r+0x21c>)
 8011e4c:	f898 1000 	ldrb.w	r1, [r8]
 8011e50:	2203      	movs	r2, #3
 8011e52:	4628      	mov	r0, r5
 8011e54:	f7f6 f8fc 	bl	8008050 <memchr>
 8011e58:	b140      	cbz	r0, 8011e6c <_vfiprintf_r+0x170>
 8011e5a:	2340      	movs	r3, #64	; 0x40
 8011e5c:	1b40      	subs	r0, r0, r5
 8011e5e:	fa03 f000 	lsl.w	r0, r3, r0
 8011e62:	9b04      	ldr	r3, [sp, #16]
 8011e64:	4303      	orrs	r3, r0
 8011e66:	f108 0801 	add.w	r8, r8, #1
 8011e6a:	9304      	str	r3, [sp, #16]
 8011e6c:	f898 1000 	ldrb.w	r1, [r8]
 8011e70:	482a      	ldr	r0, [pc, #168]	; (8011f1c <_vfiprintf_r+0x220>)
 8011e72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011e76:	2206      	movs	r2, #6
 8011e78:	f108 0701 	add.w	r7, r8, #1
 8011e7c:	f7f6 f8e8 	bl	8008050 <memchr>
 8011e80:	2800      	cmp	r0, #0
 8011e82:	d037      	beq.n	8011ef4 <_vfiprintf_r+0x1f8>
 8011e84:	4b26      	ldr	r3, [pc, #152]	; (8011f20 <_vfiprintf_r+0x224>)
 8011e86:	bb1b      	cbnz	r3, 8011ed0 <_vfiprintf_r+0x1d4>
 8011e88:	9b03      	ldr	r3, [sp, #12]
 8011e8a:	3307      	adds	r3, #7
 8011e8c:	f023 0307 	bic.w	r3, r3, #7
 8011e90:	3308      	adds	r3, #8
 8011e92:	9303      	str	r3, [sp, #12]
 8011e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e96:	444b      	add	r3, r9
 8011e98:	9309      	str	r3, [sp, #36]	; 0x24
 8011e9a:	e750      	b.n	8011d3e <_vfiprintf_r+0x42>
 8011e9c:	fb05 3202 	mla	r2, r5, r2, r3
 8011ea0:	2001      	movs	r0, #1
 8011ea2:	4688      	mov	r8, r1
 8011ea4:	e78a      	b.n	8011dbc <_vfiprintf_r+0xc0>
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	f108 0801 	add.w	r8, r8, #1
 8011eac:	9305      	str	r3, [sp, #20]
 8011eae:	4619      	mov	r1, r3
 8011eb0:	250a      	movs	r5, #10
 8011eb2:	4640      	mov	r0, r8
 8011eb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011eb8:	3a30      	subs	r2, #48	; 0x30
 8011eba:	2a09      	cmp	r2, #9
 8011ebc:	d903      	bls.n	8011ec6 <_vfiprintf_r+0x1ca>
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d0c3      	beq.n	8011e4a <_vfiprintf_r+0x14e>
 8011ec2:	9105      	str	r1, [sp, #20]
 8011ec4:	e7c1      	b.n	8011e4a <_vfiprintf_r+0x14e>
 8011ec6:	fb05 2101 	mla	r1, r5, r1, r2
 8011eca:	2301      	movs	r3, #1
 8011ecc:	4680      	mov	r8, r0
 8011ece:	e7f0      	b.n	8011eb2 <_vfiprintf_r+0x1b6>
 8011ed0:	ab03      	add	r3, sp, #12
 8011ed2:	9300      	str	r3, [sp, #0]
 8011ed4:	4622      	mov	r2, r4
 8011ed6:	4b13      	ldr	r3, [pc, #76]	; (8011f24 <_vfiprintf_r+0x228>)
 8011ed8:	a904      	add	r1, sp, #16
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7fd fe0c 	bl	800faf8 <_printf_float>
 8011ee0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011ee4:	4681      	mov	r9, r0
 8011ee6:	d1d5      	bne.n	8011e94 <_vfiprintf_r+0x198>
 8011ee8:	89a3      	ldrh	r3, [r4, #12]
 8011eea:	065b      	lsls	r3, r3, #25
 8011eec:	f53f af7e 	bmi.w	8011dec <_vfiprintf_r+0xf0>
 8011ef0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ef2:	e77d      	b.n	8011df0 <_vfiprintf_r+0xf4>
 8011ef4:	ab03      	add	r3, sp, #12
 8011ef6:	9300      	str	r3, [sp, #0]
 8011ef8:	4622      	mov	r2, r4
 8011efa:	4b0a      	ldr	r3, [pc, #40]	; (8011f24 <_vfiprintf_r+0x228>)
 8011efc:	a904      	add	r1, sp, #16
 8011efe:	4630      	mov	r0, r6
 8011f00:	f7fe f8b0 	bl	8010064 <_printf_i>
 8011f04:	e7ec      	b.n	8011ee0 <_vfiprintf_r+0x1e4>
 8011f06:	bf00      	nop
 8011f08:	08012208 	.word	0x08012208
 8011f0c:	08012344 	.word	0x08012344
 8011f10:	08012228 	.word	0x08012228
 8011f14:	080121e8 	.word	0x080121e8
 8011f18:	0801234a 	.word	0x0801234a
 8011f1c:	0801234e 	.word	0x0801234e
 8011f20:	0800faf9 	.word	0x0800faf9
 8011f24:	08011cd7 	.word	0x08011cd7

08011f28 <_sbrk_r>:
 8011f28:	b538      	push	{r3, r4, r5, lr}
 8011f2a:	4c06      	ldr	r4, [pc, #24]	; (8011f44 <_sbrk_r+0x1c>)
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	4605      	mov	r5, r0
 8011f30:	4608      	mov	r0, r1
 8011f32:	6023      	str	r3, [r4, #0]
 8011f34:	f7f9 f944 	bl	800b1c0 <_sbrk>
 8011f38:	1c43      	adds	r3, r0, #1
 8011f3a:	d102      	bne.n	8011f42 <_sbrk_r+0x1a>
 8011f3c:	6823      	ldr	r3, [r4, #0]
 8011f3e:	b103      	cbz	r3, 8011f42 <_sbrk_r+0x1a>
 8011f40:	602b      	str	r3, [r5, #0]
 8011f42:	bd38      	pop	{r3, r4, r5, pc}
 8011f44:	2000085c 	.word	0x2000085c

08011f48 <__sread>:
 8011f48:	b510      	push	{r4, lr}
 8011f4a:	460c      	mov	r4, r1
 8011f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f50:	f000 f8a8 	bl	80120a4 <_read_r>
 8011f54:	2800      	cmp	r0, #0
 8011f56:	bfab      	itete	ge
 8011f58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011f5a:	89a3      	ldrhlt	r3, [r4, #12]
 8011f5c:	181b      	addge	r3, r3, r0
 8011f5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011f62:	bfac      	ite	ge
 8011f64:	6563      	strge	r3, [r4, #84]	; 0x54
 8011f66:	81a3      	strhlt	r3, [r4, #12]
 8011f68:	bd10      	pop	{r4, pc}

08011f6a <__swrite>:
 8011f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f6e:	461f      	mov	r7, r3
 8011f70:	898b      	ldrh	r3, [r1, #12]
 8011f72:	05db      	lsls	r3, r3, #23
 8011f74:	4605      	mov	r5, r0
 8011f76:	460c      	mov	r4, r1
 8011f78:	4616      	mov	r6, r2
 8011f7a:	d505      	bpl.n	8011f88 <__swrite+0x1e>
 8011f7c:	2302      	movs	r3, #2
 8011f7e:	2200      	movs	r2, #0
 8011f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f84:	f000 f868 	bl	8012058 <_lseek_r>
 8011f88:	89a3      	ldrh	r3, [r4, #12]
 8011f8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011f92:	81a3      	strh	r3, [r4, #12]
 8011f94:	4632      	mov	r2, r6
 8011f96:	463b      	mov	r3, r7
 8011f98:	4628      	mov	r0, r5
 8011f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f9e:	f000 b817 	b.w	8011fd0 <_write_r>

08011fa2 <__sseek>:
 8011fa2:	b510      	push	{r4, lr}
 8011fa4:	460c      	mov	r4, r1
 8011fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011faa:	f000 f855 	bl	8012058 <_lseek_r>
 8011fae:	1c43      	adds	r3, r0, #1
 8011fb0:	89a3      	ldrh	r3, [r4, #12]
 8011fb2:	bf15      	itete	ne
 8011fb4:	6560      	strne	r0, [r4, #84]	; 0x54
 8011fb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011fba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011fbe:	81a3      	strheq	r3, [r4, #12]
 8011fc0:	bf18      	it	ne
 8011fc2:	81a3      	strhne	r3, [r4, #12]
 8011fc4:	bd10      	pop	{r4, pc}

08011fc6 <__sclose>:
 8011fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fca:	f000 b813 	b.w	8011ff4 <_close_r>
	...

08011fd0 <_write_r>:
 8011fd0:	b538      	push	{r3, r4, r5, lr}
 8011fd2:	4c07      	ldr	r4, [pc, #28]	; (8011ff0 <_write_r+0x20>)
 8011fd4:	4605      	mov	r5, r0
 8011fd6:	4608      	mov	r0, r1
 8011fd8:	4611      	mov	r1, r2
 8011fda:	2200      	movs	r2, #0
 8011fdc:	6022      	str	r2, [r4, #0]
 8011fde:	461a      	mov	r2, r3
 8011fe0:	f7f9 f89d 	bl	800b11e <_write>
 8011fe4:	1c43      	adds	r3, r0, #1
 8011fe6:	d102      	bne.n	8011fee <_write_r+0x1e>
 8011fe8:	6823      	ldr	r3, [r4, #0]
 8011fea:	b103      	cbz	r3, 8011fee <_write_r+0x1e>
 8011fec:	602b      	str	r3, [r5, #0]
 8011fee:	bd38      	pop	{r3, r4, r5, pc}
 8011ff0:	2000085c 	.word	0x2000085c

08011ff4 <_close_r>:
 8011ff4:	b538      	push	{r3, r4, r5, lr}
 8011ff6:	4c06      	ldr	r4, [pc, #24]	; (8012010 <_close_r+0x1c>)
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	4605      	mov	r5, r0
 8011ffc:	4608      	mov	r0, r1
 8011ffe:	6023      	str	r3, [r4, #0]
 8012000:	f7f9 f8a9 	bl	800b156 <_close>
 8012004:	1c43      	adds	r3, r0, #1
 8012006:	d102      	bne.n	801200e <_close_r+0x1a>
 8012008:	6823      	ldr	r3, [r4, #0]
 801200a:	b103      	cbz	r3, 801200e <_close_r+0x1a>
 801200c:	602b      	str	r3, [r5, #0]
 801200e:	bd38      	pop	{r3, r4, r5, pc}
 8012010:	2000085c 	.word	0x2000085c

08012014 <_fstat_r>:
 8012014:	b538      	push	{r3, r4, r5, lr}
 8012016:	4c07      	ldr	r4, [pc, #28]	; (8012034 <_fstat_r+0x20>)
 8012018:	2300      	movs	r3, #0
 801201a:	4605      	mov	r5, r0
 801201c:	4608      	mov	r0, r1
 801201e:	4611      	mov	r1, r2
 8012020:	6023      	str	r3, [r4, #0]
 8012022:	f7f9 f8a4 	bl	800b16e <_fstat>
 8012026:	1c43      	adds	r3, r0, #1
 8012028:	d102      	bne.n	8012030 <_fstat_r+0x1c>
 801202a:	6823      	ldr	r3, [r4, #0]
 801202c:	b103      	cbz	r3, 8012030 <_fstat_r+0x1c>
 801202e:	602b      	str	r3, [r5, #0]
 8012030:	bd38      	pop	{r3, r4, r5, pc}
 8012032:	bf00      	nop
 8012034:	2000085c 	.word	0x2000085c

08012038 <_isatty_r>:
 8012038:	b538      	push	{r3, r4, r5, lr}
 801203a:	4c06      	ldr	r4, [pc, #24]	; (8012054 <_isatty_r+0x1c>)
 801203c:	2300      	movs	r3, #0
 801203e:	4605      	mov	r5, r0
 8012040:	4608      	mov	r0, r1
 8012042:	6023      	str	r3, [r4, #0]
 8012044:	f7f9 f8a3 	bl	800b18e <_isatty>
 8012048:	1c43      	adds	r3, r0, #1
 801204a:	d102      	bne.n	8012052 <_isatty_r+0x1a>
 801204c:	6823      	ldr	r3, [r4, #0]
 801204e:	b103      	cbz	r3, 8012052 <_isatty_r+0x1a>
 8012050:	602b      	str	r3, [r5, #0]
 8012052:	bd38      	pop	{r3, r4, r5, pc}
 8012054:	2000085c 	.word	0x2000085c

08012058 <_lseek_r>:
 8012058:	b538      	push	{r3, r4, r5, lr}
 801205a:	4c07      	ldr	r4, [pc, #28]	; (8012078 <_lseek_r+0x20>)
 801205c:	4605      	mov	r5, r0
 801205e:	4608      	mov	r0, r1
 8012060:	4611      	mov	r1, r2
 8012062:	2200      	movs	r2, #0
 8012064:	6022      	str	r2, [r4, #0]
 8012066:	461a      	mov	r2, r3
 8012068:	f7f9 f89c 	bl	800b1a4 <_lseek>
 801206c:	1c43      	adds	r3, r0, #1
 801206e:	d102      	bne.n	8012076 <_lseek_r+0x1e>
 8012070:	6823      	ldr	r3, [r4, #0]
 8012072:	b103      	cbz	r3, 8012076 <_lseek_r+0x1e>
 8012074:	602b      	str	r3, [r5, #0]
 8012076:	bd38      	pop	{r3, r4, r5, pc}
 8012078:	2000085c 	.word	0x2000085c

0801207c <__ascii_mbtowc>:
 801207c:	b082      	sub	sp, #8
 801207e:	b901      	cbnz	r1, 8012082 <__ascii_mbtowc+0x6>
 8012080:	a901      	add	r1, sp, #4
 8012082:	b142      	cbz	r2, 8012096 <__ascii_mbtowc+0x1a>
 8012084:	b14b      	cbz	r3, 801209a <__ascii_mbtowc+0x1e>
 8012086:	7813      	ldrb	r3, [r2, #0]
 8012088:	600b      	str	r3, [r1, #0]
 801208a:	7812      	ldrb	r2, [r2, #0]
 801208c:	1c10      	adds	r0, r2, #0
 801208e:	bf18      	it	ne
 8012090:	2001      	movne	r0, #1
 8012092:	b002      	add	sp, #8
 8012094:	4770      	bx	lr
 8012096:	4610      	mov	r0, r2
 8012098:	e7fb      	b.n	8012092 <__ascii_mbtowc+0x16>
 801209a:	f06f 0001 	mvn.w	r0, #1
 801209e:	e7f8      	b.n	8012092 <__ascii_mbtowc+0x16>

080120a0 <__malloc_lock>:
 80120a0:	4770      	bx	lr

080120a2 <__malloc_unlock>:
 80120a2:	4770      	bx	lr

080120a4 <_read_r>:
 80120a4:	b538      	push	{r3, r4, r5, lr}
 80120a6:	4c07      	ldr	r4, [pc, #28]	; (80120c4 <_read_r+0x20>)
 80120a8:	4605      	mov	r5, r0
 80120aa:	4608      	mov	r0, r1
 80120ac:	4611      	mov	r1, r2
 80120ae:	2200      	movs	r2, #0
 80120b0:	6022      	str	r2, [r4, #0]
 80120b2:	461a      	mov	r2, r3
 80120b4:	f7f9 f816 	bl	800b0e4 <_read>
 80120b8:	1c43      	adds	r3, r0, #1
 80120ba:	d102      	bne.n	80120c2 <_read_r+0x1e>
 80120bc:	6823      	ldr	r3, [r4, #0]
 80120be:	b103      	cbz	r3, 80120c2 <_read_r+0x1e>
 80120c0:	602b      	str	r3, [r5, #0]
 80120c2:	bd38      	pop	{r3, r4, r5, pc}
 80120c4:	2000085c 	.word	0x2000085c

080120c8 <__ascii_wctomb>:
 80120c8:	b149      	cbz	r1, 80120de <__ascii_wctomb+0x16>
 80120ca:	2aff      	cmp	r2, #255	; 0xff
 80120cc:	bf85      	ittet	hi
 80120ce:	238a      	movhi	r3, #138	; 0x8a
 80120d0:	6003      	strhi	r3, [r0, #0]
 80120d2:	700a      	strbls	r2, [r1, #0]
 80120d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80120d8:	bf98      	it	ls
 80120da:	2001      	movls	r0, #1
 80120dc:	4770      	bx	lr
 80120de:	4608      	mov	r0, r1
 80120e0:	4770      	bx	lr
	...

080120e4 <_init>:
 80120e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120e6:	bf00      	nop
 80120e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120ea:	bc08      	pop	{r3}
 80120ec:	469e      	mov	lr, r3
 80120ee:	4770      	bx	lr

080120f0 <_fini>:
 80120f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120f2:	bf00      	nop
 80120f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120f6:	bc08      	pop	{r3}
 80120f8:	469e      	mov	lr, r3
 80120fa:	4770      	bx	lr
