OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/ram_4x72/runs/first_run/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/wamiqkhan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dff_ram_4x72
Die area:                 ( 0 0 ) ( 182915 193635 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3924
Number of terminals:      151
Number of snets:          2
Number of nets:           1934

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 100.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 69329.
[INFO DRT-0033] mcon shape region query size = 49246.
[INFO DRT-0033] met1 shape region query size = 11031.
[INFO DRT-0033] via shape region query size = 480.
[INFO DRT-0033] met2 shape region query size = 354.
[INFO DRT-0033] via2 shape region query size = 384.
[INFO DRT-0033] met3 shape region query size = 371.
[INFO DRT-0033] via3 shape region query size = 384.
[INFO DRT-0033] met4 shape region query size = 106.
[INFO DRT-0033] via4 shape region query size = 4.
[INFO DRT-0033] met5 shape region query size = 8.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 266 pins.
[INFO DRT-0081]   Complete 82 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1067 groups.
#scanned instances     = 3924
#unique  instances     = 100
#stdCellGenAp          = 2016
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1424
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5367
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:32, memory = 120.62 (MB), peak = 121.40 (MB)

Number of guides:     12194

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 26 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4368.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3183.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1703.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 122.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6076 vertical wires in 1 frboxes and 3305 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 503 vertical wires in 1 frboxes and 868 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 139.99 (MB), peak = 156.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.99 (MB), peak = 156.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 184.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:11, memory = 203.17 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:12, memory = 192.04 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:17, memory = 209.90 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:17, memory = 209.90 (MB).
    Completing 60% with 213 violations.
    elapsed time = 00:00:21, memory = 225.51 (MB).
    Completing 70% with 213 violations.
    elapsed time = 00:00:25, memory = 210.34 (MB).
    Completing 80% with 299 violations.
    elapsed time = 00:00:30, memory = 223.62 (MB).
    Completing 90% with 299 violations.
    elapsed time = 00:00:34, memory = 240.12 (MB).
    Completing 100% with 414 violations.
    elapsed time = 00:00:35, memory = 178.38 (MB).
[INFO DRT-0199]   Number of violations = 948.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing        8      0    102      8      3      0
Min Hole             0      0      1      0      0      0
Recheck              0      0    385    139      9      1
Short                0      0    267     23      0      0
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:35, memory = 499.50 (MB), peak = 499.50 (MB)
Total wire length = 40101 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19352 um.
Total wire length on LAYER met2 = 19072 um.
Total wire length on LAYER met3 = 1594 um.
Total wire length on LAYER met4 = 81 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10879.
Up-via summary (total 10879):.

------------------------
 FR_MASTERSLICE        0
            li1     5369
           met1     5346
           met2      158
           met3        6
           met4        0
------------------------
                   10879


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 948 violations.
    elapsed time = 00:00:00, memory = 510.88 (MB).
    Completing 20% with 948 violations.
    elapsed time = 00:00:01, memory = 534.25 (MB).
    Completing 30% with 792 violations.
    elapsed time = 00:00:08, memory = 514.43 (MB).
    Completing 40% with 792 violations.
    elapsed time = 00:00:08, memory = 536.06 (MB).
    Completing 50% with 792 violations.
    elapsed time = 00:00:13, memory = 552.18 (MB).
    Completing 60% with 579 violations.
    elapsed time = 00:00:15, memory = 533.07 (MB).
    Completing 70% with 579 violations.
    elapsed time = 00:00:18, memory = 537.20 (MB).
    Completing 80% with 579 violations.
    elapsed time = 00:00:19, memory = 537.20 (MB).
    Completing 90% with 398 violations.
    elapsed time = 00:00:26, memory = 551.48 (MB).
    Completing 100% with 155 violations.
    elapsed time = 00:00:29, memory = 496.85 (MB).
[INFO DRT-0199]   Number of violations = 155.
Viol/Layer        met1   met2   met3
Metal Spacing       43      8      1
Short               94      9      0
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:29, memory = 499.60 (MB), peak = 552.50 (MB)
Total wire length = 39718 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19194 um.
Total wire length on LAYER met2 = 18858 um.
Total wire length on LAYER met3 = 1581 um.
Total wire length on LAYER met4 = 83 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10880.
Up-via summary (total 10880):.

------------------------
 FR_MASTERSLICE        0
            li1     5369
           met1     5338
           met2      167
           met3        6
           met4        0
------------------------
                   10880


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 155 violations.
    elapsed time = 00:00:00, memory = 499.60 (MB).
    Completing 20% with 155 violations.
    elapsed time = 00:00:01, memory = 534.60 (MB).
    Completing 30% with 155 violations.
    elapsed time = 00:00:02, memory = 537.10 (MB).
    Completing 40% with 156 violations.
    elapsed time = 00:00:05, memory = 523.33 (MB).
    Completing 50% with 156 violations.
    elapsed time = 00:00:10, memory = 539.58 (MB).
    Completing 60% with 156 violations.
    elapsed time = 00:00:10, memory = 539.58 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:11, memory = 507.81 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:15, memory = 542.68 (MB).
    Completing 90% with 142 violations.
    elapsed time = 00:00:21, memory = 535.99 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:00:26, memory = 496.57 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2
Metal Spacing       20      5
Short               67      5
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:26, memory = 499.45 (MB), peak = 557.49 (MB)
Total wire length = 39498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19154 um.
Total wire length on LAYER met2 = 18783 um.
Total wire length on LAYER met3 = 1487 um.
Total wire length on LAYER met4 = 73 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10830.
Up-via summary (total 10830):.

------------------------
 FR_MASTERSLICE        0
            li1     5369
           met1     5310
           met2      147
           met3        4
           met4        0
------------------------
                   10830


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 499.45 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:01, memory = 524.82 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:02, memory = 524.82 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:03, memory = 546.82 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:04, memory = 556.82 (MB).
    Completing 60% with 58 violations.
    elapsed time = 00:00:05, memory = 540.14 (MB).
    Completing 70% with 58 violations.
    elapsed time = 00:00:08, memory = 524.84 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:09, memory = 525.09 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:11, memory = 546.97 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:11, memory = 496.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:12, memory = 496.59 (MB), peak = 557.49 (MB)
Total wire length = 39546 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18960 um.
Total wire length on LAYER met2 = 18817 um.
Total wire length on LAYER met3 = 1695 um.
Total wire length on LAYER met4 = 73 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10909.
Up-via summary (total 10909):.

------------------------
 FR_MASTERSLICE        0
            li1     5369
           met1     5362
           met2      174
           met3        4
           met4        0
------------------------
                   10909


[INFO DRT-0198] Complete detail routing.
Total wire length = 39546 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18960 um.
Total wire length on LAYER met2 = 18817 um.
Total wire length on LAYER met3 = 1695 um.
Total wire length on LAYER met4 = 73 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10909.
Up-via summary (total 10909):.

------------------------
 FR_MASTERSLICE        0
            li1     5369
           met1     5362
           met2      174
           met3        4
           met4        0
------------------------
                   10909


[INFO DRT-0267] cpu time = 00:03:02, elapsed time = 00:01:44, memory = 496.59 (MB), peak = 557.49 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ram_4x72/runs/first_run/results/routing/dff_ram_4x72.odb'…
Writing netlist to '/openlane/designs/ram_4x72/runs/first_run/results/routing/dff_ram_4x72.nl.v'…
Writing powered netlist to '/openlane/designs/ram_4x72/runs/first_run/results/routing/dff_ram_4x72.pnl.v'…
Writing layout to '/openlane/designs/ram_4x72/runs/first_run/results/routing/dff_ram_4x72.def'…
