Analysis & Synthesis report for clarvi_fpga
Thu Nov 21 21:57:50 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 21 21:57:50 2019           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; clarvi_fpga                                 ;
; Top-level Entity Name       ; clarvi_fpga                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; clarvi_fpga        ; clarvi_fpga        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 21 21:57:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/EightBitsToSevenSeg.sv
    Info (12023): Found entity 1: EightBitsToSevenSeg File: /home/ecad/Desktop/excersize5/clarvi_fpga/qsys/EightBitsToSevenSeg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file qsys/hex_to_7seg.sv
    Info (12023): Found entity 1: hex_to_7seg File: /home/ecad/Desktop/excersize5/clarvi_fpga/qsys/hex_to_7seg.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at TwentyFourToSevenSeg.sv(26): ignored dangling comma in List of Port Connections File: /home/ecad/Desktop/excersize5/clarvi_fpga/qsys/TwentyFourToSevenSeg.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file qsys/TwentyFourToSevenSeg.sv
    Info (12023): Found entity 1: TwentyFourToSevenSeg File: /home/ecad/Desktop/excersize5/clarvi_fpga/qsys/TwentyFourToSevenSeg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/shiftregctl.sv
    Info (12023): Found entity 1: shiftregctl File: /home/ecad/Desktop/excersize5/clarvi_fpga/qsys/shiftregctl.sv Line: 1
Error (10170): Verilog HDL syntax error at clarvi_fpga.sv(269) near text: ".";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_fpga.sv Line: 269
Error (10112): Ignored design unit "clarvi_fpga" at clarvi_fpga.sv(32) due to previous errors File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_fpga.sv Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file clarvi_fpga.sv
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/clarvi_soc.v
    Info (12023): Found entity 1: clarvi_soc File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv
    Info (12023): Found entity 1: clarvi_soc_irq_mapper File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux_001 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_demux File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux_001 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux_001 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_003_default_decode File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_003 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_002_default_decode File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_002 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_001_default_decode File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_001 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_default_decode File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_0 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v
    Info (12023): Found entity 1: clarvi_soc_video_memory File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_pll.v
    Info (12023): Found entity 1: clarvi_soc_pll File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: clarvi_soc_onchip_memory2_0 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_avalon.sv
    Info (12023): Found entity 1: clarvi_avalon File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi.sv
    Info (12023): Found entity 1: clarvi File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkPixelStream.v
    Info (12023): Found entity 1: mkPixelStream File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkBurstRead.v
    Info (12023): Found entity 1: mkBurstRead File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SizedFIFO.v
    Info (12023): Found entity 1: SizedFIFO File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/SizedFIFO.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncFIFO.v
    Info (12023): Found entity 1: SyncFIFO File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncFIFO.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/FIFO2.v
    Info (12023): Found entity 1: FIFO2 File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/FIFO2.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncRegister.v
    Info (12023): Found entity 1: SyncRegister File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncResetA.v
    Info (12023): Found entity 1: SyncResetA File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncResetA.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncHandshake.v
    Info (12023): Found entity 1: SyncHandshake File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_Left_Dial.v
    Info (12023): Found entity 1: clarvi_soc_Left_Dial File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_Left_Dial.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_LEDs.v
    Info (12023): Found entity 1: clarvi_soc_LEDs File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_LEDs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_Hex_Digits.v
    Info (12023): Found entity 1: clarvi_soc_Hex_Digits File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_Hex_Digits.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_Buttons.v
    Info (12023): Found entity 1: clarvi_soc_Buttons File: /home/ecad/Desktop/excersize5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_Buttons.v Line: 21
Info (144001): Generated suppressed messages file /home/ecad/Desktop/excersize5/clarvi_fpga/output_files/clarvi_fpga.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 953 megabytes
    Error: Processing ended: Thu Nov 21 21:57:52 2019
    Error: Elapsed time: 00:00:29
    Error: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ecad/Desktop/excersize5/clarvi_fpga/output_files/clarvi_fpga.map.smsg.


