$date
	Sun Oct 23 01:44:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875467
b111 !
1"
#875470
b111 &
b111 %
1$
#875471
0"
#875474
b10110 &
b10110 %
#875478
b1011 &
b1011 %
#875482
b100010 &
b100010 %
#875486
b10001 &
b10001 %
#875490
b110100 &
b110100 %
#875494
b11010 &
b11010 %
#875498
b1101 &
b1101 %
#875502
b101000 &
b101000 %
#875506
b10100 &
b10100 %
#875510
b1010 &
b1010 %
#875514
b101 &
b101 %
#875518
b10000 &
b10000 %
#875522
b1000 &
b1000 %
#875526
b100 &
b100 %
#875530
b10 &
b10 %
#875534
b1 &
1#
b1 %
#875538
b0 &
b0 %
0#
0$
#1921632
b10000 !
1"
#1921634
b10000 &
b10000 %
1$
#1921635
0"
#1921638
b1000 &
b1000 %
#1921642
b100 &
b100 %
#1921646
b10 &
b10 %
#1921650
b1 &
b1 %
1#
#1921654
b0 &
0#
b0 %
0$
#2886555
b10001 !
1"
#2886558
b10001 &
b10001 %
1$
#2886559
0"
#2886562
b110100 &
b110100 %
#2886566
b11010 &
b11010 %
#2886570
b1101 &
b1101 %
#2886574
b101000 &
b101000 %
#2886578
b10100 &
b10100 %
#2886582
b1010 &
b1010 %
#2886586
b101 &
b101 %
#2886590
b10000 &
b10000 %
#2886594
b1000 &
b1000 %
#2886598
b100 &
b100 %
#2886602
b10 &
b10 %
#2886606
b1 &
1#
b1 %
#2886610
b0 &
b0 %
0#
0$
#4500012
