INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.ip_user_files/bd/wyj_test_3_2/ipshared/2ad4/ip_74ls90.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj74ls90
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.ip_user_files/bd/wyj_test_3_2/ip/wyj_test_3_2_wyj74ls90_0_0/sim/wyj_test_3_2_wyj74ls90_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_2_wyj74ls90_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.ip_user_files/bd/wyj_test_3_2/ip/wyj_test_3_2_wyj74ls90_1_0/sim/wyj_test_3_2_wyj74ls90_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_2_wyj74ls90_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.ip_user_files/bd/wyj_test_3_2/sim/wyj_test_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.gen/sources_1/bd/wyj_test_3_2/hdl/wyj_test_3_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyj_test_3_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11248/Desktop/FPGA/wyj_test_3-2/wyj_test_3-2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
