	component five_lane_seriallite_custom_phy_megafunction_tx_only is
		port (
			phy_mgmt_clk         : in  std_logic                      := 'X';             -- clk
			phy_mgmt_clk_reset   : in  std_logic                      := 'X';             -- reset
			phy_mgmt_address     : in  std_logic_vector(8 downto 0)   := (others => 'X'); -- address
			phy_mgmt_read        : in  std_logic                      := 'X';             -- read
			phy_mgmt_readdata    : out std_logic_vector(31 downto 0);                     -- readdata
			phy_mgmt_waitrequest : out std_logic;                                         -- waitrequest
			phy_mgmt_write       : in  std_logic                      := 'X';             -- write
			phy_mgmt_writedata   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			tx_ready             : out std_logic;                                         -- export
			pll_ref_clk          : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- clk
			tx_serial_data       : out std_logic_vector(4 downto 0);                      -- export
			pll_locked           : out std_logic_vector(0 downto 0);                      -- export
			tx_coreclkin         : in  std_logic_vector(4 downto 0)   := (others => 'X'); -- export
			tx_clkout            : out std_logic_vector(0 downto 0);                      -- export
			tx_parallel_data     : in  std_logic_vector(159 downto 0) := (others => 'X'); -- export
			tx_datak             : in  std_logic_vector(19 downto 0)  := (others => 'X'); -- export
			reconfig_from_xcvr   : out std_logic_vector(275 downto 0);                    -- reconfig_from_xcvr
			reconfig_to_xcvr     : in  std_logic_vector(419 downto 0) := (others => 'X')  -- reconfig_to_xcvr
		);
	end component five_lane_seriallite_custom_phy_megafunction_tx_only;

