<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

</twCmdLine><twDesign>motherboard.ncd</twDesign><twDesignPath>motherboard.ncd</twDesignPath><twPCF>motherboard.pcf</twPCF><twPcfPath>motherboard.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="757"><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y11.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X63Y19.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X68Y30.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X68Y18.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X71Y29.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X71Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y29.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y32.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y32.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X56Y29.B</twDriver><twLoad>SLICE_X58Y25.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X59Y29.A</twDriver><twLoad>SLICE_X58Y25.BX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X59Y29.A</twDriver><twLoad>SLICE_X58Y25.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X54Y21.B</twDriver><twLoad>SLICE_X46Y12.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X69Y17.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X71Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X71Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y30.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y32.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y32.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X58Y25.CMUX</twDriver><twLoad>SLICE_X71Y32.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.D</twDriver><twLoad>SLICE_X76Y26.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X68Y29.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X68Y29.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X66Y33.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X66Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X58Y25.CMUX</twDriver><twLoad>SLICE_X66Y33.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X71Y29.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X71Y29.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X71Y29.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X69Y34.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X69Y34.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X58Y25.CMUX</twDriver><twLoad>SLICE_X69Y34.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X84Y25.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X68Y29.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X68Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y32.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y32.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X58Y25.CMUX</twDriver><twLoad>SLICE_X68Y32.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_6_o</twSig><twDriver>SLICE_X68Y29.C</twDriver><twLoad>SLICE_X68Y30.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X58Y25.DMUX</twDriver><twLoad>SLICE_X68Y30.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y30.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X66Y33.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X66Y33.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X58Y25.CMUX</twDriver><twLoad>SLICE_X66Y33.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X78Y20.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X78Y20.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X77Y23.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X79Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y25.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X76Y22.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X84Y20.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X78Y23.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X78Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X78Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X74Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X88Y25.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X88Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y25.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y25.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X77Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X74Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/seq_addr&lt;2&gt;81</twSig><twDriver>SLICE_X86Y22.C</twDriver><twLoad>SLICE_X84Y23.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X84Y23.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X71Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X71Y22.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X72Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X72Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X80Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X80Y23.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X80Y23.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X81Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X79Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X79Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X79Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X80Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X86Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X79Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X79Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y26.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y26.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y23.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y23.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X84Y23.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X88Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X89Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y22.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X84Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X83Y19.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X82Y19.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X82Y19.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X84Y25.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X84Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X74Y22.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X85Y22.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X85Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X89Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X89Y22.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X87Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X84Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y25.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y19.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y24.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y23.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y20.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X69Y22.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X87Y22.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y19.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X80Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y24.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y24.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y20.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o</twSig><twDriver>SLICE_X80Y21.C</twDriver><twLoad>SLICE_X85Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X87Y21.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X79Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X79Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X77Y23.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y23.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X79Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X75Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y22.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X78Y23.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X82Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X82Y24.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y21.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X75Y25.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X75Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y21.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X76Y21.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X78Y20.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y17.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X69Y21.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X69Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X74Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X74Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X78Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X82Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o1</twSig><twDriver>SLICE_X80Y24.A</twDriver><twLoad>SLICE_X80Y24.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y25.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X83Y25.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X86Y24.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o1</twSig><twDriver>SLICE_X80Y24.A</twDriver><twLoad>SLICE_X73Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X75Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;0&gt;</twSig><twDriver>SLICE_X79Y20.A</twDriver><twLoad>SLICE_X72Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;1&gt;</twSig><twDriver>SLICE_X80Y20.C</twDriver><twLoad>SLICE_X72Y18.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y17.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y17.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X85Y24.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X85Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X83Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_145_o11</twSig><twDriver>SLICE_X79Y20.C</twDriver><twLoad>SLICE_X83Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y25.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X80Y24.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o</twSig><twDriver>SLICE_X80Y21.C</twDriver><twLoad>SLICE_X79Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y17.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y17.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/Madd_seq_addr_cy&lt;3&gt;</twSig><twDriver>SLICE_X72Y18.COUT</twDriver><twLoad>SLICE_X72Y19.CIN</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;4&gt;</twSig><twDriver>SLICE_X80Y21.A</twDriver><twLoad>SLICE_X72Y19.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X86Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y17.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X70Y17.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y17.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X70Y17.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y17.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X55Y14.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y13.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y13.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y15.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y15.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y14.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y14.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y14.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.B</twDriver><twLoad>SLICE_X69Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X77Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X77Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y22.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X62Y21.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X73Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X66Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X62Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y14.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X63Y14.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y14.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X62Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y12.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y12.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y13.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y13.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y12.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y12.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X62Y12.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X62Y12.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X54Y16.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y16.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y16.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y16.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y16.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y16.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y16.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y16.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y17.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y17.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.D</twDriver><twLoad>SLICE_X70Y25.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X71Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X59Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X63Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X63Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X63Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X63Y21.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X63Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X69Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X67Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X62Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X58Y14.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X59Y14.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y14.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X59Y14.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y14.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X59Y14.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y14.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X59Y14.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y14.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y11.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y11.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y11.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y11.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y11.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y11.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y11.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y11.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X53Y21.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X70Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X66Y22.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X54Y18.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y17.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y17.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y17.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y17.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y18.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y18.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y18.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X52Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X62Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X62Y16.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X58Y16.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X58Y16.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X58Y16.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X58Y16.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X58Y16.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X58Y16.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X58Y16.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X58Y16.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X60Y15.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X60Y15.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X60Y15.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X60Y15.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X60Y15.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X60Y15.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X60Y15.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X60Y15.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X53Y15.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y15.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y15.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y15.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y15.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y15.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y15.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y15.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y15.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y13.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X54Y13.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y13.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X54Y21.B</twDriver><twLoad>SLICE_X49Y21.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X72Y11.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X75Y11.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X75Y11.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X75Y11.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X75Y11.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X75Y11.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X75Y11.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X75Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X75Y11.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X73Y11.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X73Y11.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X73Y11.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X73Y11.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X73Y11.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X73Y11.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X73Y11.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X73Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X68Y18.A</twDriver><twLoad>SLICE_X63Y19.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X69Y17.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y16.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y16.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y16.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y16.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y16.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X68Y16.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X68Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X71Y16.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y16.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X71Y16.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y16.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y16.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X71Y16.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y16.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X71Y16.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X62Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X62Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X62Y17.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X62Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X62Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X62Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X62Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X62Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X62Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y18.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y18.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y18.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X63Y19.A</twDriver><twLoad>SLICE_X63Y19.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X63Y19.A</twDriver><twLoad>SLICE_X64Y19.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X68Y18.A</twDriver><twLoad>SLICE_X69Y17.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X63Y19.A</twDriver><twLoad>SLICE_X49Y20.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X67Y18.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y18.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y18.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y18.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y18.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y18.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X63Y19.A</twDriver><twLoad>SLICE_X65Y19.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X71Y17.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X81Y16.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X81Y16.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X81Y16.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X81Y16.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X81Y16.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X81Y16.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X81Y16.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X81Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X74Y17.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X74Y17.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X74Y17.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X74Y17.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X74Y17.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X74Y17.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X74Y17.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X74Y17.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X63Y19.A</twDriver><twLoad>SLICE_X67Y19.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X61Y16.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y15.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y15.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X60Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X60Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y16.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X60Y16.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X60Y18.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y17.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X61Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X61Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y17.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X66Y15.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X67Y15.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X67Y15.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X67Y15.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X69Y14.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y14.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X70Y14.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y14.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X70Y14.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X69Y14.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X69Y14.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X69Y14.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X67Y14.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y14.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y14.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X66Y14.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X67Y14.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X66Y15.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X67Y15.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X67Y14.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X59Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X59Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X59Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X54Y20.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y20.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y20.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X56Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X56Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y20.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y20.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X52Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y18.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y18.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X55Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X45Y15.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X62Y15.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X64Y15.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X64Y15.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X64Y15.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X64Y15.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X64Y15.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X64Y15.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X64Y15.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X64Y15.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y15.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y15.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y15.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y15.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y15.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y15.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X59Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y16.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y16.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y16.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y16.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y16.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X57Y16.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X57Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y16.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y16.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y16.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y16.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y16.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X63Y16.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X63Y16.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X51Y11.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X52Y11.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X53Y11.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X52Y11.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X54Y11.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X54Y11.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X55Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X54Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X53Y10.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X53Y10.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X52Y11.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X52Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X77Y23.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X77Y23.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X75Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X74Y20.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X74Y20.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X71Y29.C</twDriver><twLoad>SLICE_X71Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X45Y15.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X44Y14.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X44Y14.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X47Y13.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X47Y13.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X44Y14.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X44Y14.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X50Y12.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X44Y13.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X54Y21.B</twDriver><twLoad>SLICE_X46Y12.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X34Y28.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X35Y29.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X35Y29.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X30Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X30Y29.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X31Y26.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X31Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X30Y25.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X30Y25.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X30Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X30Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X31Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X72Y18.CMUX</twDriver><twLoad>SLICE_X31Y25.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X54Y21.B</twDriver><twLoad>SLICE_X39Y15.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y15.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X39Y15.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y15.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X37Y9.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X42Y14.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X42Y14.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X50Y9.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X50Y9.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X50Y9.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X43Y12.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X36Y16.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X36Y16.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X37Y15.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X37Y16.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X40Y10.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X46Y9.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y9.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X40Y15.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y9.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X45Y14.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y14.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X37Y8.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X41Y14.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X41Y14.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y11.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y7.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y6.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y8.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X51Y13.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X51Y14.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X49Y9.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y9.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y5.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y7.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y8.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y8.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X49Y10.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y8.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y4.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y6.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y2.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y6.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y7.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y7.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X40Y17.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X40Y17.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X46Y17.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y6.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y6.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y3.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y3.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y7.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y7.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X37Y17.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X39Y17.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X37Y17.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X41Y17.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X38Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X40Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y4.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X40Y3.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X44Y10.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X50Y12.A</twDriver><twLoad>SLICE_X46Y23.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X45Y10.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X87Y22.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X89Y22.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/seq_addr&lt;4&gt;1</twSig><twDriver>SLICE_X87Y22.A</twDriver><twLoad>SLICE_X87Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X81Y20.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X81Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X84Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;1&gt;</twSig><twDriver>SLICE_X68Y30.A</twDriver><twLoad>SLICE_X82Y19.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y19.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X83Y25.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y18.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y18.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y18.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X71Y18.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y18.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y18.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y18.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X72Y19.AMUX</twDriver><twLoad>SLICE_X70Y18.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y5.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y8.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y8.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y9.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y7.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y7.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y8.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y7.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y9.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y3.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y5.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X56Y29.B</twDriver><twLoad>SLICE_X58Y25.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y6.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y5.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y7.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y8.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y2.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y8.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y9.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X68Y30.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X67Y33.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0078_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X58Y25.AMUX</twDriver><twLoad>SLICE_X67Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X87Y22.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X86Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X82Y25.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X80Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;0&gt;</twSig><twDriver>SLICE_X62Y35.C</twDriver><twLoad>SLICE_X85Y23.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X50Y19.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X49Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y7.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X48Y7.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y10.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y9.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y10.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X50Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y8.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y8.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X51Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X52Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X56Y22.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X67Y19.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X74Y15.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X73Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X74Y15.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X74Y15.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X72Y20.AMUX</twDriver><twLoad>SLICE_X72Y16.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y9.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y4.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y4.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y6.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y10.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y3.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y9.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X47Y2.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X49Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X40Y8.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y3.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X45Y11.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X50Y26.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y13.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X45Y2.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y5.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X49Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X42Y8.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X48Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X46Y13.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X40Y7.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y6.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y6.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X49Y27.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X43Y10.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X40Y7.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X45Y25.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X41Y6.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X46Y27.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X36Y6.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X43Y19.A</twDriver><twLoad>SLICE_X44Y5.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X44Y15.B</twDriver><twLoad>SLICE_X47Y24.C3</twLoad></twSigConn><twSigConn><twSig>io_ch_ck</twSig><twDriver>SLICE_X43Y55.A</twDriver><twLoad>SLICE_X43Y55.A3</twLoad></twSigConn><twSigConn><twSig>a&lt;1&gt;</twSig><twDriver>SLICE_X44Y46.B</twDriver><twLoad>SLICE_X42Y51.D1</twLoad></twSigConn><twSigConn><twSig>xa&lt;0&gt;</twSig><twDriver>SLICE_X46Y54.B</twDriver><twLoad>SLICE_X53Y47.B6</twLoad></twSigConn><twSigConn><twSig>a&lt;2&gt;</twSig><twDriver>SLICE_X45Y50.B</twDriver><twLoad>SLICE_X45Y50.A5</twLoad></twSigConn><twSigConn><twSig>a&lt;3&gt;</twSig><twDriver>SLICE_X45Y47.B</twDriver><twLoad>SLICE_X45Y47.A5</twLoad></twSigConn><twSigConn><twSig>xiow_n</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X45Y52.B1</twLoad></twSigConn><twSigConn><twSig>xd&lt;7&gt;</twSig><twDriver>SLICE_X47Y54.C</twDriver><twLoad>SLICE_X62Y35.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X62Y35.A</twDriver><twLoad>SLICE_X56Y38.A6</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X62Y35.A</twDriver><twLoad>SLICE_X55Y75.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X43Y53.A</twDriver><twLoad>SLICE_X43Y53.B6</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;4&gt;</twSig><twDriver>SLICE_X53Y39.A</twDriver><twLoad>SLICE_X44Y53.D3</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X43Y53.A</twDriver><twLoad>SLICE_X52Y89.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X45Y52.C</twDriver><twLoad>SLICE_X45Y52.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;5&gt;</twSig><twDriver>SLICE_X53Y39.C</twDriver><twLoad>SLICE_X44Y50.A3</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X45Y52.C</twDriver><twLoad>SLICE_X51Y81.C6</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X46Y53.A</twDriver><twLoad>SLICE_X46Y53.B6</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;6&gt;</twSig><twDriver>SLICE_X57Y38.A</twDriver><twLoad>SLICE_X42Y50.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X46Y53.A</twDriver><twLoad>SLICE_X50Y82.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X40Y54.A</twDriver><twLoad>SLICE_X40Y54.B4</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;0&gt;</twSig><twDriver>SLICE_X53Y38.A</twDriver><twLoad>SLICE_X41Y50.D1</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X40Y54.A</twDriver><twLoad>SLICE_X52Y91.D5</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X42Y55.A</twDriver><twLoad>SLICE_X42Y55.B1</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;1&gt;</twSig><twDriver>SLICE_X53Y38.C</twDriver><twLoad>SLICE_X41Y51.A6</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X42Y55.A</twDriver><twLoad>SLICE_X52Y91.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X49Y49.A</twDriver><twLoad>SLICE_X44Y56.D6</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;2&gt;</twSig><twDriver>SLICE_X55Y38.A</twDriver><twLoad>SLICE_X49Y49.B5</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X49Y49.A</twDriver><twLoad>SLICE_X51Y105.C1</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X41Y55.C</twDriver><twLoad>SLICE_X41Y55.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;3&gt;</twSig><twDriver>SLICE_X55Y38.C</twDriver><twLoad>SLICE_X40Y48.A3</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X41Y55.C</twDriver><twLoad>SLICE_X54Y90.A3</twLoad></twSigConn><twSigConn><twSig>s6/mdp</twSig><twDriver>SLICE_X47Y101.C</twDriver><twLoad>SLICE_X44Y83.A3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.102</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.040</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X76Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.794</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.764</twDel><twSUTime>-0.005</twSUTime><twTotPathDel>1.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.787</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>1.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X77Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.666</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.639</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>1.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X77Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.244</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.508</twDel><twSUTime>0.229</twSUTime><twTotPathDel>1.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X76Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.358</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.623</twDel><twSUTime>0.230</twSUTime><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.566</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.797</twDel><twSUTime>0.196</twSUTime><twTotPathDel>2.601</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y61.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>1.981</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X75Y61.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.155</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.155</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.517</twRouteDel><twTotDel>3.155</twTotDel><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.059</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.059</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>3.059</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.039</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.039</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X71Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>3.039</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>508</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.828</twMinPer></twConstHead><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X78Y56.C3), 118 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.172</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y8.DOADOL7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.771</twLogDel><twRouteDel>5.022</twRouteDel><twTotDel>7.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.466</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y8.DOPADOPU0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.771</twLogDel><twRouteDel>4.728</twRouteDel><twTotDel>7.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.495</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y8.DOADOU7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.771</twLogDel><twRouteDel>4.699</twRouteDel><twTotDel>7.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE (SLICE_X94Y40.SR), 24 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.089</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>5.876</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.597</twRouteDel><twTotDel>5.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.168</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>5.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X62Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.342</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twTotPathDel>5.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>4.344</twRouteDel><twTotDel>5.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (SLICE_X94Y40.SR), 24 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.091</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>5.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>4.597</twRouteDel><twTotDel>5.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.170</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>5.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X62Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.344</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twTotPathDel>5.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>icon_control0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>4.344</twRouteDel><twTotDel>5.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X75Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X84Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X3Y5.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X3Y5.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y8.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.649</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X75Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>12.351</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>2.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>2.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X75Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>12.351</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>2.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>2.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X71Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>12.616</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.555</twRouteDel><twTotDel>2.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y65.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>1.394</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y65.SR), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>1.395</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X59Y65.SR), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>1.395</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.901</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X52Y67.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>14.099</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X52Y67.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.571</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X52Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.571</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>159</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X76Y44.CIN), 56 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.597</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.472</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X76Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y30.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y44.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.562</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.562</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.588</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.463</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X76Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y30.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y44.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.553</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.507</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.382</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X76Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y30.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y44.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.472</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.472</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X80Y61.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.545</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.969</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y63.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.986</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.544</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.968</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y63.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.986</twRouteDel><twTotDel>3.509</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X80Y59.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.372</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.796</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y63.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.813</twRouteDel><twTotDel>3.337</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.371</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.795</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y63.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y59.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.813</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X79Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.433</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.697</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X78Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X87Y52.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.527</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.758</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X87Y51.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>0.613</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.843</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.648</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.648</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>407</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>390</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B1), 10 paths
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.281</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.219</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X79Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.581</twRouteDel><twTotDel>3.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.159</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.097</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X78Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.459</twRouteDel><twTotDel>3.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.028</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.966</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X79Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 9 paths
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.168</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.106</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X79Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y59.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>2.188</twRouteDel><twTotDel>3.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.118</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.056</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X78Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.891</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.829</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X77Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X77Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>U_ila_pro_0/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.191</twRouteDel><twTotDel>2.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y87.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.025</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.025</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X66Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.575</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>2.575</twRouteDel><twTotDel>3.025</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="106">0</twUnmetConstCnt><twDataSheet anchorID="107" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="108"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3771</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1209</twConnCnt></twConstCov><twStats anchorID="109"><twMinPer>7.828</twMinPer><twFootnote number="1" /><twMaxFreq>127.747</twMaxFreq><twMaxFromToDel>2.649</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Nov  8 17:57:43 2014 </twTimestamp></twFoot><twClientInfo anchorID="110"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 692 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
