{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 16:25:32 2017 " "Info: Processing started: Mon Jan 09 16:25:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQ2SIN -c FREQ2SIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FREQ2SIN -c FREQ2SIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Info: Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign2bin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign2bin-arc2 " "Info: Found design unit 1: sign2bin-arc2" {  } { { "sign2bin.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/sign2bin.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign2bin " "Info: Found entity 1: sign2bin" {  } { { "sign2bin.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/sign2bin.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter256-SYN " "Info: Found design unit 1: counter256-SYN" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter256 " "Info: Found entity 1: counter256" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq2sin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq2sin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ2SIN " "Info: Found entity 1: FREQ2SIN" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sintabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinTableTC-arch " "Info: Found design unit 1: SinTableTC-arch" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SinTableTC " "Info: Found entity 1: SinTableTC" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq2clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freq2clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq2ClkDiv-arch " "Info: Found design unit 1: freq2ClkDiv-arch" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq2ClkDiv " "Info: Found entity 1: freq2ClkDiv" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQ2SIN " "Info: Elaborating entity \"FREQ2SIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign2bin sign2bin:inst6 " "Info: Elaborating entity \"sign2bin\" for hierarchy \"sign2bin:inst6\"" {  } { { "FREQ2SIN.bdf" "inst6" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 896 1120 -8 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinTableTC SinTableTC:inst25 " "Info: Elaborating entity \"SinTableTC\" for hierarchy \"SinTableTC:inst25\"" {  } { { "FREQ2SIN.bdf" "inst25" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 704 848 24 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter256 counter256:inst7 " "Info: Elaborating entity \"counter256\" for hierarchy \"counter256:inst7\"" {  } { { "FREQ2SIN.bdf" "inst7" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -64 464 608 32 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "lpm_counter_component" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter256:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1cj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1cj " "Info: Found entity 1: cntr_1cj" {  } { { "db/cntr_1cj.tdf" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/db/cntr_1cj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1cj counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated " "Info: Elaborating entity \"cntr_1cj\" for hierarchy \"counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Clk_Divider:inst " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Clk_Divider:inst\"" {  } { { "FREQ2SIN.bdf" "inst" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -48 256 392 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Clk_Divider.vhd(63) " "Warning (10492): VHDL Process Statement warning at Clk_Divider.vhd(63): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq2ClkDiv freq2ClkDiv:inst1 " "Info: Elaborating entity \"freq2ClkDiv\" for hierarchy \"freq2ClkDiv:inst1\"" {  } { { "FREQ2SIN.bdf" "inst1" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -16 16 176 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "Div\[9\] freq2ClkDiv freq2ClkDiv:inst1 " "Warning: Port \"Div\[9\]\" does not exist in entity definition of \"freq2ClkDiv\".  The port's range differs between the entity definition and its actual instantiation, \"freq2ClkDiv:inst1\"." {  } { { "FREQ2SIN.bdf" "inst1" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -16 16 176 112 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "Div\[9\] Clk_Divider Clk_Divider:inst " "Warning: Port \"Div\[9\]\" does not exist in entity definition of \"Clk_Divider\".  The port's range differs between the entity definition and its actual instantiation, \"Clk_Divider:inst\"." {  } { { "FREQ2SIN.bdf" "inst" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -48 256 392 48 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[0\] Clk_Divider:inst\|clk_div_param\[0\]~_emulated Clk_Divider:inst\|clk_div_param\[0\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[0\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[0\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[0\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[1\] Clk_Divider:inst\|clk_div_param\[1\]~_emulated Clk_Divider:inst\|clk_div_param\[1\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[1\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[1\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[1\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[2\] Clk_Divider:inst\|clk_div_param\[2\]~_emulated Clk_Divider:inst\|clk_div_param\[2\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[2\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[2\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[2\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[3\] Clk_Divider:inst\|clk_div_param\[3\]~_emulated Clk_Divider:inst\|clk_div_param\[3\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[3\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[3\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[3\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[4\] Clk_Divider:inst\|clk_div_param\[4\]~_emulated Clk_Divider:inst\|clk_div_param\[4\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[4\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[4\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[4\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[5\] Clk_Divider:inst\|clk_div_param\[5\]~_emulated Clk_Divider:inst\|clk_div_param\[5\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[5\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[5\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[5\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[6\] Clk_Divider:inst\|clk_div_param\[6\]~_emulated Clk_Divider:inst\|clk_div_param\[6\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[6\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[6\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[6\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[7\] Clk_Divider:inst\|clk_div_param\[7\]~_emulated Clk_Divider:inst\|clk_div_param\[7\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[7\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[7\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[7\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "freq2ClkDiv:inst1\|Div\[0\] High " "Critical Warning (18010): Register freq2ClkDiv:inst1\|Div\[0\] will power up to High" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FREQ_in\[13\] " "Warning (15610): No output dependent on input pin \"FREQ_in\[13\]\"" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FREQ_in\[12\] " "Warning (15610): No output dependent on input pin \"FREQ_in\[12\]\"" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Info: Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Info: Implemented 265 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 16:25:36 2017 " "Info: Processing ended: Mon Jan 09 16:25:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
