@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":65:15:65:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":65:15:65:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 
@W: MO129 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Sequential instance tx_data_frame_0_[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Sequential instance tx_data_frame_0_[1] is reduced to a combinational gate by constant propagation.
@W: MT420 |Found inferred clock top|CLK with period 9.19ns. Please declare a user-defined clock on object "p:CLK"
