{
    "id": "1592082951",
    "title": "An interleaved EPE-Immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation",
    "venue": "international workshop constructive side-channel analysis and secure design",
    "year": 2012,
    "authors": [
        {
            "name": "Wei He",
            "id": "2642550584",
            "org": "Centro de Electronica Industrial, Universidad Politecnica de Madrid, Madrid, Spain#TAB#"
        },
        {
            "name": "Eduardo de la Torre",
            "id": "2149611330",
            "org": "Centro de Electronica Industrial, Universidad Politecnica de Madrid, Madrid, Spain#TAB#"
        },
        {
            "name": "Teresa Riesgo",
            "id": "2809188308",
            "org": "Centro de Electronica Industrial, Universidad Politecnica de Madrid, Madrid, Spain#TAB#"
        }
    ],
    "fields_of_study": [
        "Duty cycle",
        "Field-programmable gate array",
        "Design flow",
        "Lookup table",
        "Side channel attack",
        "Real-time computing",
        "Engineering"
    ],
    "references": [
        "1506423869",
        "1569380263",
        "1580211761",
        "1790072549",
        "1999470423",
        "2033247479",
        "2050584582",
        "2069401031",
        "2135064681",
        "2140979409",
        "2141682861",
        "2144630005",
        "2144683590",
        "2144696114",
        "2149450937",
        "2151758817",
        "2154909745",
        "2155383060",
        "2167418682",
        "2169714697",
        "2171549192"
    ]
}