

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Sun Nov 17 11:18:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mixColumns_fu_204      |mixColumns      |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
        |grp_shiftRows_fu_210       |shiftRows       |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |grp_createRoundKey_fu_216  |createRoundKey  |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2     |        ?|        ?|         ?|          -|          -|     9|    no    |
        | + Loop 2.1  |       48|       48|         3|          -|          -|    16|    no    |
        | + Loop 2.2  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 3     |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 4     |       32|       32|         2|          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     795|   2187|    -|
|Memory           |        1|      -|      16|      2|    0|
|Multiplexer      |        -|      -|       -|    380|    -|
|Register         |        -|      -|     102|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     913|   2729|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |grp_createRoundKey_fu_216  |createRoundKey  |        0|      0|   33|   116|    0|
    |grp_mixColumns_fu_204      |mixColumns      |        0|      0|  666|  1863|    0|
    |grp_shiftRows_fu_210       |shiftRows       |        0|      0|   96|   208|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |Total                      |                |        0|      0|  795|  2187|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |roundKey_U  |aes_main_roundKey  |        0|  16|   2|    0|    16|    8|     1|          128|
    |sbox_U      |core_sbox          |        1|   0|   0|    0|   256|    8|     1|         2048|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                   |        1|  16|   2|    0|   272|   16|     2|         2176|
    +------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_299_p2          |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_240_p2           |     +    |      0|  0|  15|           5|           1|
    |i_7_fu_323_p2           |     +    |      0|  0|  15|           5|           1|
    |i_8_fu_277_p2           |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_345_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_311_p2             |     +    |      0|  0|  13|           4|           1|
    |icmp_ln170_1_fu_271_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln170_fu_317_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln200_1_fu_339_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln200_2_fu_293_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln200_fu_234_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_252_p2     |   icmp   |      0|  0|   9|           4|           4|
    |grp_fu_227_p2           |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 160|          66|          48|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  105|         22|    1|         22|
    |expandedKey_ce0                |    9|          2|    1|          2|
    |grp_createRoundKey_fu_216_ptr  |   21|          4|   10|         40|
    |i_0_i2_i_reg_171               |    9|          2|    5|         10|
    |i_0_i2_reg_182                 |    9|          2|    5|         10|
    |i_0_i6_reg_193                 |    9|          2|    5|         10|
    |i_0_i_i_reg_160                |    9|          2|    5|         10|
    |i_0_i_reg_137                  |    9|          2|    5|         10|
    |i_0_reg_148                    |    9|          2|    4|          8|
    |roundKey_address0              |   27|          5|    4|         20|
    |roundKey_ce0                   |   15|          3|    1|          3|
    |roundKey_we0                   |    9|          2|    1|          2|
    |sbox_address0                  |   15|          3|    8|         24|
    |state_address0                 |   56|         13|    4|         52|
    |state_ce0                      |   21|          4|    1|          4|
    |state_d0                       |   27|          5|    8|         40|
    |state_we0                      |   21|          4|    1|          4|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  380|         79|   69|        271|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  21|   0|   21|          0|
    |grp_createRoundKey_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_mixColumns_fu_204_ap_start_reg      |   1|   0|    1|          0|
    |grp_shiftRows_fu_210_ap_start_reg       |   1|   0|    1|          0|
    |i_0_i2_i_reg_171                        |   5|   0|    5|          0|
    |i_0_i2_reg_182                          |   5|   0|    5|          0|
    |i_0_i6_reg_193                          |   5|   0|    5|          0|
    |i_0_i_i_reg_160                         |   5|   0|    5|          0|
    |i_0_i_reg_137                           |   5|   0|    5|          0|
    |i_0_reg_148                             |   4|   0|    4|          0|
    |i_10_reg_404                            |   5|   0|    5|          0|
    |i_6_reg_360                             |   5|   0|    5|          0|
    |i_7_reg_427                             |   5|   0|    5|          0|
    |i_8_reg_386                             |   5|   0|    5|          0|
    |i_9_reg_445                             |   5|   0|    5|          0|
    |state_addr_5_reg_432                    |   4|   0|    4|          0|
    |state_addr_6_reg_391                    |   4|   0|    4|          0|
    |state_addr_7_reg_450                    |   4|   0|    4|          0|
    |state_addr_8_reg_409                    |   4|   0|    4|          0|
    |state_addr_reg_365                      |   4|   0|    4|          0|
    |zext_ln26_reg_378                       |   4|   0|   10|          6|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 102|   0|  108|          6|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   aes_main   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   aes_main   | return value |
|state_address0        | out |    4|  ap_memory |     state    |     array    |
|state_ce0             | out |    1|  ap_memory |     state    |     array    |
|state_we0             | out |    1|  ap_memory |     state    |     array    |
|state_d0              | out |    8|  ap_memory |     state    |     array    |
|state_q0              |  in |    8|  ap_memory |     state    |     array    |
|expandedKey_address0  | out |    8|  ap_memory |  expandedKey |     array    |
|expandedKey_ce0       | out |    1|  ap_memory |  expandedKey |     array    |
|expandedKey_q0        |  in |    8|  ap_memory |  expandedKey |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

