Running PRESTO HDLC
Compiling Package Declaration SUBTYPES_PKG
Compiling Package Body SUBTYPES_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration RECORDS_PKG
Compiling Package Body RECORDS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration CONSTANTS_PKG
Compiling Package Body CONSTANTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration COMPONENTS_PKG
Compiling Package Body COMPONENTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PC
Compiling Architecture BEHAVIORAL of PC
Warning:  ./vhdl/mips_pipeline/if/pc.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IF_TOP
Compiling Architecture BEHAVIORAL of IF_TOP
Warning:  ./vhdl/mips_pipeline/if/if_top.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGFILE
Compiling Architecture BEHAVIORAL of REGFILE
Warning:  ./vhdl/mips_pipeline/id/regfile.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ID_TOP
Compiling Architecture BEHAVIORAL of ID_TOP
Warning:  ./vhdl/mips_pipeline/id/id_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU_CTRL
Compiling Architecture BEHAVIORAL of ALU_CTRL
Warning:  ./vhdl/mips_pipeline/exe/alu_ctrl.vhd:16: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU
Compiling Architecture BEHAVIORAL of ALU
Warning:  ./vhdl/mips_pipeline/exe/alu.vhd:19: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXE_TOP
Compiling Architecture BEHAVIORAL of EXE_TOP
Warning:  ./vhdl/mips_pipeline/exe/exe_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IF_ID
Compiling Architecture BEHAVIORAL of IF_ID
Warning:  ./vhdl/mips_pipeline/pipelines/if_id.vhd:18: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ID_EXE
Compiling Architecture BEHAVIORAL of ID_EXE
Warning:  ./vhdl/mips_pipeline/pipelines/id_exe.vhd:18: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXE_MEM
Compiling Architecture BEHAVIORAL of EXE_MEM
Warning:  ./vhdl/mips_pipeline/pipelines/exe_mem.vhd:18: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MEM_WB
Compiling Architecture BEHAVIORAL of MEM_WB
Warning:  ./vhdl/mips_pipeline/pipelines/mem_wb.vhd:18: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CONTROLLER
Compiling Architecture BEHAVIORAL of CONTROLLER
Warning:  ./vhdl/mips_pipeline/controller.vhd:15: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FORWARDING_UNIT
Compiling Architecture BEHAVIORAL of FORWARDING_UNIT
Warning:  ./vhdl/mips_pipeline/forwarding_unit.vhd:15: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS_PIPELINE
Compiling Architecture BEHAVIORAL of MINI_MIPS_PIPELINE
Warning:  ./vhdl/mips_pipeline/mini_mips_pipeline.vhd:17: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS_FAKEPAD
Compiling Architecture BEHAVIORAL of MINI_MIPS_FAKEPAD
Warning:  ./vhdl/mips_pipeline/mini_mips_fakepad.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/usr/local-eit/cad2/synopsys/syn2011/libraries/syn/gtech.db'
  Loading link library 'SPHDL100823'
  Loading link library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z'
  Loading link library 'CORE65LPHVT'
  Loading link library 'CLOCK65LPHVT'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mini_mips_fakepad'.
Information: Building the design 'mini_mips_pipeline'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'./vhdl/mips_pipeline/mini_mips_pipeline.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 133 in file
	'./vhdl/mips_pipeline/mini_mips_pipeline.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 139 in file
	'./vhdl/mips_pipeline/mini_mips_pipeline.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'./vhdl/mips_pipeline/controller.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'if_top'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'./vhdl/mips_pipeline/if/if_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'if_id'. (HDL-193)

Inferred memory devices in process
	in routine if_id line 24 in file
		'./vhdl/mips_pipeline/pipelines/if_id.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     if_id_c_reg     | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'id_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'id_exe'. (HDL-193)

Inferred memory devices in process
	in routine id_exe line 24 in file
		'./vhdl/mips_pipeline/pipelines/id_exe.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_exe_c_reg     | Flip-flop |  142  |  Y  | N  | Y  | N  | N  | N  | N  |
|    id_exe_c_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'exe_top'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./vhdl/mips_pipeline/exe/exe_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 38 in file
	'./vhdl/mips_pipeline/exe/exe_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'forwarding_unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'exe_mem'. (HDL-193)

Inferred memory devices in process
	in routine exe_mem line 24 in file
		'./vhdl/mips_pipeline/pipelines/exe_mem.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    exe_mem_c_reg    | Flip-flop |  71   |  Y  | N  | Y  | N  | N  | N  | N  |
|    exe_mem_c_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mem_wb'. (HDL-193)

Inferred memory devices in process
	in routine mem_wb line 24 in file
		'./vhdl/mips_pipeline/pipelines/mem_wb.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_wb_c_reg     | Flip-flop |  39   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pc'. (HDL-193)

Inferred memory devices in process
	in routine pc line 24 in file
		'./vhdl/mips_pipeline/if/pc.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pc_o_reg       | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'regfile'. (HDL-193)

Statistics for case statements in always block at line 47 in file
	'./vhdl/mips_pipeline/id/regfile.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 51 in file
	'./vhdl/mips_pipeline/id/regfile.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine regfile line 27 in file
		'./vhdl/mips_pipeline/id/regfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    registers_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)

Statistics for case statements in always block at line 49 in file
	'./vhdl/mips_pipeline/exe/alu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 33 in file
		'./vhdl/mips_pipeline/exe/alu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     HI_LO_c_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_ctrl'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'./vhdl/mips_pipeline/exe/alu_ctrl.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
|            54            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Error: extra positional option 'all' (CMD-012)
Error: extra positional option '_sel1' (CMD-012)
Information: Updating graph... (UID-83)
Warning: Design 'mini_mips_fakepad' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.3 |     *     |
| Licensed DW Building Blocks        | F-2011.09-DWBB_201109.3 |     *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition nom_1.20V_25C set on design mini_mips_fakepad has different process,
voltage and temperatures parameters than the parameters at which target library 
IO65LPHVT_SF_1V8_50A_7M4X0Y2Z is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mini_mips_fakepad'
Information: Added key list 'DesignWare' to design 'mini_mips_fakepad'. (DDB-72)
Information: The register 'mini_mips_inst/id_exe_inst/id_exe_c_reg[CALU_OP][3]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'mini_mips_fakepad_DW_cmp_0'
  Processing 'mini_mips_fakepad_DW01_sub_0'
  Processing 'mini_mips_fakepad_DW01_add_0'
  Processing 'mini_mips_fakepad_DW01_inc_0'
  Processing 'mini_mips_fakepad_DW01_cmp6_0'
  Processing 'mini_mips_fakepad_DW01_add_1'
  Mapping 'mini_mips_fakepad_DW_mult_uns_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46  264653.2      0.00       0.0    1324.6                          
    0:00:46  264653.2      0.00       0.0    1324.6                          
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mini_mips_inst/id_top_inst/regfile_inst/registers_reg[0][9]' is a constant and will be removed. (OPT-1206)
    0:00:50  271586.8      0.00       0.0       4.1                          
    0:00:50  271586.8      0.00       0.0       4.1                          
    0:00:50  271586.8      0.00       0.0       4.1                          
    0:00:50  271586.8      0.00       0.0       4.1                          
    0:00:51  271586.8      0.00       0.0       4.1                          
    0:00:58  228950.0      0.00       0.0       2.0                          
    0:00:58  228867.3      0.00       0.0       2.0                          
    0:01:03  228867.3      0.00       0.0       2.0                          
    0:01:03  228867.3      0.00       0.0       2.0                          
    0:01:03  228867.3      0.00       0.0       2.0                          
    0:01:03  228867.3      0.00       0.0       2.0                          
    0:01:03  228868.8      0.00       0.0       1.0                          
    0:01:03  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:04  228870.4      0.00       0.0       0.0                          
    0:01:07  228705.0      0.00       0.0       0.0                          
    0:01:08  228528.8      0.00       0.0       0.0                          
    0:01:09  228397.2      0.00       0.0       0.0                          
    0:01:10  228366.0      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:10  228350.9      0.00       0.0       0.0                          
    0:01:11  228500.7      0.00       0.0       0.0                          
Loading db file '/h/dk/w/ael10jso/mips_project/vhdl/mips_pipeline/mem/SPHDL100823_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPHVT_3.1/libs/CLOCK65LPHVT_nom_1.20V_25C.db'

  Optimization Complete
  ---------------------
Warning: Design 'mini_mips_fakepad' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1335 load(s), 1 driver(s)
     Net 'rst_n': 1333 load(s), 1 driver(s)
Writing ddc file './netlists/mips_pipeline.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/h/dk/w/ael10jso/mips_project/netlists/mips_pipeline.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'mini_mips_fakepad' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing vhdl file '/h/dk/w/ael10jso/mips_project/netlists/mips_pipeline.vhdl'.
Warning: A dummy net 'n_1000' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'GT'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'LE'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'GE'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'RY'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'RY'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'GT'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'LE'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'GE'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'CO'. (VHDL-290)
Writing verilog file '/h/dk/w/ael10jso/mips_project/netlists/mips_pipeline.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
 
****************************************
Report : area
Design : mini_mips_fakepad
Version: F-2011.09-SP3
Date   : Wed Jun  4 19:18:57 2014
****************************************

Library(s) Used:

    CORE65LPHVT (File: /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db)
    CLOCK65LPHVT (File: /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPHVT_3.1/libs/CLOCK65LPHVT_nom_1.20V_25C.db)
    SPHDL100823 (File: /h/dk/w/ael10jso/mips_project/vhdl/mips_pipeline/mem/SPHDL100823_nom_1.20V_25C.db)

Number of ports:                            2
Number of nets:                          5869
Number of cells:                         5648
Number of combinational cells:           4306
Number of sequential cells:              1335
Number of macros:                           0
Number of buf/inv:                       1464
Number of references:                      49

Combinational area:       24556.999784
Noncombinational area:    203943.682623
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          228500.682407
Total area:                 undefined
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mini_mips_fakepad
Version: F-2011.09-SP3
Date   : Wed Jun  4 19:18:57 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: SPHDL100823
Wire Load Model Mode: top

  Startpoint: dmem_inst (rising edge-triggered flip-flop clocked by myclk)
  Endpoint: mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]
            (rising edge-triggered flip-flop clocked by myclk)
  Path Group: myclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myclk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dmem_inst/CK (ST_SPHDL_4096x32m8_L)                     0.00 #     0.00 r
  dmem_inst/Q[1] (ST_SPHDL_4096x32m8_L)                   2.13       2.13 f
  U5629/Z (HS65_LH_OAI22X6)                               0.17       2.30 r
  U5051/Z (HS65_LH_IVX9)                                  0.12       2.42 f
  U5639/Z (HS65_LH_AO222X4)                               0.23       2.65 f
  U5632/Z (HS65_LH_OAI22X6)                               0.08       2.73 r
  U4648/Z (HS65_LH_IVX9)                                  0.12       2.85 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/b[1] (mini_mips_fakepad_DW_mult_uns_0)
                                                          0.00       2.85 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2079/Z (HS65_LH_BFX9)
                                                          0.14       2.99 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968/CO (HS65_LH_HA1X4)
                                                          0.12       3.12 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1937/CO (HS65_LH_FA1X4)
                                                          0.14       3.26 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1936/CO (HS65_LH_FA1X4)
                                                          0.15       3.41 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1935/CO (HS65_LH_FA1X4)
                                                          0.15       3.56 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1934/CO (HS65_LH_FA1X4)
                                                          0.15       3.71 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1933/CO (HS65_LH_FA1X4)
                                                          0.15       3.86 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1932/CO (HS65_LH_FA1X4)
                                                          0.15       4.01 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1931/CO (HS65_LH_FA1X4)
                                                          0.15       4.16 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1930/CO (HS65_LH_FA1X4)
                                                          0.15       4.31 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1929/CO (HS65_LH_FA1X4)
                                                          0.15       4.47 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1928/CO (HS65_LH_FA1X4)
                                                          0.15       4.62 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1927/CO (HS65_LH_FA1X4)
                                                          0.15       4.77 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1926/CO (HS65_LH_FA1X4)
                                                          0.15       4.92 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1925/S0 (HS65_LH_FA1X4)
                                                          0.27       5.19 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2231/Z (HS65_LH_MX41X4)
                                                          0.16       5.36 r
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2230/Z (HS65_LHS_XOR2X3)
                                                          0.11       5.47 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U276/CO (HS65_LH_FA1X4)
                                                          0.18       5.65 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U275/CO (HS65_LH_FA1X4)
                                                          0.15       5.80 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U274/CO (HS65_LH_FA1X4)
                                                          0.15       5.95 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U273/CO (HS65_LH_FA1X4)
                                                          0.15       6.10 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U272/CO (HS65_LH_FA1X4)
                                                          0.15       6.25 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U271/CO (HS65_LH_FA1X4)
                                                          0.15       6.40 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U270/CO (HS65_LH_FA1X4)
                                                          0.15       6.56 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U269/CO (HS65_LH_FA1X4)
                                                          0.15       6.71 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U268/CO (HS65_LH_FA1X4)
                                                          0.15       6.86 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U267/CO (HS65_LH_FA1X4)
                                                          0.15       7.01 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U266/CO (HS65_LH_FA1X4)
                                                          0.15       7.16 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U265/CO (HS65_LH_FA1X4)
                                                          0.15       7.31 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U264/CO (HS65_LH_FA1X4)
                                                          0.15       7.46 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U263/CO (HS65_LH_FA1X4)
                                                          0.15       7.61 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U262/CO (HS65_LH_FA1X4)
                                                          0.15       7.76 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U261/CO (HS65_LH_FA1X4)
                                                          0.15       7.91 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U260/CO (HS65_LH_FA1X4)
                                                          0.15       8.07 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U259/CO (HS65_LH_FA1X4)
                                                          0.15       8.22 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U258/CO (HS65_LH_FA1X4)
                                                          0.15       8.37 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U257/CO (HS65_LH_FA1X4)
                                                          0.15       8.52 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U256/CO (HS65_LH_FA1X4)
                                                          0.15       8.67 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U255/CO (HS65_LH_FA1X4)
                                                          0.15       8.82 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U254/CO (HS65_LH_FA1X4)
                                                          0.15       8.97 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U253/CO (HS65_LH_FA1X4)
                                                          0.15       9.12 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U252/CO (HS65_LH_FA1X4)
                                                          0.15       9.27 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U251/CO (HS65_LH_FA1X4)
                                                          0.15       9.42 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U250/CO (HS65_LH_FA1X4)
                                                          0.15       9.57 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U249/CO (HS65_LH_FA1X4)
                                                          0.15       9.73 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U248/CO (HS65_LH_FA1X4)
                                                          0.15       9.88 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U247/CO (HS65_LH_FA1X4)
                                                          0.15      10.03 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U246/CO (HS65_LH_FA1X4)
                                                          0.15      10.18 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U245/CO (HS65_LH_FA1X4)
                                                          0.15      10.33 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U244/CO (HS65_LH_FA1X4)
                                                          0.15      10.48 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U243/CO (HS65_LH_FA1X4)
                                                          0.15      10.63 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U242/CO (HS65_LH_FA1X4)
                                                          0.15      10.78 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U241/CO (HS65_LH_FA1X4)
                                                          0.15      10.93 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U240/CO (HS65_LH_FA1X4)
                                                          0.15      11.08 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U239/CO (HS65_LH_FA1X4)
                                                          0.15      11.23 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U238/CO (HS65_LH_FA1X4)
                                                          0.15      11.39 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U237/CO (HS65_LH_FA1X4)
                                                          0.15      11.54 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U236/CO (HS65_LH_FA1X4)
                                                          0.15      11.69 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U235/CO (HS65_LH_FA1X4)
                                                          0.15      11.84 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U234/CO (HS65_LH_FA1X4)
                                                          0.15      11.99 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U233/CO (HS65_LH_FA1X4)
                                                          0.15      12.14 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U232/CO (HS65_LH_FA1X4)
                                                          0.15      12.29 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U231/CO (HS65_LH_FA1X4)
                                                          0.15      12.44 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U230/CO (HS65_LH_FA1X4)
                                                          0.15      12.59 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U229/CO (HS65_LH_FA1X4)
                                                          0.15      12.74 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U228/CO (HS65_LH_FA1X4)
                                                          0.16      12.90 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2194/Z (HS65_LHS_XOR3X2)
                                                          0.15      13.05 f
  mini_mips_inst/exe_top_inst/alu_inst/mult_71/product[63] (mini_mips_fakepad_DW_mult_uns_0)
                                                          0.00      13.05 f
  U4638/Z (HS65_LH_AO22X9)                                0.12      13.17 f
  mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (HS65_LH_DFPRQNX9)
                                                          0.00      13.17 f
  data arrival time                                                 13.17

  clock myclk (rise edge)                                25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -1.00      24.00
  mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/CP (HS65_LH_DFPRQNX9)
                                                          0.00      24.00 r
  library setup time                                     -0.12      23.88
  data required time                                                23.88
  --------------------------------------------------------------------------
  data required time                                                23.88
  data arrival time                                                -13.17
  --------------------------------------------------------------------------
  slack (MET)                                                       10.71


1
