C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/HA.v {1 {vlog -work work C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/HA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module HA

Top level modules:
	HA

} {} {}} C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/Add16b.v {1 {vlog -work work C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/Add16b.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Add16b

Top level modules:
	Add16b

} {} {}} C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/tb_Add16b.v {1 {vlog -work work C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/tb_Add16b.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module tb_Add16b

Top level modules:
	tb_Add16b

} {} {}} C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/FA.v {1 {vlog -work work C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/FA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FA

Top level modules:
	FA

} {} {}} C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/Add4b.v {1 {vlog -work work C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/03_add_16_bit/verilog/Add4b.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Add4b

Top level modules:
	Add4b

} {} {}}
