#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 15 20:24:27 2023
# Process ID: 7128
# Current directory: C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.runs/synth_1
# Command line: vivado.exe -log sync_fa_4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_fa_4bit.tcl
# Log file: C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.runs/synth_1/sync_fa_4bit.vds
# Journal file: C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sync_fa_4bit.tcl -notrace
Command: synth_design -top sync_fa_4bit -part xc7z007sclg225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10660 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 356.109 ; gain = 99.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sync_fa_4bit' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:16]
INFO: [Synth 8-3491] module 'sync_fa' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:6' bound to instance 'syncfa' of component 'sync_fa' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:45]
INFO: [Synth 8-638] synthesizing module 'sync_fa' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sync_fa' (1#1) [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:17]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:12]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:59]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:54]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:59]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:54]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:59]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_sum' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:125]
INFO: [Synth 8-3491] module 'sync_fa' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:6' bound to instance 'syncfa' of component 'sync_fa' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:69]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:80]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:87]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:92]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:87]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:92]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_sum' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:125]
INFO: [Synth 8-3491] module 'sync_fa' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:6' bound to instance 'syncfa' of component 'sync_fa' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:69]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:80]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:80]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_a' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:87]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_b' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:92]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_sum' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:125]
INFO: [Synth 8-3491] module 'sync_fa' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd:6' bound to instance 'syncfa' of component 'sync_fa' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:103]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:112]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:112]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:112]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_cout' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:118]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd:4' bound to instance 'dff_init_sum' of component 'dff' [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sync_fa_4bit' (3#1) [C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.336 ; gain = 154.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.336 ; gain = 154.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.336 ; gain = 154.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.336 ; gain = 154.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync_fa 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 542.160 ; gain = 285.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 542.160 ; gain = 285.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sync_fa_4bit | generate_layers[3].last_fa.sums[0].dff_init/q_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sync_fa_4bit | generate_layers[3].last_fa.sums[1].dff_init/q_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sync_fa_4bit | generate_layers[3].last_fa.sums[2].dff_init/q_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT3   |     8|
|3     |SRL16E |     3|
|4     |FDRE   |    22|
|5     |IBUF   |    10|
|6     |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+-----------+------+
|      |Instance                                                   |Module     |Cells |
+------+-----------------------------------------------------------+-----------+------+
|1     |top                                                        |           |    49|
|2     |  \generate_layers[0].first_fa.inter_inputs[1].dff_init_a  |dff        |     1|
|3     |  \generate_layers[0].first_fa.inter_inputs[1].dff_init_b  |dff_0      |     1|
|4     |  \generate_layers[0].first_fa.inter_inputs[2].dff_init_a  |dff_1      |     1|
|5     |  \generate_layers[0].first_fa.inter_inputs[2].dff_init_b  |dff_2      |     1|
|6     |  \generate_layers[0].first_fa.inter_inputs[3].dff_init_a  |dff_3      |     1|
|7     |  \generate_layers[0].first_fa.inter_inputs[3].dff_init_b  |dff_4      |     1|
|8     |  \generate_layers[0].first_fa.syncfa                      |sync_fa    |     3|
|9     |  \generate_layers[1].inter_fa.inter_inputs[2].dff_init_a  |dff_5      |     1|
|10    |  \generate_layers[1].inter_fa.inter_inputs[2].dff_init_b  |dff_6      |     1|
|11    |  \generate_layers[1].inter_fa.inter_inputs[3].dff_init_a  |dff_7      |     1|
|12    |  \generate_layers[1].inter_fa.inter_inputs[3].dff_init_b  |dff_8      |     1|
|13    |  \generate_layers[1].inter_fa.syncfa                      |sync_fa_9  |     3|
|14    |  \generate_layers[2].dff_init_sum                         |dff_10     |     1|
|15    |  \generate_layers[2].inter_fa.inter_inputs[3].dff_init_a  |dff_11     |     1|
|16    |  \generate_layers[2].inter_fa.inter_inputs[3].dff_init_b  |dff_12     |     1|
|17    |  \generate_layers[2].inter_fa.sums[0].dff_init            |dff_13     |     1|
|18    |  \generate_layers[2].inter_fa.sums[1].dff_init            |dff_14     |     1|
|19    |  \generate_layers[2].inter_fa.syncfa                      |sync_fa_15 |     3|
|20    |  \generate_layers[3].dff_init_sum                         |dff_16     |     1|
|21    |  \generate_layers[3].last_fa.dff_cout                     |dff_17     |     1|
|22    |  \generate_layers[3].last_fa.sums[0].dff_init             |dff_18     |     1|
|23    |  \generate_layers[3].last_fa.sums[1].dff_init             |dff_19     |     1|
|24    |  \generate_layers[3].last_fa.sums[2].dff_init             |dff_20     |     1|
|25    |  \generate_layers[3].last_fa.syncfa                       |sync_fa_21 |     4|
+------+-----------------------------------------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 542.648 ; gain = 285.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 653.520 ; gain = 409.613
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.runs/synth_1/sync_fa_4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sync_fa_4bit_utilization_synth.rpt -pb sync_fa_4bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 653.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 20:24:51 2023...
