<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/ports/GCC/ARMCMx/chcore_v7m.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_925b5fd6875fa50d05e1fb5d79671f4d.html">ports</a></li><li class="navelem"><a class="el" href="dir_43f61dc45b98acf55e9ba864c6156130.html">GCC</a></li><li class="navelem"><a class="el" href="dir_c7dfaa59936fa4cbda09466899a342e4.html">ARMCMx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">chcore_v7m.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>ARMv7-M architecture port macros and structures.  
<a href="#details">More...</a></p>

<p><a href="GCC_2ARMCMx_2chcore__v7m_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structextctx.html">extctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt saved context.  <a href="structextctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintctx.html">intctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System saved context.  <a href="structintctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcontext.html">context</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="structThread.html" title="Structure representing a thread.">Thread</a></code> structure.  <a href="structcontext.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled value for BASEPRI register. <br /></td></tr>
<tr class="separator:ga5bd33ad3dad0ff1ad4f58ea08552361b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga7eb4a4369c2d2fe0d2f0214ddc56d78a.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">PORT_IDLE_THREAD_STACK_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="group__ARMCMx__V7M__CORE_ga7eb4a4369c2d2fe0d2f0214ddc56d78a.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">More...</a><br /></td></tr>
<tr class="separator:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a9c892ced18dda34b086372a0c49ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>&#160;&#160;&#160;64</td></tr>
<tr class="memdesc:ga05a9c892ced18dda34b086372a0c49ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="group__ARMCMx__V7M__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">More...</a><br /></td></tr>
<tr class="separator:ga05a9c892ced18dda34b086372a0c49ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97779cef341b960218ab0ff4752a4cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga97779cef341b960218ab0ff4752a4cf5">CORTEX_ENABLE_WFI_IDLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga97779cef341b960218ab0ff4752a4cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the use of the WFI instruction in the idle thread loop. <br /></td></tr>
<tr class="separator:ga97779cef341b960218ab0ff4752a4cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf205755eb8c94f2c50b85ee40100aa9d.html#gaf205755eb8c94f2c50b85ee40100aa9d">CORTEX_PRIORITY_SYSTICK</a>&#160;&#160;&#160;(<a class="el" href="group__RVCT__ARMCMx__CORE.html#ga24a83bf41818a8bb1d087b1bef419557">CORTEX_PRIORITY_LEVELS</a> &gt;&gt; 1)</td></tr>
<tr class="memdesc:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTICK handler priority.  <a href="group__ARMCMx__V7M__CORE_gaf205755eb8c94f2c50b85ee40100aa9d.html#gaf205755eb8c94f2c50b85ee40100aa9d">More...</a><br /></td></tr>
<tr class="separator:gaf205755eb8c94f2c50b85ee40100aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38e402f58886d1810eb850dc9ede873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gae38e402f58886d1810eb850dc9ede873.html#gae38e402f58886d1810eb850dc9ede873">CORTEX_USE_FPU</a>&#160;&#160;&#160;<a class="el" href="group__ARMCMx__LPC43xx__M4.html#gaa7d97a8d4c30b09ab01ba155ad7bf54f">CORTEX_HAS_FPU</a></td></tr>
<tr class="memdesc:gae38e402f58886d1810eb850dc9ede873"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU support in context switch.  <a href="group__ARMCMx__V7M__CORE_gae38e402f58886d1810eb850dc9ede873.html#gae38e402f58886d1810eb850dc9ede873">More...</a><br /></td></tr>
<tr class="separator:gae38e402f58886d1810eb850dc9ede873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga4b0ac77530f0e572b47fb57a00665d1c.html#ga4b0ac77530f0e572b47fb57a00665d1c">CORTEX_SIMPLIFIED_PRIORITY</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplified priority handling flag.  <a href="group__ARMCMx__V7M__CORE_ga4b0ac77530f0e572b47fb57a00665d1c.html#ga4b0ac77530f0e572b47fb57a00665d1c">More...</a><br /></td></tr>
<tr class="separator:ga4b0ac77530f0e572b47fb57a00665d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf253fe79030192f0c8d839088c728555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf253fe79030192f0c8d839088c728555.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a>&#160;&#160;&#160;(<a class="el" href="group__RVCT__ARMCMx__CORE_ga5c8b35430c3b5b352270bfb527882fd5.html#ga5c8b35430c3b5b352270bfb527882fd5">CORTEX_MAXIMUM_PRIORITY</a> + 1)</td></tr>
<tr class="memdesc:gaf253fe79030192f0c8d839088c728555"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCALL handler priority.  <a href="group__ARMCMx__V7M__CORE_gaf253fe79030192f0c8d839088c728555.html#gaf253fe79030192f0c8d839088c728555">More...</a><br /></td></tr>
<tr class="separator:gaf253fe79030192f0c8d839088c728555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga7ed3022f929b0ef250c4aa8cda44c0be">CORTEX_VTOR_INIT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC VTOR initialization expression. <br /></td></tr>
<tr class="separator:ga7ed3022f929b0ef250c4aa8cda44c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga196289fa2bdb3e93afaf338b9215c1dd.html#ga196289fa2bdb3e93afaf338b9215c1dd">CORTEX_PRIGROUP_INIT</a>&#160;&#160;&#160;(7 - <a class="el" href="group__ARMCMx__LPC43xx__M4.html#ga5bd49e029042c8ddfb751ebd0eb3d5a4">CORTEX_PRIORITY_BITS</a>)</td></tr>
<tr class="memdesc:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC PRIGROUP initialization expression.  <a href="group__ARMCMx__V7M__CORE_ga196289fa2bdb3e93afaf338b9215c1dd.html#ga196289fa2bdb3e93afaf338b9215c1dd">More...</a><br /></td></tr>
<tr class="separator:ga196289fa2bdb3e93afaf338b9215c1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab179d6ffc3c15afa7b674e45b6391b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a>&#160;&#160;&#160;(<a class="el" href="group__RVCT__ARMCMx__V7M__CORE_gaf253fe79030192f0c8d839088c728555.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a> + 1)</td></tr>
<tr class="memdesc:gab179d6ffc3c15afa7b674e45b6391b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum usable priority for normal ISRs. <br /></td></tr>
<tr class="separator:gab179d6ffc3c15afa7b674e45b6391b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gadff1b4f77c5d8b62a2e3ab088f2da7ba.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>&#160;&#160;&#160;<a class="el" href="group__RVCT__ARMCMx__CORE.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>(<a class="el" href="group__RVCT__ARMCMx__V7M__CORE.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a>)</td></tr>
<tr class="memdesc:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">BASEPRI level within kernel lock.  <a href="group__ARMCMx__V7M__CORE_gadff1b4f77c5d8b62a2e3ab088f2da7ba.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">More...</a><br /></td></tr>
<tr class="separator:gadff1b4f77c5d8b62a2e3ab088f2da7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153be5a98b62f3bc563d9055ba836333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga153be5a98b62f3bc563d9055ba836333.html#ga153be5a98b62f3bc563d9055ba836333">CORTEX_PRIORITY_PENDSV</a>&#160;&#160;&#160;<a class="el" href="group__RVCT__ARMCMx__V7M__CORE.html#gab179d6ffc3c15afa7b674e45b6391b09">CORTEX_MAX_KERNEL_PRIORITY</a></td></tr>
<tr class="memdesc:ga153be5a98b62f3bc563d9055ba836333"><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV priority level.  <a href="group__ARMCMx__V7M__CORE_ga153be5a98b62f3bc563d9055ba836333.html#ga153be5a98b62f3bc563d9055ba836333">More...</a><br /></td></tr>
<tr class="separator:ga153be5a98b62f3bc563d9055ba836333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga7c335bfe1c2e1d910bcac004a0833d6d">CH_ARCHITECTURE_ARM_v7M</a></td></tr>
<tr class="memdesc:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defining the specific ARM architecture. <br /></td></tr>
<tr class="separator:ga7c335bfe1c2e1d910bcac004a0833d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee128c531d64d5a635def6857fef3179"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&#160;&#160;&#160;&quot;ARMv7-M&quot;</td></tr>
<tr class="memdesc:gaee128c531d64d5a635def6857fef3179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the implemented architecture. <br /></td></tr>
<tr class="separator:gaee128c531d64d5a635def6857fef3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&#160;&#160;&#160;&quot;Cortex-M3&quot;</td></tr>
<tr class="memdesc:gad807bcd87b78f852f9cdf25022c0f11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the architecture variant. <br /></td></tr>
<tr class="separator:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga386c6f8aa08916d3390bd0fb2780f077">CH_PORT_INFO</a>&#160;&#160;&#160;&quot;Advanced kernel mode&quot;</td></tr>
<tr class="memdesc:ga386c6f8aa08916d3390bd0fb2780f077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-specific information string. <br /></td></tr>
<tr class="separator:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5777aa68e4c4786b577953c7237a95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf5777aa68e4c4786b577953c7237a95d.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace,  wsize,  pf,  arg)</td></tr>
<tr class="memdesc:gaf5777aa68e4c4786b577953c7237a95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads_gac6de13d4044b32d3ae9e2066b5d4c030.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area.">chThdCreateI()</a></code> API.  <a href="group__ARMCMx__V7M__CORE_gaf5777aa68e4c4786b577953c7237a95d.html#gaf5777aa68e4c4786b577953c7237a95d">More...</a><br /></td></tr>
<tr class="separator:gaf5777aa68e4c4786b577953c7237a95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr class="memdesc:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value. <br /></td></tr>
<tr class="separator:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr class="memdesc:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the thread working area global size.  <a href="group__ARMCMx__V7M__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">More...</a><br /></td></tr>
<tr class="separator:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b681d521d3b6c25e7a0304674732c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gac8b681d521d3b6c25e7a0304674732c9.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s,  n)&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group__RVCT__ARMCMx__V7M__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td></tr>
<tr class="memdesc:gac8b681d521d3b6c25e7a0304674732c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static working area allocation.  <a href="group__ARMCMx__V7M__CORE_gac8b681d521d3b6c25e7a0304674732c9.html#gac8b681d521d3b6c25e7a0304674732c9">More...</a><br /></td></tr>
<tr class="separator:gac8b681d521d3b6c25e7a0304674732c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf1bf4fcf135197fa2b8faf1935a25186.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr class="memdesc:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ prologue code.  <a href="group__ARMCMx__V7M__CORE_gaf1bf4fcf135197fa2b8faf1935a25186.html#gaf1bf4fcf135197fa2b8faf1935a25186">More...</a><br /></td></tr>
<tr class="separator:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga65dc6ecfb3cd68961f7abde3a25c2260.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()&#160;&#160;&#160;<a class="el" href="group__RVCT__ARMCMx__V7M__CORE.html#gac5e01b4a0772594bbb7aea56122556fb">_port_irq_epilogue</a>()</td></tr>
<tr class="memdesc:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ epilogue code.  <a href="group__ARMCMx__V7M__CORE_ga65dc6ecfb3cd68961f7abde3a25c2260.html#ga65dc6ecfb3cd68961f7abde3a25c2260">More...</a><br /></td></tr>
<tr class="separator:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312af21c95e70c459af69c298eb0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gae312af21c95e70c459af69c298eb0f9a.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&#160;&#160;&#160;void id(void)</td></tr>
<tr class="memdesc:gae312af21c95e70c459af69c298eb0f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ handler function declaration.  <a href="group__ARMCMx__V7M__CORE_gae312af21c95e70c459af69c298eb0f9a.html#gae312af21c95e70c459af69c298eb0f9a">More...</a><br /></td></tr>
<tr class="separator:gae312af21c95e70c459af69c298eb0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga14d1e819dc6e26882fce8ace5e8cfe5c.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&#160;&#160;&#160;void id(void)</td></tr>
<tr class="memdesc:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="group__ARMCMx__V7M__CORE_ga14d1e819dc6e26882fce8ace5e8cfe5c.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">More...</a><br /></td></tr>
<tr class="separator:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gad578b42e3b7f6ae06bba75b126d2ebc7">port_init</a>()&#160;&#160;&#160;<a class="el" href="group__RVCT__ARMCMx__V7M__CORE.html#ga2b786c11870668b37a71fa8d21e4fdcf">_port_init</a>()</td></tr>
<tr class="memdesc:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code. <br /></td></tr>
<tr class="separator:gad578b42e3b7f6ae06bba75b126d2ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga1cf8b72295ed32b0ca430dd4e8b5f8ee.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">port_lock</a>()</td></tr>
<tr class="memdesc:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action.  <a href="group__ARMCMx__V7M__CORE_ga1cf8b72295ed32b0ca430dd4e8b5f8ee.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">More...</a><br /></td></tr>
<tr class="separator:ga1cf8b72295ed32b0ca430dd4e8b5f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22869cbf9bc573296c8ec967550352a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gac22869cbf9bc573296c8ec967550352a.html#gac22869cbf9bc573296c8ec967550352a">port_unlock</a>()</td></tr>
<tr class="memdesc:gac22869cbf9bc573296c8ec967550352a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action.  <a href="group__ARMCMx__V7M__CORE_gac22869cbf9bc573296c8ec967550352a.html#gac22869cbf9bc573296c8ec967550352a">More...</a><br /></td></tr>
<tr class="separator:gac22869cbf9bc573296c8ec967550352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30f212866f3842e35ccb005c68eb5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaf30f212866f3842e35ccb005c68eb5b8.html#gaf30f212866f3842e35ccb005c68eb5b8">port_lock_from_isr</a>()&#160;&#160;&#160;<a class="el" href="group__core_gad9aed313dfdafb6e9c58691af424fcb4.html#gad9aed313dfdafb6e9c58691af424fcb4">port_lock</a>()</td></tr>
<tr class="memdesc:gaf30f212866f3842e35ccb005c68eb5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="group__ARMCMx__V7M__CORE_gaf30f212866f3842e35ccb005c68eb5b8.html#gaf30f212866f3842e35ccb005c68eb5b8">More...</a><br /></td></tr>
<tr class="separator:gaf30f212866f3842e35ccb005c68eb5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga6f89abaec40267c95d93cb6d4e519f5a.html#ga6f89abaec40267c95d93cb6d4e519f5a">port_unlock_from_isr</a>()&#160;&#160;&#160;<a class="el" href="group__core_ga242f36ee65eb9b19258654f7a3b63f87.html#ga242f36ee65eb9b19258654f7a3b63f87">port_unlock</a>()</td></tr>
<tr class="memdesc:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="group__ARMCMx__V7M__CORE_ga6f89abaec40267c95d93cb6d4e519f5a.html#ga6f89abaec40267c95d93cb6d4e519f5a">More...</a><br /></td></tr>
<tr class="separator:ga6f89abaec40267c95d93cb6d4e519f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga099cf2ed216aa0362bb86b9f47f6aabd.html#ga099cf2ed216aa0362bb86b9f47f6aabd">port_disable</a>()&#160;&#160;&#160;asm volatile (&quot;cpsid   i&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="group__ARMCMx__V7M__CORE_ga099cf2ed216aa0362bb86b9f47f6aabd.html#ga099cf2ed216aa0362bb86b9f47f6aabd">More...</a><br /></td></tr>
<tr class="separator:ga099cf2ed216aa0362bb86b9f47f6aabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4901a0712df90e25859d8d47f1a8d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gab4901a0712df90e25859d8d47f1a8d28.html#gab4901a0712df90e25859d8d47f1a8d28">port_suspend</a>()</td></tr>
<tr class="memdesc:gab4901a0712df90e25859d8d47f1a8d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="group__ARMCMx__V7M__CORE_gab4901a0712df90e25859d8d47f1a8d28.html#gab4901a0712df90e25859d8d47f1a8d28">More...</a><br /></td></tr>
<tr class="separator:gab4901a0712df90e25859d8d47f1a8d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga712a7d9ffe3c72a3c164ff50c69ab66d.html#ga712a7d9ffe3c72a3c164ff50c69ab66d">port_enable</a>()</td></tr>
<tr class="memdesc:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="group__ARMCMx__V7M__CORE_ga712a7d9ffe3c72a3c164ff50c69ab66d.html#ga712a7d9ffe3c72a3c164ff50c69ab66d">More...</a><br /></td></tr>
<tr class="separator:ga712a7d9ffe3c72a3c164ff50c69ab66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d14508bc0075d32e4c8d5557c9946c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga38d14508bc0075d32e4c8d5557c9946c.html#ga38d14508bc0075d32e4c8d5557c9946c">port_wait_for_interrupt</a>()</td></tr>
<tr class="memdesc:ga38d14508bc0075d32e4c8d5557c9946c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters an architecture-dependent IRQ-waiting mode.  <a href="group__ARMCMx__V7M__CORE_ga38d14508bc0075d32e4c8d5557c9946c.html#ga38d14508bc0075d32e4c8d5557c9946c">More...</a><br /></td></tr>
<tr class="separator:ga38d14508bc0075d32e4c8d5557c9946c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gacc9d69f00e5be735f0cd4b5af2ec0641.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp,  otp)&#160;&#160;&#160;_port_switch(ntp, otp)</td></tr>
<tr class="memdesc:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="group__ARMCMx__V7M__CORE_gacc9d69f00e5be735f0cd4b5af2ec0641.html#gacc9d69f00e5be735f0cd4b5af2ec0641">More...</a><br /></td></tr>
<tr class="separator:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga735acef63faba808a517f820bc81caf5"><td class="memItemLeft" align="right" valign="top">
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr class="memdesc:ga735acef63faba808a517f820bc81caf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic ARM register. <br /></td></tr>
<tr class="separator:ga735acef63faba808a517f820bc81caf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1276c6bdf715206ee694f223112e30"><td class="memItemLeft" align="right" valign="top">
typedef uint64_t <a class="el" href="structstkalign__t.html">stkalign_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__attribute__</b>((aligned(8)))</td></tr>
<tr class="separator:gadb1276c6bdf715206ee694f223112e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaffa627cc34d473a5c1b00810798c1592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_gaffa627cc34d473a5c1b00810798c1592.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr class="memdesc:gaffa627cc34d473a5c1b00810798c1592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halts the system.  <a href="group__ARMCMx__V7M__CORE_gaffa627cc34d473a5c1b00810798c1592.html#gaffa627cc34d473a5c1b00810798c1592">More...</a><br /></td></tr>
<tr class="separator:gaffa627cc34d473a5c1b00810798c1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#ga2b786c11870668b37a71fa8d21e4fdcf">_port_init</a> (void)</td></tr>
<tr class="memdesc:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code. <br /></td></tr>
<tr class="separator:ga2b786c11870668b37a71fa8d21e4fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e01b4a0772594bbb7aea56122556fb"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE.html#gac5e01b4a0772594bbb7aea56122556fb">_port_irq_epilogue</a> (void)</td></tr>
<tr class="memdesc:gac5e01b4a0772594bbb7aea56122556fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception exit redirection to _port_switch_from_isr(). <br /></td></tr>
<tr class="separator:gac5e01b4a0772594bbb7aea56122556fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef6c3a8679a73ff49601e4e0abacdef"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_switch_from_isr</b> (void)</td></tr>
<tr class="separator:ga2ef6c3a8679a73ff49601e4e0abacdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9623b6f8dfa5bcd2425a66c962c3cec3"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_exit_from_isr</b> (void)</td></tr>
<tr class="separator:ga9623b6f8dfa5bcd2425a66c962c3cec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00159079947f6ef5c40391afc246a24f"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_switch</b> (<a class="el" href="structThread.html">Thread</a> *ntp, <a class="el" href="structThread.html">Thread</a> *otp)</td></tr>
<tr class="separator:ga00159079947f6ef5c40391afc246a24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARMCMx__V7M__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr class="memdesc:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="group__ARMCMx__V7M__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">More...</a><br /></td></tr>
<tr class="separator:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cbbd86d81496a5586e4ac4c89b88b5"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_lock</b> (void)</td></tr>
<tr class="separator:gaf7cbbd86d81496a5586e4ac4c89b88b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eed242479aa56f88fb3e17050f83072"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_unlock</b> (void)</td></tr>
<tr class="separator:ga4eed242479aa56f88fb3e17050f83072"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ARMv7-M architecture port macros and structures. </p>
</div></div><!-- contents -->
<div class="ttc" id="agroup__ARMCMx__V7M__CORE_html_ga5bd33ad3dad0ff1ad4f58ea08552361b"><div class="ttname"><a href="group__ARMCMx__V7M__CORE.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a></div><div class="ttdeci">#define CORTEX_BASEPRI_DISABLED</div><div class="ttdoc">Disabled value for BASEPRI register.</div><div class="ttdef"><b>Definition:</b> chcore_v7m.h:46</div></div>
<div class="ttc" id="agroup__ARMCMx__V7M__CORE_html_gaae5413761dbdc6dd267ba0d43a9098ac"><div class="ttname"><a href="group__ARMCMx__V7M__CORE.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a></div><div class="ttdeci">#define STACK_ALIGN(n)</div><div class="ttdoc">Enforces a correct alignment for a stack area size value.</div><div class="ttdef"><b>Definition:</b> chcore_v7m.h:326</div></div>
<div class="ttc" id="agroup__ARMCMx__V7M__CORE_ga05a9c892ced18dda34b086372a0c49ea_html_ga05a9c892ced18dda34b086372a0c49ea"><div class="ttname"><a href="group__ARMCMx__V7M__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a></div><div class="ttdeci">#define PORT_INT_REQUIRED_STACK</div><div class="ttdoc">Per-thread stack overhead for interrupts servicing.</div><div class="ttdef"><b>Definition:</b> chcore_v7m.h:79</div></div>
<div class="ttc" id="agroup__ARMCMx__V7M__CORE_gadff1b4f77c5d8b62a2e3ab088f2da7ba_html_gadff1b4f77c5d8b62a2e3ab088f2da7ba"><div class="ttname"><a href="group__ARMCMx__V7M__CORE_gadff1b4f77c5d8b62a2e3ab088f2da7ba.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a></div><div class="ttdeci">#define CORTEX_BASEPRI_KERNEL</div><div class="ttdoc">BASEPRI level within kernel lock.</div><div class="ttdef"><b>Definition:</b> chcore_v7m.h:165</div></div>
<div class="ttc" id="agroup__IAR__ARMCMx__V7M__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52_html_ga0ef5f090a97bb3e66c7d9da7c4af3c52"><div class="ttname"><a href="group__IAR__ARMCMx__V7M__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a></div><div class="ttdeci">void _port_thread_start(void)</div><div class="ttdoc">Start a thread by invoking its work function.</div><div class="ttdef"><b>Definition:</b> chcore_v6m.c:198</div></div>
<div class="ttc" id="astructThread_html"><div class="ttname"><a href="structThread.html">Thread</a></div><div class="ttdoc">Structure representing a thread.</div><div class="ttdef"><b>Definition:</b> chthreads.h:94</div></div>
<div class="ttc" id="astructintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context.</div><div class="ttdef"><b>Definition:</b> chcore.h:130</div></div>
<div class="ttc" id="astructextctx_html"><div class="ttname"><a href="structextctx.html">extctx</a></div><div class="ttdoc">Interrupt saved context.</div><div class="ttdef"><b>Definition:</b> chcore.h:122</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
