

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue Mar 15 15:52:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.446 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187  |nnlayer_Pipeline_VITIS_LOOP_32_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197  |nnlayer_Pipeline_VITIS_LOOP_10_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_2   |        ?|        ?|  2 ~ 327678|          -|          -|          ?|        no|
        | + VITIS_LOOP_38_3  |        0|   327675|           5|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    157|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       67|    -|     478|    586|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    180|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       67|    1|     661|    923|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                              |control_s_axi                     |       67|   0|  421|  402|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197  |nnlayer_Pipeline_VITIS_LOOP_10_1  |        0|   0|   22|  110|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187  |nnlayer_Pipeline_VITIS_LOOP_32_1  |        0|   0|   35|   74|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |       67|   0|  478|  586|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U6  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_274_p2                |         +|   0|  0|  23|          16|          16|
    |inNeurons_1_fu_268_p2             |         +|   0|  0|  23|          16|           1|
    |outNeurons_3_fu_239_p2            |         +|   0|  0|  23|          16|           1|
    |weightIndexAdded_1_fu_290_p2      |         +|   0|  0|  23|          16|          16|
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp981_fu_226_p2                  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln32_fu_207_p2               |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln36_fu_234_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln38_fu_263_p2               |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln46_fu_250_p2               |      icmp|   0|  0|  11|           8|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 157|         138|          71|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |inNeurons_reg_176        |   9|          2|   16|         32|
    |lhs_reg_165              |   9|          2|   16|         32|
    |outNeurons_2_fu_100      |   9|          2|   16|         32|
    |output_r_address0        |  25|          5|    8|         40|
    |output_r_ce0             |  20|          4|    1|          4|
    |output_r_d0              |  20|          4|   16|         64|
    |output_r_we0             |  20|          4|    1|          4|
    |weightIndexAdded_fu_104  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 180|         36|   91|        251|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |activation_read_reg_338                                   |   8|   0|    8|          0|
    |ap_CS_fsm                                                 |  10|   0|   10|          0|
    |cmp981_reg_380                                            |   1|   0|    1|          0|
    |empty_21_reg_401                                          |   8|   0|    8|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197_ap_start_reg  |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_357                                         |   1|   0|    1|          0|
    |icmp_ln46_reg_397                                         |   1|   0|    1|          0|
    |inNeurons_1_reg_414                                       |  16|   0|   16|          0|
    |inNeurons_reg_176                                         |  16|   0|   16|          0|
    |lhs_reg_165                                               |  16|   0|   16|          0|
    |numOfInNeurons_cast_reg_375                               |  16|   0|   17|          1|
    |numOfInNeurons_read_reg_350                               |  16|   0|   16|          0|
    |numOfOutNeurons_read_reg_343                              |  16|   0|   16|          0|
    |outNeurons_2_fu_100                                       |  16|   0|   16|          0|
    |outNeurons_3_reg_387                                      |  16|   0|   16|          0|
    |output_r_addr_reg_392                                     |   8|   0|    8|          0|
    |weightIndexAdded_fu_104                                   |  16|   0|   16|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 183|   0|  184|          1|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

