Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue Mar 26 21:46:44 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0               117196        0.004        0.000                      0               117196        0.235        0.000                       0                 47411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out                                                                       {0.000 4.000}          8.000           125.000         
  clk_200mhzmhz_mmcm_out                                                                    {0.000 2.500}          5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sfp_mgt_refclk                                                                              {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]                                                                        {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0                                                                        {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]                                                                         {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1                                                                        {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.503         
      clk_156mhz_int                                                                        {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]                                                                     {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out                                                                             5.998        0.000                      0                  318        0.035        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_200mhzmhz_mmcm_out                                                                          0.047        0.000                      0                85302        0.030        0.000                      0                85302        1.520        0.000                       0                 31456  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.092        0.000                      0                  983        0.037        0.000                      0                  983       15.832        0.000                       0                   503  
    rxoutclk_out[0]                                                                                                                                                                                                                           0.397        0.000                       0                     4  
      gt_rxusrclk2_0                                                                              2.072        0.000                      0                 1612        0.036        0.000                      0                 1612        0.570        0.000                       0                   781  
    rxoutclk_out[1]                                                                                                                                                                                                                           0.426        0.000                       0                     4  
      gt_rxusrclk2_1                                                                              2.259        0.000                      0                 1608        0.038        0.000                      0                 1608        0.568        0.000                       0                   776  
    txoutclk_out[0]                                                                                                                                                                                                                           0.235        0.000                       0                     5  
      clk_156mhz_int                                                                              0.094        0.000                      0                25441        0.004        0.000                      0                25441        0.284        0.000                       0                 13675  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_156mhz_int                                                                              clk_156mhz_int                                                                                    4.451        0.000                      0                  112        0.108        0.000                      0                  112  
**async_default**                                                                           clk_200mhzmhz_mmcm_out                                                                      clk_200mhzmhz_mmcm_out                                                                            1.076        0.000                      0                 1712        0.121        0.000                      0                 1712  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.605        0.000                      0                  100        0.138        0.000                      0                  100  
**async_default**                                                                           gt_rxusrclk2_0                                                                              gt_rxusrclk2_0                                                                                    4.484        0.000                      0                    4        0.419        0.000                      0                    4  
**async_default**                                                                           gt_rxusrclk2_0                                                                              gt_rxusrclk2_1                                                                                    4.486        0.000                      0                    4        0.182        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.598ns (31.809%)  route 1.282ns (68.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.810ns (routing 1.464ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.511ns (routing 1.346ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.810     6.221    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.335 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=16, routed)          0.537     6.872    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/Q[0]
    SLICE_X100Y179       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     7.063 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.198     7.261    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X100Y180       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     7.377 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.548    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X100Y180       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.725 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.376     8.101    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.511    13.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.304    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X99Y179        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.099    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.598ns (31.809%)  route 1.282ns (68.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.810ns (routing 1.464ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.511ns (routing 1.346ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.810     6.221    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.335 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=16, routed)          0.537     6.872    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/Q[0]
    SLICE_X100Y179       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     7.063 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.198     7.261    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X100Y180       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     7.377 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.548    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X100Y180       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.725 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.376     8.101    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.511    13.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.304    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X99Y179        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.099    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.598ns (31.859%)  route 1.279ns (68.141%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.810ns (routing 1.464ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.511ns (routing 1.346ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.810     6.221    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.335 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=16, routed)          0.537     6.872    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/Q[0]
    SLICE_X100Y179       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     7.063 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.198     7.261    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X100Y180       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     7.377 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.548    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X100Y180       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.725 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.373     8.098    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.511    13.914    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.304    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X99Y179        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.100    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.701ns (39.250%)  route 1.085ns (60.750%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 13.929 - 8.000 ) 
    Source Clock Delay      (SCD):    6.230ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.819ns (routing 1.464ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.346ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.819     6.230    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y186        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.344 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/Q
                         net (fo=2, routed)           0.379     6.723    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]
    SLICE_X99Y187        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     6.912 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.263     7.175    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X99Y187        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.363 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.408     7.771    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X100Y188       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.210     7.981 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.035     8.016    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X100Y188       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.526    13.929    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y188       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.172    14.100    
                         clock uncertainty           -0.071    14.029    
    SLICE_X100Y188       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    14.089    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.669ns (40.619%)  route 0.978ns (59.381%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 13.935 - 8.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.821ns (routing 1.464ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.346ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.821     6.232    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y191       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.346 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.243     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y189        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     6.774 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.240     7.014    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X100Y189       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     7.207 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.378    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X100Y189       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.555 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.324     7.879    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.532    13.935    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.172    14.106    
                         clock uncertainty           -0.071    14.035    
    SLICE_X99Y189        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    13.985    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.669ns (40.718%)  route 0.974ns (59.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 13.935 - 8.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.821ns (routing 1.464ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.346ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.821     6.232    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y191       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.346 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.243     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y189        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     6.774 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.240     7.014    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X100Y189       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     7.207 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.378    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X100Y189       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.555 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.320     7.875    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.532    13.935    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.172    14.106    
                         clock uncertainty           -0.071    14.035    
    SLICE_X99Y189        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    13.988    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.669ns (40.718%)  route 0.974ns (59.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 13.935 - 8.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.821ns (routing 1.464ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.346ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.821     6.232    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y191       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y191       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.346 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=2, routed)           0.243     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[0]
    SLICE_X99Y189        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     6.774 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=5, routed)           0.240     7.014    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X100Y189       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     7.207 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.171     7.378    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X100Y189       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.555 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.320     7.875    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.532    13.935    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.172    14.106    
                         clock uncertainty           -0.071    14.035    
    SLICE_X99Y189        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    13.988    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.327ns (23.921%)  route 1.040ns (76.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.910 - 8.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.849ns (routing 1.464ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.346ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.849     6.260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.374 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.215     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[3]
    SLICE_X98Y179        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     6.761 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6/O
                         net (fo=1, routed)           0.279     7.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6_n_0
    SLICE_X98Y180        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     7.081 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.546     7.627    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.507    13.910    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
                         clock pessimism              0.126    14.036    
                         clock uncertainty           -0.071    13.965    
    SLICE_X98Y179        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.327ns (23.921%)  route 1.040ns (76.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.910 - 8.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.849ns (routing 1.464ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.346ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.849     6.260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.374 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.215     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[3]
    SLICE_X98Y179        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     6.761 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6/O
                         net (fo=1, routed)           0.279     7.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6_n_0
    SLICE_X98Y180        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     7.081 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.546     7.627    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.507    13.910    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                         clock pessimism              0.126    14.036    
                         clock uncertainty           -0.071    13.965    
    SLICE_X98Y179        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.327ns (23.921%)  route 1.040ns (76.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 13.910 - 8.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.849ns (routing 1.464ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.346ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.849     6.260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.374 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/Q
                         net (fo=5, routed)           0.215     6.589    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[3]
    SLICE_X98Y179        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     6.761 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6/O
                         net (fo=1, routed)           0.279     7.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_6_n_0
    SLICE_X98Y180        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     7.081 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.546     7.627    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.507    13.910    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.126    14.036    
                         clock uncertainty           -0.071    13.965    
    SLICE_X98Y179        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.113ns (45.749%)  route 0.134ns (54.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.306ns (routing 0.737ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.306     3.064    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.113 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/Q
                         net (fo=7, routed)           0.118     3.231    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[1]
    SLICE_X98Y180        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.064     3.295 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[3]_i_1/O
                         net (fo=1, routed)           0.016     3.311    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[3]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.276    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.123ns (48.810%)  route 0.129ns (51.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.306ns (routing 0.737ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.306     3.064    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.113 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/Q
                         net (fo=7, routed)           0.118     3.231    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[1]
    SLICE_X98Y180        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.074     3.305 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1/O
                         net (fo=1, routed)           0.011     3.316    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[4]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     3.276    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      1.321ns (routing 0.737ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.822ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.321     3.079    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.128 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=3, routed)           0.035     3.163    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[5]
    SLICE_X97Y189        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     3.178 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     3.190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X97Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.531     3.314    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y189        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.230     3.084    
    SLICE_X97Y189        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.140    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.300ns (routing 0.737ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.822ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.300     3.058    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDPE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.107 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.170     3.277    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.545     3.328    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.110     3.218    
    SLICE_X98Y180        FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     3.223    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.330ns (routing 0.737ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.330     3.088    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y180        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.136 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=7, routed)           0.036     3.172    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X99Y180        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.187 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.203    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1_n_0
    SLICE_X99Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                         clock pessimism             -0.238     3.092    
    SLICE_X99Y180        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.148    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      1.328ns (routing 0.737ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.822ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.328     3.086    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y188        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y188        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.134 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=5, routed)           0.036     3.170    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg_0
    SLICE_X99Y188        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.185 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1/O
                         net (fo=1, routed)           0.016     3.201    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_1
    SLICE_X99Y188        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.545     3.328    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y188        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                         clock pessimism             -0.238     3.090    
    SLICE_X99Y188        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.146    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.305ns (routing 0.737ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.305     3.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.111 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.170     3.281    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     3.225    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.305ns (routing 0.737ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.305     3.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.111 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.170     3.281    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_CFF_SLICEL_C_R)
                                                      0.005     3.225    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.305ns (routing 0.737ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.305     3.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.111 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.170     3.281    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_CFF2_SLICEL_C_R)
                                                      0.005     3.225    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.305ns (routing 0.737ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.822ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.305     3.063    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y179        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y179        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.111 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.170     3.281    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.547     3.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y180        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.110     3.220    
    SLICE_X98Y180        FDRE (Hold_BFF_SLICEL_C_R)
                                                      0.005     3.225    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y24     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X97Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X97Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X97Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X97Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X100Y177   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X97Y189    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y191   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X100Y183   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y194    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.117ns (2.861%)  route 3.972ns (97.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 10.323 - 5.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.739ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.681ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.391     5.598    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X47Y219        FDRE                                         r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     5.715 r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=58, routed)          3.972     9.687    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1[3]
    RAMB18_X4Y110        RAMB18E2                                     r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.104    10.323    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X4Y110        RAMB18E2                                     r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.046    10.369    
                         clock uncertainty           -0.067    10.302    
    RAMB18_X4Y110        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.568     9.734    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_awlen_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awlen_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.291ns (6.191%)  route 4.409ns (93.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns = ( 10.575 - 5.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.658ns (routing 0.739ns, distribution 1.919ns)
  Clock Net Delay (Destination): 2.356ns (routing 0.681ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.658     5.865    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X60Y140        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_awlen_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.979 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_awlen_reg_reg[0]/Q
                         net (fo=16, routed)          4.382    10.361    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awlen[0]
    SLICE_X52Y63         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    10.538 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awlen_reg[0]_i_1__4/O
                         net (fo=1, routed)           0.027    10.565    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awlen_reg_reg[7]_0[0]
    SLICE_X52Y63         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awlen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.356    10.575    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/clk_200mhzmhz_int
    SLICE_X52Y63         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awlen_reg_reg[0]/C
                         clock pessimism              0.046    10.621    
                         clock uncertainty           -0.067    10.554    
    SLICE_X52Y63         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.613    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awlen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.290ns (6.210%)  route 4.380ns (93.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 10.592 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 0.739ns, distribution 1.958ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.681ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.697     5.904    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X66Y126        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     6.018 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/Q
                         net (fo=32, routed)          4.354    10.372    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg_reg[7]_0[9]
    SLICE_X57Y69         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176    10.548 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg[1]_i_1/O
                         net (fo=1, routed)           0.026    10.574    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg[1]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.373    10.592    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X57Y69         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg_reg[1]/C
                         clock pessimism              0.046    10.638    
                         clock uncertainty           -0.067    10.571    
    SLICE_X57Y69         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    10.631    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wstrb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.188ns (4.000%)  route 4.512ns (96.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 10.626 - 5.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 0.739ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.407ns (routing 0.681ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.701     5.908    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X62Y146        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     6.025 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/Q
                         net (fo=16, routed)          4.486    10.511    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awaddr[28]
    SLICE_X64Y62         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071    10.582 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awaddr_reg[8]_i_1__11/O
                         net (fo=1, routed)           0.026    10.608    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[8]_0[7]
    SLICE_X64Y62         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.407    10.626    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/clk_200mhzmhz_int
    SLICE_X64Y62         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[8]/C
                         clock pessimism              0.046    10.672    
                         clock uncertainty           -0.067    10.605    
    SLICE_X64Y62         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    10.665    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_awaddr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.153ns (3.315%)  route 4.463ns (96.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 10.584 - 5.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 0.739ns, distribution 1.989ns)
  Clock Net Delay (Destination): 2.365ns (routing 0.681ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.728     5.935    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X67Y126        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     6.048 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[52]/Q
                         net (fo=32, routed)          4.441    10.489    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata[60]
    SLICE_X57Y51         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040    10.529 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata_reg[52]_i_1__9/O
                         net (fo=1, routed)           0.022    10.551    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/p_0_in[52]
    SLICE_X57Y51         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.365    10.584    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/clk_200mhzmhz_int
    SLICE_X57Y51         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata_reg_reg[52]/C
                         clock pessimism              0.046    10.630    
                         clock uncertainty           -0.067    10.563    
    SLICE_X57Y51         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.623    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_wdata_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awaddr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.249ns (5.368%)  route 4.390ns (94.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 10.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 0.739ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.681ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.701     5.908    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X62Y146        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     6.025 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_awaddr_reg_reg[8]/Q
                         net (fo=16, routed)          4.360    10.385    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awaddr[28]
    SLICE_X55Y64         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132    10.517 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_awaddr_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.030    10.547    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awaddr_reg_reg[8]_0[7]
    SLICE_X55Y64         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awaddr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.364    10.583    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/clk_200mhzmhz_int
    SLICE_X55Y64         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awaddr_reg_reg[8]/C
                         clock pessimism              0.046    10.629    
                         clock uncertainty           -0.067    10.562    
    SLICE_X55Y64         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    10.621    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/m_axi_awaddr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.155ns (3.321%)  route 4.512ns (96.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 10.617 - 5.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.703ns (routing 0.739ns, distribution 1.964ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.681ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.703     5.910    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X67Y120        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     6.024 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/Q
                         net (fo=32, routed)          4.490    10.514    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata[26]
    SLICE_X60Y67         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041    10.555 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg[54]_i_1/O
                         net (fo=1, routed)           0.022    10.577    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/p_0_in[54]
    SLICE_X60Y67         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.398    10.617    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X60Y67         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[54]/C
                         clock pessimism              0.046    10.663    
                         clock uncertainty           -0.067    10.596    
    SLICE_X60Y67         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.655    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.185ns (3.956%)  route 4.491ns (96.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 10.618 - 5.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 0.739ns, distribution 1.957ns)
  Clock Net Delay (Destination): 2.399ns (routing 0.681ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.696     5.903    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X66Y129        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.017 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[28]/Q
                         net (fo=32, routed)          4.465    10.482    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata[43]
    SLICE_X60Y66         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071    10.553 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.026    10.579    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/p_0_in[28]
    SLICE_X60Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.399    10.618    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X60Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[28]/C
                         clock pessimism              0.046    10.664    
                         clock uncertainty           -0.067    10.597    
    SLICE_X60Y66         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.657    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[0].reg_inst/m_axi_wdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 sync_reset_200mhzmhz_inst/sync_reg_reg[3]_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[3].RISCV/core_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.116ns (2.524%)  route 4.480ns (97.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 10.633 - 5.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 0.739ns, distribution 1.923ns)
  Clock Net Delay (Destination): 2.414ns (routing 0.681ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.662     5.869    sync_reset_200mhzmhz_inst/CLK
    SLICE_X56Y83         FDPE                                         r  sync_reset_200mhzmhz_inst/sync_reg_reg[3]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.985 r  sync_reset_200mhzmhz_inst/sync_reg_reg[3]_replica_8/Q
                         net (fo=192, routed)         4.480    10.465    core_inst/sys/genblk1[3].RISCV/Q[0]_repN_8_alias
    SLICE_X72Y50         FDSE                                         r  core_inst/sys/genblk1[3].RISCV/core_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.414    10.633    core_inst/sys/genblk1[3].RISCV/clk_200mhzmhz_int
    SLICE_X72Y50         FDSE                                         r  core_inst/sys/genblk1[3].RISCV/core_reset_reg/C
                         clock pessimism              0.061    10.694    
                         clock uncertainty           -0.067    10.627    
    SLICE_X72Y50         FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083    10.544    core_inst/sys/genblk1[3].RISCV/core_reset_reg
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/temp_m_axi_wdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.185ns (3.981%)  route 4.462ns (96.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 10.592 - 5.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 0.739ns, distribution 1.957ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.681ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.696     5.903    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk
    SLICE_X66Y127        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     6.017 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/Q
                         net (fo=32, routed)          4.439    10.456    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wdata[97]
    SLICE_X55Y52         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071    10.527 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wdata_reg[33]_i_1__9/O
                         net (fo=1, routed)           0.023    10.550    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/D[33]
    SLICE_X55Y52         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/temp_m_axi_wdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.373    10.592    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/clk_200mhzmhz_int
    SLICE_X55Y52         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/temp_m_axi_wdata_reg_reg[33]/C
                         clock pessimism              0.046    10.638    
                         clock uncertainty           -0.067    10.571    
    SLICE_X55Y52         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    10.630    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[10].reg_inst/temp_m_axi_wdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.093ns (50.543%)  route 0.091ns (49.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.171ns (routing 0.349ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.388ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.171     2.838    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X49Y45         FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.886 r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][2]/Q
                         net (fo=3, routed)           0.075     2.961    core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1]__0[2]
    SLICE_X50Y45         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     3.006 r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[1]_i_1__5/O
                         net (fo=1, routed)           0.016     3.022    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[1]_i_1__5_n_0
    SLICE_X50Y45         FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.387     3.068    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X50Y45         FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[1]/C
                         clock pessimism             -0.132     2.936    
    SLICE_X50Y45         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.992    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/debugger1/inst/PROBE_PIPE.shift_probes_reg[1][87]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.106ns (21.545%)  route 0.386ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.632ns
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      2.127ns (routing 0.681ns, distribution 1.446ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.739ns, distribution 1.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     0.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     2.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     3.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.127     5.346    core_inst/sys/eth_dma_1/debugger1/inst/clk1x
    SLICE_X43Y231        FDRE                                         r  core_inst/sys/eth_dma_1/debugger1/inst/PROBE_PIPE.shift_probes_reg[1][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y231        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     5.452 r  core_inst/sys/eth_dma_1/debugger1/inst/PROBE_PIPE.shift_probes_reg[1][87]/Q
                         net (fo=2, routed)           0.386     5.838    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/probeDelay1_reg[63][87]
    SLICE_X36Y233        SRL16E                                       r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.425     5.632    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X36Y233        SRL16E                                       r  core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
                         clock pessimism             -0.128     5.504    
    SLICE_X36Y233        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.304     5.808    core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8
  -------------------------------------------------------------------
                         required time                         -5.808    
                         arrival time                           5.838    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_wdata_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_5/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.018ns (routing 0.349ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.388ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.018     2.685    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/clk_200mhzmhz_int
    SLICE_X48Y123        FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_wdata_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.733 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/m_axi_wdata_reg_reg[42]/Q
                         net (fo=2, routed)           0.148     2.881    core_inst/sys/genblk1[11].RISCV/core/dmem/Q[42]
    RAMB36_X5Y24         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_5/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.261     2.942    core_inst/sys/genblk1[11].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X5Y24         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
                         clock pessimism             -0.121     2.821    
    RAMB36_X5Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                      0.029     2.850    core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core/core/decode_to_execute_PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/execute_to_memory_PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.987ns (routing 0.349ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.388ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       0.987     2.654    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X27Y143        FDRE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/decode_to_execute_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y143        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.702 r  core_inst/sys/genblk1[8].RISCV/core/core/decode_to_execute_PC_reg[6]/Q
                         net (fo=3, routed)           0.100     2.802    core_inst/sys/genblk1[8].RISCV/core/core/decode_to_execute_PC[6]
    SLICE_X27Y145        FDRE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/execute_to_memory_PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.867    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X27Y145        FDRE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/execute_to_memory_PC_reg[6]/C
                         clock pessimism             -0.152     2.715    
    SLICE_X27Y145        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.771    core_inst/sys/genblk1[8].RISCV/core/core/execute_to_memory_PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.049ns (34.507%)  route 0.093ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.077ns (routing 0.349ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.388ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.077     2.744    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X14Y129        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.793 r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/Q
                         net (fo=1, routed)           0.093     2.886    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23]
    SLICE_X14Y130        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.276     2.957    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X14Y130        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[23]/C
                         clock pessimism             -0.158     2.799    
    SLICE_X14Y130        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.855    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[10].RISCV/core/status_reg_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[10].RISCV/core/stat_read_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.182ns (routing 0.349ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.388ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.182     2.849    core_inst/sys/genblk1[10].RISCV/core/clk_200mhzmhz_int
    SLICE_X52Y59         FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/status_reg_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.898 r  core_inst/sys/genblk1[10].RISCV/core/status_reg_reg[1][47]/Q
                         net (fo=1, routed)           0.081     2.979    core_inst/sys/genblk1[10].RISCV/core/status_reg_reg[1]__0[47]
    SLICE_X53Y59         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     3.024 r  core_inst/sys/genblk1[10].RISCV/core/stat_read[47]_i_1__9/O
                         net (fo=1, routed)           0.016     3.040    core_inst/sys/genblk1[10].RISCV/core/stat_read[47]_i_1__9_n_0
    SLICE_X53Y59         FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/stat_read_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.404     3.085    core_inst/sys/genblk1[10].RISCV/core/clk_200mhzmhz_int
    SLICE_X53Y59         FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/stat_read_reg[47]/C
                         clock pessimism             -0.132     2.953    
    SLICE_X53Y59         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.009    core_inst/sys/genblk1[10].RISCV/core/stat_read_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.008ns (routing 0.349ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.388ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.008     2.675    core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X37Y174        FDRE                                         r  core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y174        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.724 r  core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/Q
                         net (fo=5, routed)           0.108     2.832    core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22]
    SLICE_X38Y174        FDRE                                         r  core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.867    core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X38Y174        FDRE                                         r  core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/C
                         clock pessimism             -0.121     2.746    
    SLICE_X38Y174        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.801    core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[4].reg_inst/m_axi_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/dmem/mem_reg_0/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.040ns (routing 0.349ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.388ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.040     2.707    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[4].reg_inst/clk_200mhzmhz_int
    SLICE_X32Y45         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[4].reg_inst/m_axi_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.756 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[4].reg_inst/m_axi_wdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.141     2.897    core_inst/sys/genblk1[4].RISCV/core/dmem/Q[5]
    RAMB36_X4Y8          RAMB36E2                                     r  core_inst/sys/genblk1[4].RISCV/core/dmem/mem_reg_0/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.270     2.951    core_inst/sys/genblk1[4].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X4Y8          RAMB36E2                                     r  core_inst/sys/genblk1[4].RISCV/core/dmem/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.115     2.836    
    RAMB36_X4Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                      0.029     2.865    core_inst/sys/genblk1[4].RISCV/core/dmem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_INSTRUCTION_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[3].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.282ns (routing 0.349ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.388ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.282     2.949    core_inst/sys/genblk1[3].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X80Y59         FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_INSTRUCTION_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.997 r  core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_INSTRUCTION_reg[29]/Q
                         net (fo=1, routed)           0.095     3.092    core_inst/sys/genblk1[3].RISCV/core/core/execute_to_memory_INSTRUCTION_reg_n_0_[29]
    SLICE_X80Y58         FDCE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.495     3.176    core_inst/sys/genblk1[3].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X80Y58         FDCE                                         r  core_inst/sys/genblk1[3].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[29]/C
                         clock pessimism             -0.173     3.003    
    SLICE_X80Y58         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     3.059    core_inst/sys/genblk1[3].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_PC_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.080ns (43.956%)  route 0.102ns (56.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.068ns (routing 0.349ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.388ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.068     2.735    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X13Y133        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.784 r  core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_PC_reg[27]/Q
                         net (fo=3, routed)           0.086     2.870    core_inst/sys/genblk1[9].RISCV/core/core/memory_to_writeBack_PC[27]
    SLICE_X11Y133        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     2.901 r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc[27]_i_1__8/O
                         net (fo=1, routed)           0.016     2.917    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc[27]_i_1__8_n_0
    SLICE_X11Y133        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.272     2.953    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X11Y133        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc_reg[27]/C
                         clock pessimism             -0.125     2.828    
    SLICE_X11Y133        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.884    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mepc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhzmhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y9   core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y9   core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y25  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y25  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y23  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X4Y23  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y11  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y11  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y17  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y17  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y19  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y24  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y25  core_inst/sys/genblk1[5].RISCV/core/imem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y20  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y20  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y19  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y21  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y22  core_inst/sys/genblk1[13].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y12  core_inst/sys/genblk1[3].RISCV/core/dmem/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y12  core_inst/sys/genblk1[3].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y9   core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y25  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y23  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X4Y23  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y11  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y21  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y22  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y25  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y19  core_inst/sys/genblk1[15].RISCV/core/dmem/mem_reg_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X3Y22  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_5/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.232ns (43.152%)  route 1.623ns (56.848%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.002ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.369     4.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.432     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X76Y215        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     4.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.528     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X78Y215        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     5.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X78Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.359     5.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.401     6.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y213        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.227     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X77Y210        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X77Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.197    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.626    36.998    
                         clock uncertainty           -0.035    36.962    
    SLICE_X77Y210        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    37.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 30.092    

Slack (MET) :             30.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.217ns (42.657%)  route 1.636ns (57.343%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.002ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.002ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.369     4.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.432     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X76Y215        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     4.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.528     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X78Y215        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     5.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X78Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.359     5.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.401     6.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y213        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.248     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y211        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     6.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X76Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.198    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.626    36.999    
                         clock uncertainty           -0.035    36.963    
    SLICE_X76Y211        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 30.095    

Slack (MET) :             30.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.219ns (42.742%)  route 1.633ns (57.258%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.002ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.002ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.369     4.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.432     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X76Y215        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     4.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.528     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X78Y215        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     5.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X78Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.359     5.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.401     6.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y213        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.246     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y211        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.026     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X76Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.198    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.626    36.999    
                         clock uncertainty           -0.035    36.963    
    SLICE_X76Y211        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 30.096    

Slack (MET) :             30.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.214ns (42.913%)  route 1.615ns (57.087%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.002ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.369     4.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.432     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X76Y215        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.191     4.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.528     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X78Y215        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     5.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X78Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.359     5.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.401     6.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y213        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.227     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X77Y210        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     6.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.027     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X77Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.197    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.626    36.998    
                         clock uncertainty           -0.035    36.962    
    SLICE_X77Y210        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    37.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 30.118    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    

Slack (MET) :             30.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.705ns (28.245%)  route 1.791ns (71.755%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 36.299 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.139     4.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y210        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     4.916 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.428     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y209        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.453     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y209        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.406     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.124    36.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.547    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X73Y214        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 30.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.546     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X64Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.070     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][6]
    SLICE_X65Y206        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.015     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_10
    SLICE_X65Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.649     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X65Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism             -0.500     1.942    
    SLICE_X65Y206        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.002ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.547     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X74Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.167     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X77Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.675     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X77Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.461     2.007    
    SLICE_X77Y208        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Net Delay (Source):      0.597ns (routing 0.002ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.002ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.597     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]/Q
                         net (fo=4, routed)           0.070     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]
    SLICE_X76Y213        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.014     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X76Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.700     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -0.505     1.988    
    SLICE_X76Y213        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.563     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y218        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y218        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.033     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X75Y218        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.012     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X75Y218        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.653     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y218        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.537     1.909    
    SLICE_X75Y218        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.002ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.556     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y212        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.095     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.635     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.501     1.927    
    SLICE_X67Y213        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.065     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.002ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.547     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X74Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.032     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]
    SLICE_X74Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.014     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X74Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.631     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X74Y211        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.532     1.892    
    SLICE_X74Y211        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.002ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.557     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y212        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.094     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.635     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -0.501     1.927    
    SLICE_X67Y213        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.065     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.002ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.556     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y212        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.096     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.635     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y213        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.501     1.927    
    SLICE_X67Y213        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.002ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.565     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y217        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.034     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X73Y217        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.012     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X73Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.662     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -0.545     1.910    
    SLICE_X73Y217        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Net Delay (Source):      0.551ns (routing 0.002ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.002ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.551     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X70Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y213        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.032     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]
    SLICE_X70Y213        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.015     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1_n_0
    SLICE_X70Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.640     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X70Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X70Y213        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y213  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y184       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.122       0.397      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.114       0.402      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        2.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.614ns (17.132%)  route 2.970ns (82.868%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.311ns, distribution 1.661ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.278ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.972     2.369    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X77Y134        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.487 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/Q
                         net (fo=8, routed)           0.522     3.009    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg[10]
    SLICE_X76Y135        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     3.128 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4/O
                         net (fo=1, routed)           0.198     3.326    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4_n_0
    SLICE_X77Y135        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.458 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2/O
                         net (fo=1, routed)           0.136     3.594    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2_n_0
    SLICE_X77Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.666 f  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_1/O
                         net (fo=9, routed)           0.863     4.529    core_inst/sys/eth_dma_0/rx_fifo/full_wr
    SLICE_X84Y122        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     4.702 r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1_i_3/O
                         net (fo=2, routed)           1.251     5.953    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1_i_3_n_0
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.677     8.406    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.116     8.522    
                         clock uncertainty           -0.035     8.487    
    RAMB36_X9Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.025    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.222ns (28.944%)  route 3.000ns (71.056%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 8.429 - 6.400 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.311ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.278ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.943     2.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X94Y111        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.454 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=141, routed)         0.931     3.385    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_reg[1]
    SLICE_X94Y101        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.521 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[28]_i_8/O
                         net (fo=6, routed)           0.489     4.010    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/m_axis_tuser_reg_i_96_0
    SLICE_X97Y99         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     4.195 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_220/O
                         net (fo=4, routed)           0.533     4.728    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24_n_37
    SLICE_X98Y97         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     4.913 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_96/O
                         net (fo=1, routed)           0.269     5.182    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_96_n_0
    SLICE_X97Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     5.297 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_26/O
                         net (fo=1, routed)           0.253     5.550    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_26_n_0
    SLICE_X99Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     5.735 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_8/O
                         net (fo=2, routed)           0.428     6.163    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_8_n_0
    SLICE_X95Y110        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     6.335 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3/O
                         net (fo=1, routed)           0.068     6.403    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3_n_0
    SLICE_X95Y110        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     6.533 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.029     6.562    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X95Y110        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.700     8.429    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y110        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.234     8.663    
                         clock uncertainty           -0.035     8.627    
    SLICE_X95Y110        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.686    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.512ns (15.010%)  route 2.899ns (84.990%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.311ns, distribution 1.661ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.278ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.972     2.369    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X77Y134        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.487 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/Q
                         net (fo=8, routed)           0.522     3.009    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg[10]
    SLICE_X76Y135        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     3.128 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4/O
                         net (fo=1, routed)           0.198     3.326    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4_n_0
    SLICE_X77Y135        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.458 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2/O
                         net (fo=1, routed)           0.136     3.594    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2_n_0
    SLICE_X77Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.666 f  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_1/O
                         net (fo=9, routed)           0.942     4.608    core_inst/sys/eth_dma_0/rx_fifo/full_wr
    SLICE_X84Y122        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.071     4.679 r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2_i_2/O
                         net (fo=2, routed)           1.101     5.780    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2_i_2_n_0
    RAMB36_X9Y22         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.691     8.420    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    RAMB36_X9Y22         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.116     8.536    
                         clock uncertainty           -0.035     8.501    
    RAMB36_X9Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.039    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.481ns (14.431%)  route 2.852ns (85.569%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 8.402 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.311ns, distribution 1.661ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.278ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.972     2.369    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X77Y134        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.487 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/Q
                         net (fo=8, routed)           0.522     3.009    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg[10]
    SLICE_X76Y135        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     3.128 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4/O
                         net (fo=1, routed)           0.198     3.326    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4_n_0
    SLICE_X77Y135        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.458 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2/O
                         net (fo=1, routed)           0.136     3.594    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2_n_0
    SLICE_X77Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.666 f  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_1/O
                         net (fo=9, routed)           0.838     4.504    core_inst/sys/eth_dma_0/rx_fifo/full_wr
    SLICE_X84Y122        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     4.544 r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0_i_1/O
                         net (fo=2, routed)           1.158     5.702    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0_i_1_n_0
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.673     8.402    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.116     8.518    
                         clock uncertainty           -0.035     8.483    
    RAMB36_X9Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.021    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.512ns (15.572%)  route 2.776ns (84.428%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 8.409 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.311ns, distribution 1.661ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.278ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.972     2.369    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X77Y134        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.487 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[10]/Q
                         net (fo=8, routed)           0.522     3.009    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg[10]
    SLICE_X76Y135        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     3.128 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4/O
                         net (fo=1, routed)           0.198     3.326    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_4_n_0
    SLICE_X77Y135        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.458 r  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2/O
                         net (fo=1, routed)           0.136     3.594    core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_2_n_0
    SLICE_X77Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.666 f  core_inst/sys/eth_dma_0/rx_fifo/full_wr_inferred_i_1/O
                         net (fo=9, routed)           0.940     4.606    core_inst/sys/eth_dma_0/rx_fifo/full_wr
    SLICE_X84Y122        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.071     4.677 r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.980     5.657    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3_i_2_n_0
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.680     8.409    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.116     8.525    
                         clock uncertainty           -0.035     8.490    
    RAMB36_X9Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.028    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.986ns (27.133%)  route 2.648ns (72.867%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.311ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.278ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.941     2.338    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y119        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.452 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/Q
                         net (fo=8, routed)           0.390     2.842    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[16]
    SLICE_X93Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.063     2.975    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.044 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.479     3.523    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X94Y111        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.677 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.201     3.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X94Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     4.054 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.286     4.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X94Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     4.517 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.167     4.684    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y110        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     4.779 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.215     4.994    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.125 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.847     5.972    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.687     8.416    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[36]/C
                         clock pessimism              0.174     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X89Y112        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.472    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.986ns (27.133%)  route 2.648ns (72.867%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.311ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.278ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.941     2.338    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y119        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.452 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/Q
                         net (fo=8, routed)           0.390     2.842    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[16]
    SLICE_X93Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.063     2.975    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.044 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.479     3.523    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X94Y111        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.677 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.201     3.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X94Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     4.054 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.286     4.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X94Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     4.517 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.167     4.684    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y110        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     4.779 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.215     4.994    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.125 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.847     5.972    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.687     8.416    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]/C
                         clock pessimism              0.174     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X89Y112        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.472    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[37]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.986ns (27.133%)  route 2.648ns (72.867%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.311ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.278ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.941     2.338    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y119        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.452 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/Q
                         net (fo=8, routed)           0.390     2.842    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[16]
    SLICE_X93Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.063     2.975    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.044 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.479     3.523    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X94Y111        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.677 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.201     3.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X94Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     4.054 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.286     4.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X94Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     4.517 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.167     4.684    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y110        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     4.779 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.215     4.994    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.125 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.847     5.972    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.687     8.416    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/C
                         clock pessimism              0.174     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X89Y112        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.472    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.986ns (27.133%)  route 2.648ns (72.867%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.311ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.278ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.941     2.338    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y119        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.452 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/Q
                         net (fo=8, routed)           0.390     2.842    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[16]
    SLICE_X93Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.063     2.975    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.044 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.479     3.523    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X94Y111        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.677 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.201     3.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X94Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     4.054 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.286     4.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X94Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     4.517 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.167     4.684    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y110        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     4.779 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.215     4.994    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.125 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.847     5.972    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.687     8.416    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X89Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[53]/C
                         clock pessimism              0.174     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X89Y112        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.472    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.986ns (27.118%)  route 2.650ns (72.882%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.311ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.278ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.941     2.338    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y119        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.452 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[16]/Q
                         net (fo=8, routed)           0.390     2.842    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[16]
    SLICE_X93Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     2.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.063     2.975    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.044 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.479     3.523    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X94Y111        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.677 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.201     3.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X94Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.176     4.054 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.286     4.340    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X94Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     4.517 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.167     4.684    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y110        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     4.779 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.215     4.994    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     5.125 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.849     5.974    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X90Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.691     8.420    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X90Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/C
                         clock pessimism              0.174     8.594    
                         clock uncertainty           -0.035     8.559    
    SLICE_X90Y112        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.476    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.856ns (routing 0.158ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.184ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.856     0.974    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X94Y114        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.022 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[34]/Q
                         net (fo=13, routed)          0.078     1.100    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[34]
    SLICE_X93Y114        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.130 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[2]_i_1/O
                         net (fo=1, routed)           0.016     1.146    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[2]
    SLICE_X93Y114        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.024     1.189    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y114        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/C
                         clock pessimism             -0.135     1.054    
    SLICE_X93Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.110    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.079ns (44.134%)  route 0.100ns (55.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.849ns (routing 0.158ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.184ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.849     0.967    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X78Y136        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y136        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.016 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.084     1.100    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg[5]
    SLICE_X76Y136        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.030     1.130 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg[4]_i_1/O
                         net (fo=1, routed)           0.016     1.146    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_next[4]
    SLICE_X76Y136        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.023     1.188    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    SLICE_X76Y136        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/C
                         clock pessimism             -0.137     1.051    
    SLICE_X76Y136        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.107    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.845ns (routing 0.158ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.184ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.845     0.963    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.012 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[0]/Q
                         net (fo=2, routed)           0.075     1.087    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg_n_0_[0]
    SLICE_X93Y110        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.102 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[0]_i_1/O
                         net (fo=1, routed)           0.016     1.118    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_next[0]
    SLICE_X93Y110        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.020     1.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y110        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]/C
                         clock pessimism             -0.165     1.020    
    SLICE_X93Y110        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.076    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.816ns (routing 0.158ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.184ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.816     0.934    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y152        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.983 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[36]/Q
                         net (fo=2, routed)           0.034     1.017    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[36]
    SLICE_X97Y152        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.062 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[17]_i_1/O
                         net (fo=1, routed)           0.016     1.078    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[17]
    SLICE_X97Y152        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.987     1.152    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y152        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[17]/C
                         clock pessimism             -0.174     0.978    
    SLICE_X97Y152        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.034    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.814ns (routing 0.158ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.184ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.814     0.932    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y151        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.981 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[19]/Q
                         net (fo=2, routed)           0.034     1.015    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[19]
    SLICE_X97Y151        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.060 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.016     1.076    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[0]
    SLICE_X97Y151        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.985     1.150    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y151        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/C
                         clock pessimism             -0.174     0.976    
    SLICE_X97Y151        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.032    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.817ns (routing 0.158ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.184ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.817     0.935    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y153        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.983 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[49]/Q
                         net (fo=2, routed)           0.070     1.053    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[49]
    SLICE_X97Y153        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.068 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[49]_i_1/O
                         net (fo=1, routed)           0.012     1.080    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[49]
    SLICE_X97Y153        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.989     1.154    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y153        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[49]/C
                         clock pessimism             -0.175     0.979    
    SLICE_X97Y153        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.035    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.845ns (routing 0.158ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.184ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.845     0.963    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X96Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y112        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.011 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[25]/Q
                         net (fo=5, routed)           0.142     1.153    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[25]
    SLICE_X95Y113        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.022     1.187    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y113        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[25]/C
                         clock pessimism             -0.135     1.052    
    SLICE_X95Y113        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.107    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.843ns (routing 0.158ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.184ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.843     0.961    core_inst/sys/eth_dma_0/rx_adapter/rx_clk
    SLICE_X91Y111        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.010 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[20]/Q
                         net (fo=4, routed)           0.108     1.118    core_inst/sys/eth_dma_0/rx_fifo/rx_fifo_axis_tdata[20]
    RAMB36_X9Y22         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.051     1.216    core_inst/sys/eth_dma_0/rx_fifo/rx_clk
    RAMB36_X9Y22         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.174     1.042    
    RAMB36_X9Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.079ns (48.466%)  route 0.084ns (51.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.845ns (routing 0.158ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.184ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.845     0.963    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y112        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.012 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg[2]/Q
                         net (fo=1, routed)           0.068     1.080    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d1_reg_n_0_[2]
    SLICE_X93Y111        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.110 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[2]_i_1/O
                         net (fo=1, routed)           0.016     1.126    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_next[2]
    SLICE_X93Y111        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.023     1.188    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y111        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[2]/C
                         clock pessimism             -0.165     1.023    
    SLICE_X93Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.079    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.853ns (routing 0.158ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.184ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.853     0.971    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y113        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y113        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.019 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[52]/Q
                         net (fo=8, routed)           0.036     1.055    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[52]
    SLICE_X95Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.100 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[20]_i_1/O
                         net (fo=1, routed)           0.016     1.116    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[20]
    SLICE_X95Y113        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.025     1.190    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y113        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[20]/C
                         clock pessimism             -0.177     1.013    
    SLICE_X95Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.069    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y23         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y23         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y50         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y110        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y23         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y50         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_8/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y21         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y22         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_bram_6/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.435       0.570      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.259       0.623      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]
  To Clock:  rxoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y184       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y184       genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.093       0.426      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.075       0.441      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        2.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.021ns (25.185%)  route 3.033ns (74.815%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.316ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.753     2.150    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y168        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.264 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=141, routed)         0.886     3.150    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/state_reg[1]
    SLICE_X98Y174        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     3.265 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[14]_i_2/O
                         net (fo=17, routed)          0.703     3.968    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[1]_0
    SLICE_X97Y177        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.141 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[22]_i_3/O
                         net (fo=6, routed)           0.293     4.434    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state_reg[8]
    SLICE_X97Y174        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.549 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[9]_i_1/O
                         net (fo=2, routed)           0.376     4.925    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next3[9]
    SLICE_X96Y174        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     5.098 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_17/O
                         net (fo=1, routed)           0.157     5.255    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_17_n_0
    SLICE_X95Y174        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.442 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7/O
                         net (fo=1, routed)           0.400     5.842    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7_n_0
    SLICE_X95Y167        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     5.911 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3/O
                         net (fo=1, routed)           0.195     6.106    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3_n_0
    SLICE_X94Y167        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.075     6.181 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.023     6.204    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X94Y167        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.551     8.280    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X94Y167        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.159     8.439    
                         clock uncertainty           -0.035     8.404    
    SLICE_X94Y167        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.463    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.898ns (23.294%)  route 2.957ns (76.706%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.283ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.339     4.809    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y166        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.963 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.203     5.166    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y166        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.206 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.820     6.026    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.541     8.270    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[17]/C
                         clock pessimism              0.159     8.429    
                         clock uncertainty           -0.035     8.394    
    SLICE_X92Y159        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.311    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.898ns (23.294%)  route 2.957ns (76.706%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.283ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.339     4.809    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y166        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.963 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.203     5.166    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y166        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.206 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.820     6.026    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.541     8.270    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[28]/C
                         clock pessimism              0.159     8.429    
                         clock uncertainty           -0.035     8.394    
    SLICE_X92Y159        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.311    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.898ns (23.294%)  route 2.957ns (76.706%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.283ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.339     4.809    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y166        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.963 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.203     5.166    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y166        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.206 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.820     6.026    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.541     8.270    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X92Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[29]/C
                         clock pessimism              0.159     8.429    
                         clock uncertainty           -0.035     8.394    
    SLICE_X92Y159        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.311    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.898ns (23.282%)  route 2.959ns (76.718%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.339     4.809    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y166        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.963 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.203     5.166    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y166        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.206 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.822     6.028    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X93Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.545     8.274    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/C
                         clock pessimism              0.159     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X93Y159        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.315    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.898ns (23.282%)  route 2.959ns (76.718%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.339     4.809    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X94Y166        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     4.963 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.203     5.166    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X93Y166        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     5.206 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          0.822     6.028    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X93Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.545     8.274    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y159        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/C
                         clock pessimism              0.159     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X93Y159        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.315    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.935ns (23.469%)  route 3.049ns (76.531%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.283ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.392     4.862    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X93Y166        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.978 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=37, routed)          1.035     6.013    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X96Y177        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     6.128 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[17]_i_1/O
                         net (fo=1, routed)           0.027     6.155    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[17]
    SLICE_X96Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.541     8.270    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X96Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]/C
                         clock pessimism              0.159     8.429    
                         clock uncertainty           -0.035     8.394    
    SLICE_X96Y177        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.453    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[17]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.819ns (21.168%)  route 3.050ns (78.832%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 8.264 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.283ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.392     4.862    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X93Y166        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     4.977 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.063     6.040    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.535     8.264    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/C
                         clock pessimism              0.159     8.423    
                         clock uncertainty           -0.035     8.388    
    SLICE_X98Y176        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.341    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.819ns (21.168%)  route 3.050ns (78.832%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 8.264 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.283ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.392     4.862    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X93Y166        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     4.977 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.063     6.040    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.535     8.264    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
                         clock pessimism              0.159     8.423    
                         clock uncertainty           -0.035     8.388    
    SLICE_X98Y176        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.341    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.820ns (21.455%)  route 3.002ns (78.545%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 8.264 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.316ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.283ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.774     2.171    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y177        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[20]/Q
                         net (fo=8, routed)           0.706     2.992    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[20]
    SLICE_X96Y168        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.107 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10/O
                         net (fo=1, routed)           0.221     3.328    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_10_n_0
    SLICE_X96Y168        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     3.397 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5/O
                         net (fo=5, routed)           0.227     3.624    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_5_n_0
    SLICE_X95Y168        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     3.814 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4/O
                         net (fo=2, routed)           0.189     4.003    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[7]_i_4_n_0
    SLICE_X95Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.043 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7/O
                         net (fo=1, routed)           0.252     4.295    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_7_n_0
    SLICE_X95Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.175     4.470 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3/O
                         net (fo=11, routed)          0.393     4.863    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[6]_i_3_n_0
    SLICE_X93Y166        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.979 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.014     5.993    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.535     8.264    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X98Y176        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/C
                         clock pessimism              0.159     8.423    
                         clock uncertainty           -0.035     8.388    
    SLICE_X98Y176        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084     8.304    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.780ns (routing 0.163ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.190ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.780     0.898    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y176        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y176        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.946 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[47]/Q
                         net (fo=7, routed)           0.070     1.016    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[47]
    SLICE_X95Y175        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.031 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[15]_i_1/O
                         net (fo=1, routed)           0.016     1.047    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[15]
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.944     1.109    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[15]/C
                         clock pessimism             -0.156     0.953    
    SLICE_X95Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.009    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.080ns (31.746%)  route 0.172ns (68.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.757ns (routing 0.163ns, distribution 0.594ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.190ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.757     0.875    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X94Y182        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y182        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.924 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[28]/Q
                         net (fo=3, routed)           0.156     1.080    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd[28]
    SLICE_X95Y175        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.031     1.111 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[28]_i_1/O
                         net (fo=1, routed)           0.016     1.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[28]
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.941     1.106    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[28]/C
                         clock pessimism             -0.074     1.032    
    SLICE_X95Y175        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.088    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.190ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.779     0.897    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y171        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]/Q
                         net (fo=2, routed)           0.035     0.981    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd[31]
    SLICE_X95Y171        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     1.026 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[31]_i_1/O
                         net (fo=1, routed)           0.012     1.038    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[31]
    SLICE_X95Y171        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.943     1.108    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y171        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[31]/C
                         clock pessimism             -0.169     0.939    
    SLICE_X95Y171        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.995    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.780ns (routing 0.163ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.190ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.780     0.898    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.947 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[28]/Q
                         net (fo=2, routed)           0.035     0.982    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd[28]
    SLICE_X95Y175        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     1.027 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[28]_i_1/O
                         net (fo=1, routed)           0.012     1.039    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0[28]
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.944     1.109    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X95Y175        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[28]/C
                         clock pessimism             -0.169     0.940    
    SLICE_X95Y175        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.996    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.078ns (42.623%)  route 0.105ns (57.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.771ns (routing 0.163ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.190ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.771     0.889    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X94Y160        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.937 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/Q
                         net (fo=75, routed)          0.089     1.026    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg
    SLICE_X92Y161        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.056 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[36]_i_1/O
                         net (fo=1, routed)           0.016     1.072    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[36]_i_1_n_0
    SLICE_X92Y161        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.933     1.098    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X92Y161        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[36]/C
                         clock pessimism             -0.127     0.971    
    SLICE_X92Y161        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.027    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.078ns (42.623%)  route 0.105ns (57.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.771ns (routing 0.163ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.190ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.771     0.889    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X94Y160        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.937 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg_reg/Q
                         net (fo=75, routed)          0.089     1.026    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tready_int_reg
    SLICE_X92Y161        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.056 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_i_1/O
                         net (fo=1, routed)           0.016     1.072    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_i_1_n_0
    SLICE_X92Y161        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.933     1.098    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X92Y161        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_reg/C
                         clock pessimism             -0.127     0.971    
    SLICE_X92Y161        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.027    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.772ns (routing 0.163ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.190ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.772     0.890    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X93Y160        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y160        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.939 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/Q
                         net (fo=1, routed)           0.034     0.973    core_inst/sys/eth_dma_1/rx_adapter/rx_axis_tdata[34]
    SLICE_X93Y160        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.018 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[34]_i_1/O
                         net (fo=1, routed)           0.016     1.034    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[34]_i_1_n_0
    SLICE_X93Y160        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.936     1.101    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X93Y160        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[34]/C
                         clock pessimism             -0.169     0.932    
    SLICE_X93Y160        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.988    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.761ns (routing 0.163ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.190ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.761     0.879    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y191        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y191        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.928 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[11]/Q
                         net (fo=1, routed)           0.034     0.962    sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[11]
    SLICE_X97Y191        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.007 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.016     1.023    sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[11]
    SLICE_X97Y191        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.926     1.091    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X97Y191        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
                         clock pessimism             -0.170     0.921    
    SLICE_X97Y191        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.977    sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.064ns (24.615%)  route 0.196ns (75.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.758ns (routing 0.163ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.190ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.758     0.876    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X97Y180        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y180        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.925 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[22]/Q
                         net (fo=3, routed)           0.180     1.105    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd[22]
    SLICE_X97Y169        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.120 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[22]_i_1/O
                         net (fo=1, routed)           0.016     1.136    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[22]
    SLICE_X97Y169        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.943     1.108    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X97Y169        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/C
                         clock pessimism             -0.074     1.034    
    SLICE_X97Y169        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.090    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.777ns (routing 0.163ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.190ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.777     0.895    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X94Y163        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.944 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[58]/Q
                         net (fo=1, routed)           0.035     0.979    core_inst/sys/eth_dma_1/rx_adapter/rx_axis_tdata[58]
    SLICE_X94Y163        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     1.024 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[58]_i_1/O
                         net (fo=1, routed)           0.016     1.040    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg[58]_i_1_n_0
    SLICE_X94Y163        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.940     1.105    core_inst/sys/eth_dma_1/rx_adapter/rx_clk
    SLICE_X94Y163        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[58]/C
                         clock pessimism             -0.169     0.936    
    SLICE_X94Y163        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.992    core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y27         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y28         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y31         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y32         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y60         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y164        core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y31         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y31         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y60         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y60         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y28         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y32         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y28         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y29         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y30         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y60         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_bram_8/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.437       0.568      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.260       0.622      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y92        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y180       gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y180       gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y180       gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y180       gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y180       gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.281       0.235      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.281       0.235      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.195       0.325      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.193       0.327      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.117ns (1.958%)  route 5.859ns (98.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 8.803 - 6.400 ) 
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.316ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.283ns, distribution 1.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.973     2.370    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X78Y191        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.487 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=58, routed)          5.859     8.346    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[6]
    RAMB36_X5Y17         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.074     8.803    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y17         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.904    
                         clock uncertainty           -0.035     8.869    
    RAMB36_X5Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429     8.440    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.117ns (1.957%)  route 5.861ns (98.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 8.830 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.283ns, distribution 1.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.861     8.385    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X5Y37         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.101     8.830    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y37         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186     9.016    
                         clock uncertainty           -0.035     8.980    
    RAMB36_X5Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.497    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.117ns (2.013%)  route 5.694ns (97.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 8.811 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.283ns, distribution 1.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.694     8.218    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.082     8.811    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.912    
                         clock uncertainty           -0.035     8.877    
    RAMB36_X5Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.394    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.117ns (1.993%)  route 5.753ns (98.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 8.811 - 6.400 ) 
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.316ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.283ns, distribution 1.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.973     2.370    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X78Y191        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.487 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=58, routed)          5.753     8.240    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[6]
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.082     8.811    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.912    
                         clock uncertainty           -0.035     8.877    
    RAMB36_X5Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429     8.448    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 0.117ns (1.993%)  route 5.755ns (98.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 8.828 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.283ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.755     8.279    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X5Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.099     8.828    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186     9.014    
                         clock uncertainty           -0.035     8.978    
    RAMB36_X5Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.495    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.117ns (2.047%)  route 5.599ns (97.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 8.811 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.316ns, distribution 1.684ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.283ns, distribution 1.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.000     2.397    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X76Y192        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y192        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.514 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=58, routed)          5.599     8.113    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[5]
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.082     8.811    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.912    
                         clock uncertainty           -0.035     8.877    
    RAMB36_X5Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.494     8.383    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.117ns (1.998%)  route 5.740ns (98.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 8.876 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.283ns, distribution 1.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.740     8.264    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X4Y37         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.147     8.876    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y37         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186     9.062    
                         clock uncertainty           -0.035     9.026    
    RAMB36_X4Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.543    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.117ns (2.203%)  route 5.195ns (97.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.195     7.719    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.699     8.428    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.529    
                         clock uncertainty           -0.035     8.494    
    RAMB36_X9Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.011    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.117ns (2.066%)  route 5.546ns (97.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 8.820 - 6.400 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.316ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.283ns, distribution 1.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.010     2.407    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X77Y193        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.524 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=58, routed)          5.546     8.070    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X5Y31         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.091     8.820    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y31         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.921    
                         clock uncertainty           -0.035     8.886    
    RAMB36_X5Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.483     8.403    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.117ns (2.037%)  route 5.627ns (97.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 8.811 - 6.400 ) 
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.316ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.283ns, distribution 1.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.973     2.370    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[12]
    SLICE_X78Y191        FDRE                                         r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.487 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=58, routed)          5.627     8.114    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[7]
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.082     8.811    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y16         RAMB36E2                                     r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.101     8.912    
                         clock uncertainty           -0.035     8.877    
    RAMB36_X5Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429     8.448    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  0.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.731ns (routing 0.283ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.316ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.731     2.060    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X76Y156        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.315 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.315    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X76Y156        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.979     2.376    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X76Y156        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.309     2.067    
    SLICE_X76Y156        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.311    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.791ns (routing 0.283ns, distribution 1.508ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.316ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.791     2.120    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y156        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.375 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.375    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y156        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.031     2.428    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y156        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.301     2.127    
    SLICE_X75Y156        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.371    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.793ns (routing 0.283ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.316ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.793     2.122    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y157        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.377 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.377    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y157        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.032     2.429    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y157        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.300     2.129    
    SLICE_X75Y157        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.373    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.840ns (routing 0.283ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.316ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.840     2.169    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X69Y165        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y165        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.424 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.424    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X69Y165        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.090     2.487    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y165        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.311     2.176    
    SLICE_X69Y165        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.420    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.841ns (routing 0.283ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.316ns, distribution 1.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.841     2.170    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X69Y166        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y166        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.425 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.425    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X69Y166        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.091     2.488    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y166        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.311     2.177    
    SLICE_X69Y166        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.421    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.835ns (routing 0.283ns, distribution 1.552ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.316ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.835     2.164    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X69Y167        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y167        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.419 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.419    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X69Y167        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.078     2.475    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y167        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.304     2.171    
    SLICE_X69Y167        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.415    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.851ns (routing 0.283ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.316ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.851     2.180    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X67Y165        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y165        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.435 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.435    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X67Y165        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.108     2.505    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X67Y165        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.318     2.187    
    SLICE_X67Y165        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.431    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.858ns (routing 0.283ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.316ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.858     2.187    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X61Y184        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y184        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.442 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.442    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X61Y184        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.108     2.505    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X61Y184        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.311     2.194    
    SLICE_X61Y184        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.438    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.858ns (routing 0.283ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.316ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.858     2.187    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X61Y186        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y186        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.442 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.442    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X61Y186        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.108     2.505    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X61Y186        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.311     2.194    
    SLICE_X61Y186        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.438    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      1.866ns (routing 0.283ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.316ns, distribution 1.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.866     2.195    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X62Y184        SRLC32E                                      r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y184        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.450 r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.450    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X62Y184        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.130     2.527    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X62Y184        SRL16E                                       r  core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.325     2.202    
    SLICE_X62Y184        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.446    core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y36         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y36         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X4Y46         core_inst/sys/eth_dma_1/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X4Y46         core_inst/sys/eth_dma_1/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X1Y41         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X3Y44         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X1Y40         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y35         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y35         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X3Y45         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X3Y46         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y54         core_inst/sys/eth_dma_1/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y31         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X3Y30         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y37         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X1Y44         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X2Y52         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X2Y54         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X4Y40         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X1Y34         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y36         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X4Y46         core_inst/sys/eth_dma_1/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X1Y41         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X3Y44         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X3Y44         core_inst/sys/eth_dma_1/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y35         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y35         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X4Y32         core_inst/sys/eth_dma_0/debugger1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y33         core_inst/sys/eth_dma_0/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y48         core_inst/sys/eth_dma_1/debugger2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.291       0.284      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.290       0.285      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.201       0.713      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.200       0.714      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        4.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.115ns (6.632%)  route 1.619ns (93.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 8.550 - 6.400 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.316ns, distribution 1.636ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.283ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.952     2.349    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y160        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y160        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.464 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           1.619     4.083    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X74Y189        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.821     8.550    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X74Y189        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.101     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X74Y189        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.534    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.115ns (9.583%)  route 1.085ns (90.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 8.458 - 6.400 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.316ns, distribution 1.636ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.283ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.952     2.349    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y160        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y160        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.464 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           1.085     3.549    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X83Y168        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.729     8.458    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X83Y168        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.175     8.633    
                         clock uncertainty           -0.035     8.597    
    SLICE_X83Y168        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.515    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.114ns (11.243%)  route 0.900ns (88.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.900     3.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y206        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.114ns (11.243%)  route 0.900ns (88.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.900     3.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y206        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.114ns (11.645%)  route 0.865ns (88.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 8.554 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.283ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.865     3.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X73Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.825     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.188     8.742    
                         clock uncertainty           -0.035     8.706    
    SLICE_X73Y207        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.114ns (11.645%)  route 0.865ns (88.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 8.554 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.283ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.865     3.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X73Y207        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.825     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.188     8.742    
                         clock uncertainty           -0.035     8.706    
    SLICE_X73Y207        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.114ns (11.656%)  route 0.864ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.864     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y207        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.114ns (11.656%)  route 0.864ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.864     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y207        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.114ns (11.656%)  route 0.864ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.864     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y207        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.114ns (11.656%)  route 0.864ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.553 - 6.400 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.316ns, distribution 1.755ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.283ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       2.071     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y209        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         0.864     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X72Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.824     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism              0.188     8.741    
                         clock uncertainty           -0.035     8.705    
    SLICE_X72Y207        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  5.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.893ns (routing 0.163ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.190ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.893     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.138     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y215        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.068     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y215        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.148     1.085    
    SLICE_X71Y215        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.889ns (routing 0.163ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.190ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.889     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y206        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.135     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X72Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.074     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X72Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.191     1.048    
    SLICE_X72Y206        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.190ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.083     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.192     1.056    
    SLICE_X67Y207        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.190ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.083     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.192     1.056    
    SLICE_X67Y207        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.190ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.083     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.192     1.056    
    SLICE_X67Y207        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.190ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.183     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X69Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.080     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.148     1.097    
    SLICE_X69Y205        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.190ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.183     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X69Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.080     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.148     1.097    
    SLICE_X69Y205        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.190ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X69Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.076     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.148     1.093    
    SLICE_X69Y206        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.190ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X69Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.076     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.148     1.093    
    SLICE_X69Y206        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.899ns (routing 0.163ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.190ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       0.899     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y207        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13675, routed)       1.076     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.148     1.093    
    SLICE_X69Y206        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.114ns (3.204%)  route 3.444ns (96.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 10.303 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.681ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.444     9.124    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X31Y150        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.084    10.303    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X31Y150        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/C
                         clock pessimism              0.046    10.349    
                         clock uncertainty           -0.067    10.282    
    SLICE_X31Y150        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    10.200    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.114ns (3.204%)  route 3.444ns (96.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 10.303 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.681ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.444     9.124    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X31Y150        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.084    10.303    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X31Y150        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/C
                         clock pessimism              0.046    10.349    
                         clock uncertainty           -0.067    10.282    
    SLICE_X31Y150        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    10.200    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.114ns (3.219%)  route 3.428ns (96.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 10.289 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.681ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.428     9.108    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.070    10.289    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]/C
                         clock pessimism              0.046    10.335    
                         clock uncertainty           -0.067    10.268    
    SLICE_X32Y152        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    10.186    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.186    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.114ns (3.210%)  route 3.437ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 10.301 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.681ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.437     9.117    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X30Y150        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.082    10.301    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X30Y150        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/C
                         clock pessimism              0.046    10.347    
                         clock uncertainty           -0.067    10.280    
    SLICE_X30Y150        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    10.198    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.114ns (3.210%)  route 3.437ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 10.301 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.681ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.437     9.117    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X30Y150        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.082    10.301    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X30Y150        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]/C
                         clock pessimism              0.046    10.347    
                         clock uncertainty           -0.067    10.280    
    SLICE_X30Y150        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.198    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.198    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.114ns (3.224%)  route 3.422ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 10.288 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.681ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.422     9.102    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.069    10.288    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[22]/C
                         clock pessimism              0.046    10.334    
                         clock uncertainty           -0.067    10.267    
    SLICE_X32Y152        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.185    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[22]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.114ns (3.224%)  route 3.422ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 10.288 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.681ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.422     9.102    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.069    10.288    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[23]/C
                         clock pessimism              0.046    10.334    
                         clock uncertainty           -0.067    10.267    
    SLICE_X32Y152        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    10.185    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[23]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.114ns (3.224%)  route 3.422ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 10.288 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.681ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.422     9.102    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.069    10.288    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/C
                         clock pessimism              0.046    10.334    
                         clock uncertainty           -0.067    10.267    
    SLICE_X32Y152        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    10.185    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.114ns (3.224%)  route 3.422ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 10.288 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.681ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.422     9.102    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.069    10.288    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.046    10.334    
                         clock uncertainty           -0.067    10.267    
    SLICE_X32Y152        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    10.185    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.114ns (3.224%)  route 3.422ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 10.288 - 5.000 ) 
    Source Clock Delay      (SCD):    5.566ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 0.739ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.681ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.359     5.566    core_inst/sys/genblk1[8].RISCV/clk_200mhzmhz_int
    SLICE_X42Y106        FDSE                                         r  core_inst/sys/genblk1[8].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.680 f  core_inst/sys/genblk1[8].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.422     9.102    core_inst/sys/genblk1[8].RISCV/core/core/AR[0]
    SLICE_X32Y152        FDCE                                         f  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       2.069    10.288    core_inst/sys/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X32Y152        FDCE                                         r  core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[26]/C
                         clock pessimism              0.046    10.334    
                         clock uncertainty           -0.067    10.267    
    SLICE_X32Y152        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    10.185    core_inst/sys/genblk1[8].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.185    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.225ns (routing 0.349ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.388ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.225     2.892    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X72Y111        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.941 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.166    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X70Y123        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.412     3.093    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X70Y123        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/C
                         clock pessimism             -0.053     3.040    
    SLICE_X70Y123        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.045    core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.225ns (routing 0.349ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.388ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.225     2.892    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X72Y111        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.941 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.166    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X70Y123        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.412     3.093    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X70Y123        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/C
                         clock pessimism             -0.053     3.040    
    SLICE_X70Y123        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.045    core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.225ns (routing 0.349ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.388ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.225     2.892    core_inst/sys/genblk1[15].RISCV/clk_200mhzmhz_int
    SLICE_X72Y111        FDSE                                         r  core_inst/sys/genblk1[15].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.941 f  core_inst/sys/genblk1[15].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.166    core_inst/sys/genblk1[15].RISCV/core/core/AR[0]
    SLICE_X70Y123        FDCE                                         f  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.412     3.093    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X70Y123        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/C
                         clock pessimism             -0.053     3.040    
    SLICE_X70Y123        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     3.045    core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.035ns (routing 0.349ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.388ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.035     2.702    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y42         FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.751 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.181     2.932    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X33Y40         FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.201     2.882    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X33Y40         FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]/C
                         clock pessimism             -0.145     2.738    
    SLICE_X33Y40         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     2.743    core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.035ns (routing 0.349ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.388ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.035     2.702    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y42         FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.751 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.181     2.932    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X33Y40         FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.201     2.882    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X33Y40         FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/C
                         clock pessimism             -0.145     2.738    
    SLICE_X33Y40         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.743    core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.186ns (routing 0.349ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.388ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.853    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X51Y51         FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.902 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.127    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X52Y47         FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.375     3.056    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X52Y47         FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/C
                         clock pessimism             -0.132     2.924    
    SLICE_X52Y47         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.929    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.186ns (routing 0.349ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.388ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.853    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X51Y51         FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.902 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.127    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X52Y47         FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.375     3.056    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X52Y47         FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]/C
                         clock pessimism             -0.132     2.924    
    SLICE_X52Y47         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.929    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.186ns (routing 0.349ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.388ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.853    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X51Y51         FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.902 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.225     3.127    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X52Y47         FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.375     3.056    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X52Y47         FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/C
                         clock pessimism             -0.132     2.924    
    SLICE_X52Y47         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.929    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.035ns (routing 0.349ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.388ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.035     2.702    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X33Y42         FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.751 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.218     2.969    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X34Y40         FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.198     2.879    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X34Y40         FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/C
                         clock pessimism             -0.116     2.763    
    SLICE_X34Y40         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.768    core_inst/sys/genblk1[4].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.186ns (routing 0.349ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.388ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.186     2.853    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X51Y51         FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.902 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.244     3.146    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X56Y49         FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31454, routed)       1.391     3.072    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X56Y49         FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/C
                         clock pessimism             -0.132     2.940    
    SLICE_X56Y49         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.945    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.420ns (20.538%)  route 1.625ns (79.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.033     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y209        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.420ns (20.538%)  route 1.625ns (79.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.033     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y209        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.420ns (20.538%)  route 1.625ns (79.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.033     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y209        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.420ns (20.538%)  route 1.625ns (79.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.033     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y209        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.420ns (20.538%)  route 1.625ns (79.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.033     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y209        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y209        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y209        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.420ns (23.359%)  route 1.378ns (76.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 36.288 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.002ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.786     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y208        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.113    36.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y208        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.547    36.835    
                         clock uncertainty           -0.035    36.800    
    SLICE_X73Y208        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 30.853    

Slack (MET) :             30.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.420ns (23.359%)  route 1.378ns (76.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 36.288 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.002ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.786     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y208        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.113    36.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y208        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.547    36.835    
                         clock uncertainty           -0.035    36.800    
    SLICE_X73Y208        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 30.853    

Slack (MET) :             30.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.420ns (23.359%)  route 1.378ns (76.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 36.288 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.002ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.786     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y208        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.113    36.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y208        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.547    36.835    
                         clock uncertainty           -0.035    36.800    
    SLICE_X73Y208        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 30.853    

Slack (MET) :             31.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.420ns (26.871%)  route 1.143ns (73.129%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.551     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y210        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                 31.087    

Slack (MET) :             31.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.420ns (26.871%)  route 1.143ns (73.129%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 36.287 - 33.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.002ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.623     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.361     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.365     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X76Y210        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     4.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y212        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.551     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y210        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.100    35.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         1.112    36.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y210        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.547    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X73Y210        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.717    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                 31.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.557     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X67Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.510     1.935    
    SLICE_X67Y216        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.557     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X67Y216        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.510     1.935    
    SLICE_X67Y216        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.652     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.461     1.984    
    SLICE_X68Y206        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.216     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.655     2.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.461     1.987    
    SLICE_X68Y206        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.545     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y207        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y207        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.216     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y206        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=502, routed)         0.655     2.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.461     1.987    
    SLICE_X68Y206        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        4.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.114ns (7.220%)  route 1.465ns (92.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 8.400 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.278ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.465     3.900    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y137        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.671     8.400    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y137        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.101     8.501    
                         clock uncertainty           -0.035     8.466    
    SLICE_X90Y137        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.384    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.114ns (9.930%)  route 1.034ns (90.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 8.401 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.278ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.034     3.469    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.672     8.401    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.101     8.502    
                         clock uncertainty           -0.035     8.467    
    SLICE_X95Y146        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.385    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.114ns (9.930%)  route 1.034ns (90.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 8.401 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.278ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.034     3.469    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.672     8.401    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.101     8.502    
                         clock uncertainty           -0.035     8.467    
    SLICE_X95Y146        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.385    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.114ns (9.930%)  route 1.034ns (90.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 8.401 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.278ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.034     3.469    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.672     8.401    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.101     8.502    
                         clock uncertainty           -0.035     8.467    
    SLICE_X95Y146        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     8.385    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.049ns (8.750%)  route 0.511ns (91.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.184ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.511     1.484    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.968     1.133    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.073     1.060    
    SLICE_X95Y146        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.065    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.049ns (8.750%)  route 0.511ns (91.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.184ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.511     1.484    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.968     1.133    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.073     1.060    
    SLICE_X95Y146        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.065    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.049ns (8.750%)  route 0.511ns (91.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.184ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.511     1.484    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y146        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.968     1.133    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y146        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.073     1.060    
    SLICE_X95Y146        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     1.065    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.049ns (6.234%)  route 0.737ns (93.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.184ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.737     1.710    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y137        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.969     1.134    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y137        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.073     1.061    
    SLICE_X90Y137        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.066    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.114ns (8.413%)  route 1.241ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 8.279 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.283ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.241     3.676    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X87Y167        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.550     8.279    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X87Y167        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     8.279    
                         clock uncertainty           -0.035     8.244    
    SLICE_X87Y167        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.162    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.114ns (15.020%)  route 0.645ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.275 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.645     3.080    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.546     8.275    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     8.275    
                         clock uncertainty           -0.035     8.240    
    SLICE_X95Y169        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.158    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.114ns (15.020%)  route 0.645ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.275 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.645     3.080    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.546     8.275    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     8.275    
                         clock uncertainty           -0.035     8.240    
    SLICE_X95Y169        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.158    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.114ns (15.020%)  route 0.645ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.275 - 6.400 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.311ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.283ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         1.924     2.321    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.645     3.080    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         1.546     8.275    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     8.275    
                         clock uncertainty           -0.035     8.240    
    SLICE_X95Y169        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.158    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  5.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.049ns (13.611%)  route 0.311ns (86.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.190ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.311     1.284    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.932     1.097    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     1.097    
    SLICE_X95Y169        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.102    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.049ns (13.611%)  route 0.311ns (86.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.190ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.311     1.284    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.932     1.097    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     1.097    
    SLICE_X95Y169        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.102    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.049ns (13.611%)  route 0.311ns (86.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.190ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.311     1.284    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X95Y169        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.932     1.097    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y169        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     1.097    
    SLICE_X95Y169        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.102    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.049ns (7.216%)  route 0.630ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.158ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.190ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=781, routed)         0.806     0.924    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y181        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.630     1.603    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X87Y167        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=776, routed)         0.932     1.097    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X87Y167        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     1.097    
    SLICE_X87Y167        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.102    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.501    





