<module name="VPAC0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_C8G8" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VISS_FCP_LUT_C8G8_y" acronym="VISS_FCP_LUT_C8G8_y" offset="0x0" width="32" description="Memory for 12to8 LUT Offset = 00092800h + (y * 4h); where y = 0h to 100h">
    <bitfield id="rsvd_1" width="8" begin="31" end="24" resetval="0x0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="LUT_1" width="8" begin="23" end="16" resetval="0x0" description="Bank-1" range="" rwaccess="RW"/>
    <bitfield id="rsvd_0" width="8" begin="15" end="8" resetval="0x0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="LUT_0" width="8" begin="7" end="0" resetval="0x0" description="Bank-0" range="" rwaccess="RW"/>
  </register>
</module>
