$date
	Sat Nov 18 20:50:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 4 " w [3:0] $end
$scope module uut $end
$var wire 1 ! f $end
$var wire 4 # n [3:0] $end
$var wire 4 $ w [3:0] $end
$scope module stg0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [3:0] $end
$var reg 1 ' f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
b1011 &
b0 %
b0 $
b1011 #
b0 "
1!
$end
#20
b1 %
b110 "
b110 $
#40
0'
0!
b0 #
b0 &
b11 %
b1111 "
b1111 $
#60
1'
1!
b1011 #
b1011 &
b0 %
b10 "
b10 $
#80
