$date
	Sat Oct 22 23:38:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#669371
b11100 !
1"
#669374
b11100 &
b11100 %
1$
#669375
0"
#669378
b1110 &
b1110 %
#669382
b111 &
b111 %
#669386
b10110 &
b10110 %
#669390
b1011 &
b1011 %
#669394
b100010 &
b100010 %
#669398
b10001 &
b10001 %
#669402
b110100 &
b110100 %
#669406
b11010 &
b11010 %
#669410
b1101 &
b1101 %
#669414
b101000 &
b101000 %
#669418
b10100 &
b10100 %
#669422
b1010 &
b1010 %
#669426
b101 &
b101 %
#669430
b10000 &
b10000 %
#669434
b1000 &
b1000 %
#669438
b100 &
b100 %
#669442
b10 &
b10 %
#669446
b1 &
1#
b1 %
#669450
b0 &
b0 %
0#
0$
#1617165
b1100 !
1"
#1617166
b1100 &
b1100 %
1$
#1617167
0"
#1617170
b110 &
b110 %
#1617174
b11 &
b11 %
#1617178
b1010 &
b1010 %
#1617182
b101 &
b101 %
#1617186
b10000 &
b10000 %
#1617190
b1000 &
b1000 %
#1617194
b100 &
b100 %
#1617198
b10 &
b10 %
#1617202
b1 &
b1 %
1#
#1617206
b0 &
0#
b0 %
0$
#2658123
b1 !
1"
#2658126
b1 &
b1 %
1$
#2658127
0"
#2658130
1#
#2658134
b0 &
0#
b0 %
0$
#4500012
