Analysis & Synthesis report for conv_2D_SRAM_VGA_RS232
Tue Jun 29 18:04:14 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated
 15. Source assignments for VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated
 16. Source assignments for VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1
 17. Source assignments for KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated
 18. Source assignments for KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated
 19. Source assignments for KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated|altsyncram_ghq1:altsyncram1
 24. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 25. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 26. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 28. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 29. Source assignments for sld_hub:auto_hub
 30. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 31. Parameter Settings for User Entity Instance: Top-level Entity: |conv_2D_SRAM_VGA_RS232
 32. Parameter Settings for User Entity Instance: pic_rom:my_rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: VgaAdapter:inst
 34. Parameter Settings for User Entity Instance: VgaAdapter:inst|altsyncram:frameBufferRam
 35. Parameter Settings for User Entity Instance: VGA_clk:tenMhzvlovk|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: KERNEL_NORMAL:normal|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: KERNEL_BLUR:blur|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: KERNEL_MOTION:motion|altsyncram:altsyncram_component
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 41. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult10
 43. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12
 44. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult13
 45. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 46. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult11
 47. altsyncram Parameter Settings by Entity Instance
 48. altpll Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "KERNEL_MOTION:motion"
 51. Port Connectivity Checks: "KERNEL_BLUR:blur"
 52. Port Connectivity Checks: "KERNEL_NORMAL:normal"
 53. Port Connectivity Checks: "VgaAdapter:inst"
 54. Port Connectivity Checks: "pic_rom:my_rom"
 55. SignalTap II Logic Analyzer Settings
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 29 18:04:13 2010   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; conv_2D_SRAM_VGA_RS232                  ;
; Top-level Entity Name              ; conv_2D_SRAM_VGA_RS232                  ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 7,857                                   ;
;     Total combinational functions  ; 3,248                                   ;
;     Dedicated logic registers      ; 5,842                                   ;
; Total registers                    ; 5842                                    ;
; Total pins                         ; 443                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 302,592                                 ;
; Embedded Multiplier 9-bit elements ; 6                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP2C35F672C6           ;                        ;
; Top-level entity name                                                      ; conv_2D_SRAM_VGA_RS232 ; conv_2D_SRAM_VGA_RS232 ;
; Family name                                                                ; Cyclone II             ; Stratix II             ;
; Use Generated Physical Constraints File                                    ; Off                    ;                        ;
; Use smart compilation                                                      ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                    ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; Off                    ; Off                    ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                    ; 100                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; VGA_Adapter.v                                                ; yes             ; User Verilog HDL File                  ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v                       ;
; VGA_clk.v                                                    ; yes             ; User Wizard-Generated File             ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_clk.v                           ;
; pic_rom.v                                                    ; yes             ; User Wizard-Generated File             ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/pic_rom.v                           ;
; KERNEL_NORMAL.mif                                            ; yes             ; User Memory Initialization File        ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_NORMAL.mif                   ;
; KERNEL_BLUR.mif                                              ; yes             ; User Memory Initialization File        ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_BLUR.mif                     ;
; KERNEL_MOTION.mif                                            ; yes             ; User Memory Initialization File        ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_MOTION.mif                   ;
; KERNEL_NORMAL.v                                              ; yes             ; User Wizard-Generated File             ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_NORMAL.v                     ;
; KERNEL_BLUR.v                                                ; yes             ; User Wizard-Generated File             ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_BLUR.v                       ;
; KERNEL_MOTION.v                                              ; yes             ; User Wizard-Generated File             ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/KERNEL_MOTION.v                     ;
; conv_2d_sram_vga_rs232.v                                     ; yes             ; Auto-Found Verilog HDL File            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2d_sram_vga_rs232.v            ;
; altsyncram.tdf                                               ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_2c71.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_2c71.tdf              ;
; display.mif                                                  ; yes             ; Auto-Found Memory Initialization File  ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/display.mif                         ;
; db/decode_9oa.tdf                                            ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/decode_9oa.tdf                   ;
; db/mux_kib.tdf                                               ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_kib.tdf                      ;
; db/altsyncram_e2d1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_e2d1.tdf              ;
; db/altsyncram_esn1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf              ;
; blank.mif                                                    ; yes             ; Auto-Found Memory Initialization File  ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/blank.mif                           ;
; altpll.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                   ;
; db/altsyncram_jq71.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_jq71.tdf              ;
; db/altsyncram_vj71.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_vj71.tdf              ;
; db/altsyncram_0r71.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_0r71.tdf              ;
; sld_signaltap.vhd                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                             ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_2ts3.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_2ts3.tdf              ;
; db/altsyncram_ghq1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_ghq1.tdf              ;
; altdpram.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_coc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_coc.tdf                      ;
; lpm_decode.tdf                                               ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_rqf.tdf                                            ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/decode_rqf.tdf                   ;
; lpm_counter.tdf                                              ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_qdi.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_qdi.tdf                     ;
; db/cmpr_dcc.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_dcc.tdf                     ;
; db/cntr_32j.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_32j.tdf                     ;
; db/cntr_vbi.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_vbi.tdf                     ;
; db/cmpr_9cc.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_9cc.tdf                     ;
; db/cntr_gui.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_gui.tdf                     ;
; db/cmpr_5cc.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_5cc.tdf                     ;
; sld_rom_sr.vhd                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; lpm_mult.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; db/mult_l8t.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_l8t.tdf                     ;
; db/mult_uat.tdf                                              ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_uat.tdf                     ;
; multcore.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/multcore.tdf                 ;
; mpar_add.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf                 ;
; lpm_add_sub.tdf                                              ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;
; db/add_sub_3ch.tdf                                           ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/add_sub_3ch.tdf                  ;
; db/add_sub_7ch.tdf                                           ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/add_sub_7ch.tdf                  ;
; altshift.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf                 ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_3c71.tdf ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_3c71.tdf              ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_lib.tdf         ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_lib.tdf                      ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_s9d1.tdf ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_s9d1.tdf              ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_s3o1.tdf ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_s3o1.tdf              ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_34t.tdf        ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_34t.tdf                     ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_3ts3.tdf ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_3ts3.tdf              ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_aoc.tdf         ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_aoc.tdf                      ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_pdi.tdf        ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_pdi.tdf                     ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_02j.tdf        ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_02j.tdf                     ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_sbi.tdf        ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_sbi.tdf                     ;
; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_8cc.tdf        ; yes             ; Auto-Generated Megafunction            ; M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_8cc.tdf                     ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 7,857    ;
;                                             ;          ;
; Total combinational functions               ; 3248     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1810     ;
;     -- 3 input functions                    ; 965      ;
;     -- <=2 input functions                  ; 473      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2596     ;
;     -- arithmetic mode                      ; 652      ;
;                                             ;          ;
; Total registers                             ; 5842     ;
;     -- Dedicated logic registers            ; 5842     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 443      ;
; Total memory bits                           ; 302592   ;
; Embedded Multiplier 9-bit elements          ; 6        ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 4462     ;
; Total fan-out                               ; 36767    ;
; Average fan-out                             ; 3.66     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |conv_2D_SRAM_VGA_RS232                                                                              ; 3248 (1373)       ; 5842 (600)   ; 302592      ; 6            ; 0       ; 3         ; 443  ; 0            ; |conv_2D_SRAM_VGA_RS232                                                                                                                                                                                                                                                                                                ; work         ;
;    |KERNEL_BLUR:blur|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_BLUR:blur                                                                                                                                                                                                                                                                               ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_BLUR:blur|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ;              ;
;          |altsyncram_vj71:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated                                                                                                                                                                                                                ;              ;
;    |KERNEL_MOTION:motion|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_MOTION:motion                                                                                                                                                                                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_MOTION:motion|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ;              ;
;          |altsyncram_0r71:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated                                                                                                                                                                                                            ;              ;
;    |KERNEL_NORMAL:normal|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_NORMAL:normal                                                                                                                                                                                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_NORMAL:normal|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ;              ;
;          |altsyncram_jq71:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated                                                                                                                                                                                                            ;              ;
;    |VGA_clk:tenMhzvlovk|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VGA_clk:tenMhzvlovk                                                                                                                                                                                                                                                                            ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VGA_clk:tenMhzvlovk|altpll:altpll_component                                                                                                                                                                                                                                                    ;              ;
;    |VgaAdapter:inst|                                                                                 ; 71 (41)           ; 32 (26)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst                                                                                                                                                                                                                                                                                ;              ;
;       |altsyncram:frameBufferRam|                                                                    ; 30 (0)            ; 6 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam                                                                                                                                                                                                                                                      ;              ;
;          |altsyncram_e2d1:auto_generated|                                                            ; 30 (0)            ; 6 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated                                                                                                                                                                                                                       ;              ;
;             |altsyncram_esn1:altsyncram1|                                                            ; 30 (0)            ; 6 (6)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1                                                                                                                                                                                           ;              ;
;                |decode_9oa:decode4|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode4                                                                                                                                                                        ;              ;
;                |decode_9oa:decode_a|                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode_a                                                                                                                                                                       ;              ;
;                |decode_9oa:decode_b|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode_b                                                                                                                                                                       ;              ;
;                |mux_kib:mux5|                                                                        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5                                                                                                                                                                              ;              ;
;    |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult0                                                                                                                                                                                                                                                                                 ;              ;
;       |mult_l8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                         ;              ;
;    |lpm_mult:Mult10|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult10                                                                                                                                                                                                                                                                                ;              ;
;       |mult_uat:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult10|mult_uat:auto_generated                                                                                                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult11|                                                                                 ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11                                                                                                                                                                                                                                                                                ;              ;
;       |multcore:mult_core|                                                                           ; 31 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core                                                                                                                                                                                                                                                             ;              ;
;          |mpar_add:padder|                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ;              ;
;             |lpm_add_sub:adder[0]|                                                                   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ;              ;
;                |add_sub_3ch:auto_generated|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                                                             ;              ;
;             |mpar_add:sub_par_add|                                                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                        ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                   ;              ;
;                   |add_sub_7ch:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult12|                                                                                 ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12                                                                                                                                                                                                                                                                                ;              ;
;       |multcore:mult_core|                                                                           ; 34 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core                                                                                                                                                                                                                                                             ;              ;
;          |mpar_add:padder|                                                                           ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ;              ;
;             |lpm_add_sub:adder[0]|                                                                   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ;              ;
;                |add_sub_3ch:auto_generated|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                                                             ;              ;
;             |mpar_add:sub_par_add|                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                        ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                   ;              ;
;                   |add_sub_7ch:auto_generated|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult13|                                                                                 ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13                                                                                                                                                                                                                                                                                ;              ;
;       |multcore:mult_core|                                                                           ; 34 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core                                                                                                                                                                                                                                                             ;              ;
;          |mpar_add:padder|                                                                           ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ;              ;
;             |lpm_add_sub:adder[0]|                                                                   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ;              ;
;                |add_sub_3ch:auto_generated|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                                                             ;              ;
;             |mpar_add:sub_par_add|                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                        ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                   ;              ;
;                   |add_sub_7ch:auto_generated|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult5|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult5                                                                                                                                                                                                                                                                                 ;              ;
;       |mult_uat:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|lpm_mult:Mult5|mult_uat:auto_generated                                                                                                                                                                                                                                                         ;              ;
;    |pic_rom:my_rom|                                                                                  ; 20 (0)            ; 6 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|pic_rom:my_rom                                                                                                                                                                                                                                                                                 ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 20 (0)            ; 6 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|pic_rom:my_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram_2c71:auto_generated|                                                            ; 20 (0)            ; 6 (6)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated                                                                                                                                                                                                                  ;              ;
;             |decode_9oa:deep_decode|                                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|decode_9oa:deep_decode                                                                                                                                                                                           ;              ;
;             |mux_kib:mux2|                                                                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|mux_kib:mux2                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (64)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_hub:auto_hub                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                     ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 1582 (1)          ; 5131 (0)     ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                 ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 1581 (20)         ; 5131 (2476)  ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;             |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                |mux_coc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_coc:auto_generated                                                                                                                         ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;             |altsyncram_2ts3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated                                                                                                                                            ;              ;
;                |altsyncram_ghq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated|altsyncram_ghq1:altsyncram1                                                                                                                ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;          |sld_ela_control:ela_control|                                                               ; 955 (1)           ; 2056 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 816 (0)           ; 2040 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 1224 (1224)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 816 (0)           ; 816 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 138 (138)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 484 (13)          ; 465 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                |cntr_qdi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qdi:auto_generated                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                |cntr_32j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated                                                                                 ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                |cntr_vbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_vbi:auto_generated                                                                       ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 408 (408)         ; 408 (408)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |conv_2D_SRAM_VGA_RS232|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------+
; KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; ROM            ; 32           ; 16           ; --           ; --           ; 512    ; KERNEL_BLUR.mif   ;
; KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM            ; 32           ; 16           ; --           ; --           ; 512    ; KERNEL_MOTION.mif ;
; KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM            ; 32           ; 16           ; --           ; --           ; 512    ; KERNEL_NORMAL.mif ;
; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port ; 32768        ; 3            ; 32768        ; 3            ; 98304  ; blank.mif         ;
; pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; ROM            ; 32768        ; 3            ; --           ; --           ; 98304  ; display.mif       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated|altsyncram_ghq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 408          ; 256          ; 408          ; 104448 ; None              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------+
; Registers Removed During Synthesis                                    ;
+---------------------------------------+-------------------------------+
; Register name                         ; Reason for Removal            ;
+---------------------------------------+-------------------------------+
; write                                 ; Merged with input_orig_matrix ;
; read                                  ; Merged with convolve          ;
; convolution_matrix                    ; Merged with input_kernel      ;
; Total Number of Removed Registers = 3 ;                               ;
+---------------------------------------+-------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5842  ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 1964  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1958  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; input_kernel                                                                                                                           ; 15      ;
; count[2]                                                                                                                               ; 23      ;
; count[3]                                                                                                                               ; 24      ;
; count[4]                                                                                                                               ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; Total number of inverted registers = 14                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|pic_spot[1]    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|test_count[15] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|sum[10]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |conv_2D_SRAM_VGA_RS232|pause[0]       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|in[6]          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |conv_2D_SRAM_VGA_RS232|in[2]          ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|count[9]       ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|col[6]         ;
; 31:1               ; 16 bits   ; 320 LEs       ; 288 LEs              ; 32 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|spot[17]       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|count[2]       ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |conv_2D_SRAM_VGA_RS232|row[6]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ts3:auto_generated|altsyncram_ghq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |conv_2D_SRAM_VGA_RS232 ;
+-----------------+--------------------+-------------------------------------------------+
; Parameter Name  ; Value              ; Type                                            ;
+-----------------+--------------------+-------------------------------------------------+
; COUNT_RESET     ; 000000000000000000 ; Unsigned Binary                                 ;
; SUM_RESET       ; 0000000000000000   ; Unsigned Binary                                 ;
; KERNEL_SIZE     ; 000000000000011000 ; Unsigned Binary                                 ;
; ORIG_SIZE       ; 000100101100000000 ; Unsigned Binary                                 ;
; FULL_SIZE       ; 000100111101110000 ; Unsigned Binary                                 ;
; FIRST_SPOT      ; 000000001100101010 ; Unsigned Binary                                 ;
; FIRST_ROW       ; 000000010          ; Unsigned Binary                                 ;
; FIRST_COL       ; 000000010          ; Unsigned Binary                                 ;
; ORIG_ROW_LENGTH ; 010100000          ; Unsigned Binary                                 ;
; ORIG_COL_LENGTH ; 001111000          ; Unsigned Binary                                 ;
; ORIG_ROW_END    ; 010100010          ; Unsigned Binary                                 ;
; ORIG_COL_END    ; 001111010          ; Unsigned Binary                                 ;
; FULL_ROW_LENGTH ; 010100100          ; Unsigned Binary                                 ;
; FULL_COL_LENGTH ; 001111100          ; Unsigned Binary                                 ;
+-----------------+--------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pic_rom:my_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; display.mif          ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_2c71      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaAdapter:inst ;
+---------------------+------------+---------------------------+
; Parameter Name      ; Value      ; Type                      ;
+---------------------+------------+---------------------------+
; COLOR_CHANNEL_DEPTH ; 1          ; Signed Integer            ;
; BACKGROUND_IMAGE    ; blank.mif  ; String                    ;
; C_VERT_NUM_PIXELS   ; 0111100000 ; Unsigned Binary           ;
; C_VERT_SYNC_START   ; 0111101101 ; Unsigned Binary           ;
; C_VERT_SYNC_END     ; 0111101110 ; Unsigned Binary           ;
; C_VERT_TOTAL_COUNT  ; 1000001101 ; Unsigned Binary           ;
; C_HORZ_NUM_PIXELS   ; 1010000000 ; Unsigned Binary           ;
; C_HORZ_SYNC_START   ; 1010010011 ; Unsigned Binary           ;
; C_HORZ_SYNC_END     ; 1011110010 ; Unsigned Binary           ;
; C_HORZ_TOTAL_COUNT  ; 1100100000 ; Unsigned Binary           ;
+---------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaAdapter:inst|altsyncram:frameBufferRam ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1                    ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 3                    ; Signed Integer             ;
; WIDTHAD_B                          ; 15                   ; Signed Integer             ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; blank.mif            ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_e2d1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_clk:tenMhzvlovk|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------+
; Parameter Name                ; Value             ; Type                                 ;
+-------------------------------+-------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                              ;
; LOCK_LOW                      ; 1                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                              ;
; SKIP_VCO                      ; OFF               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                              ;
; BANDWIDTH                     ; 0                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; VCO_MIN                       ; 0                 ; Untyped                              ;
; VCO_MAX                       ; 0                 ; Untyped                              ;
; VCO_CENTER                    ; 0                 ; Untyped                              ;
; PFD_MIN                       ; 0                 ; Untyped                              ;
; PFD_MAX                       ; 0                 ; Untyped                              ;
; M_INITIAL                     ; 0                 ; Untyped                              ;
; M                             ; 0                 ; Untyped                              ;
; N                             ; 1                 ; Untyped                              ;
; M2                            ; 1                 ; Untyped                              ;
; N2                            ; 1                 ; Untyped                              ;
; SS                            ; 1                 ; Untyped                              ;
; C0_HIGH                       ; 0                 ; Untyped                              ;
; C1_HIGH                       ; 0                 ; Untyped                              ;
; C2_HIGH                       ; 0                 ; Untyped                              ;
; C3_HIGH                       ; 0                 ; Untyped                              ;
; C4_HIGH                       ; 0                 ; Untyped                              ;
; C5_HIGH                       ; 0                 ; Untyped                              ;
; C6_HIGH                       ; 0                 ; Untyped                              ;
; C7_HIGH                       ; 0                 ; Untyped                              ;
; C8_HIGH                       ; 0                 ; Untyped                              ;
; C9_HIGH                       ; 0                 ; Untyped                              ;
; C0_LOW                        ; 0                 ; Untyped                              ;
; C1_LOW                        ; 0                 ; Untyped                              ;
; C2_LOW                        ; 0                 ; Untyped                              ;
; C3_LOW                        ; 0                 ; Untyped                              ;
; C4_LOW                        ; 0                 ; Untyped                              ;
; C5_LOW                        ; 0                 ; Untyped                              ;
; C6_LOW                        ; 0                 ; Untyped                              ;
; C7_LOW                        ; 0                 ; Untyped                              ;
; C8_LOW                        ; 0                 ; Untyped                              ;
; C9_LOW                        ; 0                 ; Untyped                              ;
; C0_INITIAL                    ; 0                 ; Untyped                              ;
; C1_INITIAL                    ; 0                 ; Untyped                              ;
; C2_INITIAL                    ; 0                 ; Untyped                              ;
; C3_INITIAL                    ; 0                 ; Untyped                              ;
; C4_INITIAL                    ; 0                 ; Untyped                              ;
; C5_INITIAL                    ; 0                 ; Untyped                              ;
; C6_INITIAL                    ; 0                 ; Untyped                              ;
; C7_INITIAL                    ; 0                 ; Untyped                              ;
; C8_INITIAL                    ; 0                 ; Untyped                              ;
; C9_INITIAL                    ; 0                 ; Untyped                              ;
; C0_MODE                       ; BYPASS            ; Untyped                              ;
; C1_MODE                       ; BYPASS            ; Untyped                              ;
; C2_MODE                       ; BYPASS            ; Untyped                              ;
; C3_MODE                       ; BYPASS            ; Untyped                              ;
; C4_MODE                       ; BYPASS            ; Untyped                              ;
; C5_MODE                       ; BYPASS            ; Untyped                              ;
; C6_MODE                       ; BYPASS            ; Untyped                              ;
; C7_MODE                       ; BYPASS            ; Untyped                              ;
; C8_MODE                       ; BYPASS            ; Untyped                              ;
; C9_MODE                       ; BYPASS            ; Untyped                              ;
; C0_PH                         ; 0                 ; Untyped                              ;
; C1_PH                         ; 0                 ; Untyped                              ;
; C2_PH                         ; 0                 ; Untyped                              ;
; C3_PH                         ; 0                 ; Untyped                              ;
; C4_PH                         ; 0                 ; Untyped                              ;
; C5_PH                         ; 0                 ; Untyped                              ;
; C6_PH                         ; 0                 ; Untyped                              ;
; C7_PH                         ; 0                 ; Untyped                              ;
; C8_PH                         ; 0                 ; Untyped                              ;
; C9_PH                         ; 0                 ; Untyped                              ;
; L0_HIGH                       ; 1                 ; Untyped                              ;
; L1_HIGH                       ; 1                 ; Untyped                              ;
; G0_HIGH                       ; 1                 ; Untyped                              ;
; G1_HIGH                       ; 1                 ; Untyped                              ;
; G2_HIGH                       ; 1                 ; Untyped                              ;
; G3_HIGH                       ; 1                 ; Untyped                              ;
; E0_HIGH                       ; 1                 ; Untyped                              ;
; E1_HIGH                       ; 1                 ; Untyped                              ;
; E2_HIGH                       ; 1                 ; Untyped                              ;
; E3_HIGH                       ; 1                 ; Untyped                              ;
; L0_LOW                        ; 1                 ; Untyped                              ;
; L1_LOW                        ; 1                 ; Untyped                              ;
; G0_LOW                        ; 1                 ; Untyped                              ;
; G1_LOW                        ; 1                 ; Untyped                              ;
; G2_LOW                        ; 1                 ; Untyped                              ;
; G3_LOW                        ; 1                 ; Untyped                              ;
; E0_LOW                        ; 1                 ; Untyped                              ;
; E1_LOW                        ; 1                 ; Untyped                              ;
; E2_LOW                        ; 1                 ; Untyped                              ;
; E3_LOW                        ; 1                 ; Untyped                              ;
; L0_INITIAL                    ; 1                 ; Untyped                              ;
; L1_INITIAL                    ; 1                 ; Untyped                              ;
; G0_INITIAL                    ; 1                 ; Untyped                              ;
; G1_INITIAL                    ; 1                 ; Untyped                              ;
; G2_INITIAL                    ; 1                 ; Untyped                              ;
; G3_INITIAL                    ; 1                 ; Untyped                              ;
; E0_INITIAL                    ; 1                 ; Untyped                              ;
; E1_INITIAL                    ; 1                 ; Untyped                              ;
; E2_INITIAL                    ; 1                 ; Untyped                              ;
; E3_INITIAL                    ; 1                 ; Untyped                              ;
; L0_MODE                       ; BYPASS            ; Untyped                              ;
; L1_MODE                       ; BYPASS            ; Untyped                              ;
; G0_MODE                       ; BYPASS            ; Untyped                              ;
; G1_MODE                       ; BYPASS            ; Untyped                              ;
; G2_MODE                       ; BYPASS            ; Untyped                              ;
; G3_MODE                       ; BYPASS            ; Untyped                              ;
; E0_MODE                       ; BYPASS            ; Untyped                              ;
; E1_MODE                       ; BYPASS            ; Untyped                              ;
; E2_MODE                       ; BYPASS            ; Untyped                              ;
; E3_MODE                       ; BYPASS            ; Untyped                              ;
; L0_PH                         ; 0                 ; Untyped                              ;
; L1_PH                         ; 0                 ; Untyped                              ;
; G0_PH                         ; 0                 ; Untyped                              ;
; G1_PH                         ; 0                 ; Untyped                              ;
; G2_PH                         ; 0                 ; Untyped                              ;
; G3_PH                         ; 0                 ; Untyped                              ;
; E0_PH                         ; 0                 ; Untyped                              ;
; E1_PH                         ; 0                 ; Untyped                              ;
; E2_PH                         ; 0                 ; Untyped                              ;
; E3_PH                         ; 0                 ; Untyped                              ;
; M_PH                          ; 0                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KERNEL_NORMAL:normal|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; KERNEL_NORMAL.mif    ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_jq71      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KERNEL_BLUR:blur|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; KERNEL_BLUR.mif      ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vj71      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KERNEL_MOTION:motion|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; KERNEL_MOTION.mif    ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0r71      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 408                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 408                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 10595                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 30349                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 1246                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult10                  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 26         ; Untyped             ;
; LPM_WIDTHR                                     ; 26         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_uat   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12                  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult13                  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 26         ; Untyped             ;
; LPM_WIDTHR                                     ; 26         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_uat   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult11                  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9          ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 17         ; Untyped             ;
; LPM_WIDTHR                                     ; 17         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 5                                                    ;
; Entity Instance                           ; pic_rom:my_rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; VgaAdapter:inst|altsyncram:frameBufferRam            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 1                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 3                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; KERNEL_NORMAL:normal|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; KERNEL_BLUR:blur|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; KERNEL_MOTION:motion|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; VGA_clk:tenMhzvlovk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance          ;
+---------------------------------------+-----------------+
; Name                                  ; Value           ;
+---------------------------------------+-----------------+
; Number of entity instances            ; 6               ;
; Entity Instance                       ; lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 16              ;
;     -- LPM_WIDTHB                     ; 16              ;
;     -- LPM_WIDTHP                     ; 32              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 18              ;
;     -- LPM_WIDTHB                     ; 8               ;
;     -- LPM_WIDTHP                     ; 26              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 8               ;
;     -- LPM_WIDTHP                     ; 18              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 10              ;
;     -- LPM_WIDTHB                     ; 8               ;
;     -- LPM_WIDTHP                     ; 18              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 18              ;
;     -- LPM_WIDTHB                     ; 8               ;
;     -- LPM_WIDTHP                     ; 26              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 9               ;
;     -- LPM_WIDTHB                     ; 8               ;
;     -- LPM_WIDTHP                     ; 17              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
+---------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KERNEL_MOTION:motion"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (5 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KERNEL_BLUR:blur"                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (5 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KERNEL_NORMAL:normal"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (5 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaAdapter:inst"                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; color   ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (3 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; writeEn ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pic_rom:my_rom"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 408                 ; 408              ; 256          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                      ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                                               ; N/A                                                                                                                                                            ;
; HEX0[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX0[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX1[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX2[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX3[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX4[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX5[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX6[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; HEX7[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; KEY[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; KEY[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; SRAM_CE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_CE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; SRAM_LB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_LB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_OE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; SRAM_OE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; SRAM_UB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_UB_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                   ; N/A                                                                                                                                                            ;
; SRAM_WE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix~_wirecell                                                                                            ; N/A                                                                                                                                                            ;
; SRAM_WE_N                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix~_wirecell                                                                                            ; N/A                                                                                                                                                            ;
; SW[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; SW[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; SW[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; VGA_BLANK                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_BLANK                                                                                              ; N/A                                                                                                                                                            ;
; VGA_BLANK                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_BLANK                                                                                              ; N/A                                                                                                                                                            ;
; VGA_B[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_B[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~14 ; N/A                                                                                                                                                            ;
; VGA_CLK                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1                                                                      ; N/A                                                                                                                                                            ;
; VGA_CLK                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1                                                                      ; N/A                                                                                                                                                            ;
; VGA_G[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_G[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~9  ; N/A                                                                                                                                                            ;
; VGA_HS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_HS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_HS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_HS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_R[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_R[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4  ; N/A                                                                                                                                                            ;
; VGA_SYNC                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                   ; N/A                                                                                                                                                            ;
; VGA_SYNC                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                   ; N/A                                                                                                                                                            ;
; VGA_VS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_VS                                                                                                 ; N/A                                                                                                                                                            ;
; VGA_VS                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VgaAdapter:inst|VGA_VS                                                                                                 ; N/A                                                                                                                                                            ;
; col[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; col[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; col[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; convolution_matrix        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; convolution_matrix        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; convolve                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; convolve                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; count[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[0]                                                                                                               ; N/A                                                                                                                                                            ;
; count[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[0]                                                                                                               ; N/A                                                                                                                                                            ;
; count[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[10]                                                                                                              ; N/A                                                                                                                                                            ;
; count[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[10]                                                                                                              ; N/A                                                                                                                                                            ;
; count[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[11]                                                                                                              ; N/A                                                                                                                                                            ;
; count[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[11]                                                                                                              ; N/A                                                                                                                                                            ;
; count[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[12]                                                                                                              ; N/A                                                                                                                                                            ;
; count[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[12]                                                                                                              ; N/A                                                                                                                                                            ;
; count[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[13]                                                                                                              ; N/A                                                                                                                                                            ;
; count[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[13]                                                                                                              ; N/A                                                                                                                                                            ;
; count[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[14]                                                                                                              ; N/A                                                                                                                                                            ;
; count[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[14]                                                                                                              ; N/A                                                                                                                                                            ;
; count[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[15]                                                                                                              ; N/A                                                                                                                                                            ;
; count[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[15]                                                                                                              ; N/A                                                                                                                                                            ;
; count[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[16]                                                                                                              ; N/A                                                                                                                                                            ;
; count[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[16]                                                                                                              ; N/A                                                                                                                                                            ;
; count[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[17]                                                                                                              ; N/A                                                                                                                                                            ;
; count[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[17]                                                                                                              ; N/A                                                                                                                                                            ;
; count[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[1]                                                                                                               ; N/A                                                                                                                                                            ;
; count[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[1]                                                                                                               ; N/A                                                                                                                                                            ;
; count[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[2]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[2]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[3]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[3]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[4]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[4]~_wirecell                                                                                                     ; N/A                                                                                                                                                            ;
; count[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[5]                                                                                                               ; N/A                                                                                                                                                            ;
; count[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[5]                                                                                                               ; N/A                                                                                                                                                            ;
; count[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[6]                                                                                                               ; N/A                                                                                                                                                            ;
; count[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[6]                                                                                                               ; N/A                                                                                                                                                            ;
; count[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[7]                                                                                                               ; N/A                                                                                                                                                            ;
; count[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[7]                                                                                                               ; N/A                                                                                                                                                            ;
; count[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[8]                                                                                                               ; N/A                                                                                                                                                            ;
; count[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[8]                                                                                                               ; N/A                                                                                                                                                            ;
; count[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[9]                                                                                                               ; N/A                                                                                                                                                            ;
; count[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; count[9]                                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~417                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~417                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[0]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[0]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[10]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[10]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[11]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[11]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[12]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[12]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[13]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[13]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[14]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[14]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[15]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[15]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[1]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[1]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[2]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[2]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[3]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[3]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[4]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[4]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[5]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[5]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[6]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[6]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[7]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[7]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[8]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[8]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[9]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.data_a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.data_a[9]                                                                                               ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[0]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[0]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[1]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[1]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[2]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[2]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[3]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[3]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[4]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.waddr_a[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.waddr_a[4]                                                                                              ; N/A                                                                                                                                                            ;
; flipped_kernel.we_a       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.we_a                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel.we_a       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel.we_a                                                                                                    ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~434                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~434                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT10  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~451                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT10  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~451                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT11  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~468                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT11  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~468                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT12  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~485                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT12  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~485                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT13  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~502                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT13  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~502                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT14  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~519                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT14  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~519                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT15  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~536                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT15  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~536                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~553                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~553                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT3   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~570                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT3   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~570                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT4   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~587                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT4   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~587                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT5   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~604                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT5   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~604                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT6   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~621                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT6   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~621                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT7   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~638                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT7   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~638                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT8   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~655                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT8   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~655                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT9   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~672                                                                                                     ; N/A                                                                                                                                                            ;
; flipped_kernel~DATAOUT9   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; flipped_kernel~672                                                                                                     ; N/A                                                                                                                                                            ;
; in[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; in[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; in[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; in[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; input_data_accept         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_data_accept~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_data_accept~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; input_kernel              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; input_kernel              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_kernel~_wirecell                                                                                                 ; N/A                                                                                                                                                            ;
; input_orig_matrix         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; input_orig_matrix         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; mem_in[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~1                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~2                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~3                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~4                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~5                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~6                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~7                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~8                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~9                                                                                                           ; N/A                                                                                                                                                            ;
; mem_in[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~10                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~11                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~12                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~13                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~14                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; mem_in[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~15                                                                                                          ; N/A                                                                                                                                                            ;
; mem_out[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[0]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[0]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[10]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[10]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[11]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[11]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[12]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[12]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[13]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[13]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[14]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[14]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[15]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[15]                                                                                                            ; N/A                                                                                                                                                            ;
; mem_out[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[1]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[1]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[2]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[2]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[3]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[3]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[4]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[4]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[5]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[5]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[6]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[6]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[7]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[7]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[8]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[8]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[9]                                                                                                             ; N/A                                                                                                                                                            ;
; mem_out[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mem_out[9]                                                                                                             ; N/A                                                                                                                                                            ;
; out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[0]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[0]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[10]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[10]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[10]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[10]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[10]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[10]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[11]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[11]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[11]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[11]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[11]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[11]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[12]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[12]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[12]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[12]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[12]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[12]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[13]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[13]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[13]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[13]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[13]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[13]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[14]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[14]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[14]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[14]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[14]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[14]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[15]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[15]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[15]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[15]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[15]~reg0              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[15]~reg0                                                                                                           ; N/A                                                                                                                                                            ;
; out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[1]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[1]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[2]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[2]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[3]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[3]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[4]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[4]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[5]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[5]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[5]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[5]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[5]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[5]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[6]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[6]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[6]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[6]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[6]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[6]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[7]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[7]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[7]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[7]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[7]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[7]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[8]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[8]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[8]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[8]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[8]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[8]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[9]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[9]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[9]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[9]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; out[9]~reg0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; out[9]~reg0                                                                                                            ; N/A                                                                                                                                                            ;
; output_data_valid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; output_data_valid~reg0    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; output_data_valid~reg0                                                                                                 ; N/A                                                                                                                                                            ;
; pause[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[0]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[0]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[1]                                                                                                               ; N/A                                                                                                                                                            ;
; pause[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pause[1]                                                                                                               ; N/A                                                                                                                                                            ;
; pic_spot[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[0]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[0]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[10]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[10]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[11]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[11]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[12]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[12]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[13]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[13]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[14]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[14]                                                                                                           ; N/A                                                                                                                                                            ;
; pic_spot[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[1]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[1]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[2]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[2]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[3]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[3]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[4]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[4]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[5]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[5]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[6]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[6]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[7]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[7]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[8]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[8]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[9]                                                                                                            ; N/A                                                                                                                                                            ;
; pic_spot[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pic_spot[9]                                                                                                            ; N/A                                                                                                                                                            ;
; read                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; read                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; convolve                                                                                                               ; N/A                                                                                                                                                            ;
; row[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[5]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[6]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[7]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; row[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; row[8]                                                                                                                 ; N/A                                                                                                                                                            ;
; spot[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[0]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[10]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[11]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[12]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[13]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[14]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[15]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[16]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[17]                                                                                                               ; N/A                                                                                                                                                            ;
; spot[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[1]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[2]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[3]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[4]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[5]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[6]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[7]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[8]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; spot[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spot[9]                                                                                                                ; N/A                                                                                                                                                            ;
; sum0[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum0[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum1[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum2[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum3[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum4[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum5[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum6[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[0]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[1]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[2]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum7[3]                   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sum[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[0]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[1]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[2]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[3]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum[4]                                                                                                                 ; N/A                                                                                                                                                            ;
; sum_count[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[0]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[0]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[1]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[1]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[2]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[2]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[3]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[3]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[4]                                                                                                           ; N/A                                                                                                                                                            ;
; sum_count[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sum_count[4]                                                                                                           ; N/A                                                                                                                                                            ;
; test_count[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[0]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[0]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[10]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[10]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[11]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[11]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[12]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[12]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[13]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[13]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[14]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[14]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[15]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[15]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[16]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[16]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[17]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[17]                                                                                                         ; N/A                                                                                                                                                            ;
; test_count[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[1]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[1]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[2]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[2]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[3]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[3]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[4]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[4]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[5]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[5]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[6]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[6]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[7]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[7]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[8]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[8]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[9]                                                                                                          ; N/A                                                                                                                                                            ;
; test_count[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_count[9]                                                                                                          ; N/A                                                                                                                                                            ;
; write                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
; write                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; input_orig_matrix                                                                                                      ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 29 18:03:16 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file hex_7seg.v
    Info: Found entity 1: hex_7seg
Info: Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info: Found entity 1: VgaAdapter
Info: Found 1 design units, including 1 entities, in source file framebufferram.v
    Info: Found entity 1: FrameBufferRam
Info: Found 7 design units, including 7 entities, in source file draw_screen.v
    Info: Found entity 1: draw_screen
    Info: Found entity 2: draw_a_font
    Info: Found entity 3: rand_number_max_159
    Info: Found entity 4: lfsr_8bit_output
    Info: Found entity 5: rand_number_max_119
    Info: Found entity 6: lfsr_7bit_output
    Info: Found entity 7: lfsr_2bit_output
Info: Found 3 design units, including 3 entities, in source file values_to_pixels.v
    Info: Found entity 1: pixelize_card_value
    Info: Found entity 2: pixelize_card_suit
    Info: Found entity 3: pixelize_hex_value
Info: Found 1 design units, including 1 entities, in source file vga_clk.v
    Info: Found entity 1: VGA_clk
Info: Found 1 design units, including 1 entities, in source file pic_rom.v
    Info: Found entity 1: pic_rom
Info: Found 1 design units, including 1 entities, in source file kernel_normal.v
    Info: Found entity 1: KERNEL_NORMAL
Info: Found 1 design units, including 1 entities, in source file kernel_blur.v
    Info: Found entity 1: KERNEL_BLUR
Info: Found 1 design units, including 1 entities, in source file kernel_motion.v
    Info: Found entity 1: KERNEL_MOTION
Warning: Using design file conv_2d_sram_vga_rs232.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: conv_2D_SRAM_VGA_RS232
Info: Elaborating entity "conv_2D_SRAM_VGA_RS232" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(385): truncated value with size 16 to match size of target (9)
Warning (10240): Verilog HDL Always Construct warning at conv_2D_SRAM_VGA_RS232.v(402): inferring latch(es) for variable "input_data_valid", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "HEX0" at conv_2D_SRAM_VGA_RS232.v(147) has no driver
Warning (10034): Output port "HEX1" at conv_2D_SRAM_VGA_RS232.v(148) has no driver
Warning (10034): Output port "HEX2" at conv_2D_SRAM_VGA_RS232.v(149) has no driver
Warning (10034): Output port "HEX3" at conv_2D_SRAM_VGA_RS232.v(150) has no driver
Warning (10034): Output port "HEX4" at conv_2D_SRAM_VGA_RS232.v(151) has no driver
Warning (10034): Output port "HEX5" at conv_2D_SRAM_VGA_RS232.v(152) has no driver
Warning (10034): Output port "HEX6" at conv_2D_SRAM_VGA_RS232.v(153) has no driver
Warning (10034): Output port "HEX7" at conv_2D_SRAM_VGA_RS232.v(154) has no driver
Warning (10034): Output port "LEDG" at conv_2D_SRAM_VGA_RS232.v(156) has no driver
Warning (10034): Output port "LEDR" at conv_2D_SRAM_VGA_RS232.v(157) has no driver
Warning (10034): Output port "DRAM_ADDR" at conv_2D_SRAM_VGA_RS232.v(166) has no driver
Warning (10034): Output port "FL_ADDR" at conv_2D_SRAM_VGA_RS232.v(179) has no driver
Warning (10034): Output port "OTG_ADDR" at conv_2D_SRAM_VGA_RS232.v(194) has no driver
Warning (10034): Output port "UART_TXD" at conv_2D_SRAM_VGA_RS232.v(159) has no driver
Warning (10034): Output port "IRDA_TXD" at conv_2D_SRAM_VGA_RS232.v(162) has no driver
Warning (10034): Output port "DRAM_LDQM" at conv_2D_SRAM_VGA_RS232.v(167) has no driver
Warning (10034): Output port "DRAM_UDQM" at conv_2D_SRAM_VGA_RS232.v(168) has no driver
Warning (10034): Output port "DRAM_WE_N" at conv_2D_SRAM_VGA_RS232.v(169) has no driver
Warning (10034): Output port "DRAM_CAS_N" at conv_2D_SRAM_VGA_RS232.v(170) has no driver
Warning (10034): Output port "DRAM_RAS_N" at conv_2D_SRAM_VGA_RS232.v(171) has no driver
Warning (10034): Output port "DRAM_CS_N" at conv_2D_SRAM_VGA_RS232.v(172) has no driver
Warning (10034): Output port "DRAM_BA_0" at conv_2D_SRAM_VGA_RS232.v(173) has no driver
Warning (10034): Output port "DRAM_BA_1" at conv_2D_SRAM_VGA_RS232.v(174) has no driver
Warning (10034): Output port "DRAM_CLK" at conv_2D_SRAM_VGA_RS232.v(175) has no driver
Warning (10034): Output port "DRAM_CKE" at conv_2D_SRAM_VGA_RS232.v(176) has no driver
Warning (10034): Output port "FL_WE_N" at conv_2D_SRAM_VGA_RS232.v(180) has no driver
Warning (10034): Output port "FL_RST_N" at conv_2D_SRAM_VGA_RS232.v(181) has no driver
Warning (10034): Output port "FL_OE_N" at conv_2D_SRAM_VGA_RS232.v(182) has no driver
Warning (10034): Output port "FL_CE_N" at conv_2D_SRAM_VGA_RS232.v(183) has no driver
Warning (10034): Output port "OTG_CS_N" at conv_2D_SRAM_VGA_RS232.v(195) has no driver
Warning (10034): Output port "OTG_RD_N" at conv_2D_SRAM_VGA_RS232.v(196) has no driver
Warning (10034): Output port "OTG_WR_N" at conv_2D_SRAM_VGA_RS232.v(197) has no driver
Warning (10034): Output port "OTG_RST_N" at conv_2D_SRAM_VGA_RS232.v(198) has no driver
Warning (10034): Output port "OTG_FSPEED" at conv_2D_SRAM_VGA_RS232.v(199) has no driver
Warning (10034): Output port "OTG_LSPEED" at conv_2D_SRAM_VGA_RS232.v(200) has no driver
Warning (10034): Output port "OTG_DACK0_N" at conv_2D_SRAM_VGA_RS232.v(205) has no driver
Warning (10034): Output port "OTG_DACK1_N" at conv_2D_SRAM_VGA_RS232.v(206) has no driver
Warning (10034): Output port "LCD_RW" at conv_2D_SRAM_VGA_RS232.v(211) has no driver
Warning (10034): Output port "LCD_EN" at conv_2D_SRAM_VGA_RS232.v(212) has no driver
Warning (10034): Output port "LCD_RS" at conv_2D_SRAM_VGA_RS232.v(213) has no driver
Warning (10034): Output port "SD_CLK" at conv_2D_SRAM_VGA_RS232.v(218) has no driver
Warning (10034): Output port "TDO" at conv_2D_SRAM_VGA_RS232.v(229) has no driver
Warning (10034): Output port "I2C_SCLK" at conv_2D_SRAM_VGA_RS232.v(221) has no driver
Warning (10034): Output port "ENET_CMD" at conv_2D_SRAM_VGA_RS232.v(241) has no driver
Warning (10034): Output port "ENET_CS_N" at conv_2D_SRAM_VGA_RS232.v(242) has no driver
Warning (10034): Output port "ENET_WR_N" at conv_2D_SRAM_VGA_RS232.v(243) has no driver
Warning (10034): Output port "ENET_RD_N" at conv_2D_SRAM_VGA_RS232.v(244) has no driver
Warning (10034): Output port "ENET_RST_N" at conv_2D_SRAM_VGA_RS232.v(245) has no driver
Warning (10034): Output port "ENET_CLK" at conv_2D_SRAM_VGA_RS232.v(247) has no driver
Warning (10034): Output port "AUD_DACDAT" at conv_2D_SRAM_VGA_RS232.v(252) has no driver
Warning (10034): Output port "AUD_XCK" at conv_2D_SRAM_VGA_RS232.v(254) has no driver
Warning (10034): Output port "TD_RESET" at conv_2D_SRAM_VGA_RS232.v(259) has no driver
Info (10041): Inferred latch for "input_data_valid" at conv_2D_SRAM_VGA_RS232.v(402)
Info: Elaborating entity "pic_rom" for hierarchy "pic_rom:my_rom"
Info: Elaborating entity "altsyncram" for hierarchy "pic_rom:my_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pic_rom:my_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pic_rom:my_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "display.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2c71.tdf
    Info: Found entity 1: altsyncram_2c71
Info: Elaborating entity "altsyncram_2c71" for hierarchy "pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info: Found entity 1: decode_9oa
Info: Elaborating entity "decode_9oa" for hierarchy "pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|decode_9oa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info: Found entity 1: mux_kib
Info: Elaborating entity "mux_kib" for hierarchy "pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|mux_kib:mux2"
Info: Elaborating entity "VgaAdapter" for hierarchy "VgaAdapter:inst"
Info: Elaborating entity "altsyncram" for hierarchy "VgaAdapter:inst|altsyncram:frameBufferRam"
Info: Elaborated megafunction instantiation "VgaAdapter:inst|altsyncram:frameBufferRam"
Info: Instantiated megafunction "VgaAdapter:inst|altsyncram:frameBufferRam" with the following parameter:
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_b" = "3"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "init_file" = "blank.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf
    Info: Found entity 1: altsyncram_e2d1
Info: Elaborating entity "altsyncram_e2d1" for hierarchy "VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_esn1.tdf
    Info: Found entity 1: altsyncram_esn1
Info: Elaborating entity "altsyncram_esn1" for hierarchy "VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Info: Elaborating entity "decode_9oa" for hierarchy "VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode3"
Info: Elaborating entity "VGA_clk" for hierarchy "VGA_clk:tenMhzvlovk"
Info: Elaborating entity "altpll" for hierarchy "VGA_clk:tenMhzvlovk|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_clk:tenMhzvlovk|altpll:altpll_component"
Info: Instantiated megafunction "VGA_clk:tenMhzvlovk|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_clk"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "KERNEL_NORMAL" for hierarchy "KERNEL_NORMAL:normal"
Info: Elaborating entity "altsyncram" for hierarchy "KERNEL_NORMAL:normal|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "KERNEL_NORMAL:normal|altsyncram:altsyncram_component"
Info: Instantiated megafunction "KERNEL_NORMAL:normal|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "KERNEL_NORMAL.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jq71.tdf
    Info: Found entity 1: altsyncram_jq71
Info: Elaborating entity "altsyncram_jq71" for hierarchy "KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated"
Info: Elaborating entity "KERNEL_BLUR" for hierarchy "KERNEL_BLUR:blur"
Info: Elaborating entity "altsyncram" for hierarchy "KERNEL_BLUR:blur|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "KERNEL_BLUR:blur|altsyncram:altsyncram_component"
Info: Instantiated megafunction "KERNEL_BLUR:blur|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "KERNEL_BLUR.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vj71.tdf
    Info: Found entity 1: altsyncram_vj71
Info: Elaborating entity "altsyncram_vj71" for hierarchy "KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated"
Info: Elaborating entity "KERNEL_MOTION" for hierarchy "KERNEL_MOTION:motion"
Info: Elaborating entity "altsyncram" for hierarchy "KERNEL_MOTION:motion|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "KERNEL_MOTION:motion|altsyncram:altsyncram_component"
Info: Instantiated megafunction "KERNEL_MOTION:motion|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "KERNEL_MOTION.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0r71.tdf
    Info: Found entity 1: altsyncram_0r71
Info: Elaborating entity "altsyncram_0r71" for hierarchy "KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ts3.tdf
    Info: Found entity 1: altsyncram_2ts3
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ghq1.tdf
    Info: Found entity 1: altsyncram_ghq1
Info: Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info: Found entity 1: mux_coc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_qdi.tdf
    Info: Found entity 1: cntr_qdi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info: Found entity 1: cmpr_dcc
Info: Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf
    Info: Found entity 1: cntr_32j
Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf
    Info: Found entity 1: cntr_vbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "flipped_kernel" is uninferred due to asynchronous read logic
Info: Inferred 6 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult10"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult12"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult13"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult11"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info: Found entity 1: mult_l8t
Info: Elaborated megafunction instantiation "lpm_mult:Mult10"
Info: Instantiated megafunction "lpm_mult:Mult10" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "18"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "26"
    Info: Parameter "LPM_WIDTHR" = "26"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_uat.tdf
    Info: Found entity 1: mult_uat
Info: Elaborated megafunction instantiation "lpm_mult:Mult12"
Info: Instantiated megafunction "lpm_mult:Mult12" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info: Found entity 1: add_sub_3ch
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info: Found entity 1: add_sub_7ch
Info: Elaborated megafunction instantiation "lpm_mult:Mult12|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult12"
Info: Elaborated megafunction instantiation "lpm_mult:Mult13"
Info: Instantiated megafunction "lpm_mult:Mult13" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "lpm_mult:Mult5"
Info: Instantiated megafunction "lpm_mult:Mult5" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "18"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "26"
    Info: Parameter "LPM_WIDTHR" = "26"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11"
Info: Instantiated megafunction "lpm_mult:Mult11" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "17"
    Info: Parameter "LPM_WIDTHR" = "17"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult11"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult11"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult11"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult11"
Info: Elaborated megafunction instantiation "lpm_mult:Mult11|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult11"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Warning: Output pin "pre_syn.bp.mem_in_0_" driven by bidirectional pin "SRAM_DQ[0]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_1_" driven by bidirectional pin "SRAM_DQ[1]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_2_" driven by bidirectional pin "SRAM_DQ[2]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_3_" driven by bidirectional pin "SRAM_DQ[3]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_4_" driven by bidirectional pin "SRAM_DQ[4]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_5_" driven by bidirectional pin "SRAM_DQ[5]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_6_" driven by bidirectional pin "SRAM_DQ[6]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_7_" driven by bidirectional pin "SRAM_DQ[7]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_8_" driven by bidirectional pin "SRAM_DQ[8]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_9_" driven by bidirectional pin "SRAM_DQ[9]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_10_" driven by bidirectional pin "SRAM_DQ[10]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_11_" driven by bidirectional pin "SRAM_DQ[11]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_12_" driven by bidirectional pin "SRAM_DQ[12]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_13_" driven by bidirectional pin "SRAM_DQ[13]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_14_" driven by bidirectional pin "SRAM_DQ[14]" cannot be tri-stated
Warning: Output pin "pre_syn.bp.mem_in_15_" driven by bidirectional pin "SRAM_DQ[15]" cannot be tri-stated
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 753 of its 817 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Warning: Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 8862 device resources after synthesis - the final resource count might be different
    Info: Implemented 51 input pins
    Info: Implemented 237 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 7903 logic cells
    Info: Implemented 504 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 257 megabytes
    Info: Processing ended: Tue Jun 29 18:04:14 2010
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:31


